
---------- Begin Simulation Statistics ----------
simSeconds                                   0.081778                       # Number of seconds simulated (Second)
simTicks                                  81777777750                       # Number of ticks simulated (Tick)
finalTick                                141628682500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    906.37                       # Real time elapsed on the host (Second)
hostTickRate                                 90225186                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8585416                       # Number of bytes of host memory used (Byte)
simInsts                                    377497728                       # Number of instructions simulated (Count)
simOps                                      763383191                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   416492                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     842238                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           250                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu0.numCycles                       327111111                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              0.999864                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              1.000136                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                      662700295                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                       1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                     662700223                       # Number of instructions issued (Count)
system.cpu0.squashedInstsExamined                  66                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined               87                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.numIssuedDist::samples          327110796                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              2.025920                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             2.388449                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                161435729     49.35%     49.35% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  2097165      0.64%     49.99% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                 46137351     14.10%     64.10% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                 20971541      6.41%     70.51% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                 40894466     12.50%     83.01% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                 24117253      7.37%     90.38% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  9437193      2.89%     93.27% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                 11534338      3.53%     96.79% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                 10485760      3.21%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            327110796                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd              16777203     33.33%     33.33% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                     0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%     33.33% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult             16777216     33.33%     66.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     66.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMatMultAcc              0      0.00%     66.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift            16777211     33.33%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass            7      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu    192938097     29.11%     29.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult            0      0.00%     29.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv            0      0.00%     29.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd            6      0.00%     29.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     29.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt            0      0.00%     29.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     29.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     29.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     29.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     29.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     29.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd    150994948     22.78%     51.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     51.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu            1      0.00%     51.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     51.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt     33554432      5.06%     56.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc     50331649      7.59%     64.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult    100663296     15.19%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift    100663304     15.19%     94.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     94.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     94.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     94.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     94.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     94.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     94.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     94.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     94.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     94.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     94.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     94.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     94.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     94.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     94.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     94.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     94.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     94.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     94.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     94.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     94.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     94.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     94.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     94.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     94.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     94.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     94.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     94.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     94.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     94.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     94.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead           20      0.00%     94.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite           19      0.00%     94.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead     33554442      5.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite            2      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total     662700223                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        2.025918                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                           50331630                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.075949                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               427774399                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               50331869                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       50331778                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads               1275068474                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites               612368493                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses       612368418                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   50331794                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                   662700052                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numSquashedInsts                        8                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.timesIdled                              2                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                            315                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.MemDepUnit__0.insertedLoads      33554464                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores           36                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups_0::NoBranch            6      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return            1      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect            6      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond      8388619    100.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond           16      0.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total       8388648                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch            5     50.00%     50.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return            0      0.00%     50.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect            2     20.00%     70.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect            0      0.00%     70.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond            3     30.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total           10                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch            1     12.50%     12.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return            0      0.00%     12.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect            2     25.00%     37.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect            0      0.00%     37.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond            5     62.50%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total            8                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return            1      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect            1      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond      8388609    100.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total      8388611                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond            5    100.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total            5                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget           37      0.00%      0.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB      8388610    100.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS            1      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total      8388648                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch            5     83.33%     83.33% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return            1     16.67%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total            6                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted          8388625                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken      8388606                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect                8                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss             2                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.NotTakenMispredicted            7                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu0.branchPred.TakenMispredicted            1                       # Number branches predicted taken but are actually not taken (Count)
system.cpu0.branchPred.BTBLookups             8388648                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates                   6                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits                8388612                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.999996                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted              4                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups             16                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses              16                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch            6      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return            1      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect            6      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond      8388619    100.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond           16      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total      8388648                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch            6     16.67%     16.67% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return            1      2.78%     19.44% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect            2      5.56%     25.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect            0      0.00%     25.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond           11     30.56%     55.56% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond            0      0.00%     55.56% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%     55.56% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond           16     44.44%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total           36                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect            2     33.33%     33.33% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%     33.33% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond            4     66.67%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total            6                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect            2     33.33%     33.33% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%     33.33% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond            4     66.67%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total            6                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups           16                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses           16                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords           16                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.ras.pushes                   6                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops                     3                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes                 2                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used                     1                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct                  1                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.bimodalProviderCorrect      8388604                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu0.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.bimodalProviderWrong            5                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu0.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu0.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu0.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu0.commit.commitSquashedInsts             50                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls              1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts                6                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    327110786                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     2.025919                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.642065                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      163532917     49.99%     49.99% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        1048580      0.32%     50.31% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2       69206015     21.16%     71.47% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3       17825797      5.45%     76.92% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4       26214401      8.01%     84.93% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5        8388609      2.56%     87.50% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6        2097158      0.64%     88.14% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7              2      0.00%     88.14% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8       38797307     11.86%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    327110786                       # Number of insts commited each cycle (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu0.commit.functionCalls                    1                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass            2      0.00%      0.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu    192938002     29.11%     29.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult            0      0.00%     29.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv            0      0.00%     29.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd            0      0.00%     29.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     29.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt            0      0.00%     29.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     29.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     29.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     29.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     29.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     29.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd    150994946     22.78%     51.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     51.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu            3      0.00%     51.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     51.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt     33554432      5.06%     56.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc     50331648      7.59%     64.56% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult    100663296     15.19%     79.75% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.75% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.75% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift    100663299     15.19%     94.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     94.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     94.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     94.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     94.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     94.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     94.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     94.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     94.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     94.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     94.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     94.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     94.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     94.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     94.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     94.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     94.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     94.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     94.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     94.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     94.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     94.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     94.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     94.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     94.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     94.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     94.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     94.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     94.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     94.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     94.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead            1      0.00%     94.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite            1      0.00%     94.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead     33554436      5.06%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total    662700068                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples     38797307                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.commitStats0.numInsts           327155727                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps             662700068                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP     327155727                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP       662700068                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 0.999864                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 1.000136                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs          33554440                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts         612368402                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts         83886101                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts        33554437                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts              3                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass            2      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu    192938002     29.11%     29.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult            0      0.00%     29.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv            0      0.00%     29.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd            0      0.00%     29.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     29.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     29.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     29.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     29.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     29.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     29.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     29.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd    150994946     22.78%     51.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     51.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu            3      0.00%     51.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     51.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt     33554432      5.06%     56.96% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc     50331648      7.59%     64.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult    100663296     15.19%     79.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift    100663299     15.19%     94.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     94.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     94.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     94.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     94.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     94.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     94.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     94.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     94.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     94.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     94.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     94.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     94.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     94.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     94.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     94.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     94.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     94.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     94.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     94.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     94.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     94.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     94.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     94.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     94.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     94.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     94.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     94.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     94.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     94.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     94.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead            1      0.00%     94.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite            1      0.00%     94.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead     33554436      5.06%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total    662700068                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl      8388611                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl      8388610                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl            1                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl      8388609                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl            2                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall            1                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn            1                       # Class of control type instructions committed (Count)
system.cpu0.dcache.avgMshrOccupancy          0.570459                       # number of MSHRs occupancy (Count)
system.cpu0.dcache.demandHits::cpu0.data     29360132                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         29360132                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     29360132                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        29360132                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      4194326                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        4194326                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      4194326                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       4194326                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 179261638750                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 179261638750                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 179261638750                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 179261638750                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     33554458                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     33554458                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     33554458                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     33554458                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.125001                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.125001                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.125001                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.125001                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 42739.081023                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 42739.081023                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 42739.081023                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 42739.081023                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks          240                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total              240                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      3145742                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      3145742                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      3145742                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      3145742                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data      1048584                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      1048584                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data      1048584                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      1048584                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data  43766888750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total  43766888750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data  43766888750                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total  43766888750                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.031250                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.031250                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.031250                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.031250                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 41739.039266                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 41739.039266                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 41739.039266                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 41739.039266                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements               1048578                       # number of replacements (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data     29360130                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       29360130                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      4194325                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      4194325                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data 179261563500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 179261563500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     33554455                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     33554455                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.125001                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.125001                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 42739.073272                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 42739.073272                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      3145742                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      3145742                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data      1048583                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total      1048583                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data  43766814000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  43766814000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.031250                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.031250                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 41739.007785                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 41739.007785                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data            2                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total             2                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data            1                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total            1                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data        75250                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total        75250                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data            3                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total            3                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.333333                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.333333                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data        75250                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total        75250                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data            1                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total            1                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data        74750                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total        74750                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.333333                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.333333                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data        74750                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total        74750                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.prefetcher.demandMshrMisses      1048584                       # demands not covered by prefetchs (Count)
system.cpu0.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu0.dcache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu0.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu0.dcache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu0.dcache.prefetcher.coverage              0                       # coverage brought by this prefetcher (Count)
system.cpu0.dcache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu0.dcache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu0.dcache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu0.dcache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu0.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu0.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu0.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu0.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse                 256                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            30405322                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1048578                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             28.996719                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   255.985783                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.occupancies::cpu0.dcache.prefetcher     0.014217                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.999944                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.dcache.prefetcher     0.000056                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total              1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          137                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          119                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         269484242                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        269484242                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                16777281                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            227495959                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                 46137408                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles             36700142                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                     6                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             8388612                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                    2                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts             662700301                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                   10                       # Number of squashed instructions handled by decode (Count)
system.cpu0.executeStats0.numInsts          662700216                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches         8388621                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts       33554462                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts            20                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate           2.025918                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numCCRegReads      41943062                       # Number of times the CC registers were read (Count)
system.cpu0.executeStats0.numCCRegWrites     33554456                       # Number of times the CC registers were written (Count)
system.cpu0.executeStats0.numFpRegReads    1459617837                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites    612368416                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntRegReads     83886213                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites     33554514                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs         33554482                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads     50331728                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch.predictedBranches           8388611                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    301944885                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                     16                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.cacheLines                 25165845                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                    4                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         327110796                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             2.025920                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            3.290470                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               227496031     69.55%     69.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                 4194304      1.28%     70.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                 3145728      0.96%     71.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 9437181      2.89%     74.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                 2097152      0.64%     75.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                 3145728      0.96%     76.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                 9437191      2.89%     79.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                 2097155      0.64%     79.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                66060326     20.20%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           327110796                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetchStats0.numInsts            327155875                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            1.000137                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches           8388648                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.025645                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.icacheStallCycles     25165903                       # ICache total stall cycles (Cycle)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.icache.avgMshrOccupancy          0.000002                       # number of MSHRs occupancy (Count)
system.cpu0.icache.demandHits::cpu0.inst     25165842                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total         25165842                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst     25165842                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total        25165842                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst            3                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total              3                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst            3                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total             3                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst       215500                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total       215500                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst       215500                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total       215500                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst     25165845                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total     25165845                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst     25165845                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total     25165845                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000000                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000000                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 71833.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 71833.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 71833.333333                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 71833.333333                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.demandMshrHits::cpu0.inst            2                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total            2                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst            2                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total            2                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst            1                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total            1                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst            1                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total            1                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst       135250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total       135250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst       135250                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total       135250                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst       135250                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total       135250                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst       135250                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total       135250                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                     2                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst     25165842                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total       25165842                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst            3                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total            3                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst       215500                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total       215500                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst     25165845                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total     25165845                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 71833.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 71833.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst            2                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total            2                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst            1                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total            1                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst       135250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total       135250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst       135250                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total       135250                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.prefetcher.demandMshrMisses            1                       # demands not covered by prefetchs (Count)
system.cpu0.icache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu0.icache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu0.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu0.icache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu0.icache.prefetcher.coverage              0                       # coverage brought by this prefetcher (Count)
system.cpu0.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu0.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu0.icache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu0.icache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu0.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu0.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu0.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu0.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse                 247                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs                  28                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs                 2                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs                    14                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst          247                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.964844                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.964844                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          247                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          247                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.964844                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses         201326762                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses        201326762                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                        6                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                 159338539                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                       6                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts             662700296                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                33554464                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                     36                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                    1                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                        6                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect             1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect            7                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts                   8                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit               662700197                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount              662700196                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                605028423                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst               1263534166                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       2.025918                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.478838                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu0.lsq0.forwLoads                          6                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                      4                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                     4                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                   1                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          33554437                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            24.744640                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           83.829485                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9              29360129     87.50%     87.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29             1048574      3.12%     90.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39             1048574      3.12%     93.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119                24      0.00%     93.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129                 8      0.00%     93.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139                 8      0.00%     93.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249            770151      2.30%     96.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259            256717      0.77%     96.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows         1070252      3.19%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            2365                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            33554437                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses               33554462                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                     20                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                    32771                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                        1                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses               25165845                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                     6                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                33554491                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles              162484278                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                 65011763                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles             66060258                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts             662700291                       # Number of instructions processed by rename (Count)
system.cpu0.rename.IQFullEvents              53477352                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.renamedOperands          738197800                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                 1753219754                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                83886288                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups               1459617914                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps            738197547                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                     105                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                190840751                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       951013597                       # The number of ROB reads (Count)
system.cpu0.rob.writes                     1325400416                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts               327155727                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                 662700068                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                    0                       # Number of system calls (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorMisc                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorConfig                0                       # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu1.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu1.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu1.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu1.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu1.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu1.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu1.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu1.dcache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.replacements                     0                       # number of replacements (Count)
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu1.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu1.dcache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu1.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu1.dcache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu1.dcache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu1.dcache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu1.dcache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu1.dcache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu1.dcache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu1.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu1.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu1.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu1.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.icache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.replacements                     0                       # number of replacements (Count)
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu1.icache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu1.icache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu1.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu1.icache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu1.icache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu1.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu1.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu1.icache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu1.icache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu1.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu1.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu1.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu1.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu1.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorMisc                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorConfig                0                       # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu2.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu2.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu2.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu2.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu2.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu2.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu2.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu2.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu2.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu2.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu2.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu2.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu2.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu2.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu2.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu2.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu2.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu2.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu2.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu2.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu2.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu2.dcache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.replacements                     0                       # number of replacements (Count)
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu2.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu2.dcache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu2.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu2.dcache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu2.dcache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu2.dcache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu2.dcache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu2.dcache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu2.dcache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu2.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu2.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu2.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu2.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu2.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu2.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu2.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu2.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.icache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.replacements                     0                       # number of replacements (Count)
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu2.icache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu2.icache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu2.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu2.icache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu2.icache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu2.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu2.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu2.icache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu2.icache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu2.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu2.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu2.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu2.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu2.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu2.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu2.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu2.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorMisc                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorConfig                0                       # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu3.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu3.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu3.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu3.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu3.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu3.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu3.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu3.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu3.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu3.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu3.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu3.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu3.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu3.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu3.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu3.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu3.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu3.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu3.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu3.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu3.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu3.dcache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu3.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.replacements                     0                       # number of replacements (Count)
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu3.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu3.dcache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu3.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu3.dcache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu3.dcache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu3.dcache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu3.dcache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu3.dcache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu3.dcache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu3.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu3.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu3.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu3.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu3.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu3.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu3.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu3.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.icache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.replacements                     0                       # number of replacements (Count)
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu3.icache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu3.icache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu3.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu3.icache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu3.icache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu3.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu3.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu3.icache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu3.icache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu3.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu3.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu3.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu3.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu3.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu3.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu3.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu3.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.l2bus1.transDist::ReadResp             1048579                       # Transaction distribution (Count)
system.l2bus1.transDist::WritebackDirty          2227                       # Transaction distribution (Count)
system.l2bus1.transDist::CleanEvict           2094980                       # Transaction distribution (Count)
system.l2bus1.transDist::HardPFReq             917502                       # Transaction distribution (Count)
system.l2bus1.transDist::ReadExReq                  1                       # Transaction distribution (Count)
system.l2bus1.transDist::ReadExResp                 1                       # Transaction distribution (Count)
system.l2bus1.transDist::ReadSharedReq        1048585                       # Transaction distribution (Count)
system.l2bus1.pktCount_system.cpu0.icache.mem_side_port::system.l2cache1.cpu_side_port            6                       # Packet count per connected requestor and responder (Count)
system.l2bus1.pktCount_system.cpu0.dcache.mem_side_port::system.l2cache1.cpu_side_port      3145740                       # Packet count per connected requestor and responder (Count)
system.l2bus1.pktCount::total                 3145746                       # Packet count per connected requestor and responder (Count)
system.l2bus1.pktSize_system.cpu0.icache.mem_side_port::system.l2cache1.cpu_side_port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus1.pktSize_system.cpu0.dcache.mem_side_port::system.l2cache1.cpu_side_port    134248704                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus1.pktSize::total                134248960                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus1.snoops                          1966129                       # Total snoops (Count)
system.l2bus1.snoopTraffic                     254336                       # Total snoop traffic (Byte)
system.l2bus1.snoopFanout::samples            3014715                       # Request fanout histogram (Count)
system.l2bus1.snoopFanout::mean              0.000031                       # Request fanout histogram (Count)
system.l2bus1.snoopFanout::stdev             0.005584                       # Request fanout histogram (Count)
system.l2bus1.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::0                  3014621    100.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::1                       94      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.l2bus1.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.l2bus1.snoopFanout::total              3014715                       # Request fanout histogram (Count)
system.l2bus1.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus1.reqLayer0.occupancy           524531500                       # Layer occupancy (ticks) (Tick)
system.l2bus1.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus1.respLayer0.occupancy               2500                       # Layer occupancy (ticks) (Tick)
system.l2bus1.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.l2bus1.respLayer1.occupancy         1310722500                       # Layer occupancy (ticks) (Tick)
system.l2bus1.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.l2bus1.snoop_filter.totRequests        2097166                       # Total number of requests made to the snoop filter. (Count)
system.l2bus1.snoop_filter.hitSingleRequests      1048580                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus1.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus1.snoop_filter.totSnoops               94                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus1.snoop_filter.hitSingleSnoops           94                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus1.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus2.snoops                                0                       # Total snoops (Count)
system.l2bus2.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.l2bus2.snoopFanout::samples                  0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::mean                   nan                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::stdev                  nan                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::underflows               0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::0                        0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::1                        0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::2                        0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::3                        0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::4                        0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::overflows                0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::total                    0                       # Request fanout histogram (Count)
system.l2bus2.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus2.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.l2bus2.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus2.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus2.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus2.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus2.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache1.avgMshrOccupancy             0.000009                       # number of MSHRs occupancy (Count)
system.l2cache1.demandHits::cpu0.data          524287                       # number of demand (read+write) hits (Count)
system.l2cache1.demandHits::total              524287                       # number of demand (read+write) hits (Count)
system.l2cache1.overallHits::cpu0.data         524287                       # number of overall hits (Count)
system.l2cache1.overallHits::total             524287                       # number of overall hits (Count)
system.l2cache1.demandMisses::cpu0.inst             2                       # number of demand (read+write) misses (Count)
system.l2cache1.demandMisses::cpu0.data        524297                       # number of demand (read+write) misses (Count)
system.l2cache1.demandMisses::total            524299                       # number of demand (read+write) misses (Count)
system.l2cache1.overallMisses::cpu0.inst            2                       # number of overall misses (Count)
system.l2cache1.overallMisses::cpu0.data       524297                       # number of overall misses (Count)
system.l2cache1.overallMisses::total           524299                       # number of overall misses (Count)
system.l2cache1.demandMissLatency::cpu0.inst       133750                       # number of demand (read+write) miss ticks (Tick)
system.l2cache1.demandMissLatency::cpu0.data  40227948500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache1.demandMissLatency::total  40228082250                       # number of demand (read+write) miss ticks (Tick)
system.l2cache1.overallMissLatency::cpu0.inst       133750                       # number of overall miss ticks (Tick)
system.l2cache1.overallMissLatency::cpu0.data  40227948500                       # number of overall miss ticks (Tick)
system.l2cache1.overallMissLatency::total  40228082250                       # number of overall miss ticks (Tick)
system.l2cache1.demandAccesses::cpu0.inst            2                       # number of demand (read+write) accesses (Count)
system.l2cache1.demandAccesses::cpu0.data      1048584                       # number of demand (read+write) accesses (Count)
system.l2cache1.demandAccesses::total         1048586                       # number of demand (read+write) accesses (Count)
system.l2cache1.overallAccesses::cpu0.inst            2                       # number of overall (read+write) accesses (Count)
system.l2cache1.overallAccesses::cpu0.data      1048584                       # number of overall (read+write) accesses (Count)
system.l2cache1.overallAccesses::total        1048586                       # number of overall (read+write) accesses (Count)
system.l2cache1.demandMissRate::cpu0.inst            1                       # miss rate for demand accesses (Ratio)
system.l2cache1.demandMissRate::cpu0.data     0.500005                       # miss rate for demand accesses (Ratio)
system.l2cache1.demandMissRate::total        0.500006                       # miss rate for demand accesses (Ratio)
system.l2cache1.overallMissRate::cpu0.inst            1                       # miss rate for overall accesses (Ratio)
system.l2cache1.overallMissRate::cpu0.data     0.500005                       # miss rate for overall accesses (Ratio)
system.l2cache1.overallMissRate::total       0.500006                       # miss rate for overall accesses (Ratio)
system.l2cache1.demandAvgMissLatency::cpu0.inst        66875                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache1.demandAvgMissLatency::cpu0.data 76727.405459                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache1.demandAvgMissLatency::total 76727.367876                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache1.overallAvgMissLatency::cpu0.inst        66875                       # average overall miss latency ((Tick/Count))
system.l2cache1.overallAvgMissLatency::cpu0.data 76727.405459                       # average overall miss latency ((Tick/Count))
system.l2cache1.overallAvgMissLatency::total 76727.367876                       # average overall miss latency ((Tick/Count))
system.l2cache1.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l2cache1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache1.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l2cache1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache1.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache1.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache1.writebacks::writebacks           1987                       # number of writebacks (Count)
system.l2cache1.writebacks::total                1987                       # number of writebacks (Count)
system.l2cache1.demandMshrMisses::cpu0.inst            2                       # number of demand (read+write) MSHR misses (Count)
system.l2cache1.demandMshrMisses::cpu0.data       524297                       # number of demand (read+write) MSHR misses (Count)
system.l2cache1.demandMshrMisses::total        524299                       # number of demand (read+write) MSHR misses (Count)
system.l2cache1.overallMshrMisses::cpu0.inst            2                       # number of overall MSHR misses (Count)
system.l2cache1.overallMshrMisses::cpu0.data       524297                       # number of overall MSHR misses (Count)
system.l2cache1.overallMshrMisses::l2cache1.prefetcher       524287                       # number of overall MSHR misses (Count)
system.l2cache1.overallMshrMisses::total      1048586                       # number of overall MSHR misses (Count)
system.l2cache1.demandMshrMissLatency::cpu0.inst       123750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache1.demandMshrMissLatency::cpu0.data  37606493500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache1.demandMshrMissLatency::total  37606617250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache1.overallMshrMissLatency::cpu0.inst       123750                       # number of overall MSHR miss ticks (Tick)
system.l2cache1.overallMshrMissLatency::cpu0.data  37606493500                       # number of overall MSHR miss ticks (Tick)
system.l2cache1.overallMshrMissLatency::l2cache1.prefetcher  33966313285                       # number of overall MSHR miss ticks (Tick)
system.l2cache1.overallMshrMissLatency::total  71572930535                       # number of overall MSHR miss ticks (Tick)
system.l2cache1.demandMshrMissRate::cpu0.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache1.demandMshrMissRate::cpu0.data     0.500005                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache1.demandMshrMissRate::total     0.500006                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache1.overallMshrMissRate::cpu0.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache1.overallMshrMissRate::cpu0.data     0.500005                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache1.overallMshrMissRate::l2cache1.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache1.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache1.demandAvgMshrMissLatency::cpu0.inst        61875                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.demandAvgMshrMissLatency::cpu0.data 71727.462679                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.demandAvgMshrMissLatency::total 71727.425095                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.overallAvgMshrMissLatency::cpu0.inst        61875                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.overallAvgMshrMissLatency::cpu0.data 71727.462679                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.overallAvgMshrMissLatency::l2cache1.prefetcher 64785.724775                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.overallAvgMshrMissLatency::total 68256.614655                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.replacements                  1048580                       # number of replacements (Count)
system.l2cache1.CleanEvict.mshrMisses::writebacks            2                       # number of CleanEvict MSHR misses (Count)
system.l2cache1.CleanEvict.mshrMisses::total            2                       # number of CleanEvict MSHR misses (Count)
system.l2cache1.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache1.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache1.HardPFReq.mshrMisses::l2cache1.prefetcher       524287                       # number of HardPFReq MSHR misses (Count)
system.l2cache1.HardPFReq.mshrMisses::total       524287                       # number of HardPFReq MSHR misses (Count)
system.l2cache1.HardPFReq.mshrMissLatency::l2cache1.prefetcher  33966313285                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache1.HardPFReq.mshrMissLatency::total  33966313285                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache1.HardPFReq.mshrMissRate::l2cache1.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache1.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache1.HardPFReq.avgMshrMissLatency::l2cache1.prefetcher 64785.724775                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache1.HardPFReq.avgMshrMissLatency::total 64785.724775                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache1.ReadExReq.misses::cpu0.data            1                       # number of ReadExReq misses (Count)
system.l2cache1.ReadExReq.misses::total             1                       # number of ReadExReq misses (Count)
system.l2cache1.ReadExReq.missLatency::cpu0.data        74000                       # number of ReadExReq miss ticks (Tick)
system.l2cache1.ReadExReq.missLatency::total        74000                       # number of ReadExReq miss ticks (Tick)
system.l2cache1.ReadExReq.accesses::cpu0.data            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache1.ReadExReq.accesses::total            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache1.ReadExReq.missRate::cpu0.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache1.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache1.ReadExReq.avgMissLatency::cpu0.data        74000                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache1.ReadExReq.avgMissLatency::total        74000                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache1.ReadExReq.mshrMisses::cpu0.data            1                       # number of ReadExReq MSHR misses (Count)
system.l2cache1.ReadExReq.mshrMisses::total            1                       # number of ReadExReq MSHR misses (Count)
system.l2cache1.ReadExReq.mshrMissLatency::cpu0.data        69000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache1.ReadExReq.mshrMissLatency::total        69000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache1.ReadExReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache1.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache1.ReadExReq.avgMshrMissLatency::cpu0.data        69000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache1.ReadExReq.avgMshrMissLatency::total        69000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.hits::cpu0.data       524287                       # number of ReadSharedReq hits (Count)
system.l2cache1.ReadSharedReq.hits::total       524287                       # number of ReadSharedReq hits (Count)
system.l2cache1.ReadSharedReq.misses::cpu0.inst            2                       # number of ReadSharedReq misses (Count)
system.l2cache1.ReadSharedReq.misses::cpu0.data       524296                       # number of ReadSharedReq misses (Count)
system.l2cache1.ReadSharedReq.misses::total       524298                       # number of ReadSharedReq misses (Count)
system.l2cache1.ReadSharedReq.missLatency::cpu0.inst       133750                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache1.ReadSharedReq.missLatency::cpu0.data  40227874500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache1.ReadSharedReq.missLatency::total  40228008250                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache1.ReadSharedReq.accesses::cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache1.ReadSharedReq.accesses::cpu0.data      1048583                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache1.ReadSharedReq.accesses::total      1048585                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache1.ReadSharedReq.missRate::cpu0.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.missRate::cpu0.data     0.500004                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.missRate::total     0.500005                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.avgMissLatency::cpu0.inst        66875                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.avgMissLatency::cpu0.data 76727.410661                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.avgMissLatency::total 76727.373078                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.mshrMisses::cpu0.inst            2                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache1.ReadSharedReq.mshrMisses::cpu0.data       524296                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache1.ReadSharedReq.mshrMisses::total       524298                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache1.ReadSharedReq.mshrMissLatency::cpu0.inst       123750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache1.ReadSharedReq.mshrMissLatency::cpu0.data  37606424500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache1.ReadSharedReq.mshrMissLatency::total  37606548250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache1.ReadSharedReq.mshrMissRate::cpu0.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.mshrMissRate::cpu0.data     0.500004                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.mshrMissRate::total     0.500005                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.avgMshrMissLatency::cpu0.inst        61875                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.avgMshrMissLatency::cpu0.data 71727.467881                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.avgMshrMissLatency::total 71727.430297                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache1.WritebackDirty.hits::writebacks          240                       # number of WritebackDirty hits (Count)
system.l2cache1.WritebackDirty.hits::total          240                       # number of WritebackDirty hits (Count)
system.l2cache1.WritebackDirty.accesses::writebacks          240                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache1.WritebackDirty.accesses::total          240                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache1.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache1.prefetcher.demandMshrMisses       524299                       # demands not covered by prefetchs (Count)
system.l2cache1.prefetcher.pfIssued            524287                       # number of hwpf issued (Count)
system.l2cache1.prefetcher.pfUseful            524287                       # number of useful prefetch (Count)
system.l2cache1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache1.prefetcher.accuracy                 1                       # accuracy of the prefetcher (Count)
system.l2cache1.prefetcher.coverage          0.499994                       # coverage brought by this prefetcher (Count)
system.l2cache1.prefetcher.pfHitInCache             0                       # number of prefetches hitting in cache (Count)
system.l2cache1.prefetcher.pfHitInMSHR              0                       # number of prefetches hitting in a MSHR (Count)
system.l2cache1.prefetcher.pfHitInWB                0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache1.prefetcher.pfLate                   0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache1.prefetcher.pfIdentified        524287                       # number of prefetch candidates identified (Count)
system.l2cache1.prefetcher.pfBufferHit              0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache1.prefetcher.pfInCache                0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache1.prefetcher.pfSpanPage               1                       # number of prefetches that crossed the page (Count)
system.l2cache1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache1.tags.tagsInUse                   2048                       # Average ticks per tags in use ((Tick/Count))
system.l2cache1.tags.totalRefs                2620376                       # Total number of references to valid blocks. (Count)
system.l2cache1.tags.sampledRefs              1048580                       # Sample count of references to valid blocks. (Count)
system.l2cache1.tags.avgRefs                 2.498976                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache1.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache1.tags.occupancies::cpu0.inst     0.077321                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache1.tags.occupancies::cpu0.data  1024.002762                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache1.tags.occupancies::cpu0.dcache.prefetcher     1.028931                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache1.tags.occupancies::l2cache1.prefetcher  1022.890986                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache1.tags.avgOccs::cpu0.inst      0.000038                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache1.tags.avgOccs::cpu0.data      0.500001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache1.tags.avgOccs::cpu0.dcache.prefetcher     0.000502                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache1.tags.avgOccs::l2cache1.prefetcher     0.499458                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache1.tags.avgOccs::total                 1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache1.tags.occupanciesTaskId::1022         1024                       # Occupied blocks per task id (Count)
system.l2cache1.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.l2cache1.tags.ageTaskId_1022::0             68                       # Occupied blocks per task id, per block age (Count)
system.l2cache1.tags.ageTaskId_1022::1            576                       # Occupied blocks per task id, per block age (Count)
system.l2cache1.tags.ageTaskId_1022::2            380                       # Occupied blocks per task id, per block age (Count)
system.l2cache1.tags.ageTaskId_1024::0             69                       # Occupied blocks per task id, per block age (Count)
system.l2cache1.tags.ageTaskId_1024::1            577                       # Occupied blocks per task id, per block age (Count)
system.l2cache1.tags.ageTaskId_1024::2            378                       # Occupied blocks per task id, per block age (Count)
system.l2cache1.tags.ratioOccsTaskId::1022     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache1.tags.ratioOccsTaskId::1024     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache1.tags.tagAccesses              9437244                       # Number of tag accesses (Count)
system.l2cache1.tags.dataAccesses             9437244                       # Number of data accesses (Count)
system.l2cache1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache2.avgMshrOccupancy                    0                       # number of MSHRs occupancy (Count)
system.l2cache2.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l2cache2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache2.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l2cache2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache2.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache2.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache2.replacements                        0                       # number of replacements (Count)
system.l2cache2.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache2.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.l2cache2.prefetcher.pfIssued                 0                       # number of hwpf issued (Count)
system.l2cache2.prefetcher.pfUseful                 0                       # number of useful prefetch (Count)
system.l2cache2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache2.prefetcher.accuracy               nan                       # accuracy of the prefetcher (Count)
system.l2cache2.prefetcher.coverage               nan                       # coverage brought by this prefetcher (Count)
system.l2cache2.prefetcher.pfHitInCache             0                       # number of prefetches hitting in cache (Count)
system.l2cache2.prefetcher.pfHitInMSHR              0                       # number of prefetches hitting in a MSHR (Count)
system.l2cache2.prefetcher.pfHitInWB                0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache2.prefetcher.pfLate                   0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache2.prefetcher.pfIdentified             0                       # number of prefetch candidates identified (Count)
system.l2cache2.prefetcher.pfBufferHit              0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache2.prefetcher.pfInCache                0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache2.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache2.prefetcher.pfSpanPage               0                       # number of prefetches that crossed the page (Count)
system.l2cache2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache2.tags.tagsInUse                      0                       # Average ticks per tags in use ((Tick/Count))
system.l2cache2.tags.totalRefs                      0                       # Total number of references to valid blocks. (Count)
system.l2cache2.tags.sampledRefs                    0                       # Sample count of references to valid blocks. (Count)
system.l2cache2.tags.avgRefs                      nan                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache2.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache2.tags.tagAccesses                    0                       # Number of tag accesses (Count)
system.l2cache2.tags.dataAccesses                   0                       # Number of data accesses (Count)
system.l2cache2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.transDist::ReadResp              1048579                       # Transaction distribution (Count)
system.l3bus.transDist::WritebackDirty          18310                       # Transaction distribution (Count)
system.l3bus.transDist::CleanEvict            2078806                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExReq                   1                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExResp                  1                       # Transaction distribution (Count)
system.l3bus.transDist::ReadSharedReq         1048585                       # Transaction distribution (Count)
system.l3bus.pktCount_system.l2cache1.mem_side_port::system.l3cache.cpu_side_port      3145702                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktCount::total                  3145702                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktSize_system.l2cache1.mem_side_port::system.l3cache.cpu_side_port    134472576                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.pktSize::total                 134472576                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.snoops                           1048580                       # Total snoops (Count)
system.l3bus.snoopTraffic                     2089344                       # Total snoop traffic (Byte)
system.l3bus.snoopFanout::samples             2097166                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::mean               0.000022                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::stdev              0.004734                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::0                   2097119    100.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::1                        47      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::total               2097166                       # Request fanout histogram (Count)
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.reqLayer0.occupancy            526267500                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.respLayer0.occupancy          1571821420                       # Layer occupancy (ticks) (Tick)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l3bus.snoop_filter.totRequests         2097122                       # Total number of requests made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleRequests      1048536                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3bus.snoop_filter.totSnoops                47                       # Total number of snoops made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleSnoops           47                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3cache.avgMshrOccupancy              0.502396                       # number of MSHRs occupancy (Count)
system.l3cache.demandMisses::cpu0.inst              2                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu0.data         524297                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::l2cache1.prefetcher       524287                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::total            1048586                       # number of demand (read+write) misses (Count)
system.l3cache.overallMisses::cpu0.inst             2                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu0.data        524297                       # number of overall misses (Count)
system.l3cache.overallMisses::l2cache1.prefetcher       524287                       # number of overall misses (Count)
system.l3cache.overallMisses::total           1048586                       # number of overall misses (Count)
system.l3cache.demandMissLatency::cpu0.inst       112250                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu0.data  34591820250                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::l2cache1.prefetcher  33606259250                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::total   68198191750                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.overallMissLatency::cpu0.inst       112250                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu0.data  34591820250                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::l2cache1.prefetcher  33606259250                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::total  68198191750                       # number of overall miss ticks (Tick)
system.l3cache.demandAccesses::cpu0.inst            2                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu0.data       524297                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::l2cache1.prefetcher       524287                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::total          1048586                       # number of demand (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu0.inst            2                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu0.data       524297                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::l2cache1.prefetcher       524287                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::total         1048586                       # number of overall (read+write) accesses (Count)
system.l3cache.demandMissRate::cpu0.inst            1                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu0.data            1                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::l2cache1.prefetcher            1                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::total                1                       # miss rate for demand accesses (Ratio)
system.l3cache.overallMissRate::cpu0.inst            1                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu0.data            1                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::l2cache1.prefetcher            1                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::total               1                       # miss rate for overall accesses (Ratio)
system.l3cache.demandAvgMissLatency::cpu0.inst        56125                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu0.data 65977.528481                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::l2cache1.prefetcher 64098.974894                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::total 65038.243644                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu0.inst        56125                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu0.data 65977.528481                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::l2cache1.prefetcher 64098.974894                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 65038.243644                       # average overall miss latency ((Tick/Count))
system.l3cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.writebacks::writebacks           16323                       # number of writebacks (Count)
system.l3cache.writebacks::total                16323                       # number of writebacks (Count)
system.l3cache.demandMshrMisses::cpu0.inst            2                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu0.data       524297                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::l2cache1.prefetcher       524287                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::total        1048586                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu0.inst            2                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu0.data       524297                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::l2cache1.prefetcher       524287                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::total       1048586                       # number of overall MSHR misses (Count)
system.l3cache.demandMshrMissLatency::cpu0.inst       112250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu0.data  34591820250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::l2cache1.prefetcher  33606259250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::total  68198191750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu0.inst       112250                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu0.data  34591820250                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::l2cache1.prefetcher  33606259250                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::total  68198191750                       # number of overall MSHR miss ticks (Tick)
system.l3cache.demandMshrMissRate::cpu0.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu0.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::l2cache1.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu0.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu0.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::l2cache1.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.demandAvgMshrMissLatency::cpu0.inst        56125                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu0.data 65977.528481                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::l2cache1.prefetcher 64098.974894                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::total 65038.243644                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu0.inst        56125                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu0.data 65977.528481                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::l2cache1.prefetcher 64098.974894                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::total 65038.243644                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.replacements                   1048580                       # number of replacements (Count)
system.l3cache.CleanEvict.mshrMisses::writebacks            3                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMisses::total            3                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.ReadExReq.misses::cpu0.data            1                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.misses::total              1                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.missLatency::cpu0.data        63250                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.missLatency::total        63250                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.accesses::cpu0.data            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::total            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.missRate::cpu0.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMissLatency::cpu0.data        63250                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMissLatency::total        63250                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.mshrMisses::cpu0.data            1                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMisses::total            1                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMissLatency::cpu0.data        63250                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissLatency::total        63250                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMshrMissLatency::cpu0.data        63250                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMshrMissLatency::total        63250                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.misses::cpu0.inst            2                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu0.data       524296                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::l2cache1.prefetcher       524287                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::total      1048585                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.missLatency::cpu0.inst       112250                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu0.data  34591757000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::l2cache1.prefetcher  33606259250                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::total  68198128500                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.accesses::cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu0.data       524296                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::l2cache1.prefetcher       524287                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::total      1048585                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.missRate::cpu0.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu0.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::l2cache1.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMissLatency::cpu0.inst        56125                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu0.data 65977.533683                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::l2cache1.prefetcher 64098.974894                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::total 65038.245350                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.mshrMisses::cpu0.inst            2                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu0.data       524296                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::l2cache1.prefetcher       524287                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::total      1048585                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu0.inst       112250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu0.data  34591757000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::l2cache1.prefetcher  33606259250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::total  68198128500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissRate::cpu0.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::l2cache1.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu0.inst        56125                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu0.data 65977.533683                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::l2cache1.prefetcher 64098.974894                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::total 65038.245350                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.WritebackDirty.hits::writebacks         1987                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.hits::total         1987                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.accesses::writebacks         1987                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.accesses::total         1987                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.prefetcher.demandMshrMisses      1048586                       # demands not covered by prefetchs (Count)
system.l3cache.prefetcher.pfIssued                  0                       # number of hwpf issued (Count)
system.l3cache.prefetcher.pfUseful                  0                       # number of useful prefetch (Count)
system.l3cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l3cache.prefetcher.accuracy                nan                       # accuracy of the prefetcher (Count)
system.l3cache.prefetcher.coverage                  0                       # coverage brought by this prefetcher (Count)
system.l3cache.prefetcher.pfHitInCache              0                       # number of prefetches hitting in cache (Count)
system.l3cache.prefetcher.pfHitInMSHR               0                       # number of prefetches hitting in a MSHR (Count)
system.l3cache.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.l3cache.prefetcher.pfLate                    0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l3cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified (Count)
system.l3cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue (Count)
system.l3cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l3cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l3cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l3cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page (Count)
system.l3cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l3cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.tags.tagsInUse                   16384                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.totalRefs                 2097113                       # Total number of references to valid blocks. (Count)
system.l3cache.tags.sampledRefs               1048580                       # Sample count of references to valid blocks. (Count)
system.l3cache.tags.avgRefs                  1.999955                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache.tags.occupancies::cpu0.inst     0.685646                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu0.data  8192.024973                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu0.dcache.prefetcher    70.147137                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::l2cache1.prefetcher  8121.142244                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.avgOccs::cpu0.inst       0.000042                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu0.data       0.500002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu0.dcache.prefetcher     0.004281                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::l2cache1.prefetcher     0.495675                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.occupanciesTaskId::1022         8192                       # Occupied blocks per task id (Count)
system.l3cache.tags.occupanciesTaskId::1024         8192                       # Occupied blocks per task id (Count)
system.l3cache.tags.ageTaskId_1022::0              68                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::1             576                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::2            5780                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::3            1768                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::0              69                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::1             577                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::2            5780                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::3            1766                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ratioOccsTaskId::1022     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.ratioOccsTaskId::1024     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.tagAccesses              34602532                       # Number of tag accesses (Count)
system.l3cache.tags.dataAccesses             34602532                       # Number of data accesses (Count)
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples     32646.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu0.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu0.data::samples   1048574.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_l2cache1.prefetcher::samples   1048549.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000014165992                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          1753                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          1753                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              3047691                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               30942                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1048586                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       16323                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    2097172                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     32646                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      45                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        5.91                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       58.03                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                2097172                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::7                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 32646                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::7                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   524284                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   524284                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                   131072                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                   131071                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                   131069                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                   131069                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                   131069                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                   131069                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                   131068                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                   131068                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                     899                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                    1152                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                    1729                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                    1751                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                    1750                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                    1752                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                    1766                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                    1799                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                    1845                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                    2042                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                    2291                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                    2317                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                    2152                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                    1946                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                    1824                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                    1783                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                    1774                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::64                    1771                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::65                     287                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::66                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::67                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::68                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::69                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::70                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::71                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::72                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::73                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::74                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::75                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::76                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::77                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::78                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::79                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::80                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::81                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::82                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::83                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::84                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::85                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::86                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::87                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::88                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::89                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::90                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::91                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::92                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::93                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::94                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::95                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::96                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::97                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::98                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::99                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::100                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::101                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::102                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::103                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::104                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::105                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::106                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::107                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::108                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::109                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::110                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::111                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::112                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::113                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::114                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::115                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::116                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::117                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::118                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::119                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::120                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::121                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::122                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::123                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::124                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::125                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::126                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::127                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         1753                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       18.702795                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      18.423183                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       3.509133                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16               600     34.23%     34.23% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18               846     48.26%     82.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20                10      0.57%     83.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::22                 2      0.11%     83.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::26               287     16.37%     99.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::28                 2      0.11%     99.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::30                 3      0.17%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32                 2      0.11%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::42                 1      0.06%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           1753                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         1753                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       18.631489                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      18.346721                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       3.540530                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               544     31.03%     31.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               280     15.97%     47.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               577     32.92%     79.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                54      3.08%     83.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 6      0.34%     83.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 2      0.11%     83.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                 5      0.29%     83.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23                 1      0.06%     83.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::24                 2      0.11%     83.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::25                 2      0.11%     84.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::26               172      9.81%     93.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::27               105      5.99%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::28                 2      0.11%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::29                 1      0.06%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           1753                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     2880                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                134219008                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               2089344                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1641265044.03575563                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               25549043.48693921                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    81777724000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       76793.16                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu0.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu0.data     67108736                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::l2cache1.prefetcher     67107136                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      2090304                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu0.inst 3130.434783672023                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu0.data 820623130.713526844978                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::l2cache1.prefetcher 820603565.496128916740                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 25560782.617377981544                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu0.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu0.data      1048594                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::l2cache1.prefetcher      1048574                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        32646                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu0.inst       108288                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu0.data  38736608504                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::l2cache1.prefetcher  36791678794                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks  80642099756                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu0.inst     27072.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu0.data     36941.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::l2cache1.prefetcher     35087.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks   2470198.49                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu0.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu0.data     67109504                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::l2cache1.prefetcher     67108736                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       134218496                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu0.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      2089344                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      2089344                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu0.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu0.data       524293                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::l2cache1.prefetcher       524287                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1048582                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        16323                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           16323                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu0.inst           3130                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu0.data      820632522                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::l2cache1.prefetcher    820623131                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1641258783                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu0.inst         3130                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total           3130                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     25549043                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          25549043                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     25549043                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu0.inst          3130                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu0.data     820632522                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::l2cache1.prefetcher    820623131                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1666807827                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               2097127                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                32661                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         65540                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         65542                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         65540                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         65517                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        65516                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::16        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::17        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::18        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::19        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::20        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::21        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::22        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::23        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::24        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::25        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::26        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::27        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::28        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::29        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::30        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::31        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          1032                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          1026                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          1044                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          1015                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         1006                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         1014                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::16         1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::17         1010                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::18         1018                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::19         1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::20         1008                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::21         1018                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::22         1018                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::23         1018                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::24         1003                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::25         1008                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::26         1015                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::27         1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::28         1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::29         1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::30         1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::31         1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              38845450102                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             6987627164                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         75528395586                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 18523.17                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            36015.17                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              1959854                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               29561                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             93.45                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            90.51                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       140383                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   970.978879                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   935.869558                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   178.704989                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          105      0.07%      0.07% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         1016      0.72%      0.80% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         5445      3.88%      4.68% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          566      0.40%      5.08% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          405      0.29%      5.37% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          827      0.59%      5.96% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         5480      3.90%      9.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          298      0.21%     10.07% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       126241     89.93%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       140383                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          134216128                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         2090304                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              1641.229827                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                25.560783                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     8.68                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 8.54                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.13                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                93.41                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy     109465076.447989                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy     193236950.289582                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    2876160827.299223                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy   38638978.224000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 7098510837.447559                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 16520290933.321096                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 15287652875.846487                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   42123956478.874405                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    515.102729                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  46027128778                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   3676050000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  32075387482                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy     109457279.567989                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy     193234197.391182                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    2876152598.592023                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy   38492716.752000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 7098510837.447559                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 16498255451.041119                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 15302840446.387293                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   42116943527.177521                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    515.016973                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  46073756382                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   3676050000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  32028683618                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1048579                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         16323                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1032213                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                  1                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        1048585                       # Transaction distribution (Count)
system.membus.pktCount_system.l3cache.mem_side_port::system.mem_ctrl.port      3145702                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3cache.mem_side_port::total      3145702                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 3145702                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3cache.mem_side_port::system.mem_ctrl.port    136307584                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3cache.mem_side_port::total    136307584                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                136307584                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1048586                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1048586    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1048586                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 141628682500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer8.occupancy           556926500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy         2380879000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2097122                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1048536                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.102050                       # Number of seconds simulated (Second)
simTicks                                 102050291250                       # Number of ticks simulated (Tick)
finalTick                                243681232250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1303.12                       # Real time elapsed on the host (Second)
hostTickRate                                 78312338                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8590536                       # Number of bytes of host memory used (Byte)
simInsts                                    914369679                       # Number of instructions simulated (Count)
simOps                                     1501582662                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   701678                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1152299                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           250                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu0.numCycles                       408201165                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              0.760334                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              1.315212                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                      738197522                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                       1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                     738197528                       # Number of instructions issued (Count)
system.cpu0.squashedInstsExamined                  11                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined               17                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.numIssuedDist::samples          408200723                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              1.808418                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.011599                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                 40085039      9.82%      9.82% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                100859893     24.71%     34.53% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                198574012     48.65%     83.17% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                 34734124      8.51%     91.68% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                 33751038      8.27%     99.95% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                   196615      0.05%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                        2      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                        0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                        0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                6                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            408200723                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorMisc                  0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorConfig                0                       # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu    637534230     86.36%     86.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult     33554432      4.55%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead     67108865      9.09%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total     738197528                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        1.808416                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                              0                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads              1884595779                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites              738197534                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses      738197526                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                  738197528                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numSquashedInsts                        1                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.timesIdled                              2                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                            442                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.MemDepUnit__0.insertedLoads      67108865                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores            1                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return            1      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect            4      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond     33554434    100.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond            6      0.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total      33554445                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect            3     33.33%     33.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect            0      0.00%     33.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond            2     22.22%     55.56% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond            4     44.44%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total            9                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect            1     12.50%     12.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect            0      0.00%     12.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond            3     37.50%     50.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond            4     50.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total            8                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return            1      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect            1      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond     33554432    100.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond            2      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total     33554436                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect            1     20.00%     20.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect            0      0.00%     20.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond            3     60.00%     80.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond            1     20.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total            5                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget            7      0.00%      0.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB     33554437    100.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS            1      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total     33554445                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch            5     62.50%     62.50% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return            3     37.50%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total            8                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted         33554434                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken     33554432                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect                8                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss             3                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.NotTakenMispredicted            7                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu0.branchPred.TakenMispredicted            1                       # Number branches predicted taken but are actually not taken (Count)
system.cpu0.branchPred.BTBLookups            33554445                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates                   7                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits               33554438                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           1.000000                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted              4                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return            1      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect            4      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond     33554434    100.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond            6      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total     33554445                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return            1     14.29%     14.29% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect            3     42.86%     57.14% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect            0      0.00%     57.14% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond            1     14.29%     71.43% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond            2     28.57%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total            7                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect            1     14.29%     14.29% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%     14.29% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond            2     28.57%     42.86% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond            4     57.14%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total            7                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect            1     14.29%     14.29% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.29% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond            2     28.57%     42.86% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond            4     57.14%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total            7                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.ras.pushes                   4                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops                     4                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes                 3                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used                     1                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct                  1                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.bimodalProviderCorrect     33554429                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu0.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.bimodalProviderWrong            3                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu0.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu0.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu0.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu0.commit.commitSquashedInsts             11                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls              1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts                3                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    408200720                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     1.808418                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.146265                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      105817613     25.92%     25.92% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1      168165375     41.20%     67.12% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2              1      0.00%     67.12% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3      100466687     24.61%     91.73% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         196610      0.05%     91.78% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         196608      0.05%     91.83% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6              0      0.00%     91.83% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7              1      0.00%     91.83% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8       33357825      8.17%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    408200720                       # Number of insts commited each cycle (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu0.commit.functionCalls                    1                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu    637534227     86.36%     86.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult     33554432      4.55%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     90.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead     67108865      9.09%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total    738197525                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples     33357825                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.commitStats0.numInsts           536870923                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps             738197525                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP     536870923                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP       738197525                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 0.760334                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 1.315212                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs          67108866                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts        738197525                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts        67108865                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts              1                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu    637534227     86.36%     86.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult     33554432      4.55%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     90.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead     67108865      9.09%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite            1      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total    738197525                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl     33554436                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl     33554435                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl            1                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl     33554432                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl            4                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall            1                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn            1                       # Class of control type instructions committed (Count)
system.cpu0.dcache.avgMshrOccupancy          1.055324                       # number of MSHRs occupancy (Count)
system.cpu0.dcache.demandHits::cpu0.data     32571387                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         32571387                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     64159706                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        64159706                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data       983046                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total         983046                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      2949159                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       2949159                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data  55463921250                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total  55463921250                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data  55463921250                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total  55463921250                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     33554433                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     33554433                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     67108865                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     67108865                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.029297                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.029297                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.043946                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.043946                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 56420.473966                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 56420.473966                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 18806.690738                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 18806.690738                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks           13                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total               13                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data       983045                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total       983045                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data       983045                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total       983045                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data            1                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total            1                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data       196613                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.dcache.prefetcher       851970                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      1048583                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data       120750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total       120750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data  14641638750                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.dcache.prefetcher  94202546816                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total 108844185566                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.002930                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.015625                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data       120750                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total       120750                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 74469.331885                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.dcache.prefetcher 110570.262821                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 103801.211317                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements               1048580                       # number of replacements (Count)
system.cpu0.dcache.HardPFReq.mshrMisses::cpu0.dcache.prefetcher       851970                       # number of HardPFReq MSHR misses (Count)
system.cpu0.dcache.HardPFReq.mshrMisses::total       851970                       # number of HardPFReq MSHR misses (Count)
system.cpu0.dcache.HardPFReq.mshrMissLatency::cpu0.dcache.prefetcher  94202546816                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.HardPFReq.mshrMissLatency::total  94202546816                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.HardPFReq.mshrMissRate::cpu0.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu0.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu0.dcache.HardPFReq.avgMshrMissLatency::cpu0.dcache.prefetcher 110570.262821                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.HardPFReq.avgMshrMissLatency::total 110570.262821                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.hits::cpu0.data     32571387                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       32571387                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data       983045                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total       983045                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data  55463892750                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total  55463892750                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     33554432                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     33554432                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.029297                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.029297                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 56420.502368                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 56420.502368                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data       983045                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total       983045                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data        92750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total        92750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data          inf                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total          inf                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.hits::cpu0.data     31588319                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total     31588319                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::cpu0.data      1966113                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total      1966113                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::cpu0.data     33554432                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total     33554432                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::cpu0.data     0.058595                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.058595                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMisses::cpu0.data       196612                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMisses::total       196612                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::cpu0.data  14641518000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::total  14641518000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissRate::cpu0.data     0.005859                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMissRate::total     0.005859                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::cpu0.data 74469.096495                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::total 74469.096495                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.misses::cpu0.data            1                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total            1                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data        28500                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total        28500                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data            1                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total            1                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data            1                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total            1                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data        28500                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total        28500                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data            1                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total            1                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data        28000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total        28000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total            1                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data        28000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total        28000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.prefetcher.demandMshrMisses            1                       # demands not covered by prefetchs (Count)
system.cpu0.dcache.prefetcher.pfIssued        3211325                       # number of hwpf issued (Count)
system.cpu0.dcache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu0.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu0.dcache.prefetcher.accuracy              0                       # accuracy of the prefetcher (Count)
system.cpu0.dcache.prefetcher.coverage              0                       # coverage brought by this prefetcher (Count)
system.cpu0.dcache.prefetcher.pfHitInCache       327792                       # number of prefetches hitting in cache (Count)
system.cpu0.dcache.prefetcher.pfHitInMSHR      2031563                       # number of prefetches hitting in a MSHR (Count)
system.cpu0.dcache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu0.dcache.prefetcher.pfLate          2359355                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu0.dcache.prefetcher.pfIdentified      3211325                       # number of prefetch candidates identified (Count)
system.cpu0.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.dcache.prefetcher.pfSpanPage       720843                       # number of prefetches that crossed the page (Count)
system.cpu0.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu0.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse                 256                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            65199612                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1048580                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             62.178958                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data    48.025351                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.occupancies::cpu0.dcache.prefetcher   207.974649                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.187599                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.dcache.prefetcher     0.812401                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total              1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1022          208                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.occupanciesTaskId::1024           48                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1022::0           85                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1022::1          123                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           22                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1           26                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1022     0.812500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.ratioOccsTaskId::1024     0.187500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         537919500                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        537919500                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                33358049                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            282567961                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                       48                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles             92274662                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                     3                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved            33554437                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                    5                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts             738197536                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                   15                       # Number of squashed instructions handled by decode (Count)
system.cpu0.executeStats0.numInsts          738197527                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches        33554438                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts       67108865                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts             1                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate           1.808416                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numCCRegReads     234881026                       # Number of times the CC registers were read (Count)
system.cpu0.executeStats0.numCCRegWrites    570425346                       # Number of times the CC registers were written (Count)
system.cpu0.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntRegReads   1241514011                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites    637534224                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs         67108866                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads    134217741                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch.predictedBranches          33554438                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    341091633                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                     16                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.cacheLines                 67108880                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                    1                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         408200723                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             1.808418                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.842718                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               265594372     65.06%     65.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                       1      0.00%     65.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                33947655      8.32%     73.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                       1      0.00%     73.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                41156597     10.08%     83.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                       1      0.00%     83.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                17170434      4.21%     87.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                       0      0.00%     87.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                50331662     12.33%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           408200723                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetchStats0.numInsts            536870974                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            1.315212                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches          33554445                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.082201                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.icacheStallCycles     67109082                       # ICache total stall cycles (Cycle)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.icache.avgMshrOccupancy          0.000001                       # number of MSHRs occupancy (Count)
system.cpu0.icache.demandHits::cpu0.inst     67108878                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total         67108878                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst     67108878                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total        67108878                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst            2                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total              2                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst            2                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total             2                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst        91000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total        91000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst        91000                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total        91000                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst     67108880                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total     67108880                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst     67108880                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total     67108880                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000000                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000000                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst        45500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total        45500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst        45500                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total        45500                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.demandMshrHits::cpu0.inst            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst            1                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total            1                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst            1                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total            1                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst            1                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total            1                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst        90500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total        90500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst        90500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total        90500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst        90500                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total        90500                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst        90500                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total        90500                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                     1                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst     67108878                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total       67108878                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst            2                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total            2                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst        91000                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total        91000                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst     67108880                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total     67108880                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst        45500                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total        45500                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst            1                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total            1                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst            1                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total            1                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst        90500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total        90500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst        90500                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total        90500                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.prefetcher.demandMshrMisses            1                       # demands not covered by prefetchs (Count)
system.cpu0.icache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu0.icache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu0.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu0.icache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu0.icache.prefetcher.coverage              0                       # coverage brought by this prefetcher (Count)
system.cpu0.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu0.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu0.icache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu0.icache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu0.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu0.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu0.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu0.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse                 252                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs                   4                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs                 1                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs                     4                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst          252                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.984375                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.984375                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          252                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          252                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.984375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses         536871041                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses        536871041                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                        3                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  37725534                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                  196607                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts             738197523                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                   9                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                67108865                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                      1                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                    1                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect             1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect            2                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts                   3                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit               738197526                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount              738197526                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                554237999                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst               1117257805                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       1.808416                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.496070                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu0.lsq0.forwLoads                          1                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                      2                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          33554433                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean             9.570791                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           56.993411                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9              32571388     97.07%     97.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19                   6      0.00%     97.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29                   1      0.00%     97.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                   4      0.00%     97.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                   3      0.00%     97.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                   3      0.00%     97.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69                   3      0.00%     97.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149            157278      0.47%     97.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159                 1      0.00%     97.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169            157280      0.47%     98.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179            157279      0.47%     98.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189            157280      0.47%     98.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199            157280      0.47%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209             32155      0.10%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219             32154      0.10%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229             32769      0.10%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239               615      0.00%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249             64923      0.19%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269              1231      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279                 1      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289                 1      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299                 1      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows           32777      0.10%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1621                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            33554433                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses               67108865                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                      1                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                    32768                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                        1                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses               67108880                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                     3                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                58917093                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               39495031                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                 66715666                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles            243072930                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts             738197534                       # Number of instructions processed by rename (Count)
system.cpu0.rename.IQFullEvents             234880933                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.renamedOperands         2147483676                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                 3087007804                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups              1241514017                       # Number of integer rename lookups (Count)
system.cpu0.rename.committedMaps           2147483679                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                      28                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                436993934                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                      1113040431                       # The number of ROB reads (Count)
system.cpu0.rob.writes                     1476395062                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts               536870923                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                 738197525                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                    0                       # Number of system calls (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorMisc                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorConfig                0                       # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu1.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu1.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu1.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu1.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu1.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu1.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu1.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu1.dcache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.replacements                     0                       # number of replacements (Count)
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu1.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu1.dcache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu1.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu1.dcache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu1.dcache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu1.dcache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu1.dcache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu1.dcache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu1.dcache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu1.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu1.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu1.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu1.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.icache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.replacements                     0                       # number of replacements (Count)
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu1.icache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu1.icache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu1.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu1.icache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu1.icache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu1.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu1.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu1.icache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu1.icache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu1.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu1.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu1.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu1.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu1.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorMisc                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorConfig                0                       # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu2.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu2.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu2.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu2.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu2.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu2.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu2.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu2.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu2.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu2.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu2.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu2.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu2.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu2.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu2.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu2.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu2.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu2.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu2.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu2.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu2.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu2.dcache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.replacements                     0                       # number of replacements (Count)
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu2.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu2.dcache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu2.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu2.dcache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu2.dcache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu2.dcache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu2.dcache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu2.dcache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu2.dcache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu2.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu2.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu2.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu2.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu2.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu2.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu2.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu2.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.icache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.replacements                     0                       # number of replacements (Count)
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu2.icache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu2.icache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu2.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu2.icache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu2.icache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu2.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu2.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu2.icache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu2.icache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu2.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu2.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu2.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu2.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu2.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu2.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu2.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu2.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorMisc                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorConfig                0                       # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu3.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu3.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu3.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu3.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu3.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu3.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu3.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu3.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu3.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu3.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu3.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu3.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu3.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu3.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu3.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu3.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu3.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu3.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu3.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu3.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu3.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu3.dcache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu3.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.replacements                     0                       # number of replacements (Count)
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu3.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu3.dcache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu3.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu3.dcache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu3.dcache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu3.dcache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu3.dcache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu3.dcache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu3.dcache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu3.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu3.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu3.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu3.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu3.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu3.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu3.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu3.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.icache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.replacements                     0                       # number of replacements (Count)
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu3.icache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu3.icache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu3.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu3.icache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu3.icache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu3.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu3.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu3.icache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu3.icache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu3.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu3.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu3.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu3.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu3.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu3.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu3.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu3.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.l2bus1.transDist::ReadResp             1048580                       # Transaction distribution (Count)
system.l2bus1.transDist::WritebackDirty            26                       # Transaction distribution (Count)
system.l2bus1.transDist::CleanEvict           2097170                       # Transaction distribution (Count)
system.l2bus1.transDist::HardPFReq                  7                       # Transaction distribution (Count)
system.l2bus1.transDist::ReadExReq                  1                       # Transaction distribution (Count)
system.l2bus1.transDist::ReadExResp                 1                       # Transaction distribution (Count)
system.l2bus1.transDist::ReadSharedReq        1048583                       # Transaction distribution (Count)
system.l2bus1.pktCount_system.cpu0.icache.mem_side_port::system.l2cache1.cpu_side_port            3                       # Packet count per connected requestor and responder (Count)
system.l2bus1.pktCount_system.cpu0.dcache.mem_side_port::system.l2cache1.cpu_side_port      3145743                       # Packet count per connected requestor and responder (Count)
system.l2bus1.pktCount::total                 3145746                       # Packet count per connected requestor and responder (Count)
system.l2bus1.pktSize_system.cpu0.icache.mem_side_port::system.l2cache1.cpu_side_port          128                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus1.pktSize_system.cpu0.dcache.mem_side_port::system.l2cache1.cpu_side_port    134219904                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus1.pktSize::total                134220032                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus1.snoops                          1048622                       # Total snoops (Count)
system.l2bus1.snoopTraffic                       1664                       # Total snoop traffic (Byte)
system.l2bus1.snoopFanout::samples            2097206                       # Request fanout histogram (Count)
system.l2bus1.snoopFanout::mean              0.000032                       # Request fanout histogram (Count)
system.l2bus1.snoopFanout::stdev             0.005694                       # Request fanout histogram (Count)
system.l2bus1.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::0                  2097138    100.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::1                       68      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.l2bus1.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.l2bus1.snoopFanout::total              2097206                       # Request fanout histogram (Count)
system.l2bus1.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus1.reqLayer0.occupancy           540624443                       # Layer occupancy (ticks) (Tick)
system.l2bus1.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus1.respLayer0.occupancy               1250                       # Layer occupancy (ticks) (Tick)
system.l2bus1.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.l2bus1.respLayer1.occupancy         1310725000                       # Layer occupancy (ticks) (Tick)
system.l2bus1.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.l2bus1.snoop_filter.totRequests        2097165                       # Total number of requests made to the snoop filter. (Count)
system.l2bus1.snoop_filter.hitSingleRequests      1048581                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus1.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus1.snoop_filter.totSnoops               68                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus1.snoop_filter.hitSingleSnoops           68                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus1.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus2.snoops                                0                       # Total snoops (Count)
system.l2bus2.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.l2bus2.snoopFanout::samples                  0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::mean                   nan                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::stdev                  nan                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::underflows               0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::0                        0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::1                        0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::2                        0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::3                        0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::4                        0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::overflows                0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::total                    0                       # Request fanout histogram (Count)
system.l2bus2.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus2.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.l2bus2.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus2.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus2.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus2.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus2.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache1.avgMshrOccupancy             0.925684                       # number of MSHRs occupancy (Count)
system.l2cache1.demandHits::cpu0.data               3                       # number of demand (read+write) hits (Count)
system.l2cache1.demandHits::cpu0.dcache.prefetcher            1                       # number of demand (read+write) hits (Count)
system.l2cache1.demandHits::total                   4                       # number of demand (read+write) hits (Count)
system.l2cache1.overallHits::cpu0.data              3                       # number of overall hits (Count)
system.l2cache1.overallHits::cpu0.dcache.prefetcher            1                       # number of overall hits (Count)
system.l2cache1.overallHits::total                  4                       # number of overall hits (Count)
system.l2cache1.demandMisses::cpu0.inst             1                       # number of demand (read+write) misses (Count)
system.l2cache1.demandMisses::cpu0.data        196610                       # number of demand (read+write) misses (Count)
system.l2cache1.demandMisses::cpu0.dcache.prefetcher       851969                       # number of demand (read+write) misses (Count)
system.l2cache1.demandMisses::total           1048580                       # number of demand (read+write) misses (Count)
system.l2cache1.overallMisses::cpu0.inst            1                       # number of overall misses (Count)
system.l2cache1.overallMisses::cpu0.data       196610                       # number of overall misses (Count)
system.l2cache1.overallMisses::cpu0.dcache.prefetcher       851969                       # number of overall misses (Count)
system.l2cache1.overallMisses::total          1048580                       # number of overall misses (Count)
system.l2cache1.demandMissLatency::cpu0.inst        89750                       # number of demand (read+write) miss ticks (Tick)
system.l2cache1.demandMissLatency::cpu0.data  14494162500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache1.demandMissLatency::cpu0.dcache.prefetcher  93826401947                       # number of demand (read+write) miss ticks (Tick)
system.l2cache1.demandMissLatency::total 108320654197                       # number of demand (read+write) miss ticks (Tick)
system.l2cache1.overallMissLatency::cpu0.inst        89750                       # number of overall miss ticks (Tick)
system.l2cache1.overallMissLatency::cpu0.data  14494162500                       # number of overall miss ticks (Tick)
system.l2cache1.overallMissLatency::cpu0.dcache.prefetcher  93826401947                       # number of overall miss ticks (Tick)
system.l2cache1.overallMissLatency::total 108320654197                       # number of overall miss ticks (Tick)
system.l2cache1.demandAccesses::cpu0.inst            1                       # number of demand (read+write) accesses (Count)
system.l2cache1.demandAccesses::cpu0.data       196613                       # number of demand (read+write) accesses (Count)
system.l2cache1.demandAccesses::cpu0.dcache.prefetcher       851970                       # number of demand (read+write) accesses (Count)
system.l2cache1.demandAccesses::total         1048584                       # number of demand (read+write) accesses (Count)
system.l2cache1.overallAccesses::cpu0.inst            1                       # number of overall (read+write) accesses (Count)
system.l2cache1.overallAccesses::cpu0.data       196613                       # number of overall (read+write) accesses (Count)
system.l2cache1.overallAccesses::cpu0.dcache.prefetcher       851970                       # number of overall (read+write) accesses (Count)
system.l2cache1.overallAccesses::total        1048584                       # number of overall (read+write) accesses (Count)
system.l2cache1.demandMissRate::cpu0.inst            1                       # miss rate for demand accesses (Ratio)
system.l2cache1.demandMissRate::cpu0.data     0.999985                       # miss rate for demand accesses (Ratio)
system.l2cache1.demandMissRate::cpu0.dcache.prefetcher     0.999999                       # miss rate for demand accesses (Ratio)
system.l2cache1.demandMissRate::total        0.999996                       # miss rate for demand accesses (Ratio)
system.l2cache1.overallMissRate::cpu0.inst            1                       # miss rate for overall accesses (Ratio)
system.l2cache1.overallMissRate::cpu0.data     0.999985                       # miss rate for overall accesses (Ratio)
system.l2cache1.overallMissRate::cpu0.dcache.prefetcher     0.999999                       # miss rate for overall accesses (Ratio)
system.l2cache1.overallMissRate::total       0.999996                       # miss rate for overall accesses (Ratio)
system.l2cache1.demandAvgMissLatency::cpu0.inst        89750                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache1.demandAvgMissLatency::cpu0.data 73720.372819                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache1.demandAvgMissLatency::cpu0.dcache.prefetcher 110128.891951                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache1.demandAvgMissLatency::total 103302.231777                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache1.overallAvgMissLatency::cpu0.inst        89750                       # average overall miss latency ((Tick/Count))
system.l2cache1.overallAvgMissLatency::cpu0.data 73720.372819                       # average overall miss latency ((Tick/Count))
system.l2cache1.overallAvgMissLatency::cpu0.dcache.prefetcher 110128.891951                       # average overall miss latency ((Tick/Count))
system.l2cache1.overallAvgMissLatency::total 103302.231777                       # average overall miss latency ((Tick/Count))
system.l2cache1.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l2cache1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache1.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l2cache1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache1.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache1.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache1.writebacks::writebacks             13                       # number of writebacks (Count)
system.l2cache1.writebacks::total                  13                       # number of writebacks (Count)
system.l2cache1.demandMshrMisses::cpu0.inst            1                       # number of demand (read+write) MSHR misses (Count)
system.l2cache1.demandMshrMisses::cpu0.data       196610                       # number of demand (read+write) MSHR misses (Count)
system.l2cache1.demandMshrMisses::cpu0.dcache.prefetcher       851969                       # number of demand (read+write) MSHR misses (Count)
system.l2cache1.demandMshrMisses::total       1048580                       # number of demand (read+write) MSHR misses (Count)
system.l2cache1.overallMshrMisses::cpu0.inst            1                       # number of overall MSHR misses (Count)
system.l2cache1.overallMshrMisses::cpu0.data       196610                       # number of overall MSHR misses (Count)
system.l2cache1.overallMshrMisses::cpu0.dcache.prefetcher       851969                       # number of overall MSHR misses (Count)
system.l2cache1.overallMshrMisses::l2cache1.prefetcher            4                       # number of overall MSHR misses (Count)
system.l2cache1.overallMshrMisses::total      1048584                       # number of overall MSHR misses (Count)
system.l2cache1.demandMshrMissLatency::cpu0.inst        84750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache1.demandMshrMissLatency::cpu0.data  13511107500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache1.demandMshrMissLatency::cpu0.dcache.prefetcher  89566576947                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache1.demandMshrMissLatency::total 103077769197                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache1.overallMshrMissLatency::cpu0.inst        84750                       # number of overall MSHR miss ticks (Tick)
system.l2cache1.overallMshrMissLatency::cpu0.data  13511107500                       # number of overall MSHR miss ticks (Tick)
system.l2cache1.overallMshrMissLatency::cpu0.dcache.prefetcher  89566576947                       # number of overall MSHR miss ticks (Tick)
system.l2cache1.overallMshrMissLatency::l2cache1.prefetcher       467247                       # number of overall MSHR miss ticks (Tick)
system.l2cache1.overallMshrMissLatency::total 103078236444                       # number of overall MSHR miss ticks (Tick)
system.l2cache1.demandMshrMissRate::cpu0.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache1.demandMshrMissRate::cpu0.data     0.999985                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache1.demandMshrMissRate::cpu0.dcache.prefetcher     0.999999                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache1.demandMshrMissRate::total     0.999996                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache1.overallMshrMissRate::cpu0.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache1.overallMshrMissRate::cpu0.data     0.999985                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache1.overallMshrMissRate::cpu0.dcache.prefetcher     0.999999                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache1.overallMshrMissRate::l2cache1.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache1.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache1.demandAvgMshrMissLatency::cpu0.inst        84750                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.demandAvgMshrMissLatency::cpu0.data 68720.347388                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.demandAvgMshrMissLatency::cpu0.dcache.prefetcher 105128.915427                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.demandAvgMshrMissLatency::total 98302.246082                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.overallAvgMshrMissLatency::cpu0.inst        84750                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.overallAvgMshrMissLatency::cpu0.data 68720.347388                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.overallAvgMshrMissLatency::cpu0.dcache.prefetcher 105128.915427                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.overallAvgMshrMissLatency::l2cache1.prefetcher 116811.750000                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.overallAvgMshrMissLatency::total 98302.316690                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.replacements                  1048581                       # number of replacements (Count)
system.l2cache1.CleanEvict.mshrMisses::writebacks            1                       # number of CleanEvict MSHR misses (Count)
system.l2cache1.CleanEvict.mshrMisses::total            1                       # number of CleanEvict MSHR misses (Count)
system.l2cache1.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache1.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache1.HardPFReq.mshrMisses::l2cache1.prefetcher            4                       # number of HardPFReq MSHR misses (Count)
system.l2cache1.HardPFReq.mshrMisses::total            4                       # number of HardPFReq MSHR misses (Count)
system.l2cache1.HardPFReq.mshrMissLatency::l2cache1.prefetcher       467247                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache1.HardPFReq.mshrMissLatency::total       467247                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache1.HardPFReq.mshrMissRate::l2cache1.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache1.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache1.HardPFReq.avgMshrMissLatency::l2cache1.prefetcher 116811.750000                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache1.HardPFReq.avgMshrMissLatency::total 116811.750000                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache1.ReadExReq.misses::cpu0.data            1                       # number of ReadExReq misses (Count)
system.l2cache1.ReadExReq.misses::total             1                       # number of ReadExReq misses (Count)
system.l2cache1.ReadExReq.missLatency::cpu0.data        27250                       # number of ReadExReq miss ticks (Tick)
system.l2cache1.ReadExReq.missLatency::total        27250                       # number of ReadExReq miss ticks (Tick)
system.l2cache1.ReadExReq.accesses::cpu0.data            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache1.ReadExReq.accesses::total            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache1.ReadExReq.missRate::cpu0.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache1.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache1.ReadExReq.avgMissLatency::cpu0.data        27250                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache1.ReadExReq.avgMissLatency::total        27250                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache1.ReadExReq.mshrMisses::cpu0.data            1                       # number of ReadExReq MSHR misses (Count)
system.l2cache1.ReadExReq.mshrMisses::total            1                       # number of ReadExReq MSHR misses (Count)
system.l2cache1.ReadExReq.mshrMissLatency::cpu0.data        22250                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache1.ReadExReq.mshrMissLatency::total        22250                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache1.ReadExReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache1.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache1.ReadExReq.avgMshrMissLatency::cpu0.data        22250                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache1.ReadExReq.avgMshrMissLatency::total        22250                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.hits::cpu0.data            3                       # number of ReadSharedReq hits (Count)
system.l2cache1.ReadSharedReq.hits::cpu0.dcache.prefetcher            1                       # number of ReadSharedReq hits (Count)
system.l2cache1.ReadSharedReq.hits::total            4                       # number of ReadSharedReq hits (Count)
system.l2cache1.ReadSharedReq.misses::cpu0.inst            1                       # number of ReadSharedReq misses (Count)
system.l2cache1.ReadSharedReq.misses::cpu0.data       196609                       # number of ReadSharedReq misses (Count)
system.l2cache1.ReadSharedReq.misses::cpu0.dcache.prefetcher       851969                       # number of ReadSharedReq misses (Count)
system.l2cache1.ReadSharedReq.misses::total      1048579                       # number of ReadSharedReq misses (Count)
system.l2cache1.ReadSharedReq.missLatency::cpu0.inst        89750                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache1.ReadSharedReq.missLatency::cpu0.data  14494135250                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache1.ReadSharedReq.missLatency::cpu0.dcache.prefetcher  93826401947                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache1.ReadSharedReq.missLatency::total 108320626947                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache1.ReadSharedReq.accesses::cpu0.inst            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache1.ReadSharedReq.accesses::cpu0.data       196612                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache1.ReadSharedReq.accesses::cpu0.dcache.prefetcher       851970                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache1.ReadSharedReq.accesses::total      1048583                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache1.ReadSharedReq.missRate::cpu0.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.missRate::cpu0.data     0.999985                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.missRate::cpu0.dcache.prefetcher     0.999999                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.missRate::total     0.999996                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.avgMissLatency::cpu0.inst        89750                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.avgMissLatency::cpu0.data 73720.609179                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.avgMissLatency::cpu0.dcache.prefetcher 110128.891951                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.avgMissLatency::total 103302.304306                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.mshrMisses::cpu0.inst            1                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache1.ReadSharedReq.mshrMisses::cpu0.data       196609                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache1.ReadSharedReq.mshrMisses::cpu0.dcache.prefetcher       851969                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache1.ReadSharedReq.mshrMisses::total      1048579                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache1.ReadSharedReq.mshrMissLatency::cpu0.inst        84750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache1.ReadSharedReq.mshrMissLatency::cpu0.data  13511085250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache1.ReadSharedReq.mshrMissLatency::cpu0.dcache.prefetcher  89566576947                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache1.ReadSharedReq.mshrMissLatency::total 103077746947                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache1.ReadSharedReq.mshrMissRate::cpu0.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.mshrMissRate::cpu0.data     0.999985                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.mshrMissRate::cpu0.dcache.prefetcher     0.999999                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.mshrMissRate::total     0.999996                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.avgMshrMissLatency::cpu0.inst        84750                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.avgMshrMissLatency::cpu0.data 68720.583747                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.avgMshrMissLatency::cpu0.dcache.prefetcher 105128.915427                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.avgMshrMissLatency::total 98302.318611                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache1.WritebackDirty.hits::writebacks           13                       # number of WritebackDirty hits (Count)
system.l2cache1.WritebackDirty.hits::total           13                       # number of WritebackDirty hits (Count)
system.l2cache1.WritebackDirty.accesses::writebacks           13                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache1.WritebackDirty.accesses::total           13                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache1.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache1.prefetcher.demandMshrMisses      1048580                       # demands not covered by prefetchs (Count)
system.l2cache1.prefetcher.pfIssued                 4                       # number of hwpf issued (Count)
system.l2cache1.prefetcher.pfUseful                 4                       # number of useful prefetch (Count)
system.l2cache1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache1.prefetcher.accuracy                 1                       # accuracy of the prefetcher (Count)
system.l2cache1.prefetcher.coverage          0.000004                       # coverage brought by this prefetcher (Count)
system.l2cache1.prefetcher.pfHitInCache             0                       # number of prefetches hitting in cache (Count)
system.l2cache1.prefetcher.pfHitInMSHR              0                       # number of prefetches hitting in a MSHR (Count)
system.l2cache1.prefetcher.pfHitInWB                0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache1.prefetcher.pfLate                   0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache1.prefetcher.pfIdentified             4                       # number of prefetch candidates identified (Count)
system.l2cache1.prefetcher.pfBufferHit              0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache1.prefetcher.pfInCache                0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache1.prefetcher.pfSpanPage               0                       # number of prefetches that crossed the page (Count)
system.l2cache1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache1.tags.tagsInUse                   2048                       # Average ticks per tags in use ((Tick/Count))
system.l2cache1.tags.totalRefs                2098123                       # Total number of references to valid blocks. (Count)
system.l2cache1.tags.sampledRefs              1048581                       # Sample count of references to valid blocks. (Count)
system.l2cache1.tags.avgRefs                 2.000916                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache1.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache1.tags.occupancies::cpu0.inst     0.047785                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache1.tags.occupancies::cpu0.data   384.628588                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache1.tags.occupancies::cpu0.dcache.prefetcher  1662.372838                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache1.tags.occupancies::l2cache1.prefetcher     0.950790                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache1.tags.avgOccs::cpu0.inst      0.000023                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache1.tags.avgOccs::cpu0.data      0.187807                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache1.tags.avgOccs::cpu0.dcache.prefetcher     0.811705                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache1.tags.avgOccs::l2cache1.prefetcher     0.000464                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache1.tags.avgOccs::total                 1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache1.tags.occupanciesTaskId::1022         1664                       # Occupied blocks per task id (Count)
system.l2cache1.tags.occupanciesTaskId::1024          384                       # Occupied blocks per task id (Count)
system.l2cache1.tags.ageTaskId_1022::0             85                       # Occupied blocks per task id, per block age (Count)
system.l2cache1.tags.ageTaskId_1022::1            750                       # Occupied blocks per task id, per block age (Count)
system.l2cache1.tags.ageTaskId_1022::2            829                       # Occupied blocks per task id, per block age (Count)
system.l2cache1.tags.ageTaskId_1024::0             22                       # Occupied blocks per task id, per block age (Count)
system.l2cache1.tags.ageTaskId_1024::1            173                       # Occupied blocks per task id, per block age (Count)
system.l2cache1.tags.ageTaskId_1024::2            189                       # Occupied blocks per task id, per block age (Count)
system.l2cache1.tags.ratioOccsTaskId::1022     0.812500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache1.tags.ratioOccsTaskId::1024     0.187500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache1.tags.tagAccesses              9437241                       # Number of tag accesses (Count)
system.l2cache1.tags.dataAccesses             9437241                       # Number of data accesses (Count)
system.l2cache1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache2.avgMshrOccupancy                    0                       # number of MSHRs occupancy (Count)
system.l2cache2.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l2cache2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache2.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l2cache2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache2.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache2.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache2.replacements                        0                       # number of replacements (Count)
system.l2cache2.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache2.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.l2cache2.prefetcher.pfIssued                 0                       # number of hwpf issued (Count)
system.l2cache2.prefetcher.pfUseful                 0                       # number of useful prefetch (Count)
system.l2cache2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache2.prefetcher.accuracy               nan                       # accuracy of the prefetcher (Count)
system.l2cache2.prefetcher.coverage               nan                       # coverage brought by this prefetcher (Count)
system.l2cache2.prefetcher.pfHitInCache             0                       # number of prefetches hitting in cache (Count)
system.l2cache2.prefetcher.pfHitInMSHR              0                       # number of prefetches hitting in a MSHR (Count)
system.l2cache2.prefetcher.pfHitInWB                0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache2.prefetcher.pfLate                   0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache2.prefetcher.pfIdentified             0                       # number of prefetch candidates identified (Count)
system.l2cache2.prefetcher.pfBufferHit              0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache2.prefetcher.pfInCache                0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache2.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache2.prefetcher.pfSpanPage               0                       # number of prefetches that crossed the page (Count)
system.l2cache2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache2.tags.tagsInUse                      0                       # Average ticks per tags in use ((Tick/Count))
system.l2cache2.tags.totalRefs                      0                       # Total number of references to valid blocks. (Count)
system.l2cache2.tags.sampledRefs                    0                       # Sample count of references to valid blocks. (Count)
system.l2cache2.tags.avgRefs                      nan                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache2.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache2.tags.tagAccesses                    0                       # Number of tag accesses (Count)
system.l2cache2.tags.dataAccesses                   0                       # Number of data accesses (Count)
system.l2cache2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.transDist::ReadResp              1048580                       # Transaction distribution (Count)
system.l3bus.transDist::WritebackDirty             26                       # Transaction distribution (Count)
system.l3bus.transDist::CleanEvict            2097103                       # Transaction distribution (Count)
system.l3bus.transDist::HardPFReq                   7                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExReq                   1                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExResp                  1                       # Transaction distribution (Count)
system.l3bus.transDist::ReadSharedReq         1048585                       # Transaction distribution (Count)
system.l3bus.pktCount_system.l2cache1.mem_side_port::system.l3cache.cpu_side_port      3145715                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktCount::total                  3145715                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktSize_system.l2cache1.mem_side_port::system.l3cache.cpu_side_port    134220032                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.pktSize::total                 134220032                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.snoops                           1048588                       # Total snoops (Count)
system.l3bus.snoopTraffic                        1664                       # Total snoop traffic (Byte)
system.l3bus.snoopFanout::samples             2097174                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::mean               0.000016                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::stdev              0.004026                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::0                   2097140    100.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::1                        34      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::total               2097174                       # Request fanout histogram (Count)
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.reqLayer0.occupancy            524362054                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.respLayer0.occupancy          1571821923                       # Layer occupancy (ticks) (Tick)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l3bus.snoop_filter.totRequests         2097134                       # Total number of requests made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleRequests      1048548                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3bus.snoop_filter.totSnoops                34                       # Total number of snoops made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleSnoops           34                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3cache.avgMshrOccupancy              0.875057                       # number of MSHRs occupancy (Count)
system.l3cache.demandHits::cpu0.data                2                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu0.dcache.prefetcher            2                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::total                    4                       # number of demand (read+write) hits (Count)
system.l3cache.overallHits::cpu0.data               2                       # number of overall hits (Count)
system.l3cache.overallHits::cpu0.dcache.prefetcher            2                       # number of overall hits (Count)
system.l3cache.overallHits::total                   4                       # number of overall hits (Count)
system.l3cache.demandMisses::cpu0.inst              2                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu0.data         196609                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu0.dcache.prefetcher       851967                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::l2cache1.prefetcher            4                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::total            1048582                       # number of demand (read+write) misses (Count)
system.l3cache.overallMisses::cpu0.inst             2                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu0.data        196609                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu0.dcache.prefetcher       851967                       # number of overall misses (Count)
system.l3cache.overallMisses::l2cache1.prefetcher            4                       # number of overall misses (Count)
system.l3cache.overallMisses::total           1048582                       # number of overall misses (Count)
system.l3cache.demandMissLatency::cpu0.inst        79000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu0.data  12380584250                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu0.dcache.prefetcher  84610553303                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::l2cache1.prefetcher       464500                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::total   96991681053                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.overallMissLatency::cpu0.inst        79000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu0.data  12380584250                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu0.dcache.prefetcher  84610553303                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::l2cache1.prefetcher       464500                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::total  96991681053                       # number of overall miss ticks (Tick)
system.l3cache.demandAccesses::cpu0.inst            2                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu0.data       196611                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu0.dcache.prefetcher       851969                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::l2cache1.prefetcher            4                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::total          1048586                       # number of demand (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu0.inst            2                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu0.data       196611                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu0.dcache.prefetcher       851969                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::l2cache1.prefetcher            4                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::total         1048586                       # number of overall (read+write) accesses (Count)
system.l3cache.demandMissRate::cpu0.inst            1                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu0.data     0.999990                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu0.dcache.prefetcher     0.999998                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::l2cache1.prefetcher            1                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::total         0.999996                       # miss rate for demand accesses (Ratio)
system.l3cache.overallMissRate::cpu0.inst            1                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu0.data     0.999990                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu0.dcache.prefetcher     0.999998                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::l2cache1.prefetcher            1                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::total        0.999996                       # miss rate for overall accesses (Ratio)
system.l3cache.demandAvgMissLatency::cpu0.inst        39500                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu0.data 62970.587562                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu0.dcache.prefetcher 99312.007746                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::l2cache1.prefetcher       116125                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::total 92497.945848                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu0.inst        39500                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu0.data 62970.587562                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu0.dcache.prefetcher 99312.007746                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::l2cache1.prefetcher       116125                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 92497.945848                       # average overall miss latency ((Tick/Count))
system.l3cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.writebacks::writebacks              13                       # number of writebacks (Count)
system.l3cache.writebacks::total                   13                       # number of writebacks (Count)
system.l3cache.demandMshrMisses::cpu0.inst            2                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu0.data       196609                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu0.dcache.prefetcher       851967                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::l2cache1.prefetcher            4                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::total        1048582                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu0.inst            2                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu0.data       196609                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu0.dcache.prefetcher       851967                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::l2cache1.prefetcher            4                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::l3cache.prefetcher            4                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::total       1048586                       # number of overall MSHR misses (Count)
system.l3cache.demandMshrMissLatency::cpu0.inst        79000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu0.data  12380584250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu0.dcache.prefetcher  84610553303                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::l2cache1.prefetcher       464500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::total  96991681053                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu0.inst        79000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu0.data  12380584250                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu0.dcache.prefetcher  84610553303                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::l2cache1.prefetcher       464500                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::l3cache.prefetcher       239247                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::total  96991920300                       # number of overall MSHR miss ticks (Tick)
system.l3cache.demandMshrMissRate::cpu0.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu0.data     0.999990                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu0.dcache.prefetcher     0.999998                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::l2cache1.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::total     0.999996                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu0.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu0.data     0.999990                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu0.dcache.prefetcher     0.999998                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::l2cache1.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::l3cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.demandAvgMshrMissLatency::cpu0.inst        39500                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu0.data 62970.587562                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu0.dcache.prefetcher 99312.007746                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::l2cache1.prefetcher       116125                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::total 92497.945848                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu0.inst        39500                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu0.data 62970.587562                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu0.dcache.prefetcher 99312.007746                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::l2cache1.prefetcher       116125                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::l3cache.prefetcher 59811.750000                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::total 92497.821161                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.replacements                   1048581                       # number of replacements (Count)
system.l3cache.CleanEvict.mshrMisses::writebacks            1                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMisses::total            1                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.HardPFReq.mshrMisses::l3cache.prefetcher            4                       # number of HardPFReq MSHR misses (Count)
system.l3cache.HardPFReq.mshrMisses::total            4                       # number of HardPFReq MSHR misses (Count)
system.l3cache.HardPFReq.mshrMissLatency::l3cache.prefetcher       239247                       # number of HardPFReq MSHR miss ticks (Tick)
system.l3cache.HardPFReq.mshrMissLatency::total       239247                       # number of HardPFReq MSHR miss ticks (Tick)
system.l3cache.HardPFReq.mshrMissRate::l3cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l3cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l3cache.HardPFReq.avgMshrMissLatency::l3cache.prefetcher 59811.750000                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l3cache.HardPFReq.avgMshrMissLatency::total 59811.750000                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.misses::cpu0.data            1                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.misses::total              1                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.missLatency::cpu0.data        16500                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.missLatency::total        16500                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.accesses::cpu0.data            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::total            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.missRate::cpu0.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMissLatency::cpu0.data        16500                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMissLatency::total        16500                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.mshrMisses::cpu0.data            1                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMisses::total            1                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMissLatency::cpu0.data        16500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissLatency::total        16500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMshrMissLatency::cpu0.data        16500                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMshrMissLatency::total        16500                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.hits::cpu0.data            2                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu0.dcache.prefetcher            2                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::total            4                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.misses::cpu0.inst            2                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu0.data       196608                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu0.dcache.prefetcher       851967                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::l2cache1.prefetcher            4                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::total      1048581                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.missLatency::cpu0.inst        79000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu0.data  12380567750                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu0.dcache.prefetcher  84610553303                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::l2cache1.prefetcher       464500                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::total  96991664553                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.accesses::cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu0.data       196610                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu0.dcache.prefetcher       851969                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::l2cache1.prefetcher            4                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::total      1048585                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.missRate::cpu0.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu0.data     0.999990                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu0.dcache.prefetcher     0.999998                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::l2cache1.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::total     0.999996                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMissLatency::cpu0.inst        39500                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu0.data 62970.823924                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu0.dcache.prefetcher 99312.007746                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::l2cache1.prefetcher       116125                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::total 92498.018325                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.mshrMisses::cpu0.inst            2                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu0.data       196608                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu0.dcache.prefetcher       851967                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::l2cache1.prefetcher            4                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::total      1048581                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu0.inst        79000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu0.data  12380567750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu0.dcache.prefetcher  84610553303                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::l2cache1.prefetcher       464500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::total  96991664553                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissRate::cpu0.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu0.data     0.999990                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu0.dcache.prefetcher     0.999998                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::l2cache1.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::total     0.999996                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu0.inst        39500                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu0.data 62970.823924                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu0.dcache.prefetcher 99312.007746                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::l2cache1.prefetcher       116125                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::total 92498.018325                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.WritebackDirty.hits::writebacks           13                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.hits::total           13                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.accesses::writebacks           13                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.accesses::total           13                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.prefetcher.demandMshrMisses      1048582                       # demands not covered by prefetchs (Count)
system.l3cache.prefetcher.pfIssued                  8                       # number of hwpf issued (Count)
system.l3cache.prefetcher.pfUseful                  4                       # number of useful prefetch (Count)
system.l3cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l3cache.prefetcher.accuracy           0.500000                       # accuracy of the prefetcher (Count)
system.l3cache.prefetcher.coverage           0.000004                       # coverage brought by this prefetcher (Count)
system.l3cache.prefetcher.pfHitInCache              0                       # number of prefetches hitting in cache (Count)
system.l3cache.prefetcher.pfHitInMSHR               4                       # number of prefetches hitting in a MSHR (Count)
system.l3cache.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.l3cache.prefetcher.pfLate                    4                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l3cache.prefetcher.pfIdentified              8                       # number of prefetch candidates identified (Count)
system.l3cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue (Count)
system.l3cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l3cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l3cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l3cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page (Count)
system.l3cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l3cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.tags.tagsInUse                   16384                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.totalRefs                 2097132                       # Total number of references to valid blocks. (Count)
system.l3cache.tags.sampledRefs               1048581                       # Sample count of references to valid blocks. (Count)
system.l3cache.tags.avgRefs                  1.999971                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache.tags.occupancies::cpu0.inst     0.448657                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu0.data  3111.986608                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu0.dcache.prefetcher 13207.950843                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::l2cache1.prefetcher    63.551371                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::l3cache.prefetcher     0.062521                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.avgOccs::cpu0.inst       0.000027                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu0.data       0.189941                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu0.dcache.prefetcher     0.806149                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::l2cache1.prefetcher     0.003879                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::l3cache.prefetcher     0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.occupanciesTaskId::1022        13312                       # Occupied blocks per task id (Count)
system.l3cache.tags.occupanciesTaskId::1024         3072                       # Occupied blocks per task id (Count)
system.l3cache.tags.ageTaskId_1022::0              85                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::1             750                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::2            7514                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::3            4963                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::0              22                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::1             173                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::2            1734                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::3            1143                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ratioOccsTaskId::1022     0.812500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.ratioOccsTaskId::1024     0.187500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.tagAccesses              34602725                       # Number of tag accesses (Count)
system.l3cache.tags.dataAccesses             34602725                       # Number of data accesses (Count)
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu0.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu0.data::samples    393210.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu0.dcache.prefetcher::samples   1703904.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_l2cache1.prefetcher::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_l3cache.prefetcher::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.163902339460                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             1                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             1                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              2777482                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                  17                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1048586                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                          13                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    2097172                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                        26                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      38                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                       11.07                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       55.04                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                2097172                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::7                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                    26                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::7                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   196608                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   196608                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                   196606                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                   196606                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                   163843                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                   163844                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                   163836                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                   163835                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                   163823                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                   163825                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                   65543                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                   65543                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                   65537                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                   98295                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                   32766                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::64                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::65                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::66                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::67                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::68                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::69                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::70                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::71                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::72                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::73                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::74                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::75                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::76                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::77                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::78                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::79                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::80                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::81                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::82                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::83                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::84                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::85                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::86                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::87                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::88                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::89                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::90                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::91                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::92                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::93                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::94                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::95                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::96                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::97                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::98                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::99                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::100                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::101                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::102                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::103                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::104                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::105                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::106                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::107                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::108                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::109                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::110                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::111                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::112                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::113                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::114                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::115                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::116                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::117                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::118                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::119                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::120                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::121                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::122                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::123                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::124                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::125                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::126                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::127                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean         2096967                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean   2096967.000000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev            nan                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2.06438e+06-2.09715e+06            1    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total              1                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean              18                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      18.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev            nan                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 1    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total              1                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     2432                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                134219008                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                  1664                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1315224154.24757552                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               16305.68594776                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   102050428500                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       97320.74                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu0.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu0.data     25165440                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu0.dcache.prefetcher    109049856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::l2cache1.prefetcher          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::l3cache.prefetcher          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks         1152                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu0.inst 2508.567068886244                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu0.data 246598414.289189994335                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu0.dcache.prefetcher 1068589365.735886693001                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::l2cache1.prefetcher 5017.134137772488                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::l3cache.prefetcher 5017.134137772488                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 11288.551809988097                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu0.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu0.data       393218                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu0.dcache.prefetcher      1703934                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::l2cache1.prefetcher            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::l3cache.prefetcher            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks           26                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu0.inst       217240                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu0.data  13347289668                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu0.dcache.prefetcher 119531822398                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::l2cache1.prefetcher       696216                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::l3cache.prefetcher       276936                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 901516280282                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu0.inst     54310.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu0.data     33943.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu0.dcache.prefetcher     70150.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::l2cache1.prefetcher     87027.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::l3cache.prefetcher     34617.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 34673703087.77                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu0.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu0.data     25165952                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu0.dcache.prefetcher    109051392                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::l2cache1.prefetcher          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::l3cache.prefetcher          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       134218624                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu0.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks         1664                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total         1664                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu0.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu0.data       196609                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu0.dcache.prefetcher       851964                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::l2cache1.prefetcher            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::l3cache.prefetcher            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1048583                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks           13                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total              13                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu0.inst           2509                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu0.data      246603431                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu0.dcache.prefetcher   1068604417                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::l2cache1.prefetcher         5017                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::l3cache.prefetcher         5017                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1315220391                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu0.inst         2509                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total           2509                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks        16306                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total             16306                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks        16306                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu0.inst          2509                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu0.data     246603431                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu0.dcache.prefetcher   1068604417                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::l2cache1.prefetcher         5017                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::l3cache.prefetcher         5017                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1315236697                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               2097134                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                   18                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         65522                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        65528                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::16        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::17        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::18        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::19        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::20        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::21        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::22        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::23        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::24        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::25        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::26        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::27        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::28        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::29        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::30        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::31        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             9                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              96197234530                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             6987650488                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        132880302458                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 45870.81                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            63362.81                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              1959506                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                  14                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             93.44                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            77.78                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       137649                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   975.106713                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   958.326193                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   150.604902                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255           12      0.01%      0.01% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383            6      0.00%      0.01% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511            5      0.00%      0.02% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        13106      9.52%      9.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767            2      0.00%      9.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            2      0.00%      9.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            1      0.00%      9.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       124515     90.46%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       137649                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          134216576                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten            1152                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              1315.200323                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 0.011289                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     6.85                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 6.85                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                93.44                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy     107325612.576013                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy     189473738.176805                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    2876223914.054358                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy   42463.008000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 8858438688.605421                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 24292914449.799484                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 16538472027.974705                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   52862890894.190239                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    518.008231                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  49779467638                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   4587450000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  47685632112                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy     107320934.448013                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy     189462726.583205                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    2876317172.735958                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 8859114544.155022                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 24293173991.941135                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 16538999496.902700                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   52864388866.761475                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    518.022910                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  49781027970                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   4587461930                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  47683641100                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1048580                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            13                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1048535                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                  1                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        1048585                       # Transaction distribution (Count)
system.membus.pktCount_system.l3cache.mem_side_port::system.mem_ctrl.port      3145715                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3cache.mem_side_port::total      3145715                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 3145715                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3cache.mem_side_port::system.mem_ctrl.port    134220032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3cache.mem_side_port::total    134220032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                134220032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1048586                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1048586    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1048586                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 102052549750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer8.occupancy           540629446                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy         2461829896                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2097134                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1048548                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.127563                       # Number of seconds simulated (Second)
simTicks                                 127562875250                       # Number of ticks simulated (Tick)
finalTick                                371245413250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1581.63                       # Real time elapsed on the host (Second)
hostTickRate                                 80652718                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8590536                       # Number of bytes of host memory used (Byte)
simInsts                                   1526739134                       # Number of instructions simulated (Count)
simOps                                     2743098674                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   965294                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1734347                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           250                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu0.numCycles                       510251501                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              0.833243                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              1.200131                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                     1241514196                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                       1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                    1241514173                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                     1                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined                  74                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined               90                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.numIssuedDist::samples          510251079                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              2.433144                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             2.128766                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                152686597     29.92%     29.92% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  2097168      0.41%     30.33% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                148897807     29.18%     59.52% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                 62914573     12.33%     71.85% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                 57671687     11.30%     83.15% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                 22020113      4.32%     87.46% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                 48234492      9.45%     96.92% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                  3145729      0.62%     97.53% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                 12582913      2.47%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            510251079                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd              14680060     22.22%     22.22% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     22.22% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                     0      0.00%     22.22% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     22.22% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     0      0.00%     22.22% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%     22.22% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult             34603009     52.38%     74.60% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     74.60% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMatMultAcc              0      0.00%     74.60% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift            16777217     25.40%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass            7      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu    352321647     28.38%     28.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult            0      0.00%     28.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv            0      0.00%     28.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd            9      0.00%     28.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     28.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt            0      0.00%     28.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     28.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     28.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     28.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     28.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     28.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd    285212676     22.97%     51.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     51.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu            1      0.00%     51.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     51.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt     67108864      5.41%     56.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc    100663297      8.11%     64.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult    201326592     16.22%     81.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     81.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift    201326602     16.22%     97.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     97.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     97.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     97.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     97.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     97.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     97.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     97.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     97.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     97.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     97.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     97.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     97.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     97.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     97.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     97.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     97.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     97.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     97.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     97.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     97.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     97.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     97.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     97.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     97.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     97.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     97.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     97.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     97.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     97.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     97.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead           19      0.00%     97.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite           19      0.00%     97.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead     33554438      2.70%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite            2      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total    1241514173                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        2.433142                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                           66060286                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.053209                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               610914683                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               50331878                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       50331780                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads               2448425029                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites              1191182393                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses      1191182366                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   50331795                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                  1257242657                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numSquashedInsts                       10                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.timesIdled                              2                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                            422                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.MemDepUnit__0.insertedLoads      33554458                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores           36                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads            3                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores            1                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups_0::NoBranch            6      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect            8      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond      8388620    100.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond           16      0.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total       8388652                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch            5     38.46%     38.46% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return            1      7.69%     46.15% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect            4     30.77%     76.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect            0      0.00%     76.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond            3     23.08%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total           13                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch            1     16.67%     16.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return            0      0.00%     16.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect            2     33.33%     50.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect            0      0.00%     50.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond            3     50.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total            6                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return            1      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect            1      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond      8388609    100.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total      8388611                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond            3    100.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total            3                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget           35      0.00%      0.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB      8388615    100.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS            2      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total      8388652                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch            3     75.00%     75.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return            1     25.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total            4                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted          8388626                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken      8388610                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect                6                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss             2                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.NotTakenMispredicted            5                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu0.branchPred.TakenMispredicted            1                       # Number branches predicted taken but are actually not taken (Count)
system.cpu0.branchPred.BTBLookups             8388652                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates                   4                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits                8388615                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.999996                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted              4                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups             16                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses              16                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch            6      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect            8      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond      8388620    100.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond           16      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total      8388652                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch            6     16.22%     16.22% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return            2      5.41%     21.62% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect            3      8.11%     29.73% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect            0      0.00%     29.73% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond           10     27.03%     56.76% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond            0      0.00%     56.76% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%     56.76% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond           16     43.24%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total           37                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect            2     50.00%     50.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%     50.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond            2     50.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total            4                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect            2     50.00%     50.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%     50.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond            2     50.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total            4                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups           16                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses           16                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords           16                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.ras.pushes                   9                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops                     6                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes                 5                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used                     1                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct                  1                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.bimodalProviderCorrect      8388606                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu0.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.bimodalProviderWrong            3                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu0.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu0.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu0.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu0.commit.commitSquashedInsts             58                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls              1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts                4                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    510251069                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     2.433143                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.261696                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      154783795     30.33%     30.33% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        1048579      0.21%     30.54% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2      169869311     33.29%     63.83% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3       26214403      5.14%     68.97% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4       91226113     17.88%     86.85% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5       25165824      4.93%     91.78% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6        2097156      0.41%     92.19% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7              2      0.00%     92.19% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8       39845886      7.81%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    510251069                       # Number of insts commited each cycle (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu0.commit.functionCalls                    1                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass            2      0.00%      0.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu    352321554     28.38%     28.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult            0      0.00%     28.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv            0      0.00%     28.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd            0      0.00%     28.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     28.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt            0      0.00%     28.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     28.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     28.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     28.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     28.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd    285212674     22.97%     51.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     51.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu            3      0.00%     51.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     51.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt     67108864      5.41%     56.76% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc    100663296      8.11%     64.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult    201326592     16.22%     81.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     81.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift    201326595     16.22%     97.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     97.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     97.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     97.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     97.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     97.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     97.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     97.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     97.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     97.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     97.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     97.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     97.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     97.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     97.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     97.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     97.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     97.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     97.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     97.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     97.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     97.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     97.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     97.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     97.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     97.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     97.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     97.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     97.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     97.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     97.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead            1      0.00%     97.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite            1      0.00%     97.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead     33554436      2.70%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total   1241514020                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples     39845886                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.commitStats0.numInsts           612368399                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps            1241514020                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP     612368399                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP      1241514020                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 0.833243                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 1.200131                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs          33554440                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts        1191182354                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts         83886101                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts        33554437                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts              3                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass            2      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu    352321554     28.38%     28.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult            0      0.00%     28.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv            0      0.00%     28.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd            0      0.00%     28.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     28.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     28.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     28.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     28.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     28.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     28.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     28.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd    285212674     22.97%     51.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     51.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu            3      0.00%     51.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     51.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt     67108864      5.41%     56.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc    100663296      8.11%     64.86% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult    201326592     16.22%     81.08% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     81.08% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     81.08% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift    201326595     16.22%     97.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     97.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     97.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     97.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     97.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     97.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     97.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     97.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     97.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     97.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     97.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     97.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     97.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     97.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     97.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     97.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     97.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     97.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     97.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     97.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     97.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     97.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     97.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     97.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     97.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     97.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     97.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     97.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     97.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     97.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     97.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead            1      0.00%     97.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite            1      0.00%     97.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead     33554436      2.70%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total   1241514020                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl      8388611                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl      8388610                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl            1                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl      8388609                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl            2                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall            1                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn            1                       # Class of control type instructions committed (Count)
system.cpu0.dcache.avgMshrOccupancy          0.393771                       # number of MSHRs occupancy (Count)
system.cpu0.dcache.demandHits::cpu0.data     29360129                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         29360129                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     29360129                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        29360129                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      4194324                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        4194324                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      4194324                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       4194324                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 172609689500                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 172609689500                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 172609689500                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 172609689500                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     33554453                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     33554453                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     33554453                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     33554453                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.125001                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.125001                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.125001                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.125001                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 41153.160676                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 41153.160676                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 41153.160676                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 41153.160676                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks           13                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total               13                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      3145741                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      3145741                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      3145741                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      3145741                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data      1048583                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      1048583                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data      1048583                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      1048583                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data  42366010250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total  42366010250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data  42366010250                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total  42366010250                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.031250                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.031250                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.031250                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.031250                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 40403.106144                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 40403.106144                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 40403.106144                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 40403.106144                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements               1048578                       # number of replacements (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data     29360127                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       29360127                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      4194323                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      4194323                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data 172609661000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 172609661000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     33554450                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     33554450                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.125000                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.125000                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 41153.163693                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 41153.163693                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      3145741                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      3145741                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data      1048582                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total      1048582                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data  42365982250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  42365982250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.031250                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.031250                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 40403.117973                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 40403.117973                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data            2                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total             2                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data            1                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total            1                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data        28500                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total        28500                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data            3                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total            3                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.333333                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.333333                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data        28500                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total        28500                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data            1                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total            1                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data        28000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total        28000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.333333                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.333333                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data        28000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total        28000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.prefetcher.demandMshrMisses      1048583                       # demands not covered by prefetchs (Count)
system.cpu0.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu0.dcache.prefetcher.pfUnused              6                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu0.dcache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu0.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu0.dcache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu0.dcache.prefetcher.coverage              0                       # coverage brought by this prefetcher (Count)
system.cpu0.dcache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu0.dcache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu0.dcache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu0.dcache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu0.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu0.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu0.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu0.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse                 256                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            30415563                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1048578                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             29.006486                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   255.978616                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.occupancies::cpu0.dcache.prefetcher     0.021384                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.999916                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.dcache.prefetcher     0.000084                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total              1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           87                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          169                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         269484202                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        269484202                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                42991678                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            312070111                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                 56623152                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles             98566134                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                     4                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             8388617                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                    2                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts            1241514212                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                   13                       # Number of squashed instructions handled by decode (Count)
system.cpu0.executeStats0.numInsts         1241514163                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches         8388623                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts       33554456                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts            20                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate           2.433142                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numCCRegReads      41943064                       # Number of times the CC registers were read (Count)
system.cpu0.executeStats0.numCCRegWrites     33554452                       # Number of times the CC registers were written (Count)
system.cpu0.executeStats0.numFpRegReads    2902458407                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites   1191182364                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntRegReads     83886207                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites     33554515                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs         33554476                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads     50331721                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch.predictedBranches           8388617                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    459919339                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                     12                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.cacheLines                 50331670                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                    2                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         510251079                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             2.433144                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            3.454537                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               321507355     63.01%     63.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                12582913      2.47%     65.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                       2      0.00%     65.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                12582912      2.47%     67.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                16777214      3.29%     71.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                12582916      2.47%     73.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                       3      0.00%     73.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                12582913      2.47%     76.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8               121634851     23.84%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           510251079                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetchStats0.numInsts            612368527                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            1.200131                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches           8388652                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.016440                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.icacheStallCycles     50331734                       # ICache total stall cycles (Cycle)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.icache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu0.icache.demandHits::cpu0.inst     50331669                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total         50331669                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst     50331669                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total        50331669                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst            1                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total              1                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst            1                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total             1                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst       122000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total       122000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst       122000                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total       122000                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst     50331670                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total     50331670                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst     50331670                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total     50331670                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000000                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000000                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst       122000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total       122000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst       122000                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total       122000                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.demandMshrMisses::cpu0.inst            1                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total            1                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst            1                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total            1                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst       121000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total       121000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst       121000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total       121000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst       121000                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total       121000                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst       121000                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total       121000                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                     2                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst     50331669                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total       50331669                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst            1                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total            1                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst       122000                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total       122000                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst     50331670                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total     50331670                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst       122000                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total       122000                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst            1                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total            1                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst       121000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total       121000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst       121000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total       121000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.prefetcher.demandMshrMisses            1                       # demands not covered by prefetchs (Count)
system.cpu0.icache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu0.icache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu0.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu0.icache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu0.icache.prefetcher.coverage              0                       # coverage brought by this prefetcher (Count)
system.cpu0.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu0.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu0.icache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu0.icache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu0.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu0.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu0.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu0.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse                 252                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs                  11                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs                 2                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs              5.500000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst          252                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.984375                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.984375                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          252                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          252                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.984375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses         402653362                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses        402653362                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                        4                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                 150589407                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                       2                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts            1241514197                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                33554458                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                     36                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                    1                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                        1                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect             1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect            6                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts                   7                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit              1241514147                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount             1241514146                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst               1129316437                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst               2470445184                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       2.433142                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.457131                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu0.lsq0.forwLoads                          6                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                      4                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                     5                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          33554437                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            23.482922                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           74.901777                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9              29360129     87.50%     87.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29             1048574      3.12%     90.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39             1048574      3.12%     93.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119                24      0.00%     93.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139                 8      0.00%     93.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249           1048576      3.12%     96.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows         1048552      3.12%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value             561                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            33554437                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses               33554456                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                     20                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                    32771                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                        1                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses               50331670                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                     4                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                76546109                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles              153735147                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                121634852                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles            158334967                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts            1241514199                       # Number of instructions processed by rename (Count)
system.cpu0.rename.IQFullEvents             130023417                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.renamedOperands         1317011693                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                 3196060197                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                83886298                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups               2902458326                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps           1317011499                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                     100                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                392167398                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                      1711919261                       # The number of ROB reads (Count)
system.cpu0.rob.writes                     2483028277                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts               612368399                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                1241514020                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                    0                       # Number of system calls (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorMisc                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorConfig                0                       # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu1.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu1.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu1.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu1.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu1.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu1.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu1.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu1.dcache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.replacements                     0                       # number of replacements (Count)
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu1.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu1.dcache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu1.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu1.dcache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu1.dcache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu1.dcache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu1.dcache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu1.dcache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu1.dcache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu1.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu1.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu1.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu1.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.icache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.replacements                     0                       # number of replacements (Count)
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu1.icache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu1.icache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu1.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu1.icache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu1.icache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu1.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu1.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu1.icache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu1.icache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu1.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu1.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu1.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu1.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu1.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorMisc                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorConfig                0                       # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu2.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu2.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu2.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu2.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu2.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu2.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu2.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu2.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu2.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu2.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu2.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu2.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu2.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu2.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu2.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu2.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu2.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu2.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu2.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu2.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu2.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu2.dcache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.replacements                     0                       # number of replacements (Count)
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu2.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu2.dcache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu2.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu2.dcache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu2.dcache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu2.dcache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu2.dcache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu2.dcache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu2.dcache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu2.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu2.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu2.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu2.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu2.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu2.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu2.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu2.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.icache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.replacements                     0                       # number of replacements (Count)
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu2.icache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu2.icache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu2.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu2.icache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu2.icache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu2.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu2.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu2.icache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu2.icache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu2.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu2.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu2.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu2.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu2.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu2.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu2.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu2.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorMisc                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorConfig                0                       # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu3.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu3.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu3.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu3.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu3.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu3.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu3.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu3.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu3.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu3.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu3.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu3.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu3.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu3.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu3.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu3.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu3.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu3.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu3.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu3.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu3.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu3.dcache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu3.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.replacements                     0                       # number of replacements (Count)
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu3.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu3.dcache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu3.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu3.dcache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu3.dcache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu3.dcache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu3.dcache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu3.dcache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu3.dcache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu3.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu3.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu3.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu3.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu3.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu3.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu3.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu3.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.icache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.replacements                     0                       # number of replacements (Count)
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu3.icache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu3.icache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu3.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu3.icache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu3.icache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu3.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu3.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu3.icache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu3.icache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu3.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu3.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu3.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu3.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu3.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu3.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu3.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu3.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.l2bus1.transDist::ReadResp             1048579                       # Transaction distribution (Count)
system.l2bus1.transDist::WritebackDirty            26                       # Transaction distribution (Count)
system.l2bus1.transDist::CleanEvict           2097139                       # Transaction distribution (Count)
system.l2bus1.transDist::HardPFReq             917502                       # Transaction distribution (Count)
system.l2bus1.transDist::ReadExReq                  1                       # Transaction distribution (Count)
system.l2bus1.transDist::ReadExResp                 1                       # Transaction distribution (Count)
system.l2bus1.transDist::ReadSharedReq        1048584                       # Transaction distribution (Count)
system.l2bus1.pktCount_system.cpu0.icache.mem_side_port::system.l2cache1.cpu_side_port            6                       # Packet count per connected requestor and responder (Count)
system.l2bus1.pktCount_system.cpu0.dcache.mem_side_port::system.l2cache1.cpu_side_port      3145739                       # Packet count per connected requestor and responder (Count)
system.l2bus1.pktCount::total                 3145745                       # Packet count per connected requestor and responder (Count)
system.l2bus1.pktSize_system.cpu0.icache.mem_side_port::system.l2cache1.cpu_side_port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus1.pktSize_system.cpu0.dcache.mem_side_port::system.l2cache1.cpu_side_port    134219648                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus1.pktSize::total                134219904                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus1.snoops                          1966087                       # Total snoops (Count)
system.l2bus1.snoopTraffic                       1664                       # Total snoop traffic (Byte)
system.l2bus1.snoopFanout::samples            3014672                       # Request fanout histogram (Count)
system.l2bus1.snoopFanout::mean              0.000003                       # Request fanout histogram (Count)
system.l2bus1.snoopFanout::stdev             0.001821                       # Request fanout histogram (Count)
system.l2bus1.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::0                  3014662    100.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::1                       10      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.l2bus1.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.l2bus1.snoopFanout::total              3014672                       # Request fanout histogram (Count)
system.l2bus1.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus1.reqLayer0.occupancy           524304250                       # Layer occupancy (ticks) (Tick)
system.l2bus1.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus1.respLayer0.occupancy               2500                       # Layer occupancy (ticks) (Tick)
system.l2bus1.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.l2bus1.respLayer1.occupancy         1310722500                       # Layer occupancy (ticks) (Tick)
system.l2bus1.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.l2bus1.snoop_filter.totRequests        2097165                       # Total number of requests made to the snoop filter. (Count)
system.l2bus1.snoop_filter.hitSingleRequests      1048580                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus1.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus1.snoop_filter.totSnoops               10                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus1.snoop_filter.hitSingleSnoops           10                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus1.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus2.snoops                                0                       # Total snoops (Count)
system.l2bus2.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.l2bus2.snoopFanout::samples                  0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::mean                   nan                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::stdev                  nan                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::underflows               0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::0                        0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::1                        0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::2                        0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::3                        0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::4                        0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::overflows                0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::total                    0                       # Request fanout histogram (Count)
system.l2bus2.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus2.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.l2bus2.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus2.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus2.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus2.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus2.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache1.avgMshrOccupancy             0.000003                       # number of MSHRs occupancy (Count)
system.l2cache1.demandHits::cpu0.data          524287                       # number of demand (read+write) hits (Count)
system.l2cache1.demandHits::total              524287                       # number of demand (read+write) hits (Count)
system.l2cache1.overallHits::cpu0.data         524287                       # number of overall hits (Count)
system.l2cache1.overallHits::total             524287                       # number of overall hits (Count)
system.l2cache1.demandMisses::cpu0.inst             2                       # number of demand (read+write) misses (Count)
system.l2cache1.demandMisses::cpu0.data        524296                       # number of demand (read+write) misses (Count)
system.l2cache1.demandMisses::total            524298                       # number of demand (read+write) misses (Count)
system.l2cache1.overallMisses::cpu0.inst            2                       # number of overall misses (Count)
system.l2cache1.overallMisses::cpu0.data       524296                       # number of overall misses (Count)
system.l2cache1.overallMisses::total           524298                       # number of overall misses (Count)
system.l2cache1.demandMissLatency::cpu0.inst       119500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache1.demandMissLatency::cpu0.data  38827070000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache1.demandMissLatency::total  38827189500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache1.overallMissLatency::cpu0.inst       119500                       # number of overall miss ticks (Tick)
system.l2cache1.overallMissLatency::cpu0.data  38827070000                       # number of overall miss ticks (Tick)
system.l2cache1.overallMissLatency::total  38827189500                       # number of overall miss ticks (Tick)
system.l2cache1.demandAccesses::cpu0.inst            2                       # number of demand (read+write) accesses (Count)
system.l2cache1.demandAccesses::cpu0.data      1048583                       # number of demand (read+write) accesses (Count)
system.l2cache1.demandAccesses::total         1048585                       # number of demand (read+write) accesses (Count)
system.l2cache1.overallAccesses::cpu0.inst            2                       # number of overall (read+write) accesses (Count)
system.l2cache1.overallAccesses::cpu0.data      1048583                       # number of overall (read+write) accesses (Count)
system.l2cache1.overallAccesses::total        1048585                       # number of overall (read+write) accesses (Count)
system.l2cache1.demandMissRate::cpu0.inst            1                       # miss rate for demand accesses (Ratio)
system.l2cache1.demandMissRate::cpu0.data     0.500004                       # miss rate for demand accesses (Ratio)
system.l2cache1.demandMissRate::total        0.500005                       # miss rate for demand accesses (Ratio)
system.l2cache1.overallMissRate::cpu0.inst            1                       # miss rate for overall accesses (Ratio)
system.l2cache1.overallMissRate::cpu0.data     0.500004                       # miss rate for overall accesses (Ratio)
system.l2cache1.overallMissRate::total       0.500005                       # miss rate for overall accesses (Ratio)
system.l2cache1.demandAvgMissLatency::cpu0.inst        59750                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache1.demandAvgMissLatency::cpu0.data 74055.628881                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache1.demandAvgMissLatency::total 74055.574311                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache1.overallAvgMissLatency::cpu0.inst        59750                       # average overall miss latency ((Tick/Count))
system.l2cache1.overallAvgMissLatency::cpu0.data 74055.628881                       # average overall miss latency ((Tick/Count))
system.l2cache1.overallAvgMissLatency::total 74055.574311                       # average overall miss latency ((Tick/Count))
system.l2cache1.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l2cache1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache1.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l2cache1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache1.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache1.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache1.writebacks::writebacks             13                       # number of writebacks (Count)
system.l2cache1.writebacks::total                  13                       # number of writebacks (Count)
system.l2cache1.demandMshrMisses::cpu0.inst            2                       # number of demand (read+write) MSHR misses (Count)
system.l2cache1.demandMshrMisses::cpu0.data       524296                       # number of demand (read+write) MSHR misses (Count)
system.l2cache1.demandMshrMisses::total        524298                       # number of demand (read+write) MSHR misses (Count)
system.l2cache1.overallMshrMisses::cpu0.inst            2                       # number of overall MSHR misses (Count)
system.l2cache1.overallMshrMisses::cpu0.data       524296                       # number of overall MSHR misses (Count)
system.l2cache1.overallMshrMisses::l2cache1.prefetcher       524287                       # number of overall MSHR misses (Count)
system.l2cache1.overallMshrMisses::total      1048585                       # number of overall MSHR misses (Count)
system.l2cache1.demandMshrMissLatency::cpu0.inst       109500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache1.demandMshrMissLatency::cpu0.data  36205615000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache1.demandMshrMissLatency::total  36205724500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache1.overallMshrMissLatency::cpu0.inst       109500                       # number of overall MSHR miss ticks (Tick)
system.l2cache1.overallMshrMissLatency::cpu0.data  36205615000                       # number of overall MSHR miss ticks (Tick)
system.l2cache1.overallMshrMissLatency::l2cache1.prefetcher  33717335035                       # number of overall MSHR miss ticks (Tick)
system.l2cache1.overallMshrMissLatency::total  69923059535                       # number of overall MSHR miss ticks (Tick)
system.l2cache1.demandMshrMissRate::cpu0.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache1.demandMshrMissRate::cpu0.data     0.500004                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache1.demandMshrMissRate::total     0.500005                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache1.overallMshrMissRate::cpu0.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache1.overallMshrMissRate::cpu0.data     0.500004                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache1.overallMshrMissRate::l2cache1.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache1.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache1.demandAvgMshrMissLatency::cpu0.inst        54750                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.demandAvgMshrMissLatency::cpu0.data 69055.676564                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.demandAvgMshrMissLatency::total 69055.621994                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.overallAvgMshrMissLatency::cpu0.inst        54750                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.overallAvgMshrMissLatency::cpu0.data 69055.676564                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.overallAvgMshrMissLatency::l2cache1.prefetcher 64310.835544                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.overallAvgMshrMissLatency::total 66683.253656                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.replacements                  1048580                       # number of replacements (Count)
system.l2cache1.CleanEvict.mshrMisses::writebacks            2                       # number of CleanEvict MSHR misses (Count)
system.l2cache1.CleanEvict.mshrMisses::total            2                       # number of CleanEvict MSHR misses (Count)
system.l2cache1.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache1.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache1.HardPFReq.mshrMisses::l2cache1.prefetcher       524287                       # number of HardPFReq MSHR misses (Count)
system.l2cache1.HardPFReq.mshrMisses::total       524287                       # number of HardPFReq MSHR misses (Count)
system.l2cache1.HardPFReq.mshrMissLatency::l2cache1.prefetcher  33717335035                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache1.HardPFReq.mshrMissLatency::total  33717335035                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache1.HardPFReq.mshrMissRate::l2cache1.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache1.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache1.HardPFReq.avgMshrMissLatency::l2cache1.prefetcher 64310.835544                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache1.HardPFReq.avgMshrMissLatency::total 64310.835544                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache1.ReadExReq.misses::cpu0.data            1                       # number of ReadExReq misses (Count)
system.l2cache1.ReadExReq.misses::total             1                       # number of ReadExReq misses (Count)
system.l2cache1.ReadExReq.missLatency::cpu0.data        27250                       # number of ReadExReq miss ticks (Tick)
system.l2cache1.ReadExReq.missLatency::total        27250                       # number of ReadExReq miss ticks (Tick)
system.l2cache1.ReadExReq.accesses::cpu0.data            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache1.ReadExReq.accesses::total            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache1.ReadExReq.missRate::cpu0.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache1.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache1.ReadExReq.avgMissLatency::cpu0.data        27250                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache1.ReadExReq.avgMissLatency::total        27250                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache1.ReadExReq.mshrMisses::cpu0.data            1                       # number of ReadExReq MSHR misses (Count)
system.l2cache1.ReadExReq.mshrMisses::total            1                       # number of ReadExReq MSHR misses (Count)
system.l2cache1.ReadExReq.mshrMissLatency::cpu0.data        22250                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache1.ReadExReq.mshrMissLatency::total        22250                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache1.ReadExReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache1.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache1.ReadExReq.avgMshrMissLatency::cpu0.data        22250                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache1.ReadExReq.avgMshrMissLatency::total        22250                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.hits::cpu0.data       524287                       # number of ReadSharedReq hits (Count)
system.l2cache1.ReadSharedReq.hits::total       524287                       # number of ReadSharedReq hits (Count)
system.l2cache1.ReadSharedReq.misses::cpu0.inst            2                       # number of ReadSharedReq misses (Count)
system.l2cache1.ReadSharedReq.misses::cpu0.data       524295                       # number of ReadSharedReq misses (Count)
system.l2cache1.ReadSharedReq.misses::total       524297                       # number of ReadSharedReq misses (Count)
system.l2cache1.ReadSharedReq.missLatency::cpu0.inst       119500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache1.ReadSharedReq.missLatency::cpu0.data  38827042750                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache1.ReadSharedReq.missLatency::total  38827162250                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache1.ReadSharedReq.accesses::cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache1.ReadSharedReq.accesses::cpu0.data      1048582                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache1.ReadSharedReq.accesses::total      1048584                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache1.ReadSharedReq.missRate::cpu0.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.missRate::cpu0.data     0.500004                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.missRate::total     0.500005                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.avgMissLatency::cpu0.inst        59750                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.avgMissLatency::cpu0.data 74055.718155                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.avgMissLatency::total 74055.663584                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.mshrMisses::cpu0.inst            2                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache1.ReadSharedReq.mshrMisses::cpu0.data       524295                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache1.ReadSharedReq.mshrMisses::total       524297                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache1.ReadSharedReq.mshrMissLatency::cpu0.inst       109500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache1.ReadSharedReq.mshrMissLatency::cpu0.data  36205592750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache1.ReadSharedReq.mshrMissLatency::total  36205702250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache1.ReadSharedReq.mshrMissRate::cpu0.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.mshrMissRate::cpu0.data     0.500004                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.mshrMissRate::total     0.500005                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.avgMshrMissLatency::cpu0.inst        54750                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.avgMshrMissLatency::cpu0.data 69055.765838                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.avgMshrMissLatency::total 69055.711267                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache1.WritebackDirty.hits::writebacks           13                       # number of WritebackDirty hits (Count)
system.l2cache1.WritebackDirty.hits::total           13                       # number of WritebackDirty hits (Count)
system.l2cache1.WritebackDirty.accesses::writebacks           13                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache1.WritebackDirty.accesses::total           13                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache1.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache1.prefetcher.demandMshrMisses       524298                       # demands not covered by prefetchs (Count)
system.l2cache1.prefetcher.pfIssued            524287                       # number of hwpf issued (Count)
system.l2cache1.prefetcher.pfUseful            524287                       # number of useful prefetch (Count)
system.l2cache1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache1.prefetcher.accuracy                 1                       # accuracy of the prefetcher (Count)
system.l2cache1.prefetcher.coverage          0.499995                       # coverage brought by this prefetcher (Count)
system.l2cache1.prefetcher.pfHitInCache             0                       # number of prefetches hitting in cache (Count)
system.l2cache1.prefetcher.pfHitInMSHR              0                       # number of prefetches hitting in a MSHR (Count)
system.l2cache1.prefetcher.pfHitInWB                0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache1.prefetcher.pfLate                   0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache1.prefetcher.pfIdentified        524287                       # number of prefetch candidates identified (Count)
system.l2cache1.prefetcher.pfBufferHit              0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache1.prefetcher.pfInCache                0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache1.prefetcher.pfSpanPage               1                       # number of prefetches that crossed the page (Count)
system.l2cache1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache1.tags.tagsInUse                   2048                       # Average ticks per tags in use ((Tick/Count))
system.l2cache1.tags.totalRefs                2620418                       # Total number of references to valid blocks. (Count)
system.l2cache1.tags.sampledRefs              1048580                       # Sample count of references to valid blocks. (Count)
system.l2cache1.tags.avgRefs                 2.499016                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache1.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache1.tags.occupancies::cpu0.inst     0.005003                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache1.tags.occupancies::cpu0.data  1023.410288                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache1.tags.occupancies::cpu0.dcache.prefetcher     1.586610                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache1.tags.occupancies::l2cache1.prefetcher  1022.998099                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache1.tags.avgOccs::cpu0.inst      0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache1.tags.avgOccs::cpu0.data      0.499712                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache1.tags.avgOccs::cpu0.dcache.prefetcher     0.000775                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache1.tags.avgOccs::l2cache1.prefetcher     0.499511                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache1.tags.avgOccs::total                 1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache1.tags.occupanciesTaskId::1022         1024                       # Occupied blocks per task id (Count)
system.l2cache1.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.l2cache1.tags.ageTaskId_1022::0             44                       # Occupied blocks per task id, per block age (Count)
system.l2cache1.tags.ageTaskId_1022::1            368                       # Occupied blocks per task id, per block age (Count)
system.l2cache1.tags.ageTaskId_1022::2            612                       # Occupied blocks per task id, per block age (Count)
system.l2cache1.tags.ageTaskId_1024::0             43                       # Occupied blocks per task id, per block age (Count)
system.l2cache1.tags.ageTaskId_1024::1            371                       # Occupied blocks per task id, per block age (Count)
system.l2cache1.tags.ageTaskId_1024::2            610                       # Occupied blocks per task id, per block age (Count)
system.l2cache1.tags.ratioOccsTaskId::1022     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache1.tags.ratioOccsTaskId::1024     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache1.tags.tagAccesses              9437240                       # Number of tag accesses (Count)
system.l2cache1.tags.dataAccesses             9437240                       # Number of data accesses (Count)
system.l2cache1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache2.avgMshrOccupancy                    0                       # number of MSHRs occupancy (Count)
system.l2cache2.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l2cache2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache2.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l2cache2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache2.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache2.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache2.replacements                        0                       # number of replacements (Count)
system.l2cache2.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache2.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.l2cache2.prefetcher.pfIssued                 0                       # number of hwpf issued (Count)
system.l2cache2.prefetcher.pfUseful                 0                       # number of useful prefetch (Count)
system.l2cache2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache2.prefetcher.accuracy               nan                       # accuracy of the prefetcher (Count)
system.l2cache2.prefetcher.coverage               nan                       # coverage brought by this prefetcher (Count)
system.l2cache2.prefetcher.pfHitInCache             0                       # number of prefetches hitting in cache (Count)
system.l2cache2.prefetcher.pfHitInMSHR              0                       # number of prefetches hitting in a MSHR (Count)
system.l2cache2.prefetcher.pfHitInWB                0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache2.prefetcher.pfLate                   0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache2.prefetcher.pfIdentified             0                       # number of prefetch candidates identified (Count)
system.l2cache2.prefetcher.pfBufferHit              0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache2.prefetcher.pfInCache                0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache2.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache2.prefetcher.pfSpanPage               0                       # number of prefetches that crossed the page (Count)
system.l2cache2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache2.tags.tagsInUse                      0                       # Average ticks per tags in use ((Tick/Count))
system.l2cache2.tags.totalRefs                      0                       # Total number of references to valid blocks. (Count)
system.l2cache2.tags.sampledRefs                    0                       # Sample count of references to valid blocks. (Count)
system.l2cache2.tags.avgRefs                      nan                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache2.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache2.tags.tagAccesses                    0                       # Number of tag accesses (Count)
system.l2cache2.tags.dataAccesses                   0                       # Number of data accesses (Count)
system.l2cache2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.transDist::ReadResp              1048579                       # Transaction distribution (Count)
system.l3bus.transDist::WritebackDirty             26                       # Transaction distribution (Count)
system.l3bus.transDist::CleanEvict            2097131                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExReq                   1                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExResp                  1                       # Transaction distribution (Count)
system.l3bus.transDist::ReadSharedReq         1048584                       # Transaction distribution (Count)
system.l3bus.pktCount_system.l2cache1.mem_side_port::system.l3cache.cpu_side_port      3145742                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktCount::total                  3145742                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktSize_system.l2cache1.mem_side_port::system.l3cache.cpu_side_port    134219904                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.pktSize::total                 134219904                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.snoops                           1048580                       # Total snoops (Count)
system.l3bus.snoopTraffic                        1664                       # Total snoop traffic (Byte)
system.l3bus.snoopFanout::samples             2097165                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::mean               0.000002                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::stdev              0.001544                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::0                   2097160    100.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::1                         5      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::total               2097165                       # Request fanout histogram (Count)
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.reqLayer0.occupancy            524303500                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.respLayer0.occupancy          1571821420                       # Layer occupancy (ticks) (Tick)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l3bus.snoop_filter.totRequests         2097162                       # Total number of requests made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleRequests      1048577                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3bus.snoop_filter.totSnoops                 5                       # Total number of snoops made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleSnoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3cache.avgMshrOccupancy              0.320066                       # number of MSHRs occupancy (Count)
system.l3cache.demandMisses::cpu0.inst              2                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu0.data         524296                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::l2cache1.prefetcher       524287                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::total            1048585                       # number of demand (read+write) misses (Count)
system.l3cache.overallMisses::cpu0.inst             2                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu0.data        524296                       # number of overall misses (Count)
system.l3cache.overallMisses::l2cache1.prefetcher       524287                       # number of overall misses (Count)
system.l3cache.overallMisses::total           1048585                       # number of overall misses (Count)
system.l3cache.demandMissLatency::cpu0.inst        98000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu0.data  33190941750                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::l2cache1.prefetcher  33357281000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::total   66548320750                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.overallMissLatency::cpu0.inst        98000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu0.data  33190941750                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::l2cache1.prefetcher  33357281000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::total  66548320750                       # number of overall miss ticks (Tick)
system.l3cache.demandAccesses::cpu0.inst            2                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu0.data       524296                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::l2cache1.prefetcher       524287                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::total          1048585                       # number of demand (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu0.inst            2                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu0.data       524296                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::l2cache1.prefetcher       524287                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::total         1048585                       # number of overall (read+write) accesses (Count)
system.l3cache.demandMissRate::cpu0.inst            1                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu0.data            1                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::l2cache1.prefetcher            1                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::total                1                       # miss rate for demand accesses (Ratio)
system.l3cache.overallMissRate::cpu0.inst            1                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu0.data            1                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::l2cache1.prefetcher            1                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::total               1                       # miss rate for overall accesses (Ratio)
system.l3cache.demandAvgMissLatency::cpu0.inst        49000                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu0.data 63305.731400                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::l2cache1.prefetcher 63624.085663                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::total 63464.879576                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu0.inst        49000                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu0.data 63305.731400                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::l2cache1.prefetcher 63624.085663                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 63464.879576                       # average overall miss latency ((Tick/Count))
system.l3cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.writebacks::writebacks              13                       # number of writebacks (Count)
system.l3cache.writebacks::total                   13                       # number of writebacks (Count)
system.l3cache.demandMshrMisses::cpu0.inst            2                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu0.data       524296                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::l2cache1.prefetcher       524287                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::total        1048585                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu0.inst            2                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu0.data       524296                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::l2cache1.prefetcher       524287                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::total       1048585                       # number of overall MSHR misses (Count)
system.l3cache.demandMshrMissLatency::cpu0.inst        98000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu0.data  33190941750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::l2cache1.prefetcher  33357281000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::total  66548320750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu0.inst        98000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu0.data  33190941750                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::l2cache1.prefetcher  33357281000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::total  66548320750                       # number of overall MSHR miss ticks (Tick)
system.l3cache.demandMshrMissRate::cpu0.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu0.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::l2cache1.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu0.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu0.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::l2cache1.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.demandAvgMshrMissLatency::cpu0.inst        49000                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu0.data 63305.731400                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::l2cache1.prefetcher 63624.085663                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::total 63464.879576                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu0.inst        49000                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu0.data 63305.731400                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::l2cache1.prefetcher 63624.085663                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::total 63464.879576                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.replacements                   1048580                       # number of replacements (Count)
system.l3cache.CleanEvict.mshrMisses::writebacks            2                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMisses::total            2                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.ReadExReq.misses::cpu0.data            1                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.misses::total              1                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.missLatency::cpu0.data        16500                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.missLatency::total        16500                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.accesses::cpu0.data            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::total            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.missRate::cpu0.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMissLatency::cpu0.data        16500                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMissLatency::total        16500                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.mshrMisses::cpu0.data            1                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMisses::total            1                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMissLatency::cpu0.data        16500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissLatency::total        16500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMshrMissLatency::cpu0.data        16500                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMshrMissLatency::total        16500                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.misses::cpu0.inst            2                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu0.data       524295                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::l2cache1.prefetcher       524287                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::total      1048584                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.missLatency::cpu0.inst        98000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu0.data  33190925250                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::l2cache1.prefetcher  33357281000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::total  66548304250                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.accesses::cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu0.data       524295                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::l2cache1.prefetcher       524287                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::total      1048584                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.missRate::cpu0.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu0.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::l2cache1.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMissLatency::cpu0.inst        49000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu0.data 63305.820673                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::l2cache1.prefetcher 63624.085663                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::total 63464.924365                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.mshrMisses::cpu0.inst            2                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu0.data       524295                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::l2cache1.prefetcher       524287                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::total      1048584                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu0.inst        98000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu0.data  33190925250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::l2cache1.prefetcher  33357281000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::total  66548304250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissRate::cpu0.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::l2cache1.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu0.inst        49000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu0.data 63305.820673                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::l2cache1.prefetcher 63624.085663                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::total 63464.924365                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.WritebackDirty.hits::writebacks           13                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.hits::total           13                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.accesses::writebacks           13                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.accesses::total           13                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.prefetcher.demandMshrMisses      1048585                       # demands not covered by prefetchs (Count)
system.l3cache.prefetcher.pfIssued                  0                       # number of hwpf issued (Count)
system.l3cache.prefetcher.pfUseful                  0                       # number of useful prefetch (Count)
system.l3cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l3cache.prefetcher.accuracy                nan                       # accuracy of the prefetcher (Count)
system.l3cache.prefetcher.coverage                  0                       # coverage brought by this prefetcher (Count)
system.l3cache.prefetcher.pfHitInCache              0                       # number of prefetches hitting in cache (Count)
system.l3cache.prefetcher.pfHitInMSHR               0                       # number of prefetches hitting in a MSHR (Count)
system.l3cache.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.l3cache.prefetcher.pfLate                    0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l3cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified (Count)
system.l3cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue (Count)
system.l3cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l3cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l3cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l3cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page (Count)
system.l3cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l3cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.tags.tagsInUse                   16384                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.totalRefs                 2097155                       # Total number of references to valid blocks. (Count)
system.l3cache.tags.sampledRefs               1048580                       # Sample count of references to valid blocks. (Count)
system.l3cache.tags.avgRefs                  1.999995                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache.tags.occupancies::cpu0.inst     0.066527                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu0.data  8152.303442                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu0.dcache.prefetcher   103.644949                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::l2cache1.prefetcher  8127.985082                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.avgOccs::cpu0.inst       0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu0.data       0.497577                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu0.dcache.prefetcher     0.006326                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::l2cache1.prefetcher     0.496093                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.occupanciesTaskId::1022         8192                       # Occupied blocks per task id (Count)
system.l3cache.tags.occupanciesTaskId::1024         8192                       # Occupied blocks per task id (Count)
system.l3cache.tags.ageTaskId_1022::0              44                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::1             368                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::2            3700                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::3            4080                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::0              43                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::1             371                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::2            3699                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::3            4079                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ratioOccsTaskId::1022     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.ratioOccsTaskId::1024     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.tagAccesses              34603172                       # Number of tag accesses (Count)
system.l3cache.tags.dataAccesses             34603172                       # Number of data accesses (Count)
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples         7.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu0.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu0.data::samples   1048574.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_l2cache1.prefetcher::samples   1048554.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000164512                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              3047406                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1048585                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                          13                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    2097170                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                        26                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      38                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     19                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        6.35                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       61.89                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                2097170                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::7                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                    26                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::7                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   524285                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   524285                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                   131072                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                   131072                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                   131070                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                   131070                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                   131070                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                   131070                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                   131069                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                   131069                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::64                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::65                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::66                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::67                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::68                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::69                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::70                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::71                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::72                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::73                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::74                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::75                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::76                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::77                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::78                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::79                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::80                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::81                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::82                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::83                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::84                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::85                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::86                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::87                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::88                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::89                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::90                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::91                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::92                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::93                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::94                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::95                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::96                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::97                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::98                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::99                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::100                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::101                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::102                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::103                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::104                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::105                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::106                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::107                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::108                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::109                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::110                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::111                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::112                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::113                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::114                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::115                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::116                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::117                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::118                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::119                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::120                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::121                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::122                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::123                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::124                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::125                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::126                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::127                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                     2432                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                134218880                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                  1664                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1052178227.69324875                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               13044.54761418                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   127562936250                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      121650.94                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu0.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu0.data     67108672                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::l2cache1.prefetcher     67107456                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::cpu0.inst 2006.853479104219                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu0.data 526083093.286187052727                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::l2cache1.prefetcher 526073560.732161343098                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu0.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu0.data      1048592                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::l2cache1.prefetcher      1048574                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks           26                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu0.inst        79968                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu0.data  35940655858                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::l2cache1.prefetcher  36297725568                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu0.inst     19992.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu0.data     34275.16                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::l2cache1.prefetcher     34616.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu0.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu0.data     67109248                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::l2cache1.prefetcher     67108736                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       134218240                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu0.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks         1664                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total         1664                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu0.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu0.data       524291                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::l2cache1.prefetcher       524287                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1048580                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks           13                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total              13                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu0.inst           2007                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu0.data      526087609                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::l2cache1.prefetcher    526083595                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1052173211                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu0.inst         2007                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total           2007                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks        13045                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total             13045                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks        13045                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu0.inst          2007                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu0.data     526087609                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::l2cache1.prefetcher    526083595                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1052186255                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               2097131                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         65540                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         65541                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         65526                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        65516                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::16        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::17        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::18        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::19        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::20        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::21        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::22        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::23        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::24        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::25        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::26        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::27        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::28        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::29        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::30        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::31        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              35555445942                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             6987640492                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         72238461394                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 16954.33                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            34446.33                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              1966057                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             93.75                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       131082                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean  1023.927252                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean  1023.848593                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev     7.641790                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255            6      0.00%      0.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383            4      0.00%      0.01% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511            1      0.00%      0.01% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767            1      0.00%      0.01% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            1      0.00%      0.01% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       131069     99.99%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       131082                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          134216384                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten               0                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              1052.158661                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     5.48                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 5.48                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                93.75                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy     102210859.296008                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy     180433219.831208                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    2876163570.201124                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 11073217324.646591                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 17699382611.918983                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 29417961434.664093                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   61349369020.554886                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    480.934354                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  88980040690                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   5734400000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  32849359752                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy     102199943.664008                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy     180422208.237608                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    2876158084.396324                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 11073217324.646591                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 17700268757.318993                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 29417253158.088051                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   61349519476.348518                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    480.935534                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  88977724920                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   5734400000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  32851379330                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1048579                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            13                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1048565                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                  1                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        1048584                       # Transaction distribution (Count)
system.membus.pktCount_system.l3cache.mem_side_port::system.mem_ctrl.port      3145743                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3cache.mem_side_port::total      3145743                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 3145743                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3cache.mem_side_port::system.mem_ctrl.port    134219904                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3cache.mem_side_port::total    134219904                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                134219904                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1048585                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1048585    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1048585                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 127564181000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer8.occupancy           524316750                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy         2379981598                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2097163                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1048578                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.209334                       # Number of seconds simulated (Second)
simTicks                                 209333725250                       # Number of ticks simulated (Tick)
finalTick                                580579939500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2105.43                       # Real time elapsed on the host (Second)
hostTickRate                                 99425580                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8590536                       # Number of bytes of host memory used (Byte)
simInsts                                   2399155405                       # Number of instructions simulated (Count)
simOps                                     3917505759                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1139508                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1860667                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           250                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu0.numCycles                       837334901                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              0.959789                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              1.041895                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                     1174405346                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                       1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                    1174405260                       # Number of instructions issued (Count)
system.cpu0.squashedInstsExamined                  68                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined              136                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.numIssuedDist::samples          837334878                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              1.402551                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.064655                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                179877675     21.48%     21.48% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                291504078     34.81%     56.30% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                242221055     28.93%     85.22% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                106954927     12.77%     98.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                 11534282      1.38%     99.37% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                        5      0.00%     99.37% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  5242854      0.63%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                        2      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                        0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                7                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            837334878                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorMisc                  0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorConfig                0                       # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass            4      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu   1040187485     88.57%     88.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult     67108864      5.71%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd            2      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu            4      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     94.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead     67108878      5.71%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite           19      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead            4      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total    1174405260                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        1.402551                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                              0                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads              3186145377                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites             1174405351                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses     1174405233                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                       20                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                      65                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses               4                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                 1174405246                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                          10                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numSquashedInsts                        9                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.timesIdled                              1                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                             23                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.MemDepUnit__0.insertedLoads      67108890                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores           36                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads            6                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores            1                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return            4      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect           10      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond     33554445    100.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond            4      0.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond            2      0.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total      33554465                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return            2     12.50%     12.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect            6     37.50%     50.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect            0      0.00%     50.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond            4     25.00%     75.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond            3     18.75%     93.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%     93.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond            1      6.25%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total           16                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond            4     80.00%     80.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond            1     20.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total            5                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return            1      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect            1      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond     33554432    100.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond            1      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total     33554435                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond            4    100.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total            4                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget           12      0.00%      0.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB     33554447    100.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS            4      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect            2      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total     33554465                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch            4     80.00%     80.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return            1     20.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total            5                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted         33554445                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken     33554435                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect                5                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss             1                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.NotTakenMispredicted            4                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu0.branchPred.TakenMispredicted            1                       # Number branches predicted taken but are actually not taken (Count)
system.cpu0.branchPred.BTBLookups            33554465                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates                   4                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits               33554451                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           1.000000                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted              2                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups              2                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits                 2                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return            4      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect           10      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond     33554445    100.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond            4      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond            2      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total     33554465                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return            4     28.57%     28.57% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect            1      7.14%     35.71% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect            0      0.00%     35.71% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond            6     42.86%     78.57% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond            1      7.14%     85.71% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%     85.71% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond            2     14.29%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total           14                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond            3     75.00%     75.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond            1     25.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total            4                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond            3     75.00%     75.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond            1     25.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total            4                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups            2                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits            2                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords            2                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.ras.pushes                  12                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops                    10                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes                 8                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used                     1                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct                  1                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.bimodalProviderCorrect     33554428                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu0.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.bimodalProviderWrong            4                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu0.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu0.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu0.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu0.commit.commitSquashedInsts             27                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls              1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts                4                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    837334867                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     1.402551                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.882253                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      263763879     31.50%     31.50% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1      404750278     48.34%     79.84% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2              0      0.00%     79.84% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3      101711844     12.15%     91.99% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4        1048547      0.13%     92.11% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5        1048547      0.13%     92.24% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6       32505885      3.88%     96.12% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7              0      0.00%     96.12% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8       32505887      3.88%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    837334867                       # Number of insts commited each cycle (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu0.commit.functionCalls                    1                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu   1040187408     88.57%     88.57% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult     67108864      5.71%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     94.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead     67108865      5.71%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total   1174405139                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples     32505887                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.commitStats0.numInsts           872415243                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps            1174405139                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP     872415243                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP      1174405139                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 0.959789                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 1.041895                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs          67108866                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts       1174405138                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts        67108865                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts              1                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass            1      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu   1040187408     88.57%     88.57% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult     67108864      5.71%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     94.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead     67108865      5.71%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite            1      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total   1174405139                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl     33554435                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl     33554434                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl            1                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl     33554432                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl            3                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall            1                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn            1                       # Class of control type instructions committed (Count)
system.cpu0.dcache.avgMshrOccupancy          0.343807                       # number of MSHRs occupancy (Count)
system.cpu0.dcache.demandHits::cpu0.data     30408779                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         30408779                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     55574735                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        55574735                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      3145666                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        3145666                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data     11534143                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total      11534143                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 120227602250                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 120227602250                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 120227602250                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 120227602250                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     33554445                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     33554445                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     67108878                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     67108878                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.093748                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.093748                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.171872                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.171872                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 38220.078753                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 38220.078753                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 10423.626814                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 10423.626814                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks           14                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total               14                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      3145658                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      3145658                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      3145658                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      3145658                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data            8                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total            8                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data      1048575                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.dcache.prefetcher            9                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      1048584                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data       116500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total       116500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data  71969626750                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.dcache.prefetcher       928494                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total  71970555244                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.015625                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.015625                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 14562.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 14562.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 68635.650049                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.dcache.prefetcher       103166                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 68635.946423                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements               1048579                       # number of replacements (Count)
system.cpu0.dcache.HardPFReq.mshrMisses::cpu0.dcache.prefetcher            9                       # number of HardPFReq MSHR misses (Count)
system.cpu0.dcache.HardPFReq.mshrMisses::total            9                       # number of HardPFReq MSHR misses (Count)
system.cpu0.dcache.HardPFReq.mshrMissLatency::cpu0.dcache.prefetcher       928494                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.HardPFReq.mshrMissLatency::total       928494                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.HardPFReq.mshrMissRate::cpu0.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu0.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu0.dcache.HardPFReq.avgMshrMissLatency::cpu0.dcache.prefetcher       103166                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.HardPFReq.avgMshrMissLatency::total       103166                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.hits::cpu0.data     30408779                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       30408779                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      3145665                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      3145665                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data 120227573750                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 120227573750                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     33554444                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     33554444                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.093748                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.093748                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 38220.081843                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 38220.081843                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      3145658                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      3145658                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data            7                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total            7                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data        88500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total        88500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 12642.857143                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 12642.857143                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.hits::cpu0.data     25165956                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total     25165956                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::cpu0.data      8388477                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total      8388477                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::cpu0.data     33554433                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total     33554433                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::cpu0.data     0.249996                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.249996                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMisses::cpu0.data      1048567                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMisses::total      1048567                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::cpu0.data  71969510250                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::total  71969510250                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissRate::cpu0.data     0.031250                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMissRate::total     0.031250                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::cpu0.data 68636.062598                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::total 68636.062598                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.misses::cpu0.data            1                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total            1                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data        28500                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total        28500                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data            1                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total            1                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data            1                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total            1                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data        28500                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total        28500                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data            1                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total            1                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data        28000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total        28000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total            1                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data        28000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total        28000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.prefetcher.demandMshrMisses            8                       # demands not covered by prefetchs (Count)
system.cpu0.dcache.prefetcher.pfIssued              9                       # number of hwpf issued (Count)
system.cpu0.dcache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu0.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu0.dcache.prefetcher.accuracy              0                       # accuracy of the prefetcher (Count)
system.cpu0.dcache.prefetcher.coverage              0                       # coverage brought by this prefetcher (Count)
system.cpu0.dcache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu0.dcache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu0.dcache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu0.dcache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu0.dcache.prefetcher.pfIdentified            9                       # number of prefetch candidates identified (Count)
system.cpu0.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.dcache.prefetcher.pfSpanPage            3                       # number of prefetches that crossed the page (Count)
system.cpu0.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu0.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse                 256                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            56616527                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1048579                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             53.993573                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   255.998976                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.occupancies::cpu0.dcache.prefetcher     0.001024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.999996                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.dcache.prefetcher     0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total              1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1022            5                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.occupanciesTaskId::1024          251                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1022::0            5                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           50                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          201                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1022     0.019531                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.ratioOccsTaskId::1024     0.980469                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         537919603                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        537919603                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                49283136                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            641251053                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                       49                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles            146800635                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                     5                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved            33554443                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                    1                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts            1174405383                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                    5                       # Number of squashed instructions handled by decode (Count)
system.cpu0.executeStats0.numInsts         1174405250                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches        33554442                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts       67108882                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts            19                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate           1.402551                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numCCRegReads     301989895                       # Number of times the CC registers were read (Count)
system.cpu0.executeStats0.numCCRegWrites    939524106                       # Number of times the CC registers were written (Count)
system.cpu0.executeStats0.numFpRegReads             4                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites            4                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntRegReads   2147483757                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites   1073741903                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs         67108901                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads    134217795                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch.predictedBranches          33554453                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    770225950                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                     12                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.cacheLines                 67108904                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                    4                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         837334878                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             1.402552                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.752765                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               631813914     75.46%     75.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                16777219      2.00%     77.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                16777222      2.00%     79.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                16777217      2.00%     81.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                16777219      2.00%     83.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                16777223      2.00%     85.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                19922964      2.38%     87.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                10485733      1.25%     89.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                91226167     10.89%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           837334878                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetchStats0.numInsts            872415468                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            1.041896                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches          33554465                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.040073                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.icacheStallCycles     67108922                       # ICache total stall cycles (Cycle)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.icache.avgMshrOccupancy          0.000000                       # number of MSHRs occupancy (Count)
system.cpu0.icache.demandHits::cpu0.inst     67108903                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total         67108903                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst     67108903                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total        67108903                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst            1                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total              1                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst            1                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total             1                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst       181750                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total       181750                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst       181750                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total       181750                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst     67108904                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total     67108904                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst     67108904                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total     67108904                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000000                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000000                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst       181750                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total       181750                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst       181750                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total       181750                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.demandMshrMisses::cpu0.inst            1                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total            1                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst            1                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total            1                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst       143250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total       143250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst       143250                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total       143250                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst       143250                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total       143250                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst       143250                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total       143250                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                     2                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst     67108903                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total       67108903                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst            1                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total            1                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst       181750                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total       181750                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst     67108904                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total     67108904                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst       181750                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total       181750                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst            1                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total            1                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst       143250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total       143250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst       143250                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total       143250                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.prefetcher.demandMshrMisses            1                       # demands not covered by prefetchs (Count)
system.cpu0.icache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu0.icache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu0.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu0.icache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu0.icache.prefetcher.coverage              0                       # coverage brought by this prefetcher (Count)
system.cpu0.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu0.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu0.icache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu0.icache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu0.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu0.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu0.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu0.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse                 252                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs                  28                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs                 2                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs                    14                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst          252                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.984375                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.984375                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          252                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          252                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.984375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses         536871234                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses        536871234                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                        5                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                 128497542                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                       3                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts            1174405347                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                   5                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                67108890                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                     36                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                    1                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                        2                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents             1                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect             1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect            3                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts                   4                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit              1174405237                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount             1174405237                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                934281302                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst               2075132009                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       1.402551                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.450227                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu0.lsq0.forwLoads                          5                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                     10                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                  1                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                     7                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          33554433                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            17.175993                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           66.146168                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9              30408792     90.63%     90.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109            901513      2.69%     93.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129            901513      2.69%     96.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139            901513      2.69%     98.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169            120147      0.36%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189            120147      0.36%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199            120147      0.36%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219                 1      0.00%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239                 1      0.00%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249                 1      0.00%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows           80658      0.24%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1255                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            33554433                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses               67108882                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                     19                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                    32772                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                        1                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses               67108904                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                     5                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                95420485                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles              166246183                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                100663335                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles            475004870                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts            1174405365                       # Number of instructions processed by rename (Count)
system.cpu0.rename.IQFullEvents             466616261                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.renamedOperands         3523215670                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                 4932502192                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups              2147483897                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                       81                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps           3523215389                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                     110                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                760217510                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                      1979234146                       # The number of ROB reads (Count)
system.cpu0.rob.writes                     2348810526                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts               872415243                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                1174405139                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                    0                       # Number of system calls (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorMisc                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorConfig                0                       # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu1.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu1.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu1.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu1.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu1.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu1.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu1.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu1.dcache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.replacements                     0                       # number of replacements (Count)
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu1.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu1.dcache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu1.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu1.dcache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu1.dcache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu1.dcache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu1.dcache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu1.dcache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu1.dcache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu1.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu1.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu1.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu1.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.icache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.replacements                     0                       # number of replacements (Count)
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu1.icache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu1.icache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu1.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu1.icache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu1.icache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu1.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu1.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu1.icache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu1.icache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu1.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu1.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu1.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu1.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu1.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorMisc                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorConfig                0                       # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu2.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu2.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu2.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu2.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu2.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu2.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu2.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu2.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu2.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu2.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu2.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu2.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu2.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu2.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu2.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu2.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu2.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu2.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu2.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu2.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu2.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu2.dcache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.replacements                     0                       # number of replacements (Count)
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu2.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu2.dcache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu2.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu2.dcache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu2.dcache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu2.dcache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu2.dcache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu2.dcache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu2.dcache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu2.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu2.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu2.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu2.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu2.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu2.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu2.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu2.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.icache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.replacements                     0                       # number of replacements (Count)
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu2.icache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu2.icache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu2.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu2.icache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu2.icache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu2.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu2.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu2.icache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu2.icache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu2.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu2.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu2.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu2.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu2.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu2.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu2.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu2.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorMisc                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorConfig                0                       # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu3.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu3.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu3.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu3.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu3.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu3.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu3.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu3.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu3.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu3.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu3.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu3.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu3.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu3.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu3.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu3.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu3.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu3.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu3.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu3.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu3.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu3.dcache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu3.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.replacements                     0                       # number of replacements (Count)
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu3.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu3.dcache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu3.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu3.dcache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu3.dcache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu3.dcache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu3.dcache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu3.dcache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu3.dcache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu3.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu3.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu3.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu3.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu3.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu3.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu3.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu3.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.icache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.replacements                     0                       # number of replacements (Count)
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu3.icache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu3.icache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu3.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu3.icache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu3.icache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu3.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu3.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu3.icache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu3.icache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu3.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu3.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu3.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu3.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu3.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu3.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu3.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu3.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.l2bus1.transDist::ReadResp             1048580                       # Transaction distribution (Count)
system.l2bus1.transDist::WritebackDirty            28                       # Transaction distribution (Count)
system.l2bus1.transDist::CleanEvict           2097137                       # Transaction distribution (Count)
system.l2bus1.transDist::HardPFReq                  7                       # Transaction distribution (Count)
system.l2bus1.transDist::ReadExReq                  1                       # Transaction distribution (Count)
system.l2bus1.transDist::ReadExResp                 1                       # Transaction distribution (Count)
system.l2bus1.transDist::ReadSharedReq        1048584                       # Transaction distribution (Count)
system.l2bus1.pktCount_system.cpu0.icache.mem_side_port::system.l2cache1.cpu_side_port            5                       # Packet count per connected requestor and responder (Count)
system.l2bus1.pktCount_system.cpu0.dcache.mem_side_port::system.l2cache1.cpu_side_port      3145742                       # Packet count per connected requestor and responder (Count)
system.l2bus1.pktCount::total                 3145747                       # Packet count per connected requestor and responder (Count)
system.l2bus1.pktSize_system.cpu0.icache.mem_side_port::system.l2cache1.cpu_side_port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus1.pktSize_system.cpu0.dcache.mem_side_port::system.l2cache1.cpu_side_port    134219904                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus1.pktSize::total                134220160                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus1.snoops                          1048591                       # Total snoops (Count)
system.l2bus1.snoopTraffic                       1792                       # Total snoop traffic (Byte)
system.l2bus1.snoopFanout::samples            2097176                       # Request fanout histogram (Count)
system.l2bus1.snoopFanout::mean              0.000003                       # Request fanout histogram (Count)
system.l2bus1.snoopFanout::stdev             0.001691                       # Request fanout histogram (Count)
system.l2bus1.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::0                  2097170    100.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::1                        6      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.l2bus1.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.l2bus1.snoopFanout::total              2097176                       # Request fanout histogram (Count)
system.l2bus1.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus1.reqLayer0.occupancy           524305500                       # Layer occupancy (ticks) (Tick)
system.l2bus1.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus1.respLayer0.occupancy               2500                       # Layer occupancy (ticks) (Tick)
system.l2bus1.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.l2bus1.respLayer1.occupancy         1310723750                       # Layer occupancy (ticks) (Tick)
system.l2bus1.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.l2bus1.snoop_filter.totRequests        2097166                       # Total number of requests made to the snoop filter. (Count)
system.l2bus1.snoop_filter.hitSingleRequests      1048581                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus1.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus1.snoop_filter.totSnoops                6                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus1.snoop_filter.hitSingleSnoops            6                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus1.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus2.snoops                                0                       # Total snoops (Count)
system.l2bus2.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.l2bus2.snoopFanout::samples                  0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::mean                   nan                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::stdev                  nan                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::underflows               0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::0                        0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::1                        0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::2                        0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::3                        0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::4                        0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::overflows                0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::total                    0                       # Request fanout histogram (Count)
system.l2bus2.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus2.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.l2bus2.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus2.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus2.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus2.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus2.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache1.avgMshrOccupancy             0.000008                       # number of MSHRs occupancy (Count)
system.l2cache1.demandHits::cpu0.data               4                       # number of demand (read+write) hits (Count)
system.l2cache1.demandHits::total                   4                       # number of demand (read+write) hits (Count)
system.l2cache1.overallHits::cpu0.data              4                       # number of overall hits (Count)
system.l2cache1.overallHits::total                  4                       # number of overall hits (Count)
system.l2cache1.demandMisses::cpu0.inst             1                       # number of demand (read+write) misses (Count)
system.l2cache1.demandMisses::cpu0.data       1048571                       # number of demand (read+write) misses (Count)
system.l2cache1.demandMisses::cpu0.dcache.prefetcher            9                       # number of demand (read+write) misses (Count)
system.l2cache1.demandMisses::total           1048581                       # number of demand (read+write) misses (Count)
system.l2cache1.overallMisses::cpu0.inst            1                       # number of overall misses (Count)
system.l2cache1.overallMisses::cpu0.data      1048571                       # number of overall misses (Count)
system.l2cache1.overallMisses::cpu0.dcache.prefetcher            9                       # number of overall misses (Count)
system.l2cache1.overallMisses::total          1048581                       # number of overall misses (Count)
system.l2cache1.demandMissLatency::cpu0.inst       141750                       # number of demand (read+write) miss ticks (Tick)
system.l2cache1.demandMissLatency::cpu0.data  71183178250                       # number of demand (read+write) miss ticks (Tick)
system.l2cache1.demandMissLatency::cpu0.dcache.prefetcher       924750                       # number of demand (read+write) miss ticks (Tick)
system.l2cache1.demandMissLatency::total  71184244750                       # number of demand (read+write) miss ticks (Tick)
system.l2cache1.overallMissLatency::cpu0.inst       141750                       # number of overall miss ticks (Tick)
system.l2cache1.overallMissLatency::cpu0.data  71183178250                       # number of overall miss ticks (Tick)
system.l2cache1.overallMissLatency::cpu0.dcache.prefetcher       924750                       # number of overall miss ticks (Tick)
system.l2cache1.overallMissLatency::total  71184244750                       # number of overall miss ticks (Tick)
system.l2cache1.demandAccesses::cpu0.inst            1                       # number of demand (read+write) accesses (Count)
system.l2cache1.demandAccesses::cpu0.data      1048575                       # number of demand (read+write) accesses (Count)
system.l2cache1.demandAccesses::cpu0.dcache.prefetcher            9                       # number of demand (read+write) accesses (Count)
system.l2cache1.demandAccesses::total         1048585                       # number of demand (read+write) accesses (Count)
system.l2cache1.overallAccesses::cpu0.inst            1                       # number of overall (read+write) accesses (Count)
system.l2cache1.overallAccesses::cpu0.data      1048575                       # number of overall (read+write) accesses (Count)
system.l2cache1.overallAccesses::cpu0.dcache.prefetcher            9                       # number of overall (read+write) accesses (Count)
system.l2cache1.overallAccesses::total        1048585                       # number of overall (read+write) accesses (Count)
system.l2cache1.demandMissRate::cpu0.inst            1                       # miss rate for demand accesses (Ratio)
system.l2cache1.demandMissRate::cpu0.data     0.999996                       # miss rate for demand accesses (Ratio)
system.l2cache1.demandMissRate::cpu0.dcache.prefetcher            1                       # miss rate for demand accesses (Ratio)
system.l2cache1.demandMissRate::total        0.999996                       # miss rate for demand accesses (Ratio)
system.l2cache1.overallMissRate::cpu0.inst            1                       # miss rate for overall accesses (Ratio)
system.l2cache1.overallMissRate::cpu0.data     0.999996                       # miss rate for overall accesses (Ratio)
system.l2cache1.overallMissRate::cpu0.dcache.prefetcher            1                       # miss rate for overall accesses (Ratio)
system.l2cache1.overallMissRate::total       0.999996                       # miss rate for overall accesses (Ratio)
system.l2cache1.demandAvgMissLatency::cpu0.inst       141750                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache1.demandAvgMissLatency::cpu0.data 67885.892562                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache1.demandAvgMissLatency::cpu0.dcache.prefetcher       102750                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache1.demandAvgMissLatency::total 67886.262244                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache1.overallAvgMissLatency::cpu0.inst       141750                       # average overall miss latency ((Tick/Count))
system.l2cache1.overallAvgMissLatency::cpu0.data 67885.892562                       # average overall miss latency ((Tick/Count))
system.l2cache1.overallAvgMissLatency::cpu0.dcache.prefetcher       102750                       # average overall miss latency ((Tick/Count))
system.l2cache1.overallAvgMissLatency::total 67886.262244                       # average overall miss latency ((Tick/Count))
system.l2cache1.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l2cache1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache1.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l2cache1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache1.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache1.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache1.writebacks::writebacks             14                       # number of writebacks (Count)
system.l2cache1.writebacks::total                  14                       # number of writebacks (Count)
system.l2cache1.demandMshrMisses::cpu0.inst            1                       # number of demand (read+write) MSHR misses (Count)
system.l2cache1.demandMshrMisses::cpu0.data      1048571                       # number of demand (read+write) MSHR misses (Count)
system.l2cache1.demandMshrMisses::cpu0.dcache.prefetcher            9                       # number of demand (read+write) MSHR misses (Count)
system.l2cache1.demandMshrMisses::total       1048581                       # number of demand (read+write) MSHR misses (Count)
system.l2cache1.overallMshrMisses::cpu0.inst            1                       # number of overall MSHR misses (Count)
system.l2cache1.overallMshrMisses::cpu0.data      1048571                       # number of overall MSHR misses (Count)
system.l2cache1.overallMshrMisses::cpu0.dcache.prefetcher            9                       # number of overall MSHR misses (Count)
system.l2cache1.overallMshrMisses::l2cache1.prefetcher            4                       # number of overall MSHR misses (Count)
system.l2cache1.overallMshrMisses::total      1048585                       # number of overall MSHR misses (Count)
system.l2cache1.demandMshrMissLatency::cpu0.inst       131750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache1.demandMshrMissLatency::cpu0.data  65940348250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache1.demandMshrMissLatency::cpu0.dcache.prefetcher       879750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache1.demandMshrMissLatency::total  65941359750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache1.overallMshrMissLatency::cpu0.inst       131750                       # number of overall MSHR miss ticks (Tick)
system.l2cache1.overallMshrMissLatency::cpu0.data  65940348250                       # number of overall MSHR miss ticks (Tick)
system.l2cache1.overallMshrMissLatency::cpu0.dcache.prefetcher       879750                       # number of overall MSHR miss ticks (Tick)
system.l2cache1.overallMshrMissLatency::l2cache1.prefetcher       531747                       # number of overall MSHR miss ticks (Tick)
system.l2cache1.overallMshrMissLatency::total  65941891497                       # number of overall MSHR miss ticks (Tick)
system.l2cache1.demandMshrMissRate::cpu0.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache1.demandMshrMissRate::cpu0.data     0.999996                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache1.demandMshrMissRate::cpu0.dcache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache1.demandMshrMissRate::total     0.999996                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache1.overallMshrMissRate::cpu0.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache1.overallMshrMissRate::cpu0.data     0.999996                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache1.overallMshrMissRate::cpu0.dcache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache1.overallMshrMissRate::l2cache1.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache1.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache1.demandAvgMshrMissLatency::cpu0.inst       131750                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.demandAvgMshrMissLatency::cpu0.data 62885.916404                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.demandAvgMshrMissLatency::cpu0.dcache.prefetcher        97750                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.demandAvgMshrMissLatency::total 62886.281317                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.overallAvgMshrMissLatency::cpu0.inst       131750                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.overallAvgMshrMissLatency::cpu0.data 62885.916404                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.overallAvgMshrMissLatency::cpu0.dcache.prefetcher        97750                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.overallAvgMshrMissLatency::l2cache1.prefetcher 132936.750000                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.overallAvgMshrMissLatency::total 62886.548536                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.replacements                  1048581                       # number of replacements (Count)
system.l2cache1.CleanEvict.mshrMisses::writebacks            2                       # number of CleanEvict MSHR misses (Count)
system.l2cache1.CleanEvict.mshrMisses::total            2                       # number of CleanEvict MSHR misses (Count)
system.l2cache1.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache1.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache1.HardPFReq.mshrMisses::l2cache1.prefetcher            4                       # number of HardPFReq MSHR misses (Count)
system.l2cache1.HardPFReq.mshrMisses::total            4                       # number of HardPFReq MSHR misses (Count)
system.l2cache1.HardPFReq.mshrMissLatency::l2cache1.prefetcher       531747                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache1.HardPFReq.mshrMissLatency::total       531747                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache1.HardPFReq.mshrMissRate::l2cache1.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache1.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache1.HardPFReq.avgMshrMissLatency::l2cache1.prefetcher 132936.750000                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache1.HardPFReq.avgMshrMissLatency::total 132936.750000                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache1.ReadExReq.misses::cpu0.data            1                       # number of ReadExReq misses (Count)
system.l2cache1.ReadExReq.misses::total             1                       # number of ReadExReq misses (Count)
system.l2cache1.ReadExReq.missLatency::cpu0.data        27250                       # number of ReadExReq miss ticks (Tick)
system.l2cache1.ReadExReq.missLatency::total        27250                       # number of ReadExReq miss ticks (Tick)
system.l2cache1.ReadExReq.accesses::cpu0.data            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache1.ReadExReq.accesses::total            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache1.ReadExReq.missRate::cpu0.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache1.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache1.ReadExReq.avgMissLatency::cpu0.data        27250                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache1.ReadExReq.avgMissLatency::total        27250                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache1.ReadExReq.mshrMisses::cpu0.data            1                       # number of ReadExReq MSHR misses (Count)
system.l2cache1.ReadExReq.mshrMisses::total            1                       # number of ReadExReq MSHR misses (Count)
system.l2cache1.ReadExReq.mshrMissLatency::cpu0.data        22250                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache1.ReadExReq.mshrMissLatency::total        22250                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache1.ReadExReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache1.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache1.ReadExReq.avgMshrMissLatency::cpu0.data        22250                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache1.ReadExReq.avgMshrMissLatency::total        22250                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.hits::cpu0.data            4                       # number of ReadSharedReq hits (Count)
system.l2cache1.ReadSharedReq.hits::total            4                       # number of ReadSharedReq hits (Count)
system.l2cache1.ReadSharedReq.misses::cpu0.inst            1                       # number of ReadSharedReq misses (Count)
system.l2cache1.ReadSharedReq.misses::cpu0.data      1048570                       # number of ReadSharedReq misses (Count)
system.l2cache1.ReadSharedReq.misses::cpu0.dcache.prefetcher            9                       # number of ReadSharedReq misses (Count)
system.l2cache1.ReadSharedReq.misses::total      1048580                       # number of ReadSharedReq misses (Count)
system.l2cache1.ReadSharedReq.missLatency::cpu0.inst       141750                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache1.ReadSharedReq.missLatency::cpu0.data  71183151000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache1.ReadSharedReq.missLatency::cpu0.dcache.prefetcher       924750                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache1.ReadSharedReq.missLatency::total  71184217500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache1.ReadSharedReq.accesses::cpu0.inst            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache1.ReadSharedReq.accesses::cpu0.data      1048574                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache1.ReadSharedReq.accesses::cpu0.dcache.prefetcher            9                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache1.ReadSharedReq.accesses::total      1048584                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache1.ReadSharedReq.missRate::cpu0.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.missRate::cpu0.data     0.999996                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.missRate::cpu0.dcache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.missRate::total     0.999996                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.avgMissLatency::cpu0.inst       141750                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.avgMissLatency::cpu0.data 67885.931316                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.avgMissLatency::cpu0.dcache.prefetcher       102750                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.avgMissLatency::total 67886.300998                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.mshrMisses::cpu0.inst            1                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache1.ReadSharedReq.mshrMisses::cpu0.data      1048570                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache1.ReadSharedReq.mshrMisses::cpu0.dcache.prefetcher            9                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache1.ReadSharedReq.mshrMisses::total      1048580                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache1.ReadSharedReq.mshrMissLatency::cpu0.inst       131750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache1.ReadSharedReq.mshrMissLatency::cpu0.data  65940326000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache1.ReadSharedReq.mshrMissLatency::cpu0.dcache.prefetcher       879750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache1.ReadSharedReq.mshrMissLatency::total  65941337500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache1.ReadSharedReq.mshrMissRate::cpu0.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.mshrMissRate::cpu0.data     0.999996                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.mshrMissRate::cpu0.dcache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.mshrMissRate::total     0.999996                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.avgMshrMissLatency::cpu0.inst       131750                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.avgMshrMissLatency::cpu0.data 62885.955158                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.avgMshrMissLatency::cpu0.dcache.prefetcher        97750                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.avgMshrMissLatency::total 62886.320071                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache1.WritebackDirty.hits::writebacks           14                       # number of WritebackDirty hits (Count)
system.l2cache1.WritebackDirty.hits::total           14                       # number of WritebackDirty hits (Count)
system.l2cache1.WritebackDirty.accesses::writebacks           14                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache1.WritebackDirty.accesses::total           14                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache1.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache1.prefetcher.demandMshrMisses      1048581                       # demands not covered by prefetchs (Count)
system.l2cache1.prefetcher.pfIssued                 4                       # number of hwpf issued (Count)
system.l2cache1.prefetcher.pfUseful                 4                       # number of useful prefetch (Count)
system.l2cache1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache1.prefetcher.accuracy                 1                       # accuracy of the prefetcher (Count)
system.l2cache1.prefetcher.coverage          0.000004                       # coverage brought by this prefetcher (Count)
system.l2cache1.prefetcher.pfHitInCache             0                       # number of prefetches hitting in cache (Count)
system.l2cache1.prefetcher.pfHitInMSHR              0                       # number of prefetches hitting in a MSHR (Count)
system.l2cache1.prefetcher.pfHitInWB                0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache1.prefetcher.pfLate                   0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache1.prefetcher.pfIdentified             4                       # number of prefetch candidates identified (Count)
system.l2cache1.prefetcher.pfBufferHit              0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache1.prefetcher.pfInCache                0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache1.prefetcher.pfSpanPage               0                       # number of prefetches that crossed the page (Count)
system.l2cache1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache1.tags.tagsInUse                   2048                       # Average ticks per tags in use ((Tick/Count))
system.l2cache1.tags.totalRefs                2098170                       # Total number of references to valid blocks. (Count)
system.l2cache1.tags.sampledRefs              1048581                       # Sample count of references to valid blocks. (Count)
system.l2cache1.tags.avgRefs                 2.000961                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache1.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache1.tags.occupancies::cpu0.inst     0.004482                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache1.tags.occupancies::cpu0.data  2047.009444                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache1.tags.occupancies::cpu0.dcache.prefetcher     0.007860                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache1.tags.occupancies::l2cache1.prefetcher     0.978214                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache1.tags.avgOccs::cpu0.inst      0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache1.tags.avgOccs::cpu0.data      0.999516                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache1.tags.avgOccs::cpu0.dcache.prefetcher     0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache1.tags.avgOccs::l2cache1.prefetcher     0.000478                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache1.tags.avgOccs::total                 1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache1.tags.occupanciesTaskId::1022            5                       # Occupied blocks per task id (Count)
system.l2cache1.tags.occupanciesTaskId::1024         2043                       # Occupied blocks per task id (Count)
system.l2cache1.tags.ageTaskId_1022::0              5                       # Occupied blocks per task id, per block age (Count)
system.l2cache1.tags.ageTaskId_1024::0             50                       # Occupied blocks per task id, per block age (Count)
system.l2cache1.tags.ageTaskId_1024::1            450                       # Occupied blocks per task id, per block age (Count)
system.l2cache1.tags.ageTaskId_1024::2           1543                       # Occupied blocks per task id, per block age (Count)
system.l2cache1.tags.ratioOccsTaskId::1022     0.002441                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache1.tags.ratioOccsTaskId::1024     0.997559                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache1.tags.tagAccesses              9437245                       # Number of tag accesses (Count)
system.l2cache1.tags.dataAccesses             9437245                       # Number of data accesses (Count)
system.l2cache1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache2.avgMshrOccupancy                    0                       # number of MSHRs occupancy (Count)
system.l2cache2.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l2cache2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache2.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l2cache2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache2.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache2.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache2.replacements                        0                       # number of replacements (Count)
system.l2cache2.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache2.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.l2cache2.prefetcher.pfIssued                 0                       # number of hwpf issued (Count)
system.l2cache2.prefetcher.pfUseful                 0                       # number of useful prefetch (Count)
system.l2cache2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache2.prefetcher.accuracy               nan                       # accuracy of the prefetcher (Count)
system.l2cache2.prefetcher.coverage               nan                       # coverage brought by this prefetcher (Count)
system.l2cache2.prefetcher.pfHitInCache             0                       # number of prefetches hitting in cache (Count)
system.l2cache2.prefetcher.pfHitInMSHR              0                       # number of prefetches hitting in a MSHR (Count)
system.l2cache2.prefetcher.pfHitInWB                0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache2.prefetcher.pfLate                   0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache2.prefetcher.pfIdentified             0                       # number of prefetch candidates identified (Count)
system.l2cache2.prefetcher.pfBufferHit              0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache2.prefetcher.pfInCache                0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache2.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache2.prefetcher.pfSpanPage               0                       # number of prefetches that crossed the page (Count)
system.l2cache2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache2.tags.tagsInUse                      0                       # Average ticks per tags in use ((Tick/Count))
system.l2cache2.tags.totalRefs                      0                       # Total number of references to valid blocks. (Count)
system.l2cache2.tags.sampledRefs                    0                       # Sample count of references to valid blocks. (Count)
system.l2cache2.tags.avgRefs                      nan                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache2.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache2.tags.tagAccesses                    0                       # Number of tag accesses (Count)
system.l2cache2.tags.dataAccesses                   0                       # Number of data accesses (Count)
system.l2cache2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.transDist::ReadResp              1048580                       # Transaction distribution (Count)
system.l3bus.transDist::WritebackDirty             28                       # Transaction distribution (Count)
system.l3bus.transDist::CleanEvict            2097133                       # Transaction distribution (Count)
system.l3bus.transDist::HardPFReq                   8                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExReq                   1                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExResp                  1                       # Transaction distribution (Count)
system.l3bus.transDist::ReadSharedReq         1048584                       # Transaction distribution (Count)
system.l3bus.pktCount_system.l2cache1.mem_side_port::system.l3cache.cpu_side_port      3145746                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktCount::total                  3145746                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktSize_system.l2cache1.mem_side_port::system.l3cache.cpu_side_port    134220160                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.pktSize::total                 134220160                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.snoops                           1048589                       # Total snoops (Count)
system.l3bus.snoopTraffic                        1792                       # Total snoop traffic (Byte)
system.l3bus.snoopFanout::samples             2097174                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::mean               0.000001                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::stdev              0.001196                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::0                   2097171    100.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::1                         3      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::total               2097174                       # Request fanout histogram (Count)
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.reqLayer0.occupancy            524305250                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.respLayer0.occupancy          1571821923                       # Layer occupancy (ticks) (Tick)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l3bus.snoop_filter.totRequests         2097165                       # Total number of requests made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleRequests      1048580                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3bus.snoop_filter.totSnoops                 3                       # Total number of snoops made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleSnoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3cache.avgMshrOccupancy              0.000009                       # number of MSHRs occupancy (Count)
system.l3cache.demandHits::cpu0.data                4                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::total                    4                       # number of demand (read+write) hits (Count)
system.l3cache.overallHits::cpu0.data               4                       # number of overall hits (Count)
system.l3cache.overallHits::total                   4                       # number of overall hits (Count)
system.l3cache.demandMisses::cpu0.inst              1                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu0.data        1048567                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu0.dcache.prefetcher            9                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::l2cache1.prefetcher            4                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::total            1048581                       # number of demand (read+write) misses (Count)
system.l3cache.overallMisses::cpu0.inst             1                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu0.data       1048567                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu0.dcache.prefetcher            9                       # number of overall misses (Count)
system.l3cache.overallMisses::l2cache1.prefetcher            4                       # number of overall misses (Count)
system.l3cache.overallMisses::total           1048581                       # number of overall misses (Count)
system.l3cache.demandMissLatency::cpu0.inst       120250                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu0.data  59911073750                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu0.dcache.prefetcher       828000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::l2cache1.prefetcher       529000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::total   59912551000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.overallMissLatency::cpu0.inst       120250                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu0.data  59911073750                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu0.dcache.prefetcher       828000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::l2cache1.prefetcher       529000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::total  59912551000                       # number of overall miss ticks (Tick)
system.l3cache.demandAccesses::cpu0.inst            1                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu0.data      1048571                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu0.dcache.prefetcher            9                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::l2cache1.prefetcher            4                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::total          1048585                       # number of demand (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu0.inst            1                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu0.data      1048571                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu0.dcache.prefetcher            9                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::l2cache1.prefetcher            4                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::total         1048585                       # number of overall (read+write) accesses (Count)
system.l3cache.demandMissRate::cpu0.inst            1                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu0.data     0.999996                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu0.dcache.prefetcher            1                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::l2cache1.prefetcher            1                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::total         0.999996                       # miss rate for demand accesses (Ratio)
system.l3cache.overallMissRate::cpu0.inst            1                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu0.data     0.999996                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu0.dcache.prefetcher            1                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::l2cache1.prefetcher            1                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::total        0.999996                       # miss rate for overall accesses (Ratio)
system.l3cache.demandAvgMissLatency::cpu0.inst       120250                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu0.data 57136.142707                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu0.dcache.prefetcher        92000                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::l2cache1.prefetcher       132250                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::total 57136.788670                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu0.inst       120250                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu0.data 57136.142707                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu0.dcache.prefetcher        92000                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::l2cache1.prefetcher       132250                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 57136.788670                       # average overall miss latency ((Tick/Count))
system.l3cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.writebacks::writebacks              14                       # number of writebacks (Count)
system.l3cache.writebacks::total                   14                       # number of writebacks (Count)
system.l3cache.demandMshrMisses::cpu0.inst            1                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu0.data      1048567                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu0.dcache.prefetcher            9                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::l2cache1.prefetcher            4                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::total        1048581                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu0.inst            1                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu0.data      1048567                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu0.dcache.prefetcher            9                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::l2cache1.prefetcher            4                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::l3cache.prefetcher            4                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::total       1048585                       # number of overall MSHR misses (Count)
system.l3cache.demandMshrMissLatency::cpu0.inst       120250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu0.data  59911073750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu0.dcache.prefetcher       828000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::l2cache1.prefetcher       529000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::total  59912551000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu0.inst       120250                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu0.data  59911073750                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu0.dcache.prefetcher       828000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::l2cache1.prefetcher       529000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::l3cache.prefetcher       303496                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::total  59912854496                       # number of overall MSHR miss ticks (Tick)
system.l3cache.demandMshrMissRate::cpu0.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu0.data     0.999996                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu0.dcache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::l2cache1.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::total     0.999996                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu0.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu0.data     0.999996                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu0.dcache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::l2cache1.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::l3cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.demandAvgMshrMissLatency::cpu0.inst       120250                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu0.data 57136.142707                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu0.dcache.prefetcher        92000                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::l2cache1.prefetcher       132250                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::total 57136.788670                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu0.inst       120250                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu0.data 57136.142707                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu0.dcache.prefetcher        92000                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::l2cache1.prefetcher       132250                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::l3cache.prefetcher        75874                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::total 57136.860146                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.replacements                   1048581                       # number of replacements (Count)
system.l3cache.CleanEvict.mshrMisses::writebacks            2                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMisses::total            2                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.HardPFReq.mshrMisses::l3cache.prefetcher            4                       # number of HardPFReq MSHR misses (Count)
system.l3cache.HardPFReq.mshrMisses::total            4                       # number of HardPFReq MSHR misses (Count)
system.l3cache.HardPFReq.mshrMissLatency::l3cache.prefetcher       303496                       # number of HardPFReq MSHR miss ticks (Tick)
system.l3cache.HardPFReq.mshrMissLatency::total       303496                       # number of HardPFReq MSHR miss ticks (Tick)
system.l3cache.HardPFReq.mshrMissRate::l3cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l3cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l3cache.HardPFReq.avgMshrMissLatency::l3cache.prefetcher        75874                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l3cache.HardPFReq.avgMshrMissLatency::total        75874                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.misses::cpu0.data            1                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.misses::total              1                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.missLatency::cpu0.data        16500                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.missLatency::total        16500                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.accesses::cpu0.data            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::total            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.missRate::cpu0.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMissLatency::cpu0.data        16500                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMissLatency::total        16500                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.mshrMisses::cpu0.data            1                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMisses::total            1                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMissLatency::cpu0.data        16500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissLatency::total        16500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMshrMissLatency::cpu0.data        16500                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMshrMissLatency::total        16500                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.hits::cpu0.data            4                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::total            4                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.misses::cpu0.inst            1                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu0.data      1048566                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu0.dcache.prefetcher            9                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::l2cache1.prefetcher            4                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::total      1048580                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.missLatency::cpu0.inst       120250                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu0.data  59911057250                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu0.dcache.prefetcher       828000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::l2cache1.prefetcher       529000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::total  59912534500                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.accesses::cpu0.inst            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu0.data      1048570                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu0.dcache.prefetcher            9                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::l2cache1.prefetcher            4                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::total      1048584                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.missRate::cpu0.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu0.data     0.999996                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu0.dcache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::l2cache1.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::total     0.999996                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMissLatency::cpu0.inst       120250                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu0.data 57136.181461                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu0.dcache.prefetcher        92000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::l2cache1.prefetcher       132250                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::total 57136.827424                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.mshrMisses::cpu0.inst            1                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu0.data      1048566                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu0.dcache.prefetcher            9                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::l2cache1.prefetcher            4                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::total      1048580                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu0.inst       120250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu0.data  59911057250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu0.dcache.prefetcher       828000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::l2cache1.prefetcher       529000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::total  59912534500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissRate::cpu0.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu0.data     0.999996                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu0.dcache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::l2cache1.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::total     0.999996                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu0.inst       120250                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu0.data 57136.181461                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu0.dcache.prefetcher        92000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::l2cache1.prefetcher       132250                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::total 57136.827424                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.WritebackDirty.hits::writebacks           14                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.hits::total           14                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.accesses::writebacks           14                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.accesses::total           14                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.prefetcher.demandMshrMisses      1048581                       # demands not covered by prefetchs (Count)
system.l3cache.prefetcher.pfIssued                  8                       # number of hwpf issued (Count)
system.l3cache.prefetcher.pfUseful                  4                       # number of useful prefetch (Count)
system.l3cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l3cache.prefetcher.accuracy           0.500000                       # accuracy of the prefetcher (Count)
system.l3cache.prefetcher.coverage           0.000004                       # coverage brought by this prefetcher (Count)
system.l3cache.prefetcher.pfHitInCache              0                       # number of prefetches hitting in cache (Count)
system.l3cache.prefetcher.pfHitInMSHR               4                       # number of prefetches hitting in a MSHR (Count)
system.l3cache.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.l3cache.prefetcher.pfLate                    4                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l3cache.prefetcher.pfIdentified              8                       # number of prefetch candidates identified (Count)
system.l3cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue (Count)
system.l3cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l3cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l3cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l3cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page (Count)
system.l3cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l3cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.tags.tagsInUse                   16384                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.totalRefs                 2097163                       # Total number of references to valid blocks. (Count)
system.l3cache.tags.sampledRefs               1048581                       # Sample count of references to valid blocks. (Count)
system.l3cache.tags.avgRefs                  2.000001                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache.tags.occupancies::cpu0.inst     0.039638                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu0.data 16320.032022                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu0.dcache.prefetcher     0.062550                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::l2cache1.prefetcher    63.803257                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::l3cache.prefetcher     0.062533                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.avgOccs::cpu0.inst       0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu0.data       0.996096                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu0.dcache.prefetcher     0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::l2cache1.prefetcher     0.003894                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::l3cache.prefetcher     0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.occupanciesTaskId::1022            5                       # Occupied blocks per task id (Count)
system.l3cache.tags.occupanciesTaskId::1024        16379                       # Occupied blocks per task id (Count)
system.l3cache.tags.ageTaskId_1022::0               5                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::0              50                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::1             450                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::2            4509                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::3           11370                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ratioOccsTaskId::1022     0.000305                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.ratioOccsTaskId::1024     0.999695                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.tagAccesses              34603221                       # Number of tag accesses (Count)
system.l3cache.tags.dataAccesses             34603221                       # Number of data accesses (Count)
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu0.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu0.data::samples   2097104.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu0.dcache.prefetcher::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_l2cache1.prefetcher::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_l3cache.prefetcher::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000565912                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              3199469                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1048585                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                          14                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    2097170                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                        28                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      40                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     26                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       63.97                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                2097170                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::7                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                    28                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::7                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  1048548                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                  1048548                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::64                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::65                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::66                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::67                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::68                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::69                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::70                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::71                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::72                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::73                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::74                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::75                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::76                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::77                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::78                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::79                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::80                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::81                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::82                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::83                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::84                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::85                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::86                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::87                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::88                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::89                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::90                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::91                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::92                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::93                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::94                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::95                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::96                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::97                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::98                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::99                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::100                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::101                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::102                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::103                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::104                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::105                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::106                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::107                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::108                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::109                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::110                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::111                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::112                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::113                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::114                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::115                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::116                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::117                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::118                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::119                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::120                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::121                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::122                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::123                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::124                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::125                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::126                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::127                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                     2560                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                134218880                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                  1792                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               641171793.22016585                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               8560.49352707                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   209333762000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      199631.85                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu0.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu0.data    134214656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu0.dcache.prefetcher          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::l2cache1.prefetcher          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::l3cache.prefetcher          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::cpu0.inst 611.463823362117                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu0.data 641151614.913994908333                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu0.dcache.prefetcher 2445.855293448470                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::l2cache1.prefetcher 2445.855293448470                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::l3cache.prefetcher 2445.855293448470                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu0.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu0.data      2097134                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu0.dcache.prefetcher           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::l2cache1.prefetcher            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::l3cache.prefetcher            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks           28                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu0.inst        55648                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu0.data  58961538636                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu0.dcache.prefetcher      1234808                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::l2cache1.prefetcher       825528                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::l3cache.prefetcher       404248                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu0.inst     27824.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu0.data     28115.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu0.dcache.prefetcher     68600.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::l2cache1.prefetcher    103191.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::l3cache.prefetcher     50531.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu0.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu0.data    134215936                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu0.dcache.prefetcher         1152                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::l2cache1.prefetcher          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::l3cache.prefetcher          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       134218240                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu0.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks         1792                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total         1792                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu0.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu0.data      1048562                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu0.dcache.prefetcher            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::l2cache1.prefetcher            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::l3cache.prefetcher            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1048580                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks           14                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total              14                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu0.inst            611                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu0.data      641157730                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu0.dcache.prefetcher         5503                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::l2cache1.prefetcher         2446                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::l3cache.prefetcher         2446                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          641168736                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu0.inst          611                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total            611                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks         8560                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total              8560                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks         8560                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu0.inst           611                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu0.data     641157730                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu0.dcache.prefetcher         5503                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::l2cache1.prefetcher         2446                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::l3cache.prefetcher         2446                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         641177296                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               2097130                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         65540                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         65526                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        65516                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::16        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::17        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::18        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::19        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::20        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::21        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::22        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::23        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::24        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::25        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::26        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::27        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::28        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::29        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::30        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::31        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              22281060908                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             6987637160                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         58964058868                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10624.55                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            28116.55                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              1950093                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             92.99                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       147044                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   912.773428                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   853.965477                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   233.094053                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         4208      2.86%      2.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         4204      2.86%      5.72% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         4200      2.86%      8.58% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         4201      2.86%     11.43% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         4202      2.86%     14.29% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         4201      2.86%     17.15% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        14283      9.71%     26.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       107545     73.14%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       147044                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          134216320                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten               0                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               641.159564                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     3.34                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 3.34                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                92.99                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy     114654679.775980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy     202406854.860027                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    2876141626.982561                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 18171052306.549309                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 48840332615.364189                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 34609344066.655609                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   104813932150.185791                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    500.702560                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 104909360010                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   9410100000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  95015066240                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy     114645323.519980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy     202393090.368027                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    2876158084.396962                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 18171052306.549309                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 48841725242.090546                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 34608502291.500458                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   104814476338.423309                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    500.705160                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 104906635490                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   9410100000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  95017356260                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1048580                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            14                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1048566                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                  1                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        1048584                       # Transaction distribution (Count)
system.membus.pktCount_system.l3cache.mem_side_port::system.mem_ctrl.port      3145746                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3cache.mem_side_port::total      3145746                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 3145746                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3cache.mem_side_port::system.mem_ctrl.port    134220160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3cache.mem_side_port::total    134220160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                134220160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1048585                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1048585    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1048585                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 209334526250                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer8.occupancy           524319250                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy         2381735908                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2097165                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1048580                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.175969                       # Number of seconds simulated (Second)
simTicks                                 175968517500                       # Number of ticks simulated (Tick)
finalTick                                756549237000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2305.58                       # Real time elapsed on the host (Second)
hostTickRate                                 76322720                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8590536                       # Number of bytes of host memory used (Byte)
simInsts                                   3296737532                       # Number of instructions simulated (Count)
simOps                                     5737835723                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1429892                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    2488668                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           250                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu0.numCycles                       703874070                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              0.784190                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              1.275201                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                     1820328161                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                       1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                    1820328105                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                     1                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined                  69                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined               76                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.numIssuedDist::samples          703873196                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              2.586159                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.956841                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                161759346     22.98%     22.98% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  2097165      0.30%     23.28% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                226492427     32.18%     55.46% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                 98566159     14.00%     69.46% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                110100485     15.64%     85.10% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                 26214416      3.72%     88.83% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                 61865982      8.79%     97.62% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                  7340031      1.04%     98.66% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                  9437185      1.34%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            703873196                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd              19922941     19.59%     19.59% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                     0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult             51380225     50.52%     70.10% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     70.10% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMatMultAcc              0      0.00%     70.10% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift            30408705     29.90%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass            8      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu    511705183     28.11%     28.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult            0      0.00%     28.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv            0      0.00%     28.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd           10      0.00%     28.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     28.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt            0      0.00%     28.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     28.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     28.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     28.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     28.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     28.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd    419430404     23.04%     51.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     51.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu            3      0.00%     51.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     51.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt    100663296      5.53%     56.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc    150994945      8.29%     64.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult    301989888     16.59%     81.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     81.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift    301989897     16.59%     98.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     98.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     98.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     98.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     98.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     98.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     98.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     98.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     98.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     98.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     98.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     98.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     98.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     98.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     98.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     98.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     98.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     98.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     98.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     98.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     98.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     98.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     98.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     98.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     98.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     98.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     98.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     98.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     98.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     98.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     98.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead            9      0.00%     98.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite           20      0.00%     98.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead     33554440      1.84%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite            2      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total    1820328105                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        2.586156                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                          101711871                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.055876                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               804536752                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               50331843                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       50331768                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads               3641704526                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites              1769996388                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses      1769996321                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   50331770                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                  1871708198                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numSquashedInsts                        6                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.timesIdled                              5                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                            874                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.MemDepUnit__0.insertedLoads      33554450                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores           36                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads            3                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores            1                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups_0::NoBranch            6      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect            8      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond      8388622    100.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond            1      0.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total       8388639                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch            5     38.46%     38.46% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return            1      7.69%     46.15% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect            4     30.77%     76.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect            0      0.00%     76.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond            3     23.08%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total           13                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch            1     16.67%     16.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return            0      0.00%     16.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect            2     33.33%     50.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect            0      0.00%     50.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond            3     50.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total            6                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return            1      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect            1      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond      8388609    100.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total      8388611                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond            3    100.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total            3                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget           20      0.00%      0.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB      8388616    100.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS            2      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect            1      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total      8388639                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch            3     75.00%     75.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return            1     25.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total            4                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted          8388628                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken      8388612                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect                6                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss             2                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.NotTakenMispredicted            5                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu0.branchPred.TakenMispredicted            1                       # Number branches predicted taken but are actually not taken (Count)
system.cpu0.branchPred.BTBLookups             8388639                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates                   4                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits                8388616                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.999997                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted              4                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups              1                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits                 1                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch            6      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect            8      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond      8388622    100.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond            1      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total      8388639                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch            6     26.09%     26.09% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return            2      8.70%     34.78% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect            3     13.04%     47.83% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect            0      0.00%     47.83% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond           11     47.83%     95.65% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond            0      0.00%     95.65% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%     95.65% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond            1      4.35%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total           23                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect            2     50.00%     50.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%     50.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond            2     50.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total            4                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect            2     50.00%     50.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%     50.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond            2     50.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total            4                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups            1                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits            1                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords            1                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.ras.pushes                   9                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops                     6                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes                 5                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used                     1                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct                  1                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.bimodalProviderCorrect      8388606                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu0.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.bimodalProviderWrong            3                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu0.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu0.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu0.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu0.commit.commitSquashedInsts             53                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls              1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts                4                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    703873187                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     2.586159                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.051247                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      163856536     23.28%     23.28% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        1048579      0.15%     23.43% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2      253755392     36.05%     59.48% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3       34603011      4.92%     64.40% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4      166723586     23.69%     88.08% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5       41943040      5.96%     94.04% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6        2097155      0.30%     94.34% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7              2      0.00%     94.34% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8       39845886      5.66%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    703873187                       # Number of insts commited each cycle (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu0.commit.functionCalls                    1                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass            2      0.00%      0.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu    511705106     28.11%     28.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult            0      0.00%     28.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv            0      0.00%     28.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd            0      0.00%     28.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     28.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt            0      0.00%     28.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     28.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     28.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     28.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     28.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd    419430402     23.04%     51.15% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     51.15% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu            3      0.00%     51.15% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     51.15% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt    100663296      5.53%     56.68% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc    150994944      8.29%     64.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult    301989888     16.59%     81.57% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.57% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     81.57% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift    301989891     16.59%     98.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     98.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     98.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     98.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     98.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     98.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     98.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     98.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     98.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     98.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     98.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     98.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     98.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     98.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     98.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     98.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     98.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     98.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     98.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     98.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     98.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     98.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     98.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     98.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     98.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     98.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     98.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     98.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     98.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     98.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     98.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead            1      0.00%     98.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite            1      0.00%     98.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead     33554436      1.84%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total   1820327972                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples     39845886                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.commitStats0.numInsts           897581071                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps            1820327972                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP     897581071                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP      1820327972                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 0.784190                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 1.275201                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs          33554440                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts        1769996306                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts         83886101                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts        33554437                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts              3                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass            2      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu    511705106     28.11%     28.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult            0      0.00%     28.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv            0      0.00%     28.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd            0      0.00%     28.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     28.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     28.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     28.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     28.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     28.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     28.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     28.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd    419430402     23.04%     51.15% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     51.15% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu            3      0.00%     51.15% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     51.15% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt    100663296      5.53%     56.68% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc    150994944      8.29%     64.98% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult    301989888     16.59%     81.57% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     81.57% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     81.57% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift    301989891     16.59%     98.16% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     98.16% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     98.16% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     98.16% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     98.16% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     98.16% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     98.16% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     98.16% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     98.16% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     98.16% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     98.16% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     98.16% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     98.16% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     98.16% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     98.16% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     98.16% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     98.16% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     98.16% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     98.16% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     98.16% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     98.16% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     98.16% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     98.16% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     98.16% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     98.16% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     98.16% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     98.16% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     98.16% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     98.16% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     98.16% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     98.16% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead            1      0.00%     98.16% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite            1      0.00%     98.16% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead     33554436      1.84%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total   1820327972                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl      8388611                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl      8388610                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl            1                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl      8388609                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl            2                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall            1                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn            1                       # Class of control type instructions committed (Count)
system.cpu0.dcache.avgMshrOccupancy          0.329626                       # number of MSHRs occupancy (Count)
system.cpu0.dcache.demandHits::cpu0.data     29360130                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         29360130                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     29360130                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        29360130                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      4194316                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        4194316                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      4194316                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       4194316                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 180896054500                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 180896054500                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 180896054500                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 180896054500                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     33554446                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     33554446                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     33554446                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     33554446                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.125000                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.125000                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.125000                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.125000                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 43128.856886                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 43128.856886                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 43128.856886                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 43128.856886                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks           13                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total               13                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      3145733                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      3145733                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      3145733                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      3145733                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data      1048583                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      1048583                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data      1048583                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      1048583                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data  44372065500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total  44372065500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data  44372065500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total  44372065500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.031250                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.031250                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.031250                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.031250                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 42316.216742                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 42316.216742                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 42316.216742                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 42316.216742                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements               1048578                       # number of replacements (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data     29360128                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       29360128                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      4194315                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      4194315                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data 180896026000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 180896026000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     33554443                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     33554443                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.125000                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.125000                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 43128.860374                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 43128.860374                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      3145733                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      3145733                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data      1048582                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total      1048582                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data  44372037500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  44372037500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.031250                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.031250                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 42316.230395                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 42316.230395                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data            2                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total             2                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data            1                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total            1                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data        28500                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total        28500                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data            3                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total            3                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.333333                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.333333                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data        28500                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total        28500                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data            1                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total            1                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data        28000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total        28000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.333333                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.333333                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data        28000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total        28000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.prefetcher.demandMshrMisses      1048583                       # demands not covered by prefetchs (Count)
system.cpu0.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu0.dcache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu0.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu0.dcache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu0.dcache.prefetcher.coverage              0                       # coverage brought by this prefetcher (Count)
system.cpu0.dcache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu0.dcache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu0.dcache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu0.dcache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu0.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu0.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu0.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu0.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse                 256                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            30414108                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1048578                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             29.005098                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   255.998840                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.occupancies::cpu0.dcache.prefetcher     0.001160                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.999995                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.dcache.prefetcher     0.000005                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total              1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           64                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          192                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         269484146                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        269484146                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                58720396                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            417611759                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                 80740413                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles            146800624                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                     4                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             8388618                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                    2                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts            1820328204                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                   13                       # Number of squashed instructions handled by decode (Count)
system.cpu0.executeStats0.numInsts         1820328099                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches         8388623                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts       33554449                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts            20                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate           2.586156                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numCCRegReads      41943064                       # Number of times the CC registers were read (Count)
system.cpu0.executeStats0.numCCRegWrites     33554452                       # Number of times the CC registers were written (Count)
system.cpu0.executeStats0.numFpRegReads    4345298987                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites   1769996318                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntRegReads     83886201                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites     33554512                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs         33554469                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads     50331706                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch.predictedBranches           8388619                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    636764171                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                     12                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.cacheLines                 67108889                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                    2                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         703873196                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             2.586159                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            3.513048                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               428097660     60.82%     60.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                13631490      1.94%     62.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                14680062      2.09%     64.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                12582912      1.79%     66.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                14680062      2.09%     68.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                10485763      1.49%     70.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                14680071      2.09%     72.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                19922949      2.83%     75.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8               175112227     24.88%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           703873196                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetchStats0.numInsts            897581221                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            1.275201                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches           8388639                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.011918                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.icacheStallCycles     67109019                       # ICache total stall cycles (Cycle)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.icache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu0.icache.demandHits::cpu0.inst     67108886                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total         67108886                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst     67108886                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total        67108886                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst            3                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total              3                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst            3                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total             3                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst       258250                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total       258250                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst       258250                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total       258250                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst     67108889                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total     67108889                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst     67108889                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total     67108889                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000000                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000000                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 86083.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 86083.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 86083.333333                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 86083.333333                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.demandMshrMisses::cpu0.inst            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst            3                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total            3                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst       256250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total       256250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst       256250                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total       256250                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 85416.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 85416.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 85416.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 85416.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                     4                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst     67108886                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total       67108886                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst            3                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total            3                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst       258250                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total       258250                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst     67108889                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total     67108889                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 86083.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 86083.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst            3                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total            3                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst       256250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total       256250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 85416.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 85416.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.prefetcher.demandMshrMisses            3                       # demands not covered by prefetchs (Count)
system.cpu0.icache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu0.icache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu0.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu0.icache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu0.icache.prefetcher.coverage              0                       # coverage brought by this prefetcher (Count)
system.cpu0.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu0.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu0.icache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu0.icache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu0.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu0.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu0.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu0.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse                 252                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs                   7                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs                 4                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs              1.750000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst          252                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.984375                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.984375                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          252                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          252                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.984375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses         536871116                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses        536871116                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                        4                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                 159662095                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                       7                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts            1820328162                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                33554450                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                     36                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                    1                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                        7                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect             1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect            6                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts                   7                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit              1820328089                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount             1820328089                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst               1665138760                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst               3702521940                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       2.586156                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.449731                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu0.lsq0.forwLoads                          6                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                      4                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                     5                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          33554437                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            24.689483                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           88.831618                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9              29360129     87.50%     87.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29             1048574      3.12%     90.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39             1048574      3.12%     93.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119                24      0.00%     93.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139                 8      0.00%     93.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249           1092152      3.25%     97.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows         1004976      3.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1913                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            33554437                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses               33554449                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                     20                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                    32772                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                        1                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses               67108889                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                     4                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles               112197765                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles              162807831                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                174063666                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles            254803930                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts            1820328184                       # Number of instructions processed by rename (Count)
system.cpu0.rename.IQFullEvents             217055201                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.renamedOperands         1895825706                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                 4638900893                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                83886291                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups               4345299048                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps           1895825451                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                      95                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                661651348                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                      2484355326                       # The number of ROB reads (Count)
system.cpu0.rob.writes                     3640656200                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts               897581071                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                1820327972                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                    0                       # Number of system calls (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorMisc                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorConfig                0                       # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu1.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu1.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu1.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu1.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu1.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu1.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu1.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu1.dcache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.replacements                     0                       # number of replacements (Count)
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu1.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu1.dcache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu1.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu1.dcache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu1.dcache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu1.dcache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu1.dcache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu1.dcache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu1.dcache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu1.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu1.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu1.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu1.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.icache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.replacements                     0                       # number of replacements (Count)
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu1.icache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu1.icache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu1.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu1.icache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu1.icache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu1.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu1.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu1.icache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu1.icache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu1.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu1.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu1.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu1.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu1.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorMisc                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorConfig                0                       # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu2.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu2.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu2.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu2.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu2.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu2.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu2.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu2.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu2.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu2.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu2.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu2.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu2.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu2.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu2.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu2.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu2.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu2.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu2.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu2.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu2.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu2.dcache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.replacements                     0                       # number of replacements (Count)
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu2.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu2.dcache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu2.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu2.dcache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu2.dcache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu2.dcache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu2.dcache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu2.dcache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu2.dcache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu2.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu2.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu2.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu2.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu2.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu2.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu2.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu2.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.icache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.replacements                     0                       # number of replacements (Count)
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu2.icache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu2.icache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu2.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu2.icache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu2.icache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu2.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu2.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu2.icache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu2.icache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu2.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu2.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu2.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu2.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu2.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu2.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu2.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu2.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorMisc                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorConfig                0                       # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu3.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu3.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu3.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu3.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu3.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu3.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu3.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu3.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu3.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu3.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu3.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu3.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu3.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu3.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu3.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu3.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu3.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu3.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu3.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu3.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu3.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu3.dcache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu3.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.replacements                     0                       # number of replacements (Count)
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu3.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu3.dcache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu3.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu3.dcache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu3.dcache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu3.dcache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu3.dcache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu3.dcache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu3.dcache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu3.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu3.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu3.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu3.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu3.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu3.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu3.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu3.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.icache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.replacements                     0                       # number of replacements (Count)
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu3.icache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu3.icache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu3.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu3.icache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu3.icache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu3.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu3.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu3.icache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu3.icache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu3.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu3.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu3.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu3.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu3.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu3.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu3.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu3.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.l2bus1.transDist::ReadResp             1048581                       # Transaction distribution (Count)
system.l2bus1.transDist::WritebackDirty            26                       # Transaction distribution (Count)
system.l2bus1.transDist::CleanEvict           2097143                       # Transaction distribution (Count)
system.l2bus1.transDist::HardPFReq             917502                       # Transaction distribution (Count)
system.l2bus1.transDist::ReadExReq                  1                       # Transaction distribution (Count)
system.l2bus1.transDist::ReadExResp                 1                       # Transaction distribution (Count)
system.l2bus1.transDist::ReadSharedReq        1048585                       # Transaction distribution (Count)
system.l2bus1.pktCount_system.cpu0.icache.mem_side_port::system.l2cache1.cpu_side_port           11                       # Packet count per connected requestor and responder (Count)
system.l2bus1.pktCount_system.cpu0.dcache.mem_side_port::system.l2cache1.cpu_side_port      3145739                       # Packet count per connected requestor and responder (Count)
system.l2bus1.pktCount::total                 3145750                       # Packet count per connected requestor and responder (Count)
system.l2bus1.pktSize_system.cpu0.icache.mem_side_port::system.l2cache1.cpu_side_port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus1.pktSize_system.cpu0.dcache.mem_side_port::system.l2cache1.cpu_side_port    134219648                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus1.pktSize::total                134220160                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus1.snoops                          1966089                       # Total snoops (Count)
system.l2bus1.snoopTraffic                       1664                       # Total snoop traffic (Byte)
system.l2bus1.snoopFanout::samples            3014675                       # Request fanout histogram (Count)
system.l2bus1.snoopFanout::mean              0.000003                       # Request fanout histogram (Count)
system.l2bus1.snoopFanout::stdev             0.001821                       # Request fanout histogram (Count)
system.l2bus1.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::0                  3014665    100.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::1                       10      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.l2bus1.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.l2bus1.snoopFanout::total              3014675                       # Request fanout histogram (Count)
system.l2bus1.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus1.reqLayer0.occupancy           524305000                       # Layer occupancy (ticks) (Tick)
system.l2bus1.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus1.respLayer0.occupancy               5000                       # Layer occupancy (ticks) (Tick)
system.l2bus1.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.l2bus1.respLayer1.occupancy         1310722500                       # Layer occupancy (ticks) (Tick)
system.l2bus1.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.l2bus1.snoop_filter.totRequests        2097168                       # Total number of requests made to the snoop filter. (Count)
system.l2bus1.snoop_filter.hitSingleRequests      1048582                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus1.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus1.snoop_filter.totSnoops               10                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus1.snoop_filter.hitSingleSnoops           10                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus1.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus2.snoops                                0                       # Total snoops (Count)
system.l2bus2.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.l2bus2.snoopFanout::samples                  0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::mean                   nan                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::stdev                  nan                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::underflows               0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::0                        0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::1                        0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::2                        0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::3                        0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::4                        0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::overflows                0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::total                    0                       # Request fanout histogram (Count)
system.l2bus2.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus2.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.l2bus2.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus2.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus2.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus2.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus2.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache1.avgMshrOccupancy             0.000003                       # number of MSHRs occupancy (Count)
system.l2cache1.demandHits::cpu0.data          524287                       # number of demand (read+write) hits (Count)
system.l2cache1.demandHits::total              524287                       # number of demand (read+write) hits (Count)
system.l2cache1.overallHits::cpu0.data         524287                       # number of overall hits (Count)
system.l2cache1.overallHits::total             524287                       # number of overall hits (Count)
system.l2cache1.demandMisses::cpu0.inst             3                       # number of demand (read+write) misses (Count)
system.l2cache1.demandMisses::cpu0.data        524296                       # number of demand (read+write) misses (Count)
system.l2cache1.demandMisses::total            524299                       # number of demand (read+write) misses (Count)
system.l2cache1.overallMisses::cpu0.inst            3                       # number of overall misses (Count)
system.l2cache1.overallMisses::cpu0.data       524296                       # number of overall misses (Count)
system.l2cache1.overallMisses::total           524299                       # number of overall misses (Count)
system.l2cache1.demandMissLatency::cpu0.inst       253250                       # number of demand (read+write) miss ticks (Tick)
system.l2cache1.demandMissLatency::cpu0.data  40833125250                       # number of demand (read+write) miss ticks (Tick)
system.l2cache1.demandMissLatency::total  40833378500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache1.overallMissLatency::cpu0.inst       253250                       # number of overall miss ticks (Tick)
system.l2cache1.overallMissLatency::cpu0.data  40833125250                       # number of overall miss ticks (Tick)
system.l2cache1.overallMissLatency::total  40833378500                       # number of overall miss ticks (Tick)
system.l2cache1.demandAccesses::cpu0.inst            3                       # number of demand (read+write) accesses (Count)
system.l2cache1.demandAccesses::cpu0.data      1048583                       # number of demand (read+write) accesses (Count)
system.l2cache1.demandAccesses::total         1048586                       # number of demand (read+write) accesses (Count)
system.l2cache1.overallAccesses::cpu0.inst            3                       # number of overall (read+write) accesses (Count)
system.l2cache1.overallAccesses::cpu0.data      1048583                       # number of overall (read+write) accesses (Count)
system.l2cache1.overallAccesses::total        1048586                       # number of overall (read+write) accesses (Count)
system.l2cache1.demandMissRate::cpu0.inst            1                       # miss rate for demand accesses (Ratio)
system.l2cache1.demandMissRate::cpu0.data     0.500004                       # miss rate for demand accesses (Ratio)
system.l2cache1.demandMissRate::total        0.500006                       # miss rate for demand accesses (Ratio)
system.l2cache1.overallMissRate::cpu0.inst            1                       # miss rate for overall accesses (Ratio)
system.l2cache1.overallMissRate::cpu0.data     0.500004                       # miss rate for overall accesses (Ratio)
system.l2cache1.overallMissRate::total       0.500006                       # miss rate for overall accesses (Ratio)
system.l2cache1.demandAvgMissLatency::cpu0.inst 84416.666667                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache1.demandAvgMissLatency::cpu0.data 77881.817237                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache1.demandAvgMissLatency::total 77881.854629                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache1.overallAvgMissLatency::cpu0.inst 84416.666667                       # average overall miss latency ((Tick/Count))
system.l2cache1.overallAvgMissLatency::cpu0.data 77881.817237                       # average overall miss latency ((Tick/Count))
system.l2cache1.overallAvgMissLatency::total 77881.854629                       # average overall miss latency ((Tick/Count))
system.l2cache1.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l2cache1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache1.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l2cache1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache1.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache1.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache1.writebacks::writebacks             13                       # number of writebacks (Count)
system.l2cache1.writebacks::total                  13                       # number of writebacks (Count)
system.l2cache1.demandMshrMisses::cpu0.inst            3                       # number of demand (read+write) MSHR misses (Count)
system.l2cache1.demandMshrMisses::cpu0.data       524296                       # number of demand (read+write) MSHR misses (Count)
system.l2cache1.demandMshrMisses::total        524299                       # number of demand (read+write) MSHR misses (Count)
system.l2cache1.overallMshrMisses::cpu0.inst            3                       # number of overall MSHR misses (Count)
system.l2cache1.overallMshrMisses::cpu0.data       524296                       # number of overall MSHR misses (Count)
system.l2cache1.overallMshrMisses::l2cache1.prefetcher       524287                       # number of overall MSHR misses (Count)
system.l2cache1.overallMshrMisses::total      1048586                       # number of overall MSHR misses (Count)
system.l2cache1.demandMshrMissLatency::cpu0.inst       233250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache1.demandMshrMissLatency::cpu0.data  38211670250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache1.demandMshrMissLatency::total  38211903500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache1.overallMshrMissLatency::cpu0.inst       233250                       # number of overall MSHR miss ticks (Tick)
system.l2cache1.overallMshrMissLatency::cpu0.data  38211670250                       # number of overall MSHR miss ticks (Tick)
system.l2cache1.overallMshrMissLatency::l2cache1.prefetcher  40996066035                       # number of overall MSHR miss ticks (Tick)
system.l2cache1.overallMshrMissLatency::total  79207969535                       # number of overall MSHR miss ticks (Tick)
system.l2cache1.demandMshrMissRate::cpu0.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache1.demandMshrMissRate::cpu0.data     0.500004                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache1.demandMshrMissRate::total     0.500006                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache1.overallMshrMissRate::cpu0.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache1.overallMshrMissRate::cpu0.data     0.500004                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache1.overallMshrMissRate::l2cache1.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache1.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache1.demandAvgMshrMissLatency::cpu0.inst        77750                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.demandAvgMshrMissLatency::cpu0.data 72881.864920                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.demandAvgMshrMissLatency::total 72881.892775                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.overallAvgMshrMissLatency::cpu0.inst        77750                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.overallAvgMshrMissLatency::cpu0.data 72881.864920                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.overallAvgMshrMissLatency::l2cache1.prefetcher 78193.939646                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.overallAvgMshrMissLatency::total 75537.885815                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.replacements                  1048582                       # number of replacements (Count)
system.l2cache1.CleanEvict.mshrMisses::writebacks            4                       # number of CleanEvict MSHR misses (Count)
system.l2cache1.CleanEvict.mshrMisses::total            4                       # number of CleanEvict MSHR misses (Count)
system.l2cache1.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache1.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache1.HardPFReq.mshrMisses::l2cache1.prefetcher       524287                       # number of HardPFReq MSHR misses (Count)
system.l2cache1.HardPFReq.mshrMisses::total       524287                       # number of HardPFReq MSHR misses (Count)
system.l2cache1.HardPFReq.mshrMissLatency::l2cache1.prefetcher  40996066035                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache1.HardPFReq.mshrMissLatency::total  40996066035                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache1.HardPFReq.mshrMissRate::l2cache1.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache1.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache1.HardPFReq.avgMshrMissLatency::l2cache1.prefetcher 78193.939646                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache1.HardPFReq.avgMshrMissLatency::total 78193.939646                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache1.ReadExReq.misses::cpu0.data            1                       # number of ReadExReq misses (Count)
system.l2cache1.ReadExReq.misses::total             1                       # number of ReadExReq misses (Count)
system.l2cache1.ReadExReq.missLatency::cpu0.data        27250                       # number of ReadExReq miss ticks (Tick)
system.l2cache1.ReadExReq.missLatency::total        27250                       # number of ReadExReq miss ticks (Tick)
system.l2cache1.ReadExReq.accesses::cpu0.data            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache1.ReadExReq.accesses::total            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache1.ReadExReq.missRate::cpu0.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache1.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache1.ReadExReq.avgMissLatency::cpu0.data        27250                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache1.ReadExReq.avgMissLatency::total        27250                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache1.ReadExReq.mshrMisses::cpu0.data            1                       # number of ReadExReq MSHR misses (Count)
system.l2cache1.ReadExReq.mshrMisses::total            1                       # number of ReadExReq MSHR misses (Count)
system.l2cache1.ReadExReq.mshrMissLatency::cpu0.data        22250                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache1.ReadExReq.mshrMissLatency::total        22250                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache1.ReadExReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache1.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache1.ReadExReq.avgMshrMissLatency::cpu0.data        22250                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache1.ReadExReq.avgMshrMissLatency::total        22250                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.hits::cpu0.data       524287                       # number of ReadSharedReq hits (Count)
system.l2cache1.ReadSharedReq.hits::total       524287                       # number of ReadSharedReq hits (Count)
system.l2cache1.ReadSharedReq.misses::cpu0.inst            3                       # number of ReadSharedReq misses (Count)
system.l2cache1.ReadSharedReq.misses::cpu0.data       524295                       # number of ReadSharedReq misses (Count)
system.l2cache1.ReadSharedReq.misses::total       524298                       # number of ReadSharedReq misses (Count)
system.l2cache1.ReadSharedReq.missLatency::cpu0.inst       253250                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache1.ReadSharedReq.missLatency::cpu0.data  40833098000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache1.ReadSharedReq.missLatency::total  40833351250                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache1.ReadSharedReq.accesses::cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache1.ReadSharedReq.accesses::cpu0.data      1048582                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache1.ReadSharedReq.accesses::total      1048585                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache1.ReadSharedReq.missRate::cpu0.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.missRate::cpu0.data     0.500004                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.missRate::total     0.500005                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.avgMissLatency::cpu0.inst 84416.666667                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.avgMissLatency::cpu0.data 77881.913808                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.avgMissLatency::total 77881.951200                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.mshrMisses::cpu0.inst            3                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache1.ReadSharedReq.mshrMisses::cpu0.data       524295                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache1.ReadSharedReq.mshrMisses::total       524298                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache1.ReadSharedReq.mshrMissLatency::cpu0.inst       233250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache1.ReadSharedReq.mshrMissLatency::cpu0.data  38211648000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache1.ReadSharedReq.mshrMissLatency::total  38211881250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache1.ReadSharedReq.mshrMissRate::cpu0.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.mshrMissRate::cpu0.data     0.500004                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.mshrMissRate::total     0.500005                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.avgMshrMissLatency::cpu0.inst        77750                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.avgMshrMissLatency::cpu0.data 72881.961491                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.avgMshrMissLatency::total 72881.989346                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache1.WritebackDirty.hits::writebacks           13                       # number of WritebackDirty hits (Count)
system.l2cache1.WritebackDirty.hits::total           13                       # number of WritebackDirty hits (Count)
system.l2cache1.WritebackDirty.accesses::writebacks           13                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache1.WritebackDirty.accesses::total           13                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache1.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache1.prefetcher.demandMshrMisses       524299                       # demands not covered by prefetchs (Count)
system.l2cache1.prefetcher.pfIssued            524287                       # number of hwpf issued (Count)
system.l2cache1.prefetcher.pfUseful            524287                       # number of useful prefetch (Count)
system.l2cache1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache1.prefetcher.accuracy                 1                       # accuracy of the prefetcher (Count)
system.l2cache1.prefetcher.coverage          0.499994                       # coverage brought by this prefetcher (Count)
system.l2cache1.prefetcher.pfHitInCache             0                       # number of prefetches hitting in cache (Count)
system.l2cache1.prefetcher.pfHitInMSHR              0                       # number of prefetches hitting in a MSHR (Count)
system.l2cache1.prefetcher.pfHitInWB                0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache1.prefetcher.pfLate                   0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache1.prefetcher.pfIdentified        524287                       # number of prefetch candidates identified (Count)
system.l2cache1.prefetcher.pfBufferHit              0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache1.prefetcher.pfInCache                0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache1.prefetcher.pfSpanPage               1                       # number of prefetches that crossed the page (Count)
system.l2cache1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache1.tags.tagsInUse                   2048                       # Average ticks per tags in use ((Tick/Count))
system.l2cache1.tags.totalRefs                2620422                       # Total number of references to valid blocks. (Count)
system.l2cache1.tags.sampledRefs              1048582                       # Sample count of references to valid blocks. (Count)
system.l2cache1.tags.avgRefs                 2.499015                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache1.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache1.tags.occupancies::cpu0.inst     0.006856                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache1.tags.occupancies::cpu0.data  1024.986289                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache1.tags.occupancies::cpu0.dcache.prefetcher     0.009713                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache1.tags.occupancies::l2cache1.prefetcher  1022.997142                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache1.tags.avgOccs::cpu0.inst      0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache1.tags.avgOccs::cpu0.data      0.500482                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache1.tags.avgOccs::cpu0.dcache.prefetcher     0.000005                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache1.tags.avgOccs::l2cache1.prefetcher     0.499510                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache1.tags.avgOccs::total                 1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache1.tags.occupanciesTaskId::1022         1024                       # Occupied blocks per task id (Count)
system.l2cache1.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.l2cache1.tags.ageTaskId_1022::0             32                       # Occupied blocks per task id, per block age (Count)
system.l2cache1.tags.ageTaskId_1022::1            268                       # Occupied blocks per task id, per block age (Count)
system.l2cache1.tags.ageTaskId_1022::2            724                       # Occupied blocks per task id, per block age (Count)
system.l2cache1.tags.ageTaskId_1024::0             32                       # Occupied blocks per task id, per block age (Count)
system.l2cache1.tags.ageTaskId_1024::1            270                       # Occupied blocks per task id, per block age (Count)
system.l2cache1.tags.ageTaskId_1024::2            722                       # Occupied blocks per task id, per block age (Count)
system.l2cache1.tags.ratioOccsTaskId::1022     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache1.tags.ratioOccsTaskId::1024     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache1.tags.tagAccesses              9437254                       # Number of tag accesses (Count)
system.l2cache1.tags.dataAccesses             9437254                       # Number of data accesses (Count)
system.l2cache1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache2.avgMshrOccupancy                    0                       # number of MSHRs occupancy (Count)
system.l2cache2.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l2cache2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache2.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l2cache2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache2.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache2.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache2.replacements                        0                       # number of replacements (Count)
system.l2cache2.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache2.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.l2cache2.prefetcher.pfIssued                 0                       # number of hwpf issued (Count)
system.l2cache2.prefetcher.pfUseful                 0                       # number of useful prefetch (Count)
system.l2cache2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache2.prefetcher.accuracy               nan                       # accuracy of the prefetcher (Count)
system.l2cache2.prefetcher.coverage               nan                       # coverage brought by this prefetcher (Count)
system.l2cache2.prefetcher.pfHitInCache             0                       # number of prefetches hitting in cache (Count)
system.l2cache2.prefetcher.pfHitInMSHR              0                       # number of prefetches hitting in a MSHR (Count)
system.l2cache2.prefetcher.pfHitInWB                0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache2.prefetcher.pfLate                   0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache2.prefetcher.pfIdentified             0                       # number of prefetch candidates identified (Count)
system.l2cache2.prefetcher.pfBufferHit              0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache2.prefetcher.pfInCache                0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache2.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache2.prefetcher.pfSpanPage               0                       # number of prefetches that crossed the page (Count)
system.l2cache2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache2.tags.tagsInUse                      0                       # Average ticks per tags in use ((Tick/Count))
system.l2cache2.tags.totalRefs                      0                       # Total number of references to valid blocks. (Count)
system.l2cache2.tags.sampledRefs                    0                       # Sample count of references to valid blocks. (Count)
system.l2cache2.tags.avgRefs                      nan                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache2.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache2.tags.tagAccesses                    0                       # Number of tag accesses (Count)
system.l2cache2.tags.dataAccesses                   0                       # Number of data accesses (Count)
system.l2cache2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.transDist::ReadResp              1048581                       # Transaction distribution (Count)
system.l3bus.transDist::WritebackDirty             26                       # Transaction distribution (Count)
system.l3bus.transDist::CleanEvict            2097137                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExReq                   1                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExResp                  1                       # Transaction distribution (Count)
system.l3bus.transDist::ReadSharedReq         1048585                       # Transaction distribution (Count)
system.l3bus.pktCount_system.l2cache1.mem_side_port::system.l3cache.cpu_side_port      3145749                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktCount::total                  3145749                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktSize_system.l2cache1.mem_side_port::system.l3cache.cpu_side_port    134220160                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.pktSize::total                 134220160                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.snoops                           1048582                       # Total snoops (Count)
system.l3bus.snoopTraffic                        1664                       # Total snoop traffic (Byte)
system.l3bus.snoopFanout::samples             2097168                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::mean               0.000002                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::stdev              0.001544                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::0                   2097163    100.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::1                         5      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::total               2097168                       # Request fanout histogram (Count)
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.reqLayer0.occupancy            524304750                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.respLayer0.occupancy          1571824418                       # Layer occupancy (ticks) (Tick)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l3bus.snoop_filter.totRequests         2097167                       # Total number of requests made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleRequests      1048581                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3bus.snoop_filter.totSnoops                 5                       # Total number of snoops made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleSnoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3cache.avgMshrOccupancy              0.274001                       # number of MSHRs occupancy (Count)
system.l3cache.demandMisses::cpu0.inst              3                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu0.data         524296                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::l2cache1.prefetcher       524287                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::total            1048586                       # number of demand (read+write) misses (Count)
system.l3cache.overallMisses::cpu0.inst             3                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu0.data        524296                       # number of overall misses (Count)
system.l3cache.overallMisses::l2cache1.prefetcher       524287                       # number of overall misses (Count)
system.l3cache.overallMisses::total           1048586                       # number of overall misses (Count)
system.l3cache.demandMissLatency::cpu0.inst       210250                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu0.data  35196997000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::l2cache1.prefetcher  40636012000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::total   75833219250                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.overallMissLatency::cpu0.inst       210250                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu0.data  35196997000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::l2cache1.prefetcher  40636012000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::total  75833219250                       # number of overall miss ticks (Tick)
system.l3cache.demandAccesses::cpu0.inst            3                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu0.data       524296                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::l2cache1.prefetcher       524287                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::total          1048586                       # number of demand (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu0.inst            3                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu0.data       524296                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::l2cache1.prefetcher       524287                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::total         1048586                       # number of overall (read+write) accesses (Count)
system.l3cache.demandMissRate::cpu0.inst            1                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu0.data            1                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::l2cache1.prefetcher            1                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::total                1                       # miss rate for demand accesses (Ratio)
system.l3cache.overallMissRate::cpu0.inst            1                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu0.data            1                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::l2cache1.prefetcher            1                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::total               1                       # miss rate for overall accesses (Ratio)
system.l3cache.demandAvgMissLatency::cpu0.inst 70083.333333                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu0.data 67131.919755                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::l2cache1.prefetcher 77507.189764                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::total 72319.503837                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu0.inst 70083.333333                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu0.data 67131.919755                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::l2cache1.prefetcher 77507.189764                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 72319.503837                       # average overall miss latency ((Tick/Count))
system.l3cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.writebacks::writebacks              13                       # number of writebacks (Count)
system.l3cache.writebacks::total                   13                       # number of writebacks (Count)
system.l3cache.demandMshrMisses::cpu0.inst            3                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu0.data       524296                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::l2cache1.prefetcher       524287                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::total        1048586                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu0.inst            3                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu0.data       524296                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::l2cache1.prefetcher       524287                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::total       1048586                       # number of overall MSHR misses (Count)
system.l3cache.demandMshrMissLatency::cpu0.inst       210250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu0.data  35196997000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::l2cache1.prefetcher  40636012000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::total  75833219250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu0.inst       210250                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu0.data  35196997000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::l2cache1.prefetcher  40636012000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::total  75833219250                       # number of overall MSHR miss ticks (Tick)
system.l3cache.demandMshrMissRate::cpu0.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu0.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::l2cache1.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu0.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu0.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::l2cache1.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.demandAvgMshrMissLatency::cpu0.inst 70083.333333                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu0.data 67131.919755                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::l2cache1.prefetcher 77507.189764                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::total 72319.503837                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu0.inst 70083.333333                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu0.data 67131.919755                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::l2cache1.prefetcher 77507.189764                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::total 72319.503837                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.replacements                   1048582                       # number of replacements (Count)
system.l3cache.CleanEvict.mshrMisses::writebacks            4                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMisses::total            4                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.ReadExReq.misses::cpu0.data            1                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.misses::total              1                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.missLatency::cpu0.data        16500                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.missLatency::total        16500                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.accesses::cpu0.data            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::total            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.missRate::cpu0.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMissLatency::cpu0.data        16500                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMissLatency::total        16500                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.mshrMisses::cpu0.data            1                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMisses::total            1                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMissLatency::cpu0.data        16500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissLatency::total        16500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMshrMissLatency::cpu0.data        16500                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMshrMissLatency::total        16500                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.misses::cpu0.inst            3                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu0.data       524295                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::l2cache1.prefetcher       524287                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::total      1048585                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.missLatency::cpu0.inst       210250                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu0.data  35196980500                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::l2cache1.prefetcher  40636012000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::total  75833202750                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.accesses::cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu0.data       524295                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::l2cache1.prefetcher       524287                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::total      1048585                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.missRate::cpu0.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu0.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::l2cache1.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMissLatency::cpu0.inst 70083.333333                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu0.data 67132.016327                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::l2cache1.prefetcher 77507.189764                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::total 72319.557070                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.mshrMisses::cpu0.inst            3                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu0.data       524295                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::l2cache1.prefetcher       524287                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::total      1048585                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu0.inst       210250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu0.data  35196980500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::l2cache1.prefetcher  40636012000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::total  75833202750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissRate::cpu0.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::l2cache1.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu0.inst 70083.333333                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu0.data 67132.016327                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::l2cache1.prefetcher 77507.189764                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::total 72319.557070                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.WritebackDirty.hits::writebacks           13                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.hits::total           13                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.accesses::writebacks           13                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.accesses::total           13                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.prefetcher.demandMshrMisses      1048586                       # demands not covered by prefetchs (Count)
system.l3cache.prefetcher.pfIssued                  0                       # number of hwpf issued (Count)
system.l3cache.prefetcher.pfUseful                  0                       # number of useful prefetch (Count)
system.l3cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l3cache.prefetcher.accuracy                nan                       # accuracy of the prefetcher (Count)
system.l3cache.prefetcher.coverage                  0                       # coverage brought by this prefetcher (Count)
system.l3cache.prefetcher.pfHitInCache              0                       # number of prefetches hitting in cache (Count)
system.l3cache.prefetcher.pfHitInMSHR               0                       # number of prefetches hitting in a MSHR (Count)
system.l3cache.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.l3cache.prefetcher.pfLate                    0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l3cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified (Count)
system.l3cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue (Count)
system.l3cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l3cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l3cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l3cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page (Count)
system.l3cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l3cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.tags.tagsInUse                   16384                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.totalRefs                 2097159                       # Total number of references to valid blocks. (Count)
system.l3cache.tags.sampledRefs               1048582                       # Sample count of references to valid blocks. (Count)
system.l3cache.tags.avgRefs                  1.999995                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache.tags.occupancies::cpu0.inst     0.065448                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu0.data  8255.878203                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu0.dcache.prefetcher     0.078073                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::l2cache1.prefetcher  8127.978275                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.avgOccs::cpu0.inst       0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu0.data       0.503899                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu0.dcache.prefetcher     0.000005                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::l2cache1.prefetcher     0.496092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.occupanciesTaskId::1022         8192                       # Occupied blocks per task id (Count)
system.l3cache.tags.occupanciesTaskId::1024         8192                       # Occupied blocks per task id (Count)
system.l3cache.tags.ageTaskId_1022::0              32                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::1             268                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::2            2680                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::3            5212                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::0              32                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::1             270                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::2            2680                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::3            5210                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ratioOccsTaskId::1022     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.ratioOccsTaskId::1024     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.tagAccesses              34603254                       # Number of tag accesses (Count)
system.l3cache.tags.dataAccesses             34603254                       # Number of data accesses (Count)
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_cpu0.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu0.data::samples   1048574.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_l2cache1.prefetcher::samples   1048554.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000844972                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              3037242                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1048587                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                          13                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    2097174                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                        26                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      38                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     26                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        6.56                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       64.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                2097174                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::7                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                    26                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::7                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   524287                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   524287                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                   131072                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                   131072                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                   131070                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                   131070                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                   131070                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                   131070                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                   131069                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                   131069                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::64                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::65                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::66                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::67                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::68                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::69                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::70                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::71                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::72                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::73                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::74                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::75                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::76                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::77                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::78                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::79                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::80                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::81                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::82                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::83                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::84                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::85                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::86                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::87                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::88                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::89                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::90                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::91                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::92                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::93                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::94                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::95                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::96                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::97                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::98                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::99                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::100                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::101                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::102                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::103                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::104                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::105                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::106                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::107                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::108                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::109                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::110                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::111                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::112                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::113                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::114                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::115                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::116                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::117                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::118                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::119                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::120                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::121                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::122                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::123                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::124                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::125                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::126                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::127                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                     2432                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                134219136                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                  1664                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               762745165.48109233                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               9456.23696580                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   175968643250                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      167812.93                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu0.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu0.data     67108416                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::l2cache1.prefetcher     67107456                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::cpu0.inst 2909.611374091391                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu0.data 381366036.114954471588                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::l2cache1.prefetcher 381360580.593628048897                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu0.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu0.data      1048592                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::l2cache1.prefetcher      1048574                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks           26                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu0.inst       188256                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu0.data  39843044848                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::l2cache1.prefetcher  50841358368                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu0.inst     23532.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu0.data     37996.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::l2cache1.prefetcher     48486.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu0.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu0.data     67109248                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::l2cache1.prefetcher     67108736                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       134218496                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu0.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks         1664                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total         1664                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu0.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu0.data       524291                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::l2cache1.prefetcher       524287                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1048582                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks           13                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total              13                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu0.inst           2910                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu0.data      381370764                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::l2cache1.prefetcher    381367855                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          762741528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu0.inst         2910                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total           2910                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks         9456                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total              9456                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks         9456                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu0.inst          2910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu0.data     381370764                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::l2cache1.prefetcher    381367855                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         762750985                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               2097131                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         65542                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         65525                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        65516                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::16        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::17        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::18        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::19        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::20        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::21        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::22        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::23        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::24        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::25        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::26        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::27        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::28        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::29        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::30        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::31        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              54001576020                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             6987640492                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         90684591472                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 25750.22                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            43242.22                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              1958158                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             93.37                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       138980                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   965.733199                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   923.913881                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   186.365183                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          219      0.16%      0.16% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         3372      2.43%      2.58% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383            3      0.00%      2.59% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         4315      3.10%      5.69% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639            1      0.00%      5.69% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         3218      2.32%      8.01% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         1098      0.79%      8.80% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         4681      3.37%     12.17% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       122073     87.83%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       138980                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          134216384                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten               0                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               762.729526                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     3.97                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 3.97                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                93.37                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy     108362597.615982                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy     191307168.511205                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    2876144369.885034                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 15275011276.513529                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 30213493292.592812                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 36578078065.936150                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   85242396771.041031                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    484.418452                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 110911612190                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   7910350000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  57147335310                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy     108356360.111982                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy     191290651.120805                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    2876152598.592255                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 15275011276.513529                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 30451881765.046734                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 36413668448.099869                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   85316361099.470673                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    484.838779                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 110403673120                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   7910350000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  57654994380                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1048581                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            13                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1048568                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                  1                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        1048586                       # Transaction distribution (Count)
system.membus.pktCount_system.l3cache.mem_side_port::system.mem_ctrl.port      3145750                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3cache.mem_side_port::total      3145750                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 3145750                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3cache.mem_side_port::system.mem_ctrl.port    134220160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3cache.mem_side_port::total    134220160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                134220160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1048587                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1048587    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1048587                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 175969297500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer8.occupancy           524318000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy         2387613684                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2097168                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1048581                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.291573                       # Number of seconds simulated (Second)
simTicks                                 291572975750                       # Number of ticks simulated (Tick)
finalTick                                1048122875750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   3232.90                       # Real time elapsed on the host (Second)
hostTickRate                                 90189239                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8590536                       # Number of bytes of host memory used (Byte)
simInsts                                   4538252555                       # Number of instructions simulated (Count)
simOps                                     7382004856                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1403770                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    2283399                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           250                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu0.numCycles                      1166291903                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              0.939411                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              1.064497                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                     1644167355                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                       1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                    1644167290                       # Number of instructions issued (Count)
system.cpu0.squashedInstsExamined                  29                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined               54                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.numIssuedDist::samples         1166291880                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              1.409739                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             0.976928                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                197407630     16.93%     16.93% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                451936275     38.75%     55.68% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                413138897     35.42%     91.10% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                 54525969      4.68%     95.77% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                 44040238      3.78%     99.55% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  5242865      0.45%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                        5      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                        1      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                        0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                7                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total           1166291880                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorMisc                  0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorConfig                0                       # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass            3      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu   1476395093     89.80%     89.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult    100663296      6.12%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd            1      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu            2      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead     67108875      4.08%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite           18      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead            2      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total    1644167290                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        1.409739                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                              0                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads              4454626449                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites             1644167358                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses     1644167268                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                       10                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                      27                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses               3                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                 1644167282                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                           5                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numSquashedInsts                       11                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.timesIdled                              1                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                             23                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.MemDepUnit__0.insertedLoads      67108882                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores           30                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads            4                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores            1                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return            4      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect            9      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond     33554443    100.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond            4      0.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond            1      0.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total      33554461                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return            3     21.43%     21.43% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect            5     35.71%     57.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect            0      0.00%     57.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond            3     21.43%     78.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond            3     21.43%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total           14                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond            4    100.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total            4                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return            1      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect            1      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond     33554432    100.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond            1      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total     33554435                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond            4    100.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total            4                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget            7      0.00%      0.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB     33554449    100.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS            4      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect            1      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total     33554461                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch            3     75.00%     75.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return            1     25.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total            4                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted         33554443                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken     33554436                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect                4                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.NotTakenMispredicted            3                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu0.branchPred.TakenMispredicted            1                       # Number branches predicted taken but are actually not taken (Count)
system.cpu0.branchPred.BTBLookups            33554461                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates                   3                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits               33554451                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           1.000000                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted              1                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups              1                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits                 1                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return            4      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect            9      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond     33554443    100.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond            4      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond            1      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total     33554461                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return            4     40.00%     40.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect            0      0.00%     40.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect            0      0.00%     40.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond            5     50.00%     90.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond            0      0.00%     90.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%     90.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond            1     10.00%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total           10                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond            3    100.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total            3                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond            3    100.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total            3                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups            1                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits            1                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords            1                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.ras.pushes                  12                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops                     9                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes                 8                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used                     1                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct                  1                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.longestMatchProviderCorrect            1                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.bimodalProviderCorrect     33554427                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu0.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.bimodalProviderWrong            4                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu0.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu0.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu0.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::4            1                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.altMatchProvider::0            1                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu0.commit.commitSquashedInsts             29                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls              1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts                4                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples   1166291875                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     1.409739                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.665564                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      290730963     24.93%     24.93% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1      606076894     51.97%     76.89% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2       33554432      2.88%     79.77% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3      168820720     14.47%     94.25% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4        1048559      0.09%     94.34% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5        1048559      0.09%     94.43% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6       32505873      2.79%     97.21% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7              0      0.00%     97.21% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8       32505875      2.79%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total   1166291875                       # Number of insts commited each cycle (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu0.commit.functionCalls                    1                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu   1476395024     89.80%     89.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult    100663296      6.12%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     95.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead     67108865      4.08%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total   1644167187                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples     32505875                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.commitStats0.numInsts          1241513995                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps            1644167187                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP    1241513995                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP      1644167187                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 0.939411                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 1.064497                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs          67108866                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts       1644167186                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts        67108865                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts              1                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass            1      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu   1476395024     89.80%     89.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult    100663296      6.12%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     95.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead     67108865      4.08%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite            1      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total   1644167187                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl     33554435                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl     33554434                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl            1                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl     33554432                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl            3                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall            1                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn            1                       # Class of control type instructions committed (Count)
system.cpu0.dcache.avgMshrOccupancy          0.250176                       # number of MSHRs occupancy (Count)
system.cpu0.dcache.demandHits::cpu0.data     31457314                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         31457314                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     57671766                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        57671766                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      2097126                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        2097126                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      9437106                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       9437106                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data  63314047750                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total  63314047750                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data  63314047750                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total  63314047750                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     33554440                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     33554440                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     67108872                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     67108872                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.062499                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.062499                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.140624                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.140624                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 30190.864903                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 30190.864903                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data  6709.053363                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total  6709.053363                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks           13                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total               13                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      2097119                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      2097119                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      2097119                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      2097119                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data            7                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total            7                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data      1048583                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      1048583                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data       117000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total       117000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data  76352327750                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total  76352327750                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.015625                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.015625                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 16714.285714                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 16714.285714                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 72814.767882                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 72814.767882                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements               1048578                       # number of replacements (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data     31457314                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       31457314                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      2097125                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      2097125                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data  63314019250                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total  63314019250                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     33554439                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     33554439                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.062499                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.062499                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 30190.865709                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 30190.865709                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      2097119                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      2097119                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data            6                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total            6                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data        89000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total        89000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 14833.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 14833.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.hits::cpu0.data     26214452                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total     26214452                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::cpu0.data      7339980                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total      7339980                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::cpu0.data     33554432                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total     33554432                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::cpu0.data     0.218748                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.218748                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMisses::cpu0.data      1048576                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMisses::total      1048576                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::cpu0.data  76352210750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::total  76352210750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissRate::cpu0.data     0.031250                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMissRate::total     0.031250                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::cpu0.data 72815.142393                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::total 72815.142393                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.misses::cpu0.data            1                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total            1                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data        28500                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total        28500                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data            1                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total            1                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data            1                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total            1                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data        28500                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total        28500                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data            1                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total            1                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data        28000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total        28000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total            1                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data        28000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total        28000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.prefetcher.demandMshrMisses            7                       # demands not covered by prefetchs (Count)
system.cpu0.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu0.dcache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu0.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu0.dcache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu0.dcache.prefetcher.coverage              0                       # coverage brought by this prefetcher (Count)
system.cpu0.dcache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu0.dcache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu0.dcache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu0.dcache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu0.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu0.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu0.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu0.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse                 256                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            58713009                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1048578                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             55.992982                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total              1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           38                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          218                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         537919554                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        537919554                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                71303207                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            889467736                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                       42                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles            205520891                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                     4                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved            33554444                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.decodedInsts            1644167389                       # Number of instructions handled by decode (Count)
system.cpu0.executeStats0.numInsts         1644167278                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches        33554440                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts       67108875                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts            18                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate           1.409739                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numCCRegReads     369098760                       # Number of times the CC registers were read (Count)
system.cpu0.executeStats0.numCCRegWrites   1308622860                       # Number of times the CC registers were written (Count)
system.cpu0.executeStats0.numFpRegReads             4                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites            3                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntRegReads   3154116705                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites   1543503942                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs         67108893                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads    134217782                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch.predictedBranches          33554454                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                   1065628525                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                      8                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.cacheLines                100663335                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                    4                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples        1166291880                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             1.409739                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.745099                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               876884845     75.19%     75.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                20971522      1.80%     76.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                25165826      2.16%     79.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                25165828      2.16%     81.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                20971525      1.80%     83.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                37748743      3.24%     86.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                16777215      1.44%     87.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                16777227      1.44%     89.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8               125829149     10.79%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total          1166291880                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetchStats0.numInsts           1241514211                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            1.064497                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches          33554461                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.028770                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.icacheStallCycles    100663351                       # ICache total stall cycles (Cycle)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.icache.avgMshrOccupancy          0.000000                       # number of MSHRs occupancy (Count)
system.cpu0.icache.demandHits::cpu0.inst    100663335                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total        100663335                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst    100663335                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total       100663335                       # number of overall hits (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst       112750                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total       112750                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst       112750                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total       112750                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst    100663335                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total    100663335                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst    100663335                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total    100663335                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst          inf                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total          inf                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst          inf                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total          inf                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.demandMshrMissLatency::cpu0.inst        74750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total        74750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst        74750                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total        74750                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst          inf                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total          inf                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst          inf                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total          inf                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                     1                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst    100663335                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total      100663335                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst       112750                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total       112750                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst    100663335                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total    100663335                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst          inf                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total          inf                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst        74750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total        74750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst          inf                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total          inf                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu0.icache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu0.icache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu0.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu0.icache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu0.icache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu0.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu0.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu0.icache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu0.icache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu0.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu0.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu0.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu0.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse                 252                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs                   6                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs                 1                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs                     6                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst          252                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.984375                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.984375                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          252                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          252                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.984375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses         805306681                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses        805306681                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                        4                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  88355768                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                       4                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts            1644167356                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                  10                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                67108882                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                     30                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                    1                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                        4                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect             1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect            3                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts                   4                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit              1644167271                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount             1644167271                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst               1382023192                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst               3158310933                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       1.409739                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.437583                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu0.lsq0.forwLoads                          4                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                      2                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                     1                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          33554433                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            10.422621                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           62.415185                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9              31457315     93.75%     93.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59              889399      2.65%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89              889399      2.65%     99.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119            121710      0.36%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149            121710      0.36%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows           74900      0.22%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1568                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            33554433                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses               67108875                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                     18                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                    32772                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                        1                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses              100663335                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                     4                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles               134217771                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles              191116174                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                138412067                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles            702545864                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts            1644167379                       # Number of instructions processed by rename (Count)
system.cpu0.rename.IQFullEvents             689962957                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.renamedOperands         4932501789                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                 6878659164                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups              3154116837                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                       47                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps           4932501533                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                      76                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts               1142947881                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                      2777953216                       # The number of ROB reads (Count)
system.cpu0.rob.writes                     3288334583                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts              1241513995                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                1644167187                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                    0                       # Number of system calls (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorMisc                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorConfig                0                       # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu1.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu1.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu1.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu1.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu1.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu1.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu1.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu1.dcache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.replacements                     0                       # number of replacements (Count)
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu1.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu1.dcache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu1.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu1.dcache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu1.dcache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu1.dcache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu1.dcache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu1.dcache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu1.dcache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu1.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu1.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu1.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu1.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.icache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.replacements                     0                       # number of replacements (Count)
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu1.icache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu1.icache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu1.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu1.icache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu1.icache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu1.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu1.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu1.icache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu1.icache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu1.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu1.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu1.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu1.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu1.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorMisc                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorConfig                0                       # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu2.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu2.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu2.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu2.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu2.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu2.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu2.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu2.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu2.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu2.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu2.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu2.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu2.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu2.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu2.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu2.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu2.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu2.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu2.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu2.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu2.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu2.dcache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.replacements                     0                       # number of replacements (Count)
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu2.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu2.dcache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu2.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu2.dcache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu2.dcache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu2.dcache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu2.dcache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu2.dcache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu2.dcache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu2.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu2.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu2.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu2.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu2.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu2.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu2.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu2.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.icache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.replacements                     0                       # number of replacements (Count)
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu2.icache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu2.icache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu2.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu2.icache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu2.icache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu2.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu2.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu2.icache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu2.icache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu2.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu2.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu2.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu2.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu2.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu2.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu2.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu2.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorMisc                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorConfig                0                       # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu3.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu3.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu3.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu3.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu3.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu3.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu3.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu3.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu3.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu3.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu3.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu3.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu3.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu3.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu3.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu3.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu3.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu3.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu3.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu3.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu3.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu3.dcache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu3.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.replacements                     0                       # number of replacements (Count)
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu3.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu3.dcache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu3.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu3.dcache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu3.dcache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu3.dcache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu3.dcache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu3.dcache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu3.dcache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu3.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu3.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu3.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu3.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu3.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu3.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu3.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu3.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.icache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.replacements                     0                       # number of replacements (Count)
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu3.icache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu3.icache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu3.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu3.icache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu3.icache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu3.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu3.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu3.icache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu3.icache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu3.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu3.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu3.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu3.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu3.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu3.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu3.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu3.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.l2bus1.transDist::ReadResp             1048578                       # Transaction distribution (Count)
system.l2bus1.transDist::WritebackDirty            26                       # Transaction distribution (Count)
system.l2bus1.transDist::CleanEvict           2097133                       # Transaction distribution (Count)
system.l2bus1.transDist::ReadExReq                  1                       # Transaction distribution (Count)
system.l2bus1.transDist::ReadExResp                 1                       # Transaction distribution (Count)
system.l2bus1.transDist::ReadSharedReq        1048582                       # Transaction distribution (Count)
system.l2bus1.pktCount_system.cpu0.icache.mem_side_port::system.l2cache1.cpu_side_port            2                       # Packet count per connected requestor and responder (Count)
system.l2bus1.pktCount_system.cpu0.dcache.mem_side_port::system.l2cache1.cpu_side_port      3145739                       # Packet count per connected requestor and responder (Count)
system.l2bus1.pktCount::total                 3145741                       # Packet count per connected requestor and responder (Count)
system.l2bus1.pktSize_system.cpu0.icache.mem_side_port::system.l2cache1.cpu_side_port          128                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus1.pktSize_system.cpu0.dcache.mem_side_port::system.l2cache1.cpu_side_port    134219648                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus1.pktSize::total                134219776                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus1.snoops                          1048580                       # Total snoops (Count)
system.l2bus1.snoopTraffic                       1664                       # Total snoop traffic (Byte)
system.l2bus1.snoopFanout::samples            2097163                       # Request fanout histogram (Count)
system.l2bus1.snoopFanout::mean              0.000001                       # Request fanout histogram (Count)
system.l2bus1.snoopFanout::stdev             0.000977                       # Request fanout histogram (Count)
system.l2bus1.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::0                  2097161    100.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::1                        2      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.l2bus1.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.l2bus1.snoopFanout::total              2097163                       # Request fanout histogram (Count)
system.l2bus1.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus1.reqLayer0.occupancy           524303500                       # Layer occupancy (ticks) (Tick)
system.l2bus1.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus1.respLayer0.occupancy               1250                       # Layer occupancy (ticks) (Tick)
system.l2bus1.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.l2bus1.respLayer1.occupancy         1310722500                       # Layer occupancy (ticks) (Tick)
system.l2bus1.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.l2bus1.snoop_filter.totRequests        2097162                       # Total number of requests made to the snoop filter. (Count)
system.l2bus1.snoop_filter.hitSingleRequests      1048579                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus1.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus1.snoop_filter.totSnoops                2                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus1.snoop_filter.hitSingleSnoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus1.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus2.snoops                                0                       # Total snoops (Count)
system.l2bus2.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.l2bus2.snoopFanout::samples                  0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::mean                   nan                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::stdev                  nan                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::underflows               0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::0                        0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::1                        0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::2                        0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::3                        0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::4                        0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::overflows                0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::total                    0                       # Request fanout histogram (Count)
system.l2bus2.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus2.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.l2bus2.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus2.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus2.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus2.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus2.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache1.avgMshrOccupancy             0.000001                       # number of MSHRs occupancy (Count)
system.l2cache1.demandMisses::cpu0.data       1048583                       # number of demand (read+write) misses (Count)
system.l2cache1.demandMisses::total           1048583                       # number of demand (read+write) misses (Count)
system.l2cache1.overallMisses::cpu0.data      1048583                       # number of overall misses (Count)
system.l2cache1.overallMisses::total          1048583                       # number of overall misses (Count)
system.l2cache1.demandMissLatency::cpu0.inst        74000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache1.demandMissLatency::cpu0.data  75565894250                       # number of demand (read+write) miss ticks (Tick)
system.l2cache1.demandMissLatency::total  75565968250                       # number of demand (read+write) miss ticks (Tick)
system.l2cache1.overallMissLatency::cpu0.inst        74000                       # number of overall miss ticks (Tick)
system.l2cache1.overallMissLatency::cpu0.data  75565894250                       # number of overall miss ticks (Tick)
system.l2cache1.overallMissLatency::total  75565968250                       # number of overall miss ticks (Tick)
system.l2cache1.demandAccesses::cpu0.data      1048583                       # number of demand (read+write) accesses (Count)
system.l2cache1.demandAccesses::total         1048583                       # number of demand (read+write) accesses (Count)
system.l2cache1.overallAccesses::cpu0.data      1048583                       # number of overall (read+write) accesses (Count)
system.l2cache1.overallAccesses::total        1048583                       # number of overall (read+write) accesses (Count)
system.l2cache1.demandMissRate::cpu0.data            1                       # miss rate for demand accesses (Ratio)
system.l2cache1.demandMissRate::total               1                       # miss rate for demand accesses (Ratio)
system.l2cache1.overallMissRate::cpu0.data            1                       # miss rate for overall accesses (Ratio)
system.l2cache1.overallMissRate::total              1                       # miss rate for overall accesses (Ratio)
system.l2cache1.demandAvgMissLatency::cpu0.inst          inf                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache1.demandAvgMissLatency::cpu0.data 72064.771458                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache1.demandAvgMissLatency::total 72064.842030                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache1.overallAvgMissLatency::cpu0.inst          inf                       # average overall miss latency ((Tick/Count))
system.l2cache1.overallAvgMissLatency::cpu0.data 72064.771458                       # average overall miss latency ((Tick/Count))
system.l2cache1.overallAvgMissLatency::total 72064.842030                       # average overall miss latency ((Tick/Count))
system.l2cache1.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l2cache1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache1.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l2cache1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache1.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache1.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache1.writebacks::writebacks             13                       # number of writebacks (Count)
system.l2cache1.writebacks::total                  13                       # number of writebacks (Count)
system.l2cache1.demandMshrMisses::cpu0.data      1048583                       # number of demand (read+write) MSHR misses (Count)
system.l2cache1.demandMshrMisses::total       1048583                       # number of demand (read+write) MSHR misses (Count)
system.l2cache1.overallMshrMisses::cpu0.data      1048583                       # number of overall MSHR misses (Count)
system.l2cache1.overallMshrMisses::total      1048583                       # number of overall MSHR misses (Count)
system.l2cache1.demandMshrMissLatency::cpu0.inst        69000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache1.demandMshrMissLatency::cpu0.data  70323004250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache1.demandMshrMissLatency::total  70323073250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache1.overallMshrMissLatency::cpu0.inst        69000                       # number of overall MSHR miss ticks (Tick)
system.l2cache1.overallMshrMissLatency::cpu0.data  70323004250                       # number of overall MSHR miss ticks (Tick)
system.l2cache1.overallMshrMissLatency::total  70323073250                       # number of overall MSHR miss ticks (Tick)
system.l2cache1.demandMshrMissRate::cpu0.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache1.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache1.overallMshrMissRate::cpu0.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache1.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache1.demandAvgMshrMissLatency::cpu0.inst          inf                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.demandAvgMshrMissLatency::cpu0.data 67064.795300                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.demandAvgMshrMissLatency::total 67064.861103                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.overallAvgMshrMissLatency::cpu0.inst          inf                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.overallAvgMshrMissLatency::cpu0.data 67064.795300                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.overallAvgMshrMissLatency::total 67064.861103                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.replacements                  1048579                       # number of replacements (Count)
system.l2cache1.CleanEvict.mshrMisses::writebacks            1                       # number of CleanEvict MSHR misses (Count)
system.l2cache1.CleanEvict.mshrMisses::total            1                       # number of CleanEvict MSHR misses (Count)
system.l2cache1.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache1.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache1.ReadExReq.misses::cpu0.data            1                       # number of ReadExReq misses (Count)
system.l2cache1.ReadExReq.misses::total             1                       # number of ReadExReq misses (Count)
system.l2cache1.ReadExReq.missLatency::cpu0.data        27250                       # number of ReadExReq miss ticks (Tick)
system.l2cache1.ReadExReq.missLatency::total        27250                       # number of ReadExReq miss ticks (Tick)
system.l2cache1.ReadExReq.accesses::cpu0.data            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache1.ReadExReq.accesses::total            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache1.ReadExReq.missRate::cpu0.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache1.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache1.ReadExReq.avgMissLatency::cpu0.data        27250                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache1.ReadExReq.avgMissLatency::total        27250                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache1.ReadExReq.mshrMisses::cpu0.data            1                       # number of ReadExReq MSHR misses (Count)
system.l2cache1.ReadExReq.mshrMisses::total            1                       # number of ReadExReq MSHR misses (Count)
system.l2cache1.ReadExReq.mshrMissLatency::cpu0.data        22250                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache1.ReadExReq.mshrMissLatency::total        22250                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache1.ReadExReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache1.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache1.ReadExReq.avgMshrMissLatency::cpu0.data        22250                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache1.ReadExReq.avgMshrMissLatency::total        22250                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.misses::cpu0.data      1048582                       # number of ReadSharedReq misses (Count)
system.l2cache1.ReadSharedReq.misses::total      1048582                       # number of ReadSharedReq misses (Count)
system.l2cache1.ReadSharedReq.missLatency::cpu0.inst        74000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache1.ReadSharedReq.missLatency::cpu0.data  75565867000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache1.ReadSharedReq.missLatency::total  75565941000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache1.ReadSharedReq.accesses::cpu0.data      1048582                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache1.ReadSharedReq.accesses::total      1048582                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache1.ReadSharedReq.missRate::cpu0.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.avgMissLatency::cpu0.inst          inf                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.avgMissLatency::cpu0.data 72064.814197                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.avgMissLatency::total 72064.884768                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.mshrMisses::cpu0.data      1048582                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache1.ReadSharedReq.mshrMisses::total      1048582                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache1.ReadSharedReq.mshrMissLatency::cpu0.inst        69000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache1.ReadSharedReq.mshrMissLatency::cpu0.data  70322982000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache1.ReadSharedReq.mshrMissLatency::total  70323051000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache1.ReadSharedReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.avgMshrMissLatency::cpu0.inst          inf                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.avgMshrMissLatency::cpu0.data 67064.838038                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.avgMshrMissLatency::total 67064.903842                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache1.WritebackDirty.hits::writebacks           13                       # number of WritebackDirty hits (Count)
system.l2cache1.WritebackDirty.hits::total           13                       # number of WritebackDirty hits (Count)
system.l2cache1.WritebackDirty.accesses::writebacks           13                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache1.WritebackDirty.accesses::total           13                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache1.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache1.prefetcher.demandMshrMisses      1048583                       # demands not covered by prefetchs (Count)
system.l2cache1.prefetcher.pfIssued                 0                       # number of hwpf issued (Count)
system.l2cache1.prefetcher.pfUseful                 0                       # number of useful prefetch (Count)
system.l2cache1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache1.prefetcher.accuracy               nan                       # accuracy of the prefetcher (Count)
system.l2cache1.prefetcher.coverage                 0                       # coverage brought by this prefetcher (Count)
system.l2cache1.prefetcher.pfHitInCache             0                       # number of prefetches hitting in cache (Count)
system.l2cache1.prefetcher.pfHitInMSHR              0                       # number of prefetches hitting in a MSHR (Count)
system.l2cache1.prefetcher.pfHitInWB                0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache1.prefetcher.pfLate                   0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache1.prefetcher.pfIdentified             0                       # number of prefetch candidates identified (Count)
system.l2cache1.prefetcher.pfBufferHit              0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache1.prefetcher.pfInCache                0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache1.prefetcher.pfSpanPage               0                       # number of prefetches that crossed the page (Count)
system.l2cache1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache1.tags.tagsInUse                   2048                       # Average ticks per tags in use ((Tick/Count))
system.l2cache1.tags.totalRefs                2098166                       # Total number of references to valid blocks. (Count)
system.l2cache1.tags.sampledRefs              1048579                       # Sample count of references to valid blocks. (Count)
system.l2cache1.tags.avgRefs                 2.000961                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache1.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache1.tags.occupancies::cpu0.inst     0.001375                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache1.tags.occupancies::cpu0.data  2047.022546                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache1.tags.occupancies::l2cache1.prefetcher     0.976079                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache1.tags.avgOccs::cpu0.inst      0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache1.tags.avgOccs::cpu0.data      0.999523                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache1.tags.avgOccs::l2cache1.prefetcher     0.000477                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache1.tags.avgOccs::total                 1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache1.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.l2cache1.tags.ageTaskId_1024::0             38                       # Occupied blocks per task id, per block age (Count)
system.l2cache1.tags.ageTaskId_1024::1            324                       # Occupied blocks per task id, per block age (Count)
system.l2cache1.tags.ageTaskId_1024::2           1686                       # Occupied blocks per task id, per block age (Count)
system.l2cache1.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache1.tags.tagAccesses              9437227                       # Number of tag accesses (Count)
system.l2cache1.tags.dataAccesses             9437227                       # Number of data accesses (Count)
system.l2cache1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache2.avgMshrOccupancy                    0                       # number of MSHRs occupancy (Count)
system.l2cache2.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l2cache2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache2.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l2cache2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache2.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache2.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache2.replacements                        0                       # number of replacements (Count)
system.l2cache2.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache2.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.l2cache2.prefetcher.pfIssued                 0                       # number of hwpf issued (Count)
system.l2cache2.prefetcher.pfUseful                 0                       # number of useful prefetch (Count)
system.l2cache2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache2.prefetcher.accuracy               nan                       # accuracy of the prefetcher (Count)
system.l2cache2.prefetcher.coverage               nan                       # coverage brought by this prefetcher (Count)
system.l2cache2.prefetcher.pfHitInCache             0                       # number of prefetches hitting in cache (Count)
system.l2cache2.prefetcher.pfHitInMSHR              0                       # number of prefetches hitting in a MSHR (Count)
system.l2cache2.prefetcher.pfHitInWB                0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache2.prefetcher.pfLate                   0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache2.prefetcher.pfIdentified             0                       # number of prefetch candidates identified (Count)
system.l2cache2.prefetcher.pfBufferHit              0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache2.prefetcher.pfInCache                0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache2.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache2.prefetcher.pfSpanPage               0                       # number of prefetches that crossed the page (Count)
system.l2cache2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache2.tags.tagsInUse                      0                       # Average ticks per tags in use ((Tick/Count))
system.l2cache2.tags.totalRefs                      0                       # Total number of references to valid blocks. (Count)
system.l2cache2.tags.sampledRefs                    0                       # Sample count of references to valid blocks. (Count)
system.l2cache2.tags.avgRefs                      nan                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache2.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache2.tags.tagAccesses                    0                       # Number of tag accesses (Count)
system.l2cache2.tags.dataAccesses                   0                       # Number of data accesses (Count)
system.l2cache2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.transDist::ReadResp              1048578                       # Transaction distribution (Count)
system.l3bus.transDist::WritebackDirty             26                       # Transaction distribution (Count)
system.l3bus.transDist::CleanEvict            2097132                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExReq                   1                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExResp                  1                       # Transaction distribution (Count)
system.l3bus.transDist::ReadSharedReq         1048582                       # Transaction distribution (Count)
system.l3bus.pktCount_system.l2cache1.mem_side_port::system.l3cache.cpu_side_port      3145741                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktCount::total                  3145741                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktSize_system.l2cache1.mem_side_port::system.l3cache.cpu_side_port    134219776                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.pktSize::total                 134219776                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.snoops                           1048579                       # Total snoops (Count)
system.l3bus.snoopTraffic                        1664                       # Total snoop traffic (Byte)
system.l3bus.snoopFanout::samples             2097162                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::mean               0.000000                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::stdev              0.000691                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::0                   2097161    100.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::1                         1      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::total               2097162                       # Request fanout histogram (Count)
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.reqLayer0.occupancy            524303500                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.respLayer0.occupancy          1571819921                       # Layer occupancy (ticks) (Tick)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l3bus.snoop_filter.totRequests         2097162                       # Total number of requests made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleRequests      1048579                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3bus.snoop_filter.totSnoops                 1                       # Total number of snoops made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleSnoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3cache.avgMshrOccupancy              0.000000                       # number of MSHRs occupancy (Count)
system.l3cache.demandMisses::cpu0.data        1048583                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::total            1048583                       # number of demand (read+write) misses (Count)
system.l3cache.overallMisses::cpu0.data       1048583                       # number of overall misses (Count)
system.l3cache.overallMisses::total           1048583                       # number of overall misses (Count)
system.l3cache.demandMissLatency::cpu0.inst        63250                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu0.data  64293680750                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::total   64293744000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.overallMissLatency::cpu0.inst        63250                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu0.data  64293680750                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::total  64293744000                       # number of overall miss ticks (Tick)
system.l3cache.demandAccesses::cpu0.data      1048583                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::total          1048583                       # number of demand (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu0.data      1048583                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::total         1048583                       # number of overall (read+write) accesses (Count)
system.l3cache.demandMissRate::cpu0.data            1                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::total                1                       # miss rate for demand accesses (Ratio)
system.l3cache.overallMissRate::cpu0.data            1                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::total               1                       # miss rate for overall accesses (Ratio)
system.l3cache.demandAvgMissLatency::cpu0.inst          inf                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu0.data 61314.822718                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::total 61314.883037                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu0.inst          inf                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu0.data 61314.822718                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 61314.883037                       # average overall miss latency ((Tick/Count))
system.l3cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.writebacks::writebacks              13                       # number of writebacks (Count)
system.l3cache.writebacks::total                   13                       # number of writebacks (Count)
system.l3cache.demandMshrMisses::cpu0.data      1048583                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::total        1048583                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu0.data      1048583                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::total       1048583                       # number of overall MSHR misses (Count)
system.l3cache.demandMshrMissLatency::cpu0.inst        63250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu0.data  64293680750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::total  64293744000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu0.inst        63250                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu0.data  64293680750                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::total  64293744000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.demandMshrMissRate::cpu0.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu0.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.demandAvgMshrMissLatency::cpu0.inst          inf                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu0.data 61314.822718                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::total 61314.883037                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu0.inst          inf                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu0.data 61314.822718                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::total 61314.883037                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.replacements                   1048579                       # number of replacements (Count)
system.l3cache.CleanEvict.mshrMisses::writebacks            1                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMisses::total            1                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.ReadExReq.misses::cpu0.data            1                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.misses::total              1                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.missLatency::cpu0.data        16500                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.missLatency::total        16500                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.accesses::cpu0.data            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::total            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.missRate::cpu0.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMissLatency::cpu0.data        16500                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMissLatency::total        16500                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.mshrMisses::cpu0.data            1                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMisses::total            1                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMissLatency::cpu0.data        16500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissLatency::total        16500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMshrMissLatency::cpu0.data        16500                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMshrMissLatency::total        16500                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.misses::cpu0.data      1048582                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::total      1048582                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.missLatency::cpu0.inst        63250                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu0.data  64293664250                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::total  64293727500                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.accesses::cpu0.data      1048582                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::total      1048582                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.missRate::cpu0.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMissLatency::cpu0.inst          inf                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu0.data 61314.865456                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::total 61314.925776                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.mshrMisses::cpu0.data      1048582                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::total      1048582                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu0.inst        63250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu0.data  64293664250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::total  64293727500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu0.inst          inf                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu0.data 61314.865456                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::total 61314.925776                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.WritebackDirty.hits::writebacks           13                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.hits::total           13                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.accesses::writebacks           13                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.accesses::total           13                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.prefetcher.demandMshrMisses      1048583                       # demands not covered by prefetchs (Count)
system.l3cache.prefetcher.pfIssued                  0                       # number of hwpf issued (Count)
system.l3cache.prefetcher.pfUseful                  0                       # number of useful prefetch (Count)
system.l3cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l3cache.prefetcher.accuracy                nan                       # accuracy of the prefetcher (Count)
system.l3cache.prefetcher.coverage                  0                       # coverage brought by this prefetcher (Count)
system.l3cache.prefetcher.pfHitInCache              0                       # number of prefetches hitting in cache (Count)
system.l3cache.prefetcher.pfHitInMSHR               0                       # number of prefetches hitting in a MSHR (Count)
system.l3cache.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.l3cache.prefetcher.pfLate                    0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l3cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified (Count)
system.l3cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue (Count)
system.l3cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l3cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l3cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l3cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page (Count)
system.l3cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l3cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.tags.tagsInUse                   16384                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.totalRefs                 2097157                       # Total number of references to valid blocks. (Count)
system.l3cache.tags.sampledRefs               1048579                       # Sample count of references to valid blocks. (Count)
system.l3cache.tags.avgRefs                  1.999999                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache.tags.occupancies::cpu0.inst     0.013094                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu0.data 16320.200958                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::l2cache1.prefetcher    63.785948                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.avgOccs::cpu0.inst       0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu0.data       0.996106                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::l2cache1.prefetcher     0.003893                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.occupanciesTaskId::1024        16384                       # Occupied blocks per task id (Count)
system.l3cache.tags.ageTaskId_1024::0              38                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::1             324                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::2            3236                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::3           12786                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.tagAccesses              34603171                       # Number of tag accesses (Count)
system.l3cache.tags.dataAccesses             34603171                       # Number of data accesses (Count)
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_cpu0.data::samples   2097128.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000748712                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              3220603                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1048583                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                          13                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    2097166                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                        26                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      38                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     26                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       64.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                2097166                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::7                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                    26                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::7                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  1048560                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                  1048560                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::64                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::65                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::66                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::67                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::68                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::69                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::70                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::71                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::72                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::73                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::74                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::75                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::76                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::77                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::78                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::79                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::80                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::81                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::82                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::83                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::84                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::85                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::86                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::87                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::88                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::89                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::90                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::91                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::92                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::93                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::94                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::95                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::96                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::97                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::98                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::99                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::100                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::101                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::102                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::103                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::104                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::105                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::106                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::107                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::108                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::109                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::110                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::111                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::112                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::113                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::114                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::115                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::116                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::117                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::118                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::119                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::120                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::121                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::122                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::123                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::124                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::125                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::126                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::127                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                     2432                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                134218624                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                  1664                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               460326008.11085284                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               5706.97608624                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   291573012500                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      278060.39                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu0.data    134216192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::cpu0.data 460317667.145803689957                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu0.data      2097166                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks           26                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu0.data  67723106824                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu0.data     32292.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu0.data    134217984                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       134217984                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks         1664                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total         1664                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu0.data      1048578                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1048578                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks           13                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total              13                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu0.data      460323813                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          460323813                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks         5707                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total              5707                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks         5707                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu0.data     460323813                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         460329520                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               2097128                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         65540                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         65526                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        65516                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::16        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::17        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::18        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::19        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::20        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::21        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::22        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::23        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::24        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::25        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::26        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::27        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::28        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::29        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::30        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::31        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              31040143848                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             6987630496                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         67723106824                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 14801.26                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            32293.26                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              1937965                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             92.41                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       159169                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   843.243596                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   759.736576                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   283.930341                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         9371      5.89%      5.89% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383            2      0.00%      5.89% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         9363      5.88%     11.77% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        21066     13.23%     25.01% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         7020      4.41%     29.42% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            2      0.00%     29.42% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         7020      4.41%     33.83% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       105325     66.17%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       159169                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          134216192                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten               0                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               460.317667                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.40                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.40                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                92.41                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy     124110735.839955                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy     219097677.859262                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    2876136141.177368                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 25310790332.509911                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 67362842298.717133                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 48665122081.618591                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   144558099267.714081                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    495.787029                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 147713969200                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  13107500000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 130752169550                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy     124096701.455955                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy     219078407.570462                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    2876152598.591767                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 25310790332.509911                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 67364783547.906898                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 48663895308.524330                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   144558796896.550903                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    495.789421                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 147710104700                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  13107500000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 130755718550                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1048578                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            13                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1048566                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                  1                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        1048582                       # Transaction distribution (Count)
system.membus.pktCount_system.l3cache.mem_side_port::system.mem_ctrl.port      3145741                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3cache.mem_side_port::total      3145741                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 3145741                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3cache.mem_side_port::system.mem_ctrl.port    134219776                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3cache.mem_side_port::total    134219776                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                134219776                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1048583                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1048583    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1048583                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 291573638750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer8.occupancy           524316500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy         2383139180                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2097162                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1048579                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.223236                       # Number of seconds simulated (Second)
simTicks                                 223235855750                       # Number of ticks simulated (Tick)
finalTick                                1271359544500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   3673.77                       # Real time elapsed on the host (Second)
hostTickRate                                 60764757                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8590536                       # Number of bytes of host memory used (Byte)
simInsts                                   5721047354                       # Number of instructions simulated (Count)
simOps                                     9781148772                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1557257                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    2662408                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           250                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu0.numCycles                       892943423                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              0.754944                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              1.324601                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                     2399142121                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                       1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                    2399142053                       # Number of instructions issued (Count)
system.cpu0.squashedInstsExamined                  78                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined              117                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.numIssuedDist::samples          892942391                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              2.686783                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.841131                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                166279164     18.62%     18.62% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  2097167      0.23%     18.86% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                306184204     34.29%     53.15% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                134217743     15.03%     68.18% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                154140678     17.26%     85.44% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                 34603021      3.88%     89.31% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                 81788923      9.16%     98.47% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                  7340034      0.82%     99.30% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                  6291457      0.70%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            892942391                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd              20971511     16.53%     16.53% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     16.53% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                     0      0.00%     16.53% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     16.53% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     0      0.00%     16.53% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%     16.53% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult             68157441     53.72%     70.25% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     70.25% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMatMultAcc              0      0.00%     70.25% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift            37748734     29.75%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass            8      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu    671088736     27.97%     27.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult            0      0.00%     27.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv            0      0.00%     27.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd           10      0.00%     27.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     27.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt            0      0.00%     27.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     27.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     27.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     27.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     27.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     27.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd    553648132     23.08%     51.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     51.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu            3      0.00%     51.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     51.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt    134217728      5.59%     56.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc    201326593      8.39%     65.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult    402653184     16.78%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift    402653189     16.78%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead            9      0.00%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite           19      0.00%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead     33554440      1.40%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite            2      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total    2399142053                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        2.686779                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                          126877686                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.052885                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               993605951                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               50331857                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       50331766                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads               4824498232                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites              2348810343                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses      2348810266                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   50331772                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                  2475687959                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numSquashedInsts                       13                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.timesIdled                              6                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                           1032                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.MemDepUnit__0.insertedLoads      33554450                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores           36                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads            3                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores            1                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups_0::NoBranch            8      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return            3      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect            8      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond      8388626    100.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond            1      0.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total       8388646                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch            7     35.00%     35.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return            2     10.00%     45.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect            4     20.00%     65.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect            0      0.00%     65.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond            7     35.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total           20                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch            1     14.29%     14.29% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return            0      0.00%     14.29% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect            2     28.57%     42.86% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect            0      0.00%     42.86% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond            4     57.14%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total            7                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return            1      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect            1      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond      8388609    100.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total      8388611                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond            4    100.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total            4                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget           26      0.00%      0.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB      8388616    100.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS            3      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect            1      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total      8388646                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch            4     80.00%     80.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return            1     20.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total            5                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted          8388634                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken      8388610                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect                7                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss             2                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.NotTakenMispredicted            6                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu0.branchPred.TakenMispredicted            1                       # Number branches predicted taken but are actually not taken (Count)
system.cpu0.branchPred.BTBLookups             8388646                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates                   5                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits                8388617                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.999997                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted              4                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups              1                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits                 1                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch            8      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return            3      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect            8      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond      8388626    100.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond            1      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total      8388646                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch            8     27.59%     27.59% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return            3     10.34%     37.93% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect            2      6.90%     44.83% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect            0      0.00%     44.83% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond           15     51.72%     96.55% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond            0      0.00%     96.55% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%     96.55% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond            1      3.45%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total           29                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect            2     40.00%     40.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%     40.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond            3     60.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total            5                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect            2     40.00%     40.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%     40.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond            3     60.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total            5                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups            1                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits            1                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords            1                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.ras.pushes                  10                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops                     7                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes                 6                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used                     1                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct                  1                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.bimodalProviderCorrect      8388605                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu0.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.bimodalProviderWrong            4                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu0.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu0.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu0.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu0.commit.commitSquashedInsts             62                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls              1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts                5                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    892942381                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     2.686782                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.911231                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      168376357     18.86%     18.86% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        1048579      0.12%     18.97% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2      337641468     37.81%     56.79% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3       42991618      4.81%     61.60% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4      242221058     27.13%     88.73% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5       58720255      6.58%     95.30% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6        2097159      0.23%     95.54% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7              2      0.00%     95.54% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8       39845885      4.46%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    892942381                       # Number of insts commited each cycle (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu0.commit.functionCalls                    1                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass            2      0.00%      0.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu    671088658     27.97%     27.97% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult            0      0.00%     27.97% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv            0      0.00%     27.97% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd            0      0.00%     27.97% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     27.97% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt            0      0.00%     27.97% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     27.97% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     27.97% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     27.97% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     27.97% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     27.97% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd    553648130     23.08%     51.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     51.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu            3      0.00%     51.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     51.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt    134217728      5.59%     56.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc    201326592      8.39%     65.03% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult    402653184     16.78%     81.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     81.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift    402653187     16.78%     98.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     98.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     98.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     98.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     98.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     98.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     98.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     98.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     98.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     98.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     98.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     98.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     98.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     98.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     98.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     98.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     98.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     98.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     98.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     98.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     98.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     98.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     98.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     98.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     98.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     98.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     98.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     98.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     98.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     98.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     98.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead            1      0.00%     98.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite            1      0.00%     98.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead     33554436      1.40%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total   2399141924                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples     39845885                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.commitStats0.numInsts          1182793743                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps            2399141924                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP    1182793743                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP      2399141924                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 0.754944                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 1.324601                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs          33554440                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts        2348810258                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts         83886101                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts        33554437                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts              3                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass            2      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu    671088658     27.97%     27.97% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult            0      0.00%     27.97% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv            0      0.00%     27.97% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd            0      0.00%     27.97% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     27.97% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     27.97% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     27.97% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     27.97% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     27.97% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     27.97% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     27.97% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd    553648130     23.08%     51.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     51.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu            3      0.00%     51.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     51.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt    134217728      5.59%     56.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc    201326592      8.39%     65.03% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult    402653184     16.78%     81.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     81.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     81.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift    402653187     16.78%     98.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     98.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     98.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     98.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     98.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     98.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     98.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     98.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     98.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     98.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     98.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     98.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     98.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     98.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     98.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     98.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     98.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     98.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     98.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     98.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     98.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     98.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     98.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     98.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     98.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     98.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     98.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     98.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     98.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     98.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     98.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead            1      0.00%     98.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite            1      0.00%     98.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead     33554436      1.40%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total   2399141924                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl      8388611                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl      8388610                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl            1                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl      8388609                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl            2                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall            1                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn            1                       # Class of control type instructions committed (Count)
system.cpu0.dcache.avgMshrOccupancy          0.291903                       # number of MSHRs occupancy (Count)
system.cpu0.dcache.demandHits::cpu0.data     29360127                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         29360127                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     29360127                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        29360127                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      4194317                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        4194317                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      4194317                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       4194317                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 186202212750                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 186202212750                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 186202212750                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 186202212750                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     33554444                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     33554444                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     33554444                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     33554444                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.125000                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.125000                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.125000                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.125000                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 44393.929393                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 44393.929393                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 44393.929393                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 44393.929393                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks           14                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total               14                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      3145734                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      3145734                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      3145734                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      3145734                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data      1048583                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      1048583                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data      1048583                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      1048583                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data  45764134000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total  45764134000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data  45764134000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total  45764134000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.031250                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.031250                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.031250                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.031250                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 43643.787855                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 43643.787855                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 43643.787855                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 43643.787855                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements               1048578                       # number of replacements (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data     29360125                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       29360125                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      4194316                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      4194316                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data 186202184250                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 186202184250                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     33554441                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     33554441                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.125000                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.125000                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 44393.933182                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 44393.933182                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      3145734                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      3145734                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data      1048582                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total      1048582                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data  45764106000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  45764106000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.031250                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.031250                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 43643.802774                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 43643.802774                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data            2                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total             2                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data            1                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total            1                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data        28500                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total        28500                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data            3                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total            3                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.333333                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.333333                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data        28500                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total        28500                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data            1                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total            1                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data        28000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total        28000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.333333                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.333333                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data        28000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total        28000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.prefetcher.demandMshrMisses      1048583                       # demands not covered by prefetchs (Count)
system.cpu0.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu0.dcache.prefetcher.pfUnused              4                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu0.dcache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu0.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu0.dcache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu0.dcache.prefetcher.coverage              0                       # coverage brought by this prefetcher (Count)
system.cpu0.dcache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu0.dcache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu0.dcache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu0.dcache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu0.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu0.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu0.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu0.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse                 256                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            30414232                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1048578                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             29.005217                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   255.999151                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.occupancies::cpu0.dcache.prefetcher     0.000849                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.999997                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.dcache.prefetcher     0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total              1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           49                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          207                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         269484130                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        269484130                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                91226282                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            501823324                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                 83886157                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles            216006623                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                     5                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             8388616                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                    2                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts            2399142152                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                    8                       # Number of squashed instructions handled by decode (Count)
system.cpu0.executeStats0.numInsts         2399142040                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches         8388623                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts       33554446                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts            20                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate           2.686779                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numCCRegReads      41943065                       # Number of times the CC registers were read (Count)
system.cpu0.executeStats0.numCCRegWrites     33554454                       # Number of times the CC registers were written (Count)
system.cpu0.executeStats0.numFpRegReads    5788139551                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites   2348810263                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntRegReads     83886199                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites     33554510                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs         33554466                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads     50331702                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch.predictedBranches           8388620                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    809056117                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                     14                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.cacheLines                 83886109                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                    2                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         892942391                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             2.686783                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            3.531536                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               525940744     58.90%     58.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                23068671      2.58%     61.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                12582912      1.41%     62.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                23068669      2.58%     65.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                14680064      1.64%     67.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                20971517      2.35%     69.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                18874377      2.11%     71.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                25165831      2.82%     74.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8               228589606     25.60%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           892942391                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetchStats0.numInsts           1182793892                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            1.324601                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches           8388646                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.009394                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.icacheStallCycles     83886267                       # ICache total stall cycles (Cycle)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.icache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu0.icache.demandHits::cpu0.inst     83886105                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total         83886105                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst     83886105                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total        83886105                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst            4                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total              4                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst            4                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total             4                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst       305000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total       305000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst       305000                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total       305000                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst     83886109                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total     83886109                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst     83886109                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total     83886109                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000000                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000000                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst        76250                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total        76250                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst        76250                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total        76250                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.demandMshrMisses::cpu0.inst            4                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total            4                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst            4                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total            4                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst       302500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total       302500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst       302500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total       302500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst        75625                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total        75625                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst        75625                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total        75625                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                     5                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst     83886105                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total       83886105                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst            4                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total            4                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst       305000                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total       305000                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst     83886109                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total     83886109                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst        76250                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total        76250                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst            4                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total            4                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst       302500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total       302500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst        75625                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total        75625                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.prefetcher.demandMshrMisses            4                       # demands not covered by prefetchs (Count)
system.cpu0.icache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu0.icache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu0.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu0.icache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu0.icache.prefetcher.coverage              0                       # coverage brought by this prefetcher (Count)
system.cpu0.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu0.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu0.icache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu0.icache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu0.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu0.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu0.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu0.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse                 252                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs                  25                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs                 5                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs                     5                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst          252                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.984375                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.984375                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          252                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          252                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.984375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses         671088877                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses        671088877                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                        5                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                 164181892                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                       7                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts            2399142122                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                   8                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                33554450                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                     36                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                    1                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                        6                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect             1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect            8                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts                   9                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit              2399142032                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount             2399142032                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst               2207252544                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst               4917821504                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       2.686779                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.448827                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu0.lsq0.forwLoads                          5                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                      4                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                     5                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          33554437                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            25.290773                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           94.169507                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9              29360129     87.50%     87.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29             1048574      3.12%     90.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39             1048574      3.12%     93.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119                20      0.00%     93.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139                 4      0.00%     93.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249           1015816      3.03%     96.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259                 4      0.00%     96.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows         1081316      3.22%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1683                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            33554437                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses               33554446                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                     20                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                    32772                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                        1                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses               83886109                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                     5                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles               152043680                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles              167327631                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                239075381                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles            334495694                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts            2399142142                       # Number of instructions processed by rename (Count)
system.cpu0.rename.IQFullEvents             291504084                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.renamedOperands         2474639681                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                 6081741497                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                83886300                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups               5788139613                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps           2474639403                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                     122                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                851443557                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                      3252238482                       # The number of ROB reads (Count)
system.cpu0.rob.writes                     4798284119                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts              1182793743                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                2399141924                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                    0                       # Number of system calls (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorMisc                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorConfig                0                       # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu1.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu1.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu1.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu1.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu1.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu1.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu1.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu1.dcache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.replacements                     0                       # number of replacements (Count)
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu1.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu1.dcache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu1.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu1.dcache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu1.dcache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu1.dcache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu1.dcache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu1.dcache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu1.dcache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu1.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu1.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu1.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu1.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.icache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.replacements                     0                       # number of replacements (Count)
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu1.icache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu1.icache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu1.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu1.icache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu1.icache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu1.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu1.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu1.icache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu1.icache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu1.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu1.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu1.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu1.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu1.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorMisc                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorConfig                0                       # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu2.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu2.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu2.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu2.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu2.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu2.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu2.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu2.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu2.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu2.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu2.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu2.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu2.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu2.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu2.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu2.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu2.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu2.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu2.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu2.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu2.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu2.dcache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.replacements                     0                       # number of replacements (Count)
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu2.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu2.dcache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu2.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu2.dcache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu2.dcache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu2.dcache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu2.dcache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu2.dcache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu2.dcache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu2.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu2.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu2.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu2.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu2.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu2.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu2.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu2.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.icache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.replacements                     0                       # number of replacements (Count)
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu2.icache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu2.icache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu2.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu2.icache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu2.icache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu2.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu2.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu2.icache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu2.icache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu2.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu2.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu2.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu2.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu2.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu2.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu2.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu2.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorMisc                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorConfig                0                       # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu3.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu3.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu3.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu3.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu3.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu3.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu3.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu3.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu3.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu3.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu3.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu3.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu3.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu3.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu3.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu3.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu3.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu3.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu3.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu3.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu3.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu3.dcache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu3.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.replacements                     0                       # number of replacements (Count)
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu3.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu3.dcache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu3.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu3.dcache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu3.dcache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu3.dcache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu3.dcache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu3.dcache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu3.dcache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu3.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu3.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu3.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu3.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu3.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu3.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu3.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu3.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.icache.avgMshrOccupancy                 0                       # number of MSHRs occupancy (Count)
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.replacements                     0                       # number of replacements (Count)
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu3.icache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu3.icache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu3.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu3.icache.prefetcher.accuracy            nan                       # accuracy of the prefetcher (Count)
system.cpu3.icache.prefetcher.coverage            nan                       # coverage brought by this prefetcher (Count)
system.cpu3.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu3.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu3.icache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu3.icache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu3.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu3.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu3.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu3.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu3.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu3.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu3.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu3.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.l2bus1.transDist::ReadResp             1048582                       # Transaction distribution (Count)
system.l2bus1.transDist::WritebackDirty            28                       # Transaction distribution (Count)
system.l2bus1.transDist::CleanEvict           2097144                       # Transaction distribution (Count)
system.l2bus1.transDist::HardPFReq             917502                       # Transaction distribution (Count)
system.l2bus1.transDist::ReadExReq                  1                       # Transaction distribution (Count)
system.l2bus1.transDist::ReadExResp                 1                       # Transaction distribution (Count)
system.l2bus1.transDist::ReadSharedReq        1048586                       # Transaction distribution (Count)
system.l2bus1.pktCount_system.cpu0.icache.mem_side_port::system.l2cache1.cpu_side_port           14                       # Packet count per connected requestor and responder (Count)
system.l2bus1.pktCount_system.cpu0.dcache.mem_side_port::system.l2cache1.cpu_side_port      3145739                       # Packet count per connected requestor and responder (Count)
system.l2bus1.pktCount::total                 3145753                       # Packet count per connected requestor and responder (Count)
system.l2bus1.pktSize_system.cpu0.icache.mem_side_port::system.l2cache1.cpu_side_port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus1.pktSize_system.cpu0.dcache.mem_side_port::system.l2cache1.cpu_side_port    134219776                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus1.pktSize::total                134220416                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus1.snoops                          1966091                       # Total snoops (Count)
system.l2bus1.snoopTraffic                       1792                       # Total snoop traffic (Byte)
system.l2bus1.snoopFanout::samples            3014678                       # Request fanout histogram (Count)
system.l2bus1.snoopFanout::mean              0.000004                       # Request fanout histogram (Count)
system.l2bus1.snoopFanout::stdev             0.001995                       # Request fanout histogram (Count)
system.l2bus1.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::0                  3014666    100.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::1                       12      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus1.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.l2bus1.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.l2bus1.snoopFanout::total              3014678                       # Request fanout histogram (Count)
system.l2bus1.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus1.reqLayer0.occupancy           524306500                       # Layer occupancy (ticks) (Tick)
system.l2bus1.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus1.respLayer0.occupancy               6250                       # Layer occupancy (ticks) (Tick)
system.l2bus1.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.l2bus1.respLayer1.occupancy         1310722500                       # Layer occupancy (ticks) (Tick)
system.l2bus1.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.l2bus1.snoop_filter.totRequests        2097170                       # Total number of requests made to the snoop filter. (Count)
system.l2bus1.snoop_filter.hitSingleRequests      1048583                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus1.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus1.snoop_filter.totSnoops               12                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus1.snoop_filter.hitSingleSnoops           12                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus1.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus2.snoops                                0                       # Total snoops (Count)
system.l2bus2.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.l2bus2.snoopFanout::samples                  0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::mean                   nan                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::stdev                  nan                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::underflows               0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::0                        0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::1                        0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::2                        0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::3                        0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::4                        0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::overflows                0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.l2bus2.snoopFanout::total                    0                       # Request fanout histogram (Count)
system.l2bus2.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus2.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.l2bus2.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus2.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus2.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus2.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus2.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache1.avgMshrOccupancy             0.000004                       # number of MSHRs occupancy (Count)
system.l2cache1.demandHits::cpu0.data          524287                       # number of demand (read+write) hits (Count)
system.l2cache1.demandHits::total              524287                       # number of demand (read+write) hits (Count)
system.l2cache1.overallHits::cpu0.data         524287                       # number of overall hits (Count)
system.l2cache1.overallHits::total             524287                       # number of overall hits (Count)
system.l2cache1.demandMisses::cpu0.inst             4                       # number of demand (read+write) misses (Count)
system.l2cache1.demandMisses::cpu0.data        524296                       # number of demand (read+write) misses (Count)
system.l2cache1.demandMisses::total            524300                       # number of demand (read+write) misses (Count)
system.l2cache1.overallMisses::cpu0.inst            4                       # number of overall misses (Count)
system.l2cache1.overallMisses::cpu0.data       524296                       # number of overall misses (Count)
system.l2cache1.overallMisses::total           524300                       # number of overall misses (Count)
system.l2cache1.demandMissLatency::cpu0.inst       298750                       # number of demand (read+write) miss ticks (Tick)
system.l2cache1.demandMissLatency::cpu0.data  42225193750                       # number of demand (read+write) miss ticks (Tick)
system.l2cache1.demandMissLatency::total  42225492500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache1.overallMissLatency::cpu0.inst       298750                       # number of overall miss ticks (Tick)
system.l2cache1.overallMissLatency::cpu0.data  42225193750                       # number of overall miss ticks (Tick)
system.l2cache1.overallMissLatency::total  42225492500                       # number of overall miss ticks (Tick)
system.l2cache1.demandAccesses::cpu0.inst            4                       # number of demand (read+write) accesses (Count)
system.l2cache1.demandAccesses::cpu0.data      1048583                       # number of demand (read+write) accesses (Count)
system.l2cache1.demandAccesses::total         1048587                       # number of demand (read+write) accesses (Count)
system.l2cache1.overallAccesses::cpu0.inst            4                       # number of overall (read+write) accesses (Count)
system.l2cache1.overallAccesses::cpu0.data      1048583                       # number of overall (read+write) accesses (Count)
system.l2cache1.overallAccesses::total        1048587                       # number of overall (read+write) accesses (Count)
system.l2cache1.demandMissRate::cpu0.inst            1                       # miss rate for demand accesses (Ratio)
system.l2cache1.demandMissRate::cpu0.data     0.500004                       # miss rate for demand accesses (Ratio)
system.l2cache1.demandMissRate::total        0.500006                       # miss rate for demand accesses (Ratio)
system.l2cache1.overallMissRate::cpu0.inst            1                       # miss rate for overall accesses (Ratio)
system.l2cache1.overallMissRate::cpu0.data     0.500004                       # miss rate for overall accesses (Ratio)
system.l2cache1.overallMissRate::total       0.500006                       # miss rate for overall accesses (Ratio)
system.l2cache1.demandAvgMissLatency::cpu0.inst 74687.500000                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache1.demandAvgMissLatency::cpu0.data 80536.936673                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache1.demandAvgMissLatency::total 80536.892047                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache1.overallAvgMissLatency::cpu0.inst 74687.500000                       # average overall miss latency ((Tick/Count))
system.l2cache1.overallAvgMissLatency::cpu0.data 80536.936673                       # average overall miss latency ((Tick/Count))
system.l2cache1.overallAvgMissLatency::total 80536.892047                       # average overall miss latency ((Tick/Count))
system.l2cache1.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l2cache1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache1.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l2cache1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache1.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache1.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache1.writebacks::writebacks             14                       # number of writebacks (Count)
system.l2cache1.writebacks::total                  14                       # number of writebacks (Count)
system.l2cache1.demandMshrMisses::cpu0.inst            4                       # number of demand (read+write) MSHR misses (Count)
system.l2cache1.demandMshrMisses::cpu0.data       524296                       # number of demand (read+write) MSHR misses (Count)
system.l2cache1.demandMshrMisses::total        524300                       # number of demand (read+write) MSHR misses (Count)
system.l2cache1.overallMshrMisses::cpu0.inst            4                       # number of overall MSHR misses (Count)
system.l2cache1.overallMshrMisses::cpu0.data       524296                       # number of overall MSHR misses (Count)
system.l2cache1.overallMshrMisses::l2cache1.prefetcher       524287                       # number of overall MSHR misses (Count)
system.l2cache1.overallMshrMisses::total      1048587                       # number of overall MSHR misses (Count)
system.l2cache1.demandMshrMissLatency::cpu0.inst       273750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache1.demandMshrMissLatency::cpu0.data  39603738750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache1.demandMshrMissLatency::total  39604012500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache1.overallMshrMissLatency::cpu0.inst       273750                       # number of overall MSHR miss ticks (Tick)
system.l2cache1.overallMshrMissLatency::cpu0.data  39603738750                       # number of overall MSHR miss ticks (Tick)
system.l2cache1.overallMshrMissLatency::l2cache1.prefetcher  39020209785                       # number of overall MSHR miss ticks (Tick)
system.l2cache1.overallMshrMissLatency::total  78624222285                       # number of overall MSHR miss ticks (Tick)
system.l2cache1.demandMshrMissRate::cpu0.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache1.demandMshrMissRate::cpu0.data     0.500004                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache1.demandMshrMissRate::total     0.500006                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache1.overallMshrMissRate::cpu0.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache1.overallMshrMissRate::cpu0.data     0.500004                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache1.overallMshrMissRate::l2cache1.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache1.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache1.demandAvgMshrMissLatency::cpu0.inst 68437.500000                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.demandAvgMshrMissLatency::cpu0.data 75536.984356                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.demandAvgMshrMissLatency::total 75536.930193                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.overallAvgMshrMissLatency::cpu0.inst 68437.500000                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.overallAvgMshrMissLatency::cpu0.data 75536.984356                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.overallAvgMshrMissLatency::l2cache1.prefetcher 74425.285740                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.overallAvgMshrMissLatency::total 74981.114857                       # average overall mshr miss latency ((Tick/Count))
system.l2cache1.replacements                  1048583                       # number of replacements (Count)
system.l2cache1.CleanEvict.mshrMisses::writebacks            5                       # number of CleanEvict MSHR misses (Count)
system.l2cache1.CleanEvict.mshrMisses::total            5                       # number of CleanEvict MSHR misses (Count)
system.l2cache1.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache1.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache1.HardPFReq.mshrMisses::l2cache1.prefetcher       524287                       # number of HardPFReq MSHR misses (Count)
system.l2cache1.HardPFReq.mshrMisses::total       524287                       # number of HardPFReq MSHR misses (Count)
system.l2cache1.HardPFReq.mshrMissLatency::l2cache1.prefetcher  39020209785                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache1.HardPFReq.mshrMissLatency::total  39020209785                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache1.HardPFReq.mshrMissRate::l2cache1.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache1.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache1.HardPFReq.avgMshrMissLatency::l2cache1.prefetcher 74425.285740                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache1.HardPFReq.avgMshrMissLatency::total 74425.285740                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache1.ReadExReq.misses::cpu0.data            1                       # number of ReadExReq misses (Count)
system.l2cache1.ReadExReq.misses::total             1                       # number of ReadExReq misses (Count)
system.l2cache1.ReadExReq.missLatency::cpu0.data        27250                       # number of ReadExReq miss ticks (Tick)
system.l2cache1.ReadExReq.missLatency::total        27250                       # number of ReadExReq miss ticks (Tick)
system.l2cache1.ReadExReq.accesses::cpu0.data            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache1.ReadExReq.accesses::total            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache1.ReadExReq.missRate::cpu0.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache1.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache1.ReadExReq.avgMissLatency::cpu0.data        27250                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache1.ReadExReq.avgMissLatency::total        27250                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache1.ReadExReq.mshrMisses::cpu0.data            1                       # number of ReadExReq MSHR misses (Count)
system.l2cache1.ReadExReq.mshrMisses::total            1                       # number of ReadExReq MSHR misses (Count)
system.l2cache1.ReadExReq.mshrMissLatency::cpu0.data        22250                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache1.ReadExReq.mshrMissLatency::total        22250                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache1.ReadExReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache1.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache1.ReadExReq.avgMshrMissLatency::cpu0.data        22250                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache1.ReadExReq.avgMshrMissLatency::total        22250                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.hits::cpu0.data       524287                       # number of ReadSharedReq hits (Count)
system.l2cache1.ReadSharedReq.hits::total       524287                       # number of ReadSharedReq hits (Count)
system.l2cache1.ReadSharedReq.misses::cpu0.inst            4                       # number of ReadSharedReq misses (Count)
system.l2cache1.ReadSharedReq.misses::cpu0.data       524295                       # number of ReadSharedReq misses (Count)
system.l2cache1.ReadSharedReq.misses::total       524299                       # number of ReadSharedReq misses (Count)
system.l2cache1.ReadSharedReq.missLatency::cpu0.inst       298750                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache1.ReadSharedReq.missLatency::cpu0.data  42225166500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache1.ReadSharedReq.missLatency::total  42225465250                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache1.ReadSharedReq.accesses::cpu0.inst            4                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache1.ReadSharedReq.accesses::cpu0.data      1048582                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache1.ReadSharedReq.accesses::total      1048586                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache1.ReadSharedReq.missRate::cpu0.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.missRate::cpu0.data     0.500004                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.missRate::total     0.500006                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.avgMissLatency::cpu0.inst 74687.500000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.avgMissLatency::cpu0.data 80537.038309                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.avgMissLatency::total 80536.993681                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.mshrMisses::cpu0.inst            4                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache1.ReadSharedReq.mshrMisses::cpu0.data       524295                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache1.ReadSharedReq.mshrMisses::total       524299                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache1.ReadSharedReq.mshrMissLatency::cpu0.inst       273750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache1.ReadSharedReq.mshrMissLatency::cpu0.data  39603716500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache1.ReadSharedReq.mshrMissLatency::total  39603990250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache1.ReadSharedReq.mshrMissRate::cpu0.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.mshrMissRate::cpu0.data     0.500004                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.mshrMissRate::total     0.500006                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache1.ReadSharedReq.avgMshrMissLatency::cpu0.inst 68437.500000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.avgMshrMissLatency::cpu0.data 75537.085992                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache1.ReadSharedReq.avgMshrMissLatency::total 75537.031827                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache1.WritebackDirty.hits::writebacks           14                       # number of WritebackDirty hits (Count)
system.l2cache1.WritebackDirty.hits::total           14                       # number of WritebackDirty hits (Count)
system.l2cache1.WritebackDirty.accesses::writebacks           14                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache1.WritebackDirty.accesses::total           14                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache1.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache1.prefetcher.demandMshrMisses       524300                       # demands not covered by prefetchs (Count)
system.l2cache1.prefetcher.pfIssued            524287                       # number of hwpf issued (Count)
system.l2cache1.prefetcher.pfUseful            524287                       # number of useful prefetch (Count)
system.l2cache1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache1.prefetcher.accuracy                 1                       # accuracy of the prefetcher (Count)
system.l2cache1.prefetcher.coverage          0.499994                       # coverage brought by this prefetcher (Count)
system.l2cache1.prefetcher.pfHitInCache             0                       # number of prefetches hitting in cache (Count)
system.l2cache1.prefetcher.pfHitInMSHR              0                       # number of prefetches hitting in a MSHR (Count)
system.l2cache1.prefetcher.pfHitInWB                0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache1.prefetcher.pfLate                   0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache1.prefetcher.pfIdentified        524287                       # number of prefetch candidates identified (Count)
system.l2cache1.prefetcher.pfBufferHit              0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache1.prefetcher.pfInCache                0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache1.prefetcher.pfSpanPage               1                       # number of prefetches that crossed the page (Count)
system.l2cache1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache1.tags.tagsInUse                   2048                       # Average ticks per tags in use ((Tick/Count))
system.l2cache1.tags.totalRefs                2620423                       # Total number of references to valid blocks. (Count)
system.l2cache1.tags.sampledRefs              1048583                       # Sample count of references to valid blocks. (Count)
system.l2cache1.tags.avgRefs                 2.499013                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache1.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache1.tags.occupancies::cpu0.inst     0.008204                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache1.tags.occupancies::cpu0.data  1024.989515                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache1.tags.occupancies::cpu0.dcache.prefetcher     0.006123                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache1.tags.occupancies::l2cache1.prefetcher  1022.996157                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache1.tags.avgOccs::cpu0.inst      0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache1.tags.avgOccs::cpu0.data      0.500483                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache1.tags.avgOccs::cpu0.dcache.prefetcher     0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache1.tags.avgOccs::l2cache1.prefetcher     0.499510                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache1.tags.avgOccs::total                 1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache1.tags.occupanciesTaskId::1022         1024                       # Occupied blocks per task id (Count)
system.l2cache1.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.l2cache1.tags.ageTaskId_1022::0             24                       # Occupied blocks per task id, per block age (Count)
system.l2cache1.tags.ageTaskId_1022::1            212                       # Occupied blocks per task id, per block age (Count)
system.l2cache1.tags.ageTaskId_1022::2            788                       # Occupied blocks per task id, per block age (Count)
system.l2cache1.tags.ageTaskId_1024::0             25                       # Occupied blocks per task id, per block age (Count)
system.l2cache1.tags.ageTaskId_1024::1            212                       # Occupied blocks per task id, per block age (Count)
system.l2cache1.tags.ageTaskId_1024::2            787                       # Occupied blocks per task id, per block age (Count)
system.l2cache1.tags.ratioOccsTaskId::1022     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache1.tags.ratioOccsTaskId::1024     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache1.tags.tagAccesses              9437263                       # Number of tag accesses (Count)
system.l2cache1.tags.dataAccesses             9437263                       # Number of data accesses (Count)
system.l2cache1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache2.avgMshrOccupancy                    0                       # number of MSHRs occupancy (Count)
system.l2cache2.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l2cache2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache2.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l2cache2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache2.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache2.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache2.replacements                        0                       # number of replacements (Count)
system.l2cache2.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache2.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.l2cache2.prefetcher.pfIssued                 0                       # number of hwpf issued (Count)
system.l2cache2.prefetcher.pfUseful                 0                       # number of useful prefetch (Count)
system.l2cache2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache2.prefetcher.accuracy               nan                       # accuracy of the prefetcher (Count)
system.l2cache2.prefetcher.coverage               nan                       # coverage brought by this prefetcher (Count)
system.l2cache2.prefetcher.pfHitInCache             0                       # number of prefetches hitting in cache (Count)
system.l2cache2.prefetcher.pfHitInMSHR              0                       # number of prefetches hitting in a MSHR (Count)
system.l2cache2.prefetcher.pfHitInWB                0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache2.prefetcher.pfLate                   0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache2.prefetcher.pfIdentified             0                       # number of prefetch candidates identified (Count)
system.l2cache2.prefetcher.pfBufferHit              0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache2.prefetcher.pfInCache                0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache2.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache2.prefetcher.pfSpanPage               0                       # number of prefetches that crossed the page (Count)
system.l2cache2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache2.tags.tagsInUse                      0                       # Average ticks per tags in use ((Tick/Count))
system.l2cache2.tags.totalRefs                      0                       # Total number of references to valid blocks. (Count)
system.l2cache2.tags.sampledRefs                    0                       # Sample count of references to valid blocks. (Count)
system.l2cache2.tags.avgRefs                      nan                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache2.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache2.tags.tagAccesses                    0                       # Number of tag accesses (Count)
system.l2cache2.tags.dataAccesses                   0                       # Number of data accesses (Count)
system.l2cache2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.transDist::ReadResp              1048582                       # Transaction distribution (Count)
system.l3bus.transDist::WritebackDirty             28                       # Transaction distribution (Count)
system.l3bus.transDist::CleanEvict            2097137                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExReq                   1                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExResp                  1                       # Transaction distribution (Count)
system.l3bus.transDist::ReadSharedReq         1048586                       # Transaction distribution (Count)
system.l3bus.pktCount_system.l2cache1.mem_side_port::system.l3cache.cpu_side_port      3145752                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktCount::total                  3145752                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktSize_system.l2cache1.mem_side_port::system.l3cache.cpu_side_port    134220416                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.pktSize::total                 134220416                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.snoops                           1048583                       # Total snoops (Count)
system.l3bus.snoopTraffic                        1792                       # Total snoop traffic (Byte)
system.l3bus.snoopFanout::samples             2097170                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::mean               0.000003                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::stdev              0.001691                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::0                   2097164    100.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::1                         6      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::total               2097170                       # Request fanout histogram (Count)
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.reqLayer0.occupancy            524306250                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.respLayer0.occupancy          1571825917                       # Layer occupancy (ticks) (Tick)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l3bus.snoop_filter.totRequests         2097169                       # Total number of requests made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleRequests      1048582                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3bus.snoop_filter.totSnoops                 6                       # Total number of snoops made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleSnoops            6                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3cache.avgMshrOccupancy              0.206653                       # number of MSHRs occupancy (Count)
system.l3cache.demandMisses::cpu0.inst              4                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu0.data         524296                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::l2cache1.prefetcher       524287                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::total            1048587                       # number of demand (read+write) misses (Count)
system.l3cache.overallMisses::cpu0.inst             4                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu0.data        524296                       # number of overall misses (Count)
system.l3cache.overallMisses::l2cache1.prefetcher       524287                       # number of overall misses (Count)
system.l3cache.overallMisses::total           1048587                       # number of overall misses (Count)
system.l3cache.demandMissLatency::cpu0.inst       245000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu0.data  36589065500                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::l2cache1.prefetcher  38660155750                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::total   75249466250                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.overallMissLatency::cpu0.inst       245000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu0.data  36589065500                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::l2cache1.prefetcher  38660155750                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::total  75249466250                       # number of overall miss ticks (Tick)
system.l3cache.demandAccesses::cpu0.inst            4                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu0.data       524296                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::l2cache1.prefetcher       524287                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::total          1048587                       # number of demand (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu0.inst            4                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu0.data       524296                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::l2cache1.prefetcher       524287                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::total         1048587                       # number of overall (read+write) accesses (Count)
system.l3cache.demandMissRate::cpu0.inst            1                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu0.data            1                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::l2cache1.prefetcher            1                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::total                1                       # miss rate for demand accesses (Ratio)
system.l3cache.overallMissRate::cpu0.inst            1                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu0.data            1                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::l2cache1.prefetcher            1                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::total               1                       # miss rate for overall accesses (Ratio)
system.l3cache.demandAvgMissLatency::cpu0.inst        61250                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu0.data 69787.039192                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::l2cache1.prefetcher 73738.535859                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::total 71762.730465                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu0.inst        61250                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu0.data 69787.039192                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::l2cache1.prefetcher 73738.535859                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 71762.730465                       # average overall miss latency ((Tick/Count))
system.l3cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.writebacks::writebacks              14                       # number of writebacks (Count)
system.l3cache.writebacks::total                   14                       # number of writebacks (Count)
system.l3cache.demandMshrMisses::cpu0.inst            4                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu0.data       524296                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::l2cache1.prefetcher       524287                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::total        1048587                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu0.inst            4                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu0.data       524296                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::l2cache1.prefetcher       524287                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::total       1048587                       # number of overall MSHR misses (Count)
system.l3cache.demandMshrMissLatency::cpu0.inst       245000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu0.data  36589065500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::l2cache1.prefetcher  38660155750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::total  75249466250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu0.inst       245000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu0.data  36589065500                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::l2cache1.prefetcher  38660155750                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::total  75249466250                       # number of overall MSHR miss ticks (Tick)
system.l3cache.demandMshrMissRate::cpu0.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu0.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::l2cache1.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu0.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu0.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::l2cache1.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.demandAvgMshrMissLatency::cpu0.inst        61250                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu0.data 69787.039192                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::l2cache1.prefetcher 73738.535859                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::total 71762.730465                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu0.inst        61250                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu0.data 69787.039192                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::l2cache1.prefetcher 73738.535859                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::total 71762.730465                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.replacements                   1048583                       # number of replacements (Count)
system.l3cache.CleanEvict.mshrMisses::writebacks            5                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMisses::total            5                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.ReadExReq.misses::cpu0.data            1                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.misses::total              1                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.missLatency::cpu0.data        16500                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.missLatency::total        16500                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.accesses::cpu0.data            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::total            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.missRate::cpu0.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMissLatency::cpu0.data        16500                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMissLatency::total        16500                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.mshrMisses::cpu0.data            1                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMisses::total            1                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMissLatency::cpu0.data        16500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissLatency::total        16500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMshrMissLatency::cpu0.data        16500                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMshrMissLatency::total        16500                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.misses::cpu0.inst            4                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu0.data       524295                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::l2cache1.prefetcher       524287                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::total      1048586                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.missLatency::cpu0.inst       245000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu0.data  36589049000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::l2cache1.prefetcher  38660155750                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::total  75249449750                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.accesses::cpu0.inst            4                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu0.data       524295                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::l2cache1.prefetcher       524287                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::total      1048586                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.missRate::cpu0.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu0.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::l2cache1.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMissLatency::cpu0.inst        61250                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu0.data 69787.140827                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::l2cache1.prefetcher 73738.535859                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::total 71762.783167                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.mshrMisses::cpu0.inst            4                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu0.data       524295                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::l2cache1.prefetcher       524287                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::total      1048586                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu0.inst       245000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu0.data  36589049000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::l2cache1.prefetcher  38660155750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::total  75249449750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissRate::cpu0.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::l2cache1.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu0.inst        61250                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu0.data 69787.140827                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::l2cache1.prefetcher 73738.535859                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::total 71762.783167                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.WritebackDirty.hits::writebacks           14                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.hits::total           14                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.accesses::writebacks           14                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.accesses::total           14                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.prefetcher.demandMshrMisses      1048587                       # demands not covered by prefetchs (Count)
system.l3cache.prefetcher.pfIssued                  0                       # number of hwpf issued (Count)
system.l3cache.prefetcher.pfUseful                  0                       # number of useful prefetch (Count)
system.l3cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l3cache.prefetcher.accuracy                nan                       # accuracy of the prefetcher (Count)
system.l3cache.prefetcher.coverage                  0                       # coverage brought by this prefetcher (Count)
system.l3cache.prefetcher.pfHitInCache              0                       # number of prefetches hitting in cache (Count)
system.l3cache.prefetcher.pfHitInMSHR               0                       # number of prefetches hitting in a MSHR (Count)
system.l3cache.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.l3cache.prefetcher.pfLate                    0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l3cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified (Count)
system.l3cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue (Count)
system.l3cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l3cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l3cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l3cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page (Count)
system.l3cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l3cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.tags.tagsInUse                   16384                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.totalRefs                 2097160                       # Total number of references to valid blocks. (Count)
system.l3cache.tags.sampledRefs               1048583                       # Sample count of references to valid blocks. (Count)
system.l3cache.tags.avgRefs                  1.999994                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache.tags.occupancies::cpu0.inst     0.078517                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu0.data  8255.892980                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu0.dcache.prefetcher     0.059346                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::l2cache1.prefetcher  8127.969158                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.avgOccs::cpu0.inst       0.000005                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu0.data       0.503900                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu0.dcache.prefetcher     0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::l2cache1.prefetcher     0.496092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.occupanciesTaskId::1022         8192                       # Occupied blocks per task id (Count)
system.l3cache.tags.occupanciesTaskId::1024         8192                       # Occupied blocks per task id (Count)
system.l3cache.tags.ageTaskId_1022::0              24                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::1             212                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::2            2112                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::3            5844                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::0              25                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::1             212                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::2            2113                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::3            5842                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ratioOccsTaskId::1022     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.ratioOccsTaskId::1024     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.tagAccesses              34603287                       # Number of tag accesses (Count)
system.l3cache.tags.dataAccesses             34603287                       # Number of data accesses (Count)
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu0.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu0.data::samples   1048578.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_l2cache1.prefetcher::samples   1048557.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       1.980696719476                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             1                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             1                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              3076097                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                  18                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1048588                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                          14                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    2097176                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                        28                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      31                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     26                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        6.60                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       65.97                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                2097176                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::7                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                    28                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::7                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   524291                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   524291                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                   131073                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                   131072                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                   131070                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                   131070                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                   131070                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                   131070                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                   131069                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                   131069                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::64                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::65                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::66                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::67                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::68                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::69                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::70                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::71                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::72                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::73                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::74                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::75                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::76                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::77                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::78                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::79                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::80                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::81                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::82                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::83                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::84                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::85                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::86                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::87                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::88                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::89                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::90                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::91                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::92                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::93                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::94                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::95                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::96                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::97                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::98                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::99                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::100                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::101                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::102                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::103                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::104                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::105                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::106                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::107                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::108                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::109                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::110                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::111                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::112                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::113                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::114                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::115                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::116                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::117                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::118                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::119                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::120                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::121                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::122                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::123                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::124                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::125                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::126                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::127                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean        10486059                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean   10486059.000000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev            nan                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1.04858e+07-1.07479e+07            1    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total              1                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean              19                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      19.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev            nan                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 1    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total              1                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1984                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                134219264                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                  1792                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               601244202.23206019                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               8027.38428367                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   223235981500                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      212889.14                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu0.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu0.data     67108928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::l2cache1.prefetcher     67107648                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks         1216                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu0.inst 2866.922958454894                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu0.data 300618947.500775754452                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::l2cache1.prefetcher 300613213.654858887196                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 5447.153621064299                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu0.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu0.data      1048592                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::l2cache1.prefetcher      1048574                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks           28                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu0.inst       199920                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu0.data  42734646832                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::l2cache1.prefetcher  46899488534                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 17730833401430                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu0.inst     19992.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu0.data     40754.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::l2cache1.prefetcher     44726.92                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 633244050051.07                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu0.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu0.data     67109248                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::l2cache1.prefetcher     67108736                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       134218624                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu0.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks         1792                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total         1792                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu0.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu0.data       524291                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::l2cache1.prefetcher       524287                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1048583                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks           14                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total              14                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu0.inst           2867                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu0.data      300620381                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::l2cache1.prefetcher    300618087                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          601241335                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu0.inst         2867                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total           2867                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks         8027                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total              8027                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks         8027                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu0.inst          2867                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu0.data     300620381                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::l2cache1.prefetcher    300618087                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         601249363                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               2097144                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                   19                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         65546                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         65540                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         65533                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        65516                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::16        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::17        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::18        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::19        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::20        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::21        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::22        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::23        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::24        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::25        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::26        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::27        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::28        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::29        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::30        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::31        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             9                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              52951092438                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             6987683808                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         89634335286                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 25249.14                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            42741.14                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              1953782                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                  15                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             93.16                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            78.95                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       143372                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   936.169852                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   879.050312                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   224.451037                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127            1      0.00%      0.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         4101      2.86%      2.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         4099      2.86%      5.72% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         4096      2.86%      8.58% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639            2      0.00%      8.58% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         4097      2.86%     11.44% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         4098      2.86%     14.29% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         4096      2.86%     17.15% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       118782     82.85%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       143372                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          134217216                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten            1216                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               601.235028                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 0.005447                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     3.13                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 3.13                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                93.16                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy     111793224.815983                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy     197358039.194452                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    2876196485.030410                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy   44822.064000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 19378130318.132576                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 39056146437.943024                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 45901564459.024757                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   107521233786.188171                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    481.648584                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 139489705650                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  10035200000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  73711763100                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy     111779190.431983                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy     197333263.108851                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    2876152598.592009                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 19378130318.132576                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 39058048302.892532                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 45900417621.943230                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   107521861295.084122                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    481.651395                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 139486107760                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  10035200000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  73715056990                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1048582                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            14                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1048568                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                  1                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        1048587                       # Transaction distribution (Count)
system.membus.pktCount_system.l3cache.mem_side_port::system.mem_ctrl.port      3145753                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3cache.mem_side_port::total      3145753                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 3145753                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3cache.mem_side_port::system.mem_ctrl.port    134220416                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3cache.mem_side_port::total    134220416                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                134220416                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1048588                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1048588    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1048588                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 223236668750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer8.occupancy           524320500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy         2383061822                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2097170                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1048582                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
