#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x563e8a88f180 .scope module, "Decoder" "Decoder" 2 1;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "rdy_in";
    .port_info 3 /INPUT 32 "inst";
    .port_info 4 /OUTPUT 1 "is_R";
    .port_info 5 /OUTPUT 1 "is_I";
    .port_info 6 /OUTPUT 1 "is_S";
    .port_info 7 /OUTPUT 1 "is_B";
    .port_info 8 /OUTPUT 1 "is_U";
    .port_info 9 /OUTPUT 1 "is_J";
L_0x563e8a91f5d0 .functor OR 1, L_0x563e8a931390, L_0x563e8a931680, C4<0>, C4<0>;
L_0x563e8a8bfec0 .functor OR 1, L_0x563e8a91f5d0, L_0x563e8a931a20, C4<0>, C4<0>;
L_0x563e8a8ad850 .functor OR 1, L_0x563e8a932420, L_0x563e8a9327b0, C4<0>, C4<0>;
v0x563e8a8bffe0_0 .net *"_ivl_1", 6 0, L_0x563e8a91ea80;  1 drivers
L_0x7fd1672e8330 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x563e8a8c00b0_0 .net *"_ivl_101", 5 0, L_0x7fd1672e8330;  1 drivers
L_0x7fd1672e8378 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x563e8a8b7180_0 .net/2u *"_ivl_102", 6 0, L_0x7fd1672e8378;  1 drivers
v0x563e8a8ad970_0 .net *"_ivl_106", 6 0, L_0x563e8a931fb0;  1 drivers
L_0x7fd1672e83c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x563e8a8ac540_0 .net *"_ivl_109", 5 0, L_0x7fd1672e83c0;  1 drivers
L_0x7fd1672e8408 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x563e8a8aa430_0 .net/2u *"_ivl_110", 6 0, L_0x7fd1672e8408;  1 drivers
v0x563e8a8a84d0_0 .net *"_ivl_114", 6 0, L_0x563e8a932330;  1 drivers
L_0x7fd1672e8450 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x563e8a8f8290_0 .net *"_ivl_117", 5 0, L_0x7fd1672e8450;  1 drivers
L_0x7fd1672e8498 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x563e8a8f8370_0 .net/2u *"_ivl_118", 6 0, L_0x7fd1672e8498;  1 drivers
v0x563e8a8f8450_0 .net *"_ivl_120", 0 0, L_0x563e8a932420;  1 drivers
v0x563e8a8f8510_0 .net *"_ivl_122", 6 0, L_0x563e8a9326c0;  1 drivers
L_0x7fd1672e84e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x563e8a8f85f0_0 .net *"_ivl_125", 5 0, L_0x7fd1672e84e0;  1 drivers
L_0x7fd1672e8528 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x563e8a8f86d0_0 .net/2u *"_ivl_126", 6 0, L_0x7fd1672e8528;  1 drivers
v0x563e8a8f87b0_0 .net *"_ivl_128", 0 0, L_0x563e8a9327b0;  1 drivers
v0x563e8a8f8870_0 .net *"_ivl_13", 4 0, L_0x563e8a91f0b0;  1 drivers
v0x563e8a8f8950_0 .net *"_ivl_132", 6 0, L_0x563e8a932b00;  1 drivers
L_0x7fd1672e8570 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x563e8a8f8a30_0 .net *"_ivl_135", 5 0, L_0x7fd1672e8570;  1 drivers
L_0x7fd1672e85b8 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x563e8a8f8b10_0 .net/2u *"_ivl_136", 6 0, L_0x7fd1672e85b8;  1 drivers
v0x563e8a8f8bf0_0 .net *"_ivl_17", 4 0, L_0x563e8a91f240;  1 drivers
v0x563e8a8f8cd0_0 .net *"_ivl_21", 6 0, L_0x563e8a91f460;  1 drivers
v0x563e8a8f8db0_0 .net *"_ivl_27", 6 0, L_0x563e8a91f6e0;  1 drivers
v0x563e8a8f8e90_0 .net *"_ivl_29", 4 0, L_0x563e8a91f940;  1 drivers
v0x563e8a8f8f70_0 .net *"_ivl_33", 0 0, L_0x563e8a91fc10;  1 drivers
v0x563e8a8f9050_0 .net *"_ivl_35", 0 0, L_0x563e8a91fcb0;  1 drivers
v0x563e8a8f9130_0 .net *"_ivl_37", 5 0, L_0x563e8a91fdf0;  1 drivers
v0x563e8a8f9210_0 .net *"_ivl_39", 3 0, L_0x563e8a91fec0;  1 drivers
L_0x7fd1672e8018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563e8a8f92f0_0 .net/2u *"_ivl_40", 0 0, L_0x7fd1672e8018;  1 drivers
v0x563e8a8f93d0_0 .net *"_ivl_45", 19 0, L_0x563e8a920230;  1 drivers
L_0x7fd1672e8060 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x563e8a8f94b0_0 .net/2u *"_ivl_46", 11 0, L_0x7fd1672e8060;  1 drivers
v0x563e8a8f9590_0 .net *"_ivl_5", 4 0, L_0x563e8a91eca0;  1 drivers
v0x563e8a8f9670_0 .net *"_ivl_51", 0 0, L_0x563e8a9304e0;  1 drivers
v0x563e8a8f9750_0 .net *"_ivl_53", 7 0, L_0x563e8a930650;  1 drivers
v0x563e8a8f9830_0 .net *"_ivl_55", 0 0, L_0x563e8a930900;  1 drivers
v0x563e8a8f9910_0 .net *"_ivl_57", 9 0, L_0x563e8a930a80;  1 drivers
L_0x7fd1672e80a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563e8a8f99f0_0 .net/2u *"_ivl_58", 0 0, L_0x7fd1672e80a8;  1 drivers
v0x563e8a8f9ad0_0 .net *"_ivl_62", 6 0, L_0x563e8a930ed0;  1 drivers
L_0x7fd1672e80f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x563e8a8f9bb0_0 .net *"_ivl_65", 5 0, L_0x7fd1672e80f0;  1 drivers
L_0x7fd1672e8138 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x563e8a8f9c90_0 .net/2u *"_ivl_66", 6 0, L_0x7fd1672e8138;  1 drivers
v0x563e8a8f9d70_0 .net *"_ivl_70", 6 0, L_0x563e8a9312a0;  1 drivers
L_0x7fd1672e8180 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x563e8a8f9e50_0 .net *"_ivl_73", 5 0, L_0x7fd1672e8180;  1 drivers
L_0x7fd1672e81c8 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x563e8a8f9f30_0 .net/2u *"_ivl_74", 6 0, L_0x7fd1672e81c8;  1 drivers
v0x563e8a8fa010_0 .net *"_ivl_76", 0 0, L_0x563e8a931390;  1 drivers
v0x563e8a8fa0d0_0 .net *"_ivl_78", 6 0, L_0x563e8a9315e0;  1 drivers
L_0x7fd1672e8210 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x563e8a8fa1b0_0 .net *"_ivl_81", 5 0, L_0x7fd1672e8210;  1 drivers
L_0x7fd1672e8258 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x563e8a8fa290_0 .net/2u *"_ivl_82", 6 0, L_0x7fd1672e8258;  1 drivers
v0x563e8a8fa370_0 .net *"_ivl_84", 0 0, L_0x563e8a931680;  1 drivers
v0x563e8a8fa430_0 .net *"_ivl_87", 0 0, L_0x563e8a91f5d0;  1 drivers
v0x563e8a8fa4f0_0 .net *"_ivl_88", 6 0, L_0x563e8a931930;  1 drivers
v0x563e8a8fa5d0_0 .net *"_ivl_9", 2 0, L_0x563e8a91eeb0;  1 drivers
L_0x7fd1672e82a0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x563e8a8fa6b0_0 .net *"_ivl_91", 5 0, L_0x7fd1672e82a0;  1 drivers
L_0x7fd1672e82e8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x563e8a8fa790_0 .net/2u *"_ivl_92", 6 0, L_0x7fd1672e82e8;  1 drivers
v0x563e8a8fa870_0 .net *"_ivl_94", 0 0, L_0x563e8a931a20;  1 drivers
v0x563e8a8fa930_0 .net *"_ivl_98", 6 0, L_0x563e8a931c90;  1 drivers
o0x7fd16787ba08 .functor BUFZ 1, C4<z>; HiZ drive
v0x563e8a8faa10_0 .net "clk_in", 0 0, o0x7fd16787ba08;  0 drivers
v0x563e8a8faad0_0 .net "funct3", 0 0, L_0x563e8a91ef50;  1 drivers
v0x563e8a8fab90_0 .net "funct7", 0 0, L_0x563e8a91f500;  1 drivers
v0x563e8a8fac50_0 .net "imm_B", 12 0, L_0x563e8a91fd50;  1 drivers
v0x563e8a8fad30_0 .net "imm_I", 11 0, L_0x563e8a91f640;  1 drivers
v0x563e8a8fae10_0 .net "imm_J", 20 0, L_0x563e8a930b80;  1 drivers
v0x563e8a8faef0_0 .net "imm_S", 11 0, L_0x563e8a91fa10;  1 drivers
v0x563e8a8fafd0_0 .net "imm_U", 31 0, L_0x563e8a9303a0;  1 drivers
o0x7fd16787bb88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x563e8a8fb0b0_0 .net "inst", 31 0, o0x7fd16787bb88;  0 drivers
v0x563e8a8fb190_0 .net "is_B", 0 0, L_0x563e8a9320a0;  1 drivers
v0x563e8a8fb250_0 .net "is_I", 0 0, L_0x563e8a8bfec0;  1 drivers
v0x563e8a8fb310_0 .net "is_J", 0 0, L_0x563e8a932bf0;  1 drivers
v0x563e8a8fb7e0_0 .net "is_R", 0 0, L_0x563e8a931060;  1 drivers
v0x563e8a8fb8a0_0 .net "is_S", 0 0, L_0x563e8a931d30;  1 drivers
v0x563e8a8fb960_0 .net "is_U", 0 0, L_0x563e8a8ad850;  1 drivers
v0x563e8a8fba20_0 .net "opcode", 0 0, L_0x563e8a91eb80;  1 drivers
v0x563e8a8fbae0_0 .net "rd", 0 0, L_0x563e8a91ed90;  1 drivers
o0x7fd16787bd38 .functor BUFZ 1, C4<z>; HiZ drive
v0x563e8a8fbba0_0 .net "rdy_in", 0 0, o0x7fd16787bd38;  0 drivers
v0x563e8a8fbc60_0 .net "rs1", 0 0, L_0x563e8a91f150;  1 drivers
v0x563e8a8fbd20_0 .net "rs2", 0 0, L_0x563e8a91f2e0;  1 drivers
o0x7fd16787bdc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x563e8a8fbde0_0 .net "rst_in", 0 0, o0x7fd16787bdc8;  0 drivers
L_0x563e8a91ea80 .part o0x7fd16787bb88, 0, 7;
L_0x563e8a91eb80 .part L_0x563e8a91ea80, 0, 1;
L_0x563e8a91eca0 .part o0x7fd16787bb88, 7, 5;
L_0x563e8a91ed90 .part L_0x563e8a91eca0, 0, 1;
L_0x563e8a91eeb0 .part o0x7fd16787bb88, 12, 3;
L_0x563e8a91ef50 .part L_0x563e8a91eeb0, 0, 1;
L_0x563e8a91f0b0 .part o0x7fd16787bb88, 15, 5;
L_0x563e8a91f150 .part L_0x563e8a91f0b0, 0, 1;
L_0x563e8a91f240 .part o0x7fd16787bb88, 20, 5;
L_0x563e8a91f2e0 .part L_0x563e8a91f240, 0, 1;
L_0x563e8a91f460 .part o0x7fd16787bb88, 25, 7;
L_0x563e8a91f500 .part L_0x563e8a91f460, 0, 1;
L_0x563e8a91f640 .part o0x7fd16787bb88, 20, 12;
L_0x563e8a91f6e0 .part o0x7fd16787bb88, 25, 7;
L_0x563e8a91f940 .part o0x7fd16787bb88, 7, 5;
L_0x563e8a91fa10 .concat [ 5 7 0 0], L_0x563e8a91f940, L_0x563e8a91f6e0;
L_0x563e8a91fc10 .part o0x7fd16787bb88, 31, 1;
L_0x563e8a91fcb0 .part o0x7fd16787bb88, 7, 1;
L_0x563e8a91fdf0 .part o0x7fd16787bb88, 25, 6;
L_0x563e8a91fec0 .part o0x7fd16787bb88, 8, 4;
LS_0x563e8a91fd50_0_0 .concat [ 1 4 6 1], L_0x7fd1672e8018, L_0x563e8a91fec0, L_0x563e8a91fdf0, L_0x563e8a91fcb0;
LS_0x563e8a91fd50_0_4 .concat [ 1 0 0 0], L_0x563e8a91fc10;
L_0x563e8a91fd50 .concat [ 12 1 0 0], LS_0x563e8a91fd50_0_0, LS_0x563e8a91fd50_0_4;
L_0x563e8a920230 .part o0x7fd16787bb88, 12, 20;
L_0x563e8a9303a0 .concat [ 12 20 0 0], L_0x7fd1672e8060, L_0x563e8a920230;
L_0x563e8a9304e0 .part o0x7fd16787bb88, 31, 1;
L_0x563e8a930650 .part o0x7fd16787bb88, 12, 8;
L_0x563e8a930900 .part o0x7fd16787bb88, 20, 1;
L_0x563e8a930a80 .part o0x7fd16787bb88, 21, 10;
LS_0x563e8a930b80_0_0 .concat [ 1 10 1 8], L_0x7fd1672e80a8, L_0x563e8a930a80, L_0x563e8a930900, L_0x563e8a930650;
LS_0x563e8a930b80_0_4 .concat [ 1 0 0 0], L_0x563e8a9304e0;
L_0x563e8a930b80 .concat [ 20 1 0 0], LS_0x563e8a930b80_0_0, LS_0x563e8a930b80_0_4;
L_0x563e8a930ed0 .concat [ 1 6 0 0], L_0x563e8a91eb80, L_0x7fd1672e80f0;
L_0x563e8a931060 .cmp/eq 7, L_0x563e8a930ed0, L_0x7fd1672e8138;
L_0x563e8a9312a0 .concat [ 1 6 0 0], L_0x563e8a91eb80, L_0x7fd1672e8180;
L_0x563e8a931390 .cmp/eq 7, L_0x563e8a9312a0, L_0x7fd1672e81c8;
L_0x563e8a9315e0 .concat [ 1 6 0 0], L_0x563e8a91eb80, L_0x7fd1672e8210;
L_0x563e8a931680 .cmp/eq 7, L_0x563e8a9315e0, L_0x7fd1672e8258;
L_0x563e8a931930 .concat [ 1 6 0 0], L_0x563e8a91eb80, L_0x7fd1672e82a0;
L_0x563e8a931a20 .cmp/eq 7, L_0x563e8a931930, L_0x7fd1672e82e8;
L_0x563e8a931c90 .concat [ 1 6 0 0], L_0x563e8a91eb80, L_0x7fd1672e8330;
L_0x563e8a931d30 .cmp/eq 7, L_0x563e8a931c90, L_0x7fd1672e8378;
L_0x563e8a931fb0 .concat [ 1 6 0 0], L_0x563e8a91eb80, L_0x7fd1672e83c0;
L_0x563e8a9320a0 .cmp/eq 7, L_0x563e8a931fb0, L_0x7fd1672e8408;
L_0x563e8a932330 .concat [ 1 6 0 0], L_0x563e8a91eb80, L_0x7fd1672e8450;
L_0x563e8a932420 .cmp/eq 7, L_0x563e8a932330, L_0x7fd1672e8498;
L_0x563e8a9326c0 .concat [ 1 6 0 0], L_0x563e8a91eb80, L_0x7fd1672e84e0;
L_0x563e8a9327b0 .cmp/eq 7, L_0x563e8a9326c0, L_0x7fd1672e8528;
L_0x563e8a932b00 .concat [ 1 6 0 0], L_0x563e8a91eb80, L_0x7fd1672e8570;
L_0x563e8a932bf0 .cmp/eq 7, L_0x563e8a932b00, L_0x7fd1672e85b8;
S_0x563e8a8d0970 .scope module, "dual_port_ram_sync" "dual_port_ram_sync" 3 29;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 6 "addr_a";
    .port_info 3 /INPUT 6 "addr_b";
    .port_info 4 /INPUT 8 "din_a";
    .port_info 5 /OUTPUT 8 "dout_a";
    .port_info 6 /OUTPUT 8 "dout_b";
P_0x563e8a79a8a0 .param/l "ADDR_WIDTH" 0 3 31, +C4<00000000000000000000000000000110>;
P_0x563e8a79a8e0 .param/l "DATA_WIDTH" 0 3 32, +C4<00000000000000000000000000001000>;
L_0x563e8a8ac420 .functor BUFZ 8, L_0x563e8a932eb0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x563e8a8aa2d0 .functor BUFZ 8, L_0x563e8a933110, C4<00000000>, C4<00000000>, C4<00000000>;
v0x563e8a8fc020_0 .net *"_ivl_0", 7 0, L_0x563e8a932eb0;  1 drivers
v0x563e8a8fc120_0 .net *"_ivl_10", 7 0, L_0x563e8a9331e0;  1 drivers
L_0x7fd1672e8648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563e8a8fc200_0 .net *"_ivl_13", 1 0, L_0x7fd1672e8648;  1 drivers
v0x563e8a8fc2c0_0 .net *"_ivl_2", 7 0, L_0x563e8a932f50;  1 drivers
L_0x7fd1672e8600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563e8a8fc3a0_0 .net *"_ivl_5", 1 0, L_0x7fd1672e8600;  1 drivers
v0x563e8a8fc480_0 .net *"_ivl_8", 7 0, L_0x563e8a933110;  1 drivers
o0x7fd16787c0f8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x563e8a8fc560_0 .net "addr_a", 5 0, o0x7fd16787c0f8;  0 drivers
o0x7fd16787c128 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x563e8a8fc640_0 .net "addr_b", 5 0, o0x7fd16787c128;  0 drivers
o0x7fd16787c158 .functor BUFZ 1, C4<z>; HiZ drive
v0x563e8a8fc720_0 .net "clk", 0 0, o0x7fd16787c158;  0 drivers
o0x7fd16787c188 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x563e8a8fc7e0_0 .net "din_a", 7 0, o0x7fd16787c188;  0 drivers
v0x563e8a8fc8c0_0 .net "dout_a", 7 0, L_0x563e8a8ac420;  1 drivers
v0x563e8a8fc9a0_0 .net "dout_b", 7 0, L_0x563e8a8aa2d0;  1 drivers
v0x563e8a8fca80_0 .var "q_addr_a", 5 0;
v0x563e8a8fcb60_0 .var "q_addr_b", 5 0;
v0x563e8a8fcc40 .array "ram", 0 63, 7 0;
o0x7fd16787c278 .functor BUFZ 1, C4<z>; HiZ drive
v0x563e8a8fcd00_0 .net "we", 0 0, o0x7fd16787c278;  0 drivers
E_0x563e8a83f460 .event posedge, v0x563e8a8fc720_0;
L_0x563e8a932eb0 .array/port v0x563e8a8fcc40, L_0x563e8a932f50;
L_0x563e8a932f50 .concat [ 6 2 0 0], v0x563e8a8fca80_0, L_0x7fd1672e8600;
L_0x563e8a933110 .array/port v0x563e8a8fcc40, L_0x563e8a9331e0;
L_0x563e8a9331e0 .concat [ 6 2 0 0], v0x563e8a8fcb60_0, L_0x7fd1672e8648;
S_0x563e8a8d9530 .scope module, "register" "register" 4 1;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "rdy_in";
    .port_info 3 /INPUT 5 "set_reg";
    .port_info 4 /INPUT 32 "set_val";
    .port_info 5 /INPUT 5 "set_reg_q";
    .port_info 6 /INPUT 32 "set_val_q";
    .port_info 7 /INPUT 1 "set_rdy_q";
    .port_info 8 /INPUT 5 "get_reg_1";
    .port_info 9 /INPUT 5 "get_reg_2";
    .port_info 10 /OUTPUT 32 "get_val_1";
    .port_info 11 /OUTPUT 32 "get_val_2";
    .port_info 12 /OUTPUT 32 "get_q";
    .port_info 13 /OUTPUT 1 "get_q_value";
    .port_info 14 /OUTPUT 1 "get_q_ready";
L_0x563e8a8a8370 .functor BUFZ 32, L_0x563e8a9333d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x563e8a8416d0 .functor BUFZ 32, L_0x563e8a933660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x563e8a933c40 .functor BUFZ 1, L_0x563e8a933b50, C4<0>, C4<0>, C4<0>;
v0x563e8a8fd000_0 .net *"_ivl_0", 31 0, L_0x563e8a9333d0;  1 drivers
v0x563e8a8fd100_0 .net *"_ivl_10", 6 0, L_0x563e8a933730;  1 drivers
L_0x7fd1672e86d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563e8a8fd1e0_0 .net *"_ivl_13", 1 0, L_0x7fd1672e86d8;  1 drivers
v0x563e8a8fd2a0_0 .net *"_ivl_16", 31 0, L_0x563e8a933920;  1 drivers
v0x563e8a8fd380_0 .net *"_ivl_2", 6 0, L_0x563e8a9334a0;  1 drivers
v0x563e8a8fd460_0 .net *"_ivl_20", 0 0, L_0x563e8a933b50;  1 drivers
L_0x7fd1672e8690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563e8a8fd540_0 .net *"_ivl_5", 1 0, L_0x7fd1672e8690;  1 drivers
v0x563e8a8fd620_0 .net *"_ivl_8", 31 0, L_0x563e8a933660;  1 drivers
o0x7fd16787c5a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x563e8a8fd700_0 .net "clk_in", 0 0, o0x7fd16787c5a8;  0 drivers
o0x7fd16787c5d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x563e8a8fd7c0_0 .net "get_q", 31 0, o0x7fd16787c5d8;  0 drivers
v0x563e8a8fd8a0_0 .net "get_q_ready", 0 0, L_0x563e8a933c40;  1 drivers
v0x563e8a8fd960_0 .net "get_q_value", 0 0, L_0x563e8a9339f0;  1 drivers
o0x7fd16787c668 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x563e8a8fda20_0 .net "get_reg_1", 4 0, o0x7fd16787c668;  0 drivers
o0x7fd16787c698 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x563e8a8fdb00_0 .net "get_reg_2", 4 0, o0x7fd16787c698;  0 drivers
v0x563e8a8fdbe0_0 .net "get_val_1", 31 0, L_0x563e8a8a8370;  1 drivers
v0x563e8a8fdcc0_0 .net "get_val_2", 31 0, L_0x563e8a8416d0;  1 drivers
v0x563e8a8fdda0 .array "q", 0 31, 31 0;
o0x7fd16787c728 .functor BUFZ 1, C4<z>; HiZ drive
v0x563e8a8fde60_0 .net "rdy_in", 0 0, o0x7fd16787c728;  0 drivers
v0x563e8a8fdf20 .array "ready", 0 31, 0 0;
v0x563e8a8fdfc0 .array "regfile", 0 31, 31 0;
o0x7fd16787c758 .functor BUFZ 1, C4<z>; HiZ drive
v0x563e8a8fe080_0 .net "rst_in", 0 0, o0x7fd16787c758;  0 drivers
o0x7fd16787c788 .functor BUFZ 1, C4<z>; HiZ drive
v0x563e8a8fe140_0 .net "set_rdy_q", 0 0, o0x7fd16787c788;  0 drivers
o0x7fd16787c7b8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x563e8a8fe200_0 .net "set_reg", 4 0, o0x7fd16787c7b8;  0 drivers
o0x7fd16787c7e8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x563e8a8fe2e0_0 .net "set_reg_q", 4 0, o0x7fd16787c7e8;  0 drivers
o0x7fd16787c818 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x563e8a8fe3c0_0 .net "set_val", 31 0, o0x7fd16787c818;  0 drivers
o0x7fd16787c848 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x563e8a8fe4a0_0 .net "set_val_q", 31 0, o0x7fd16787c848;  0 drivers
E_0x563e8a83f6b0 .event posedge, v0x563e8a8fd700_0;
L_0x563e8a9333d0 .array/port v0x563e8a8fdfc0, L_0x563e8a9334a0;
L_0x563e8a9334a0 .concat [ 5 2 0 0], o0x7fd16787c668, L_0x7fd1672e8690;
L_0x563e8a933660 .array/port v0x563e8a8fdfc0, L_0x563e8a933730;
L_0x563e8a933730 .concat [ 5 2 0 0], o0x7fd16787c698, L_0x7fd1672e86d8;
L_0x563e8a933920 .array/port v0x563e8a8fdda0, o0x7fd16787c5d8;
L_0x563e8a9339f0 .part L_0x563e8a933920, 0, 1;
L_0x563e8a933b50 .array/port v0x563e8a8fdf20, o0x7fd16787c5d8;
S_0x563e8a8b99d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 31, 4 31 0, S_0x563e8a8d9530;
 .timescale -12 -12;
v0x563e8a8fcf00_0 .var/i "i", 31 0;
S_0x563e8a8d98b0 .scope module, "testbench" "testbench" 5 5;
 .timescale -12 -12;
v0x563e8a91e8f0_0 .var "clk", 0 0;
v0x563e8a91e9b0_0 .var "rst", 0 0;
S_0x563e8a8db9f0 .scope module, "top" "riscv_top" 5 10, 6 4 0, S_0x563e8a8d98b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "EXCLK";
    .port_info 1 /INPUT 1 "btnC";
    .port_info 2 /OUTPUT 1 "Tx";
    .port_info 3 /INPUT 1 "Rx";
    .port_info 4 /OUTPUT 1 "led";
P_0x563e8a8f5740 .param/l "RAM_ADDR_WIDTH" 1 6 18, +C4<00000000000000000000000000010001>;
P_0x563e8a8f5780 .param/l "SIM" 0 6 6, +C4<00000000000000000000000000000001>;
P_0x563e8a8f57c0 .param/l "SYS_CLK_FREQ" 1 6 16, +C4<00000101111101011110000100000000>;
P_0x563e8a8f5800 .param/l "UART_BAUD_RATE" 1 6 17, +C4<00000000000000011100001000000000>;
L_0x563e8a933d00 .functor BUFZ 1, v0x563e8a91e8f0_0, C4<0>, C4<0>, C4<0>;
L_0x563e8a934650 .functor NOT 1, L_0x563e8a93ff40, C4<0>, C4<0>, C4<0>;
L_0x563e8a937b90 .functor OR 1, v0x563e8a91e720_0, v0x563e8a918a80_0, C4<0>, C4<0>;
L_0x563e8a93f5a0 .functor BUFZ 1, L_0x563e8a93ff40, C4<0>, C4<0>, C4<0>;
L_0x563e8a93f6b0 .functor BUFZ 8, L_0x563e8a9400b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fd1672e9410 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x563e8a93f8a0 .functor AND 32, L_0x563e8a93f770, L_0x7fd1672e9410, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x563e8a93fb00 .functor BUFZ 1, L_0x563e8a93f9b0, C4<0>, C4<0>, C4<0>;
L_0x563e8a93fd50 .functor BUFZ 8, L_0x563e8a934510, C4<00000000>, C4<00000000>, C4<00000000>;
v0x563e8a91bd00_0 .net "EXCLK", 0 0, v0x563e8a91e8f0_0;  1 drivers
o0x7fd16787f4b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x563e8a91bde0_0 .net "Rx", 0 0, o0x7fd16787f4b8;  0 drivers
v0x563e8a91bea0_0 .net "Tx", 0 0, L_0x563e8a93ac70;  1 drivers
L_0x7fd1672e8840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563e8a91bf70_0 .net/2u *"_ivl_10", 0 0, L_0x7fd1672e8840;  1 drivers
L_0x7fd1672e8888 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x563e8a91c010_0 .net/2u *"_ivl_12", 0 0, L_0x7fd1672e8888;  1 drivers
v0x563e8a91c0f0_0 .net *"_ivl_23", 1 0, L_0x563e8a93f150;  1 drivers
L_0x7fd1672e92f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x563e8a91c1d0_0 .net/2u *"_ivl_24", 1 0, L_0x7fd1672e92f0;  1 drivers
v0x563e8a91c2b0_0 .net *"_ivl_26", 0 0, L_0x563e8a93f280;  1 drivers
L_0x7fd1672e9338 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x563e8a91c370_0 .net/2u *"_ivl_28", 0 0, L_0x7fd1672e9338;  1 drivers
L_0x7fd1672e9380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563e8a91c4e0_0 .net/2u *"_ivl_30", 0 0, L_0x7fd1672e9380;  1 drivers
v0x563e8a91c5c0_0 .net *"_ivl_38", 31 0, L_0x563e8a93f770;  1 drivers
L_0x7fd1672e93c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563e8a91c6a0_0 .net *"_ivl_41", 30 0, L_0x7fd1672e93c8;  1 drivers
v0x563e8a91c780_0 .net/2u *"_ivl_42", 31 0, L_0x7fd1672e9410;  1 drivers
v0x563e8a91c860_0 .net *"_ivl_44", 31 0, L_0x563e8a93f8a0;  1 drivers
v0x563e8a91c940_0 .net *"_ivl_5", 1 0, L_0x563e8a934710;  1 drivers
L_0x7fd1672e9458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563e8a91ca20_0 .net/2u *"_ivl_50", 0 0, L_0x7fd1672e9458;  1 drivers
L_0x7fd1672e94a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x563e8a91cb00_0 .net/2u *"_ivl_52", 0 0, L_0x7fd1672e94a0;  1 drivers
v0x563e8a91cbe0_0 .net *"_ivl_56", 31 0, L_0x563e8a93fcb0;  1 drivers
L_0x7fd1672e94e8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563e8a91ccc0_0 .net *"_ivl_59", 14 0, L_0x7fd1672e94e8;  1 drivers
L_0x7fd1672e87f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x563e8a91cda0_0 .net/2u *"_ivl_6", 1 0, L_0x7fd1672e87f8;  1 drivers
v0x563e8a91ce80_0 .net *"_ivl_8", 0 0, L_0x563e8a9347b0;  1 drivers
v0x563e8a91cf40_0 .net "btnC", 0 0, v0x563e8a91e9b0_0;  1 drivers
v0x563e8a91d000_0 .net "clk", 0 0, L_0x563e8a933d00;  1 drivers
o0x7fd16787e318 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x563e8a91d0a0_0 .net "cpu_dbgreg_dout", 31 0, o0x7fd16787e318;  0 drivers
v0x563e8a91d160_0 .net "cpu_ram_a", 31 0, L_0x563e8a937410;  1 drivers
v0x563e8a91d220_0 .net "cpu_ram_din", 7 0, L_0x563e8a9401e0;  1 drivers
v0x563e8a91d2e0_0 .net "cpu_ram_dout", 7 0, L_0x563e8a937650;  1 drivers
v0x563e8a91d3a0_0 .net "cpu_ram_wr", 0 0, L_0x563e8a9372e0;  1 drivers
v0x563e8a91d440_0 .net "cpu_rdy", 0 0, L_0x563e8a93fb70;  1 drivers
v0x563e8a91d4e0_0 .net "cpumc_a", 31 0, L_0x563e8a93fe10;  1 drivers
v0x563e8a91d5c0_0 .net "cpumc_din", 7 0, L_0x563e8a9400b0;  1 drivers
v0x563e8a91d6d0_0 .net "cpumc_wr", 0 0, L_0x563e8a93ff40;  1 drivers
v0x563e8a91d790_0 .net "hci_active", 0 0, L_0x563e8a93f9b0;  1 drivers
v0x563e8a91da60_0 .net "hci_active_out", 0 0, L_0x563e8a93ed60;  1 drivers
v0x563e8a91db00_0 .net "hci_io_din", 7 0, L_0x563e8a93f6b0;  1 drivers
v0x563e8a91dba0_0 .net "hci_io_dout", 7 0, v0x563e8a919170_0;  1 drivers
v0x563e8a91dc40_0 .net "hci_io_en", 0 0, L_0x563e8a93f370;  1 drivers
v0x563e8a91dd10_0 .net "hci_io_full", 0 0, L_0x563e8a937c50;  1 drivers
v0x563e8a91de00_0 .net "hci_io_sel", 2 0, L_0x563e8a93f060;  1 drivers
v0x563e8a91dea0_0 .net "hci_io_wr", 0 0, L_0x563e8a93f5a0;  1 drivers
v0x563e8a91df70_0 .net "hci_ram_a", 16 0, v0x563e8a918b20_0;  1 drivers
v0x563e8a91e040_0 .net "hci_ram_din", 7 0, L_0x563e8a93fd50;  1 drivers
v0x563e8a91e110_0 .net "hci_ram_dout", 7 0, L_0x563e8a93ee70;  1 drivers
v0x563e8a91e1e0_0 .net "hci_ram_wr", 0 0, v0x563e8a9199c0_0;  1 drivers
v0x563e8a91e2b0_0 .net "led", 0 0, L_0x563e8a93fb00;  1 drivers
v0x563e8a91e350_0 .net "program_finish", 0 0, v0x563e8a918a80_0;  1 drivers
v0x563e8a91e420_0 .var "q_hci_io_en", 0 0;
v0x563e8a91e4c0_0 .net "ram_a", 16 0, L_0x563e8a934a30;  1 drivers
v0x563e8a91e5b0_0 .net "ram_dout", 7 0, L_0x563e8a934510;  1 drivers
v0x563e8a91e650_0 .net "ram_en", 0 0, L_0x563e8a9348f0;  1 drivers
v0x563e8a91e720_0 .var "rst", 0 0;
v0x563e8a91e7c0_0 .var "rst_delay", 0 0;
E_0x563e8a778620 .event posedge, v0x563e8a91cf40_0, v0x563e8a8ffe70_0;
L_0x563e8a934710 .part L_0x563e8a93fe10, 16, 2;
L_0x563e8a9347b0 .cmp/eq 2, L_0x563e8a934710, L_0x7fd1672e87f8;
L_0x563e8a9348f0 .functor MUXZ 1, L_0x7fd1672e8888, L_0x7fd1672e8840, L_0x563e8a9347b0, C4<>;
L_0x563e8a934a30 .part L_0x563e8a93fe10, 0, 17;
L_0x563e8a93f060 .part L_0x563e8a93fe10, 0, 3;
L_0x563e8a93f150 .part L_0x563e8a93fe10, 16, 2;
L_0x563e8a93f280 .cmp/eq 2, L_0x563e8a93f150, L_0x7fd1672e92f0;
L_0x563e8a93f370 .functor MUXZ 1, L_0x7fd1672e9380, L_0x7fd1672e9338, L_0x563e8a93f280, C4<>;
L_0x563e8a93f770 .concat [ 1 31 0 0], L_0x563e8a93ed60, L_0x7fd1672e93c8;
L_0x563e8a93f9b0 .part L_0x563e8a93f8a0, 0, 1;
L_0x563e8a93fb70 .functor MUXZ 1, L_0x7fd1672e94a0, L_0x7fd1672e9458, L_0x563e8a93f9b0, C4<>;
L_0x563e8a93fcb0 .concat [ 17 15 0 0], v0x563e8a918b20_0, L_0x7fd1672e94e8;
L_0x563e8a93fe10 .functor MUXZ 32, L_0x563e8a937410, L_0x563e8a93fcb0, L_0x563e8a93f9b0, C4<>;
L_0x563e8a93ff40 .functor MUXZ 1, L_0x563e8a9372e0, v0x563e8a9199c0_0, L_0x563e8a93f9b0, C4<>;
L_0x563e8a9400b0 .functor MUXZ 8, L_0x563e8a937650, L_0x563e8a93ee70, L_0x563e8a93f9b0, C4<>;
L_0x563e8a9401e0 .functor MUXZ 8, L_0x563e8a934510, v0x563e8a919170_0, v0x563e8a91e420_0, C4<>;
S_0x563e8a8dbd70 .scope module, "cpu0" "cpu" 6 100, 7 4 0, S_0x563e8a8db9f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "rdy_in";
    .port_info 3 /INPUT 8 "mem_din";
    .port_info 4 /OUTPUT 8 "mem_dout";
    .port_info 5 /OUTPUT 32 "mem_a";
    .port_info 6 /OUTPUT 1 "mem_wr";
    .port_info 7 /INPUT 1 "io_buffer_full";
    .port_info 8 /OUTPUT 32 "dbgreg_dout";
v0x563e8a905e30_0 .net "clk_in", 0 0, L_0x563e8a933d00;  alias, 1 drivers
v0x563e8a905f80_0 .var "counter", 31 0;
v0x563e8a906060_0 .net "dbgreg_dout", 31 0, o0x7fd16787e318;  alias, 0 drivers
v0x563e8a906120_0 .net "i_ready", 0 0, L_0x563e8a935150;  1 drivers
v0x563e8a9061c0_0 .net "inst", 31 0, L_0x563e8a937a80;  1 drivers
v0x563e8a906280_0 .net "io_buffer_full", 0 0, L_0x563e8a937c50;  alias, 1 drivers
v0x563e8a906320_0 .net "m_res", 31 0, L_0x563e8a934b50;  1 drivers
v0x563e8a9063e0_0 .net "mem_a", 31 0, L_0x563e8a937410;  alias, 1 drivers
v0x563e8a9064f0_0 .net "mem_din", 7 0, L_0x563e8a9401e0;  alias, 1 drivers
v0x563e8a906640_0 .net "mem_dout", 7 0, L_0x563e8a937650;  alias, 1 drivers
v0x563e8a906750_0 .net "mem_wr", 0 0, L_0x563e8a9372e0;  alias, 1 drivers
v0x563e8a906840_0 .net "pc", 31 0, v0x563e8a9058a0_0;  1 drivers
v0x563e8a906900_0 .net "rdy_in", 0 0, L_0x563e8a93fb70;  alias, 1 drivers
v0x563e8a906a30_0 .net "ready", 0 0, L_0x563e8a9379c0;  1 drivers
v0x563e8a906ad0_0 .net "rst_in", 0 0, L_0x563e8a937b90;  1 drivers
v0x563e8a906c00_0 .var "waiting", 0 0;
S_0x563e8a8dc150 .scope module, "cache" "Cache" 7 41, 8 1 0, S_0x563e8a8dbd70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "rdy_in";
    .port_info 3 /INPUT 8 "mem_din";
    .port_info 4 /OUTPUT 8 "mem_dout";
    .port_info 5 /OUTPUT 32 "mem_a";
    .port_info 6 /OUTPUT 1 "mem_wr";
    .port_info 7 /INPUT 1 "i_waiting";
    .port_info 8 /INPUT 32 "i_addr";
    .port_info 9 /INPUT 1 "d_wating";
    .port_info 10 /OUTPUT 32 "i_result";
    .port_info 11 /OUTPUT 1 "i_m_ready";
L_0x563e8a934c90 .functor AND 1, v0x563e8a904f20_0, L_0x563e8a936a90, C4<1>, C4<1>;
L_0x7fd1672e8b10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fd1672e8b58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x563e8a934da0 .functor OR 1, L_0x7fd1672e8b10, L_0x7fd1672e8b58, C4<0>, C4<0>;
L_0x563e8a935090 .functor AND 1, L_0x563e8a936a90, L_0x563e8a934ff0, C4<1>, C4<1>;
v0x563e8a903a40_0 .net *"_ivl_11", 0 0, L_0x563e8a934ff0;  1 drivers
v0x563e8a903b20_0 .net *"_ivl_13", 0 0, L_0x563e8a935090;  1 drivers
L_0x7fd1672e88d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563e8a903be0_0 .net/2u *"_ivl_4", 0 0, L_0x7fd1672e88d0;  1 drivers
v0x563e8a903cd0_0 .net *"_ivl_6", 0 0, L_0x563e8a934da0;  1 drivers
v0x563e8a903db0_0 .net "clk_in", 0 0, L_0x563e8a933d00;  alias, 1 drivers
v0x563e8a903ea0_0 .net "d_wating", 0 0, L_0x7fd1672e8b58;  1 drivers
v0x563e8a903f60_0 .net "i_addr", 31 0, v0x563e8a9058a0_0;  alias, 1 drivers
v0x563e8a904020_0 .net "i_hit", 0 0, L_0x563e8a935b10;  1 drivers
v0x563e8a9040c0_0 .net "i_m_ready", 0 0, L_0x563e8a935150;  alias, 1 drivers
v0x563e8a904160_0 .net "i_res", 31 0, L_0x563e8a935e90;  1 drivers
v0x563e8a904230_0 .net "i_result", 31 0, L_0x563e8a934b50;  alias, 1 drivers
v0x563e8a904300_0 .net "i_waiting", 0 0, L_0x7fd1672e8b10;  1 drivers
v0x563e8a9043d0_0 .net "i_wr", 0 0, L_0x563e8a934c90;  1 drivers
v0x563e8a9044a0_0 .var "m_addr", 31 0;
v0x563e8a904570_0 .var "m_len", 2 0;
v0x563e8a904640_0 .net "m_ready", 0 0, L_0x563e8a936a90;  1 drivers
v0x563e8a904710_0 .net "m_res", 31 0, L_0x563e8a936c20;  1 drivers
v0x563e8a9047e0_0 .var "m_value", 31 0;
v0x563e8a9048b0_0 .net "m_waiting", 0 0, L_0x563e8a934e60;  1 drivers
v0x563e8a904980_0 .var "m_wr", 0 0;
v0x563e8a904a50_0 .net "mem_a", 31 0, L_0x563e8a937410;  alias, 1 drivers
v0x563e8a904b20_0 .net "mem_din", 7 0, L_0x563e8a9401e0;  alias, 1 drivers
v0x563e8a904bf0_0 .net "mem_dout", 7 0, L_0x563e8a937650;  alias, 1 drivers
v0x563e8a904cc0_0 .net "mem_wr", 0 0, L_0x563e8a9372e0;  alias, 1 drivers
v0x563e8a904d90_0 .net "rdy_in", 0 0, L_0x563e8a93fb70;  alias, 1 drivers
v0x563e8a904e30_0 .net "rst_in", 0 0, L_0x563e8a937b90;  alias, 1 drivers
v0x563e8a904f20_0 .var "state", 0 0;
L_0x563e8a934b50 .functor MUXZ 32, L_0x563e8a936c20, L_0x563e8a935e90, L_0x563e8a935b10, C4<>;
L_0x563e8a934e60 .functor MUXZ 1, L_0x563e8a934da0, L_0x7fd1672e88d0, L_0x563e8a935b10, C4<>;
L_0x563e8a934ff0 .reduce/nor L_0x563e8a934e60;
L_0x563e8a935150 .functor MUXZ 1, L_0x563e8a935090, L_0x563e8a935b10, L_0x563e8a935b10, C4<>;
S_0x563e8a8feaf0 .scope module, "icache" "InstructionCache" 8 48, 9 1 0, S_0x563e8a8dc150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "rdy_in";
    .port_info 3 /INPUT 1 "wr";
    .port_info 4 /INPUT 1 "waiting";
    .port_info 5 /INPUT 32 "addr";
    .port_info 6 /INPUT 32 "value";
    .port_info 7 /OUTPUT 1 "hit";
    .port_info 8 /OUTPUT 32 "result";
P_0x563e8a8fecf0 .param/l "IndexBit" 0 9 2, +C4<00000000000000000000000000000010>;
P_0x563e8a8fed30 .param/l "Size" 1 9 17, +C4<0000000000000000000000000000000100>;
P_0x563e8a8fed70 .param/l "TagBit" 1 9 18, +C4<0000000000000000000000000000011100>;
L_0x563e8a935b10 .functor AND 1, L_0x563e8a9353c0, L_0x563e8a9359d0, C4<1>, C4<1>;
L_0x563e8a935e90 .functor BUFZ 32, L_0x563e8a935c20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x563e8a8ff3b0_0 .net *"_ivl_10", 27 0, L_0x563e8a9357b0;  1 drivers
v0x563e8a8ff4b0_0 .net *"_ivl_12", 3 0, L_0x563e8a935850;  1 drivers
L_0x7fd1672e8960 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563e8a8ff590_0 .net *"_ivl_15", 1 0, L_0x7fd1672e8960;  1 drivers
v0x563e8a8ff680_0 .net *"_ivl_16", 0 0, L_0x563e8a9359d0;  1 drivers
v0x563e8a8ff740_0 .net *"_ivl_20", 31 0, L_0x563e8a935c20;  1 drivers
v0x563e8a8ff870_0 .net *"_ivl_22", 3 0, L_0x563e8a935d10;  1 drivers
L_0x7fd1672e89a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563e8a8ff950_0 .net *"_ivl_25", 1 0, L_0x7fd1672e89a8;  1 drivers
v0x563e8a8ffa30_0 .net *"_ivl_4", 0 0, L_0x563e8a9353c0;  1 drivers
v0x563e8a8ffb10_0 .net *"_ivl_6", 3 0, L_0x563e8a935460;  1 drivers
L_0x7fd1672e8918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563e8a8ffbf0_0 .net *"_ivl_9", 1 0, L_0x7fd1672e8918;  1 drivers
v0x563e8a8ffcd0_0 .net "addr", 31 0, v0x563e8a9058a0_0;  alias, 1 drivers
v0x563e8a8ffdb0 .array "block", 0 3, 31 0;
v0x563e8a8ffe70_0 .net "clk_in", 0 0, L_0x563e8a933d00;  alias, 1 drivers
v0x563e8a8fff30_0 .net "hit", 0 0, L_0x563e8a935b10;  alias, 1 drivers
v0x563e8a8ffff0_0 .net "index", 1 0, L_0x563e8a935320;  1 drivers
v0x563e8a9000d0_0 .net "rdy_in", 0 0, L_0x563e8a93fb70;  alias, 1 drivers
v0x563e8a900190_0 .net "result", 31 0, L_0x563e8a935e90;  alias, 1 drivers
v0x563e8a900380_0 .net "rst_in", 0 0, L_0x563e8a937b90;  alias, 1 drivers
v0x563e8a900440_0 .net "tag", 27 0, L_0x563e8a9351f0;  1 drivers
v0x563e8a900520 .array "tags", 0 3, 27 0;
v0x563e8a9005e0 .array "valid", 0 3, 0 0;
v0x563e8a900680_0 .net "value", 31 0, L_0x563e8a934b50;  alias, 1 drivers
v0x563e8a900760_0 .net "waiting", 0 0, L_0x7fd1672e8b10;  alias, 1 drivers
v0x563e8a900820_0 .net "wr", 0 0, L_0x563e8a934c90;  alias, 1 drivers
E_0x563e8a8f5f70 .event posedge, v0x563e8a8ffe70_0;
L_0x563e8a9351f0 .part v0x563e8a9058a0_0, 4, 28;
L_0x563e8a935320 .part v0x563e8a9058a0_0, 2, 2;
L_0x563e8a9353c0 .array/port v0x563e8a9005e0, L_0x563e8a935460;
L_0x563e8a935460 .concat [ 2 2 0 0], L_0x563e8a935320, L_0x7fd1672e8918;
L_0x563e8a9357b0 .array/port v0x563e8a900520, L_0x563e8a935850;
L_0x563e8a935850 .concat [ 2 2 0 0], L_0x563e8a935320, L_0x7fd1672e8960;
L_0x563e8a9359d0 .cmp/eq 28, L_0x563e8a9357b0, L_0x563e8a9351f0;
L_0x563e8a935c20 .array/port v0x563e8a8ffdb0, L_0x563e8a935d10;
L_0x563e8a935d10 .concat [ 2 2 0 0], L_0x563e8a935320, L_0x7fd1672e89a8;
S_0x563e8a8ff0b0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 9 32, 9 32 0, S_0x563e8a8feaf0;
 .timescale -12 -12;
v0x563e8a8ff2b0_0 .var/i "i", 31 0;
S_0x563e8a900a00 .scope module, "mc" "MemoryController" 8 62, 10 1 0, S_0x563e8a8dc150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "rdy_in";
    .port_info 3 /INPUT 8 "mem_din";
    .port_info 4 /OUTPUT 8 "mem_dout";
    .port_info 5 /OUTPUT 32 "mem_a";
    .port_info 6 /OUTPUT 1 "mem_wr";
    .port_info 7 /INPUT 1 "waiting";
    .port_info 8 /INPUT 1 "wr";
    .port_info 9 /INPUT 3 "len";
    .port_info 10 /INPUT 32 "addr";
    .port_info 11 /INPUT 32 "value";
    .port_info 12 /OUTPUT 1 "ready";
    .port_info 13 /OUTPUT 32 "result";
L_0x563e8a936220 .functor AND 1, L_0x563e8a935f50, L_0x563e8a9360e0, C4<1>, C4<1>;
L_0x563e8a936330 .functor XNOR 1, v0x563e8a903680_0, v0x563e8a904980_0, C4<0>, C4<0>;
L_0x563e8a9363f0 .functor AND 1, L_0x563e8a936220, L_0x563e8a936330, C4<1>, C4<1>;
L_0x563e8a936620 .functor AND 1, L_0x563e8a9363f0, L_0x563e8a936500, C4<1>, C4<1>;
L_0x563e8a936850 .functor AND 1, L_0x563e8a936620, L_0x563e8a936760, C4<1>, C4<1>;
L_0x563e8a936a90 .functor AND 1, L_0x563e8a936850, L_0x563e8a936960, C4<1>, C4<1>;
L_0x563e8a936e40 .functor AND 1, L_0x563e8a934e60, L_0x563e8a936d50, C4<1>, C4<1>;
L_0x563e8a9371d0 .functor AND 1, L_0x563e8a937030, L_0x563e8a936e40, C4<1>, C4<1>;
v0x563e8a901270_0 .net *"_ivl_1", 0 0, L_0x563e8a935f50;  1 drivers
v0x563e8a901350_0 .net *"_ivl_11", 0 0, L_0x563e8a936220;  1 drivers
v0x563e8a901410_0 .net *"_ivl_12", 0 0, L_0x563e8a936330;  1 drivers
v0x563e8a9014e0_0 .net *"_ivl_15", 0 0, L_0x563e8a9363f0;  1 drivers
v0x563e8a9015a0_0 .net *"_ivl_16", 0 0, L_0x563e8a936500;  1 drivers
v0x563e8a9016b0_0 .net *"_ivl_19", 0 0, L_0x563e8a936620;  1 drivers
v0x563e8a901770_0 .net *"_ivl_2", 31 0, L_0x563e8a935ff0;  1 drivers
v0x563e8a901850_0 .net *"_ivl_20", 0 0, L_0x563e8a936760;  1 drivers
v0x563e8a901910_0 .net *"_ivl_23", 0 0, L_0x563e8a936850;  1 drivers
v0x563e8a9019d0_0 .net *"_ivl_24", 0 0, L_0x563e8a936960;  1 drivers
v0x563e8a901a90_0 .net *"_ivl_31", 0 0, L_0x563e8a936d50;  1 drivers
v0x563e8a901b50_0 .net *"_ivl_34", 31 0, L_0x563e8a936f40;  1 drivers
L_0x7fd1672e8a80 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563e8a901c30_0 .net *"_ivl_37", 28 0, L_0x7fd1672e8a80;  1 drivers
L_0x7fd1672e8ac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563e8a901d10_0 .net/2u *"_ivl_38", 31 0, L_0x7fd1672e8ac8;  1 drivers
v0x563e8a901df0_0 .net *"_ivl_40", 0 0, L_0x563e8a937030;  1 drivers
v0x563e8a901eb0_0 .net *"_ivl_49", 7 0, L_0x563e8a9375b0;  1 drivers
L_0x7fd1672e89f0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563e8a901f90_0 .net *"_ivl_5", 28 0, L_0x7fd1672e89f0;  1 drivers
L_0x7fd1672e8a38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563e8a902180_0 .net/2u *"_ivl_6", 31 0, L_0x7fd1672e8a38;  1 drivers
v0x563e8a902260_0 .net *"_ivl_8", 0 0, L_0x563e8a9360e0;  1 drivers
v0x563e8a902320_0 .net "addr", 31 0, v0x563e8a9044a0_0;  1 drivers
v0x563e8a902400_0 .var "busy", 0 0;
v0x563e8a9024c0_0 .net "clk_in", 0 0, L_0x563e8a933d00;  alias, 1 drivers
v0x563e8a902560_0 .var "current_addr", 31 0;
v0x563e8a902620_0 .var "current_value", 7 0;
v0x563e8a902700_0 .var "current_wr", 0 0;
v0x563e8a9027c0_0 .net "first_cycle", 0 0, L_0x563e8a9371d0;  1 drivers
v0x563e8a902880_0 .net "len", 2 0, v0x563e8a904570_0;  1 drivers
v0x563e8a902960_0 .net "mem_a", 31 0, L_0x563e8a937410;  alias, 1 drivers
v0x563e8a902a40_0 .net "mem_din", 7 0, L_0x563e8a9401e0;  alias, 1 drivers
v0x563e8a902b20_0 .net "mem_dout", 7 0, L_0x563e8a937650;  alias, 1 drivers
v0x563e8a902c00_0 .net "mem_wr", 0 0, L_0x563e8a9372e0;  alias, 1 drivers
v0x563e8a902cc0_0 .net "need_work", 0 0, L_0x563e8a936e40;  1 drivers
v0x563e8a902d80_0 .net "rdy_in", 0 0, L_0x563e8a93fb70;  alias, 1 drivers
v0x563e8a902e50_0 .net "ready", 0 0, L_0x563e8a936a90;  alias, 1 drivers
v0x563e8a902ef0_0 .var "res", 31 0;
v0x563e8a902fd0_0 .net "result", 31 0, L_0x563e8a936c20;  alias, 1 drivers
v0x563e8a9030b0_0 .net "rst_in", 0 0, L_0x563e8a937b90;  alias, 1 drivers
v0x563e8a903180_0 .var "state", 2 0;
v0x563e8a903240_0 .net "value", 31 0, v0x563e8a9047e0_0;  1 drivers
v0x563e8a903320_0 .net "waiting", 0 0, L_0x563e8a934e60;  alias, 1 drivers
v0x563e8a9033e0_0 .var "work_addr", 31 0;
v0x563e8a9034c0_0 .var "work_len", 2 0;
v0x563e8a9035a0_0 .var "work_value", 31 0;
v0x563e8a903680_0 .var "work_wr", 0 0;
v0x563e8a903740_0 .net "wr", 0 0, v0x563e8a904980_0;  1 drivers
L_0x563e8a935f50 .reduce/nor v0x563e8a902400_0;
L_0x563e8a935ff0 .concat [ 3 29 0 0], v0x563e8a903180_0, L_0x7fd1672e89f0;
L_0x563e8a9360e0 .cmp/eq 32, L_0x563e8a935ff0, L_0x7fd1672e8a38;
L_0x563e8a936500 .cmp/eq 3, v0x563e8a9034c0_0, v0x563e8a904570_0;
L_0x563e8a936760 .cmp/eq 32, v0x563e8a9033e0_0, v0x563e8a9044a0_0;
L_0x563e8a936960 .cmp/eq 32, v0x563e8a9035a0_0, v0x563e8a9047e0_0;
L_0x563e8a936c20 .ufunc/vec4 TD_testbench.top.cpu0.cache.mc.sign_extend, 32, v0x563e8a904570_0, L_0x563e8a9401e0, v0x563e8a902ef0_0 (v0x563e8a900ef0_0, v0x563e8a900ff0_0, v0x563e8a901190_0) S_0x563e8a900d10;
L_0x563e8a936d50 .reduce/nor L_0x563e8a936a90;
L_0x563e8a936f40 .concat [ 3 29 0 0], v0x563e8a903180_0, L_0x7fd1672e8a80;
L_0x563e8a937030 .cmp/eq 32, L_0x563e8a936f40, L_0x7fd1672e8ac8;
L_0x563e8a9372e0 .functor MUXZ 1, v0x563e8a902700_0, v0x563e8a904980_0, L_0x563e8a9371d0, C4<>;
L_0x563e8a937410 .functor MUXZ 32, v0x563e8a902560_0, v0x563e8a9044a0_0, L_0x563e8a9371d0, C4<>;
L_0x563e8a9375b0 .part v0x563e8a9047e0_0, 0, 8;
L_0x563e8a937650 .functor MUXZ 8, v0x563e8a902620_0, L_0x563e8a9375b0, L_0x563e8a9371d0, C4<>;
S_0x563e8a900d10 .scope function.vec4.s32, "sign_extend" "sign_extend" 10 133, 10 133 0, S_0x563e8a900a00;
 .timescale -12 -12;
v0x563e8a900ef0_0 .var "len", 2 0;
v0x563e8a900ff0_0 .var "mem_din", 7 0;
; Variable sign_extend is vec4 return value of scope S_0x563e8a900d10
v0x563e8a901190_0 .var "value", 31 0;
TD_testbench.top.cpu0.cache.mc.sign_extend ;
    %load/vec4 v0x563e8a900ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to sign_extend (store_vec4_to_lval)
    %jmp T_0.6;
T_0.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x563e8a900ff0_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to sign_extend (store_vec4_to_lval)
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0x563e8a900ff0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x563e8a900ff0_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to sign_extend (store_vec4_to_lval)
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x563e8a900ff0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563e8a901190_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to sign_extend (store_vec4_to_lval)
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x563e8a900ff0_0;
    %parti/s 1, 7, 4;
    %replicate 16;
    %load/vec4 v0x563e8a900ff0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563e8a901190_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to sign_extend (store_vec4_to_lval)
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x563e8a900ff0_0;
    %load/vec4 v0x563e8a901190_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to sign_extend (store_vec4_to_lval)
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %end;
S_0x563e8a905080 .scope module, "ifetch" "InstructionFetch" 7 60, 11 1 0, S_0x563e8a8dbd70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "rdy_in";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /INPUT 1 "ready_in";
    .port_info 5 /INPUT 32 "inst_in";
    .port_info 6 /OUTPUT 1 "ready_out";
    .port_info 7 /OUTPUT 32 "inst_out";
    .port_info 8 /OUTPUT 32 "pc";
    .port_info 9 /OUTPUT 32 "addr";
L_0x563e8a9374b0 .functor AND 1, L_0x563e8a93fb70, L_0x563e8a935150, C4<1>, C4<1>;
L_0x563e8a9379c0 .functor AND 1, L_0x563e8a9374b0, L_0x563e8a937920, C4<1>, C4<1>;
L_0x563e8a937a80 .functor BUFZ 32, L_0x563e8a934b50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x563e8a905380_0 .net *"_ivl_1", 0 0, L_0x563e8a9374b0;  1 drivers
v0x563e8a905440_0 .net *"_ivl_3", 0 0, L_0x563e8a937920;  1 drivers
v0x563e8a905500_0 .var "addr", 31 0;
v0x563e8a9055c0_0 .net "clk_in", 0 0, L_0x563e8a933d00;  alias, 1 drivers
v0x563e8a905660_0 .net "inst_in", 31 0, L_0x563e8a934b50;  alias, 1 drivers
v0x563e8a9057c0_0 .net "inst_out", 31 0, L_0x563e8a937a80;  alias, 1 drivers
v0x563e8a9058a0_0 .var "pc", 31 0;
v0x563e8a9059b0_0 .net "rdy_in", 0 0, L_0x563e8a93fb70;  alias, 1 drivers
v0x563e8a905a50_0 .net "ready_in", 0 0, L_0x563e8a935150;  alias, 1 drivers
v0x563e8a905af0_0 .net "ready_out", 0 0, L_0x563e8a9379c0;  alias, 1 drivers
v0x563e8a905b90_0 .net "rst_in", 0 0, L_0x563e8a937b90;  alias, 1 drivers
L_0x7fd1672e8ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563e8a905c30_0 .net "stall", 0 0, L_0x7fd1672e8ba0;  1 drivers
L_0x563e8a937920 .reduce/nor L_0x7fd1672e8ba0;
S_0x563e8a906dc0 .scope module, "hci0" "hci" 6 117, 12 30 0, S_0x563e8a8db9f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "tx";
    .port_info 3 /INPUT 1 "rx";
    .port_info 4 /OUTPUT 1 "active";
    .port_info 5 /OUTPUT 1 "ram_wr";
    .port_info 6 /OUTPUT 17 "ram_a";
    .port_info 7 /INPUT 8 "ram_din";
    .port_info 8 /OUTPUT 8 "ram_dout";
    .port_info 9 /INPUT 3 "io_sel";
    .port_info 10 /INPUT 1 "io_en";
    .port_info 11 /INPUT 8 "io_din";
    .port_info 12 /OUTPUT 8 "io_dout";
    .port_info 13 /INPUT 1 "io_wr";
    .port_info 14 /OUTPUT 1 "io_full";
    .port_info 15 /OUTPUT 1 "program_finish";
    .port_info 16 /INPUT 32 "cpu_dbgreg_din";
P_0x563e8a906f70 .param/l "BAUD_RATE" 0 12 34, +C4<00000000000000011100001000000000>;
P_0x563e8a906fb0 .param/l "DBG_UART_PARITY_ERR" 1 12 72, +C4<00000000000000000000000000000000>;
P_0x563e8a906ff0 .param/l "DBG_UNKNOWN_OPCODE" 1 12 73, +C4<00000000000000000000000000000001>;
P_0x563e8a907030 .param/l "IO_IN_BUF_WIDTH" 1 12 111, +C4<00000000000000000000000000001010>;
P_0x563e8a907070 .param/l "OP_CPU_REG_RD" 1 12 60, C4<00000001>;
P_0x563e8a9070b0 .param/l "OP_CPU_REG_WR" 1 12 61, C4<00000010>;
P_0x563e8a9070f0 .param/l "OP_DBG_BRK" 1 12 62, C4<00000011>;
P_0x563e8a907130 .param/l "OP_DBG_RUN" 1 12 63, C4<00000100>;
P_0x563e8a907170 .param/l "OP_DISABLE" 1 12 69, C4<00001011>;
P_0x563e8a9071b0 .param/l "OP_ECHO" 1 12 59, C4<00000000>;
P_0x563e8a9071f0 .param/l "OP_IO_IN" 1 12 64, C4<00000101>;
P_0x563e8a907230 .param/l "OP_MEM_RD" 1 12 67, C4<00001001>;
P_0x563e8a907270 .param/l "OP_MEM_WR" 1 12 68, C4<00001010>;
P_0x563e8a9072b0 .param/l "OP_QUERY_DBG_BRK" 1 12 65, C4<00000111>;
P_0x563e8a9072f0 .param/l "OP_QUERY_ERR_CODE" 1 12 66, C4<00001000>;
P_0x563e8a907330 .param/l "RAM_ADDR_WIDTH" 0 12 33, +C4<00000000000000000000000000010001>;
P_0x563e8a907370 .param/l "SYS_CLK_FREQ" 0 12 32, +C4<00000101111101011110000100000000>;
P_0x563e8a9073b0 .param/l "S_CPU_REG_RD_STG0" 1 12 82, C4<00110>;
P_0x563e8a9073f0 .param/l "S_CPU_REG_RD_STG1" 1 12 83, C4<00111>;
P_0x563e8a907430 .param/l "S_DECODE" 1 12 77, C4<00001>;
P_0x563e8a907470 .param/l "S_DISABLE" 1 12 89, C4<10000>;
P_0x563e8a9074b0 .param/l "S_DISABLED" 1 12 76, C4<00000>;
P_0x563e8a9074f0 .param/l "S_ECHO_STG_0" 1 12 78, C4<00010>;
P_0x563e8a907530 .param/l "S_ECHO_STG_1" 1 12 79, C4<00011>;
P_0x563e8a907570 .param/l "S_IO_IN_STG_0" 1 12 80, C4<00100>;
P_0x563e8a9075b0 .param/l "S_IO_IN_STG_1" 1 12 81, C4<00101>;
P_0x563e8a9075f0 .param/l "S_MEM_RD_STG_0" 1 12 85, C4<01001>;
P_0x563e8a907630 .param/l "S_MEM_RD_STG_1" 1 12 86, C4<01010>;
P_0x563e8a907670 .param/l "S_MEM_WR_STG_0" 1 12 87, C4<01011>;
P_0x563e8a9076b0 .param/l "S_MEM_WR_STG_1" 1 12 88, C4<01100>;
P_0x563e8a9076f0 .param/l "S_QUERY_ERR_CODE" 1 12 84, C4<01000>;
L_0x563e8a937c50 .functor BUFZ 1, L_0x563e8a93eb90, C4<0>, C4<0>, C4<0>;
L_0x563e8a93ee70 .functor BUFZ 8, L_0x563e8a93ca40, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fd1672e8d50 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x563e8a917020_0 .net/2u *"_ivl_14", 31 0, L_0x7fd1672e8d50;  1 drivers
v0x563e8a917120_0 .net *"_ivl_16", 31 0, L_0x563e8a939d70;  1 drivers
L_0x7fd1672e92a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x563e8a917200_0 .net/2u *"_ivl_20", 4 0, L_0x7fd1672e92a8;  1 drivers
v0x563e8a9172f0_0 .net "active", 0 0, L_0x563e8a93ed60;  alias, 1 drivers
v0x563e8a9173b0_0 .net "clk", 0 0, L_0x563e8a933d00;  alias, 1 drivers
v0x563e8a9174a0_0 .net "cpu_dbgreg_din", 31 0, o0x7fd16787e318;  alias, 0 drivers
v0x563e8a917560 .array "cpu_dbgreg_seg", 0 3;
v0x563e8a917560_0 .net v0x563e8a917560 0, 7 0, L_0x563e8a939cd0; 1 drivers
v0x563e8a917560_1 .net v0x563e8a917560 1, 7 0, L_0x563e8a939c30; 1 drivers
v0x563e8a917560_2 .net v0x563e8a917560 2, 7 0, L_0x563e8a939b00; 1 drivers
v0x563e8a917560_3 .net v0x563e8a917560 3, 7 0, L_0x563e8a939a60; 1 drivers
v0x563e8a9176b0_0 .var "d_addr", 16 0;
v0x563e8a917790_0 .net "d_cpu_cycle_cnt", 31 0, L_0x563e8a939e80;  1 drivers
v0x563e8a917870_0 .var "d_decode_cnt", 2 0;
v0x563e8a917950_0 .var "d_err_code", 1 0;
v0x563e8a917a30_0 .var "d_execute_cnt", 16 0;
v0x563e8a917b10_0 .var "d_io_dout", 7 0;
v0x563e8a917bf0_0 .var "d_io_in_wr_data", 7 0;
v0x563e8a917cd0_0 .var "d_io_in_wr_en", 0 0;
v0x563e8a917d90_0 .var "d_program_finish", 0 0;
v0x563e8a917e50_0 .var "d_state", 4 0;
v0x563e8a918040_0 .var "d_tx_data", 7 0;
v0x563e8a918120_0 .var "d_wr_en", 0 0;
v0x563e8a9181e0_0 .net "io_din", 7 0, L_0x563e8a93f6b0;  alias, 1 drivers
v0x563e8a9182c0_0 .net "io_dout", 7 0, v0x563e8a919170_0;  alias, 1 drivers
v0x563e8a9183a0_0 .net "io_en", 0 0, L_0x563e8a93f370;  alias, 1 drivers
v0x563e8a918460_0 .net "io_full", 0 0, L_0x563e8a937c50;  alias, 1 drivers
v0x563e8a918530_0 .net "io_in_empty", 0 0, L_0x563e8a9399f0;  1 drivers
v0x563e8a918600_0 .net "io_in_full", 0 0, L_0x563e8a9398d0;  1 drivers
v0x563e8a9186d0_0 .net "io_in_rd_data", 7 0, L_0x563e8a9397c0;  1 drivers
v0x563e8a9187a0_0 .var "io_in_rd_en", 0 0;
v0x563e8a918870_0 .net "io_sel", 2 0, L_0x563e8a93f060;  alias, 1 drivers
v0x563e8a918910_0 .net "io_wr", 0 0, L_0x563e8a93f5a0;  alias, 1 drivers
v0x563e8a9189b0_0 .net "parity_err", 0 0, L_0x563e8a939e10;  1 drivers
v0x563e8a918a80_0 .var "program_finish", 0 0;
v0x563e8a918b20_0 .var "q_addr", 16 0;
v0x563e8a918be0_0 .var "q_cpu_cycle_cnt", 31 0;
v0x563e8a918ed0_0 .var "q_decode_cnt", 2 0;
v0x563e8a918fb0_0 .var "q_err_code", 1 0;
v0x563e8a919090_0 .var "q_execute_cnt", 16 0;
v0x563e8a919170_0 .var "q_io_dout", 7 0;
v0x563e8a919250_0 .var "q_io_en", 0 0;
v0x563e8a919310_0 .var "q_io_in_wr_data", 7 0;
v0x563e8a919400_0 .var "q_io_in_wr_en", 0 0;
v0x563e8a9194d0_0 .var "q_state", 4 0;
v0x563e8a919570_0 .var "q_tx_data", 7 0;
v0x563e8a919630_0 .var "q_wr_en", 0 0;
v0x563e8a919720_0 .net "ram_a", 16 0, v0x563e8a918b20_0;  alias, 1 drivers
v0x563e8a919800_0 .net "ram_din", 7 0, L_0x563e8a93fd50;  alias, 1 drivers
v0x563e8a9198e0_0 .net "ram_dout", 7 0, L_0x563e8a93ee70;  alias, 1 drivers
v0x563e8a9199c0_0 .var "ram_wr", 0 0;
v0x563e8a919a80_0 .net "rd_data", 7 0, L_0x563e8a93ca40;  1 drivers
v0x563e8a919b90_0 .var "rd_en", 0 0;
v0x563e8a919c80_0 .net "rst", 0 0, v0x563e8a91e720_0;  1 drivers
v0x563e8a919d20_0 .net "rx", 0 0, o0x7fd16787f4b8;  alias, 0 drivers
v0x563e8a919e10_0 .net "rx_empty", 0 0, L_0x563e8a93cbd0;  1 drivers
v0x563e8a919f00_0 .net "tx", 0 0, L_0x563e8a93ac70;  alias, 1 drivers
v0x563e8a919ff0_0 .net "tx_full", 0 0, L_0x563e8a93eb90;  1 drivers
E_0x563e8a8f5fb0/0 .event anyedge, v0x563e8a9194d0_0, v0x563e8a918ed0_0, v0x563e8a919090_0, v0x563e8a918b20_0;
E_0x563e8a8f5fb0/1 .event anyedge, v0x563e8a918fb0_0, v0x563e8a916280_0, v0x563e8a919250_0, v0x563e8a9183a0_0;
E_0x563e8a8f5fb0/2 .event anyedge, v0x563e8a918910_0, v0x563e8a918870_0, v0x563e8a915350_0, v0x563e8a9181e0_0;
E_0x563e8a8f5fb0/3 .event anyedge, v0x563e8a90a590_0, v0x563e8a910b80_0, v0x563e8a90a650_0, v0x563e8a911310_0;
E_0x563e8a8f5fb0/4 .event anyedge, v0x563e8a917a30_0, v0x563e8a917560_0, v0x563e8a917560_1, v0x563e8a917560_2;
E_0x563e8a8f5fb0/5 .event anyedge, v0x563e8a917560_3, v0x563e8a919800_0;
E_0x563e8a8f5fb0 .event/or E_0x563e8a8f5fb0/0, E_0x563e8a8f5fb0/1, E_0x563e8a8f5fb0/2, E_0x563e8a8f5fb0/3, E_0x563e8a8f5fb0/4, E_0x563e8a8f5fb0/5;
E_0x563e8a908700/0 .event anyedge, v0x563e8a9183a0_0, v0x563e8a918910_0, v0x563e8a918870_0, v0x563e8a90ad20_0;
E_0x563e8a908700/1 .event anyedge, v0x563e8a918be0_0;
E_0x563e8a908700 .event/or E_0x563e8a908700/0, E_0x563e8a908700/1;
L_0x563e8a939a60 .part o0x7fd16787e318, 24, 8;
L_0x563e8a939b00 .part o0x7fd16787e318, 16, 8;
L_0x563e8a939c30 .part o0x7fd16787e318, 8, 8;
L_0x563e8a939cd0 .part o0x7fd16787e318, 0, 8;
L_0x563e8a939d70 .arith/sum 32, v0x563e8a918be0_0, L_0x7fd1672e8d50;
L_0x563e8a939e80 .functor MUXZ 32, L_0x563e8a939d70, v0x563e8a918be0_0, L_0x563e8a93ed60, C4<>;
L_0x563e8a93ed60 .cmp/ne 5, v0x563e8a9194d0_0, L_0x7fd1672e92a8;
S_0x563e8a908770 .scope module, "io_in_fifo" "fifo" 12 123, 13 27 0, S_0x563e8a906dc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 8 "wr_data";
    .port_info 5 /OUTPUT 8 "rd_data";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x563e8a908920 .param/l "ADDR_BITS" 0 13 30, +C4<00000000000000000000000000001010>;
P_0x563e8a908960 .param/l "DATA_BITS" 0 13 29, +C4<00000000000000000000000000001000>;
L_0x563e8a937d60 .functor AND 1, v0x563e8a9187a0_0, L_0x563e8a937cc0, C4<1>, C4<1>;
L_0x563e8a937f10 .functor AND 1, v0x563e8a919400_0, L_0x563e8a937e70, C4<1>, C4<1>;
L_0x563e8a9380c0 .functor AND 1, v0x563e8a90a7d0_0, L_0x563e8a938940, C4<1>, C4<1>;
L_0x563e8a938b70 .functor AND 1, L_0x563e8a938c70, L_0x563e8a937d60, C4<1>, C4<1>;
L_0x563e8a938e50 .functor OR 1, L_0x563e8a9380c0, L_0x563e8a938b70, C4<0>, C4<0>;
L_0x563e8a939090 .functor AND 1, v0x563e8a90aaa0_0, L_0x563e8a938f60, C4<1>, C4<1>;
L_0x563e8a938d60 .functor AND 1, L_0x563e8a939370, L_0x563e8a937f10, C4<1>, C4<1>;
L_0x563e8a9391f0 .functor OR 1, L_0x563e8a939090, L_0x563e8a938d60, C4<0>, C4<0>;
L_0x563e8a9397c0 .functor BUFZ 8, L_0x563e8a939550, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x563e8a9398d0 .functor BUFZ 1, v0x563e8a90aaa0_0, C4<0>, C4<0>, C4<0>;
L_0x563e8a9399f0 .functor BUFZ 1, v0x563e8a90a7d0_0, C4<0>, C4<0>, C4<0>;
v0x563e8a908c60_0 .net *"_ivl_1", 0 0, L_0x563e8a937cc0;  1 drivers
v0x563e8a908d40_0 .net *"_ivl_10", 9 0, L_0x563e8a938020;  1 drivers
v0x563e8a908e20_0 .net *"_ivl_14", 7 0, L_0x563e8a938310;  1 drivers
v0x563e8a908f10_0 .net *"_ivl_16", 11 0, L_0x563e8a9383b0;  1 drivers
L_0x7fd1672e8c30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563e8a908ff0_0 .net *"_ivl_19", 1 0, L_0x7fd1672e8c30;  1 drivers
L_0x7fd1672e8c78 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x563e8a909120_0 .net/2u *"_ivl_22", 9 0, L_0x7fd1672e8c78;  1 drivers
v0x563e8a909200_0 .net *"_ivl_24", 9 0, L_0x563e8a938670;  1 drivers
v0x563e8a9092e0_0 .net *"_ivl_31", 0 0, L_0x563e8a938940;  1 drivers
v0x563e8a9093a0_0 .net *"_ivl_33", 0 0, L_0x563e8a9380c0;  1 drivers
v0x563e8a909460_0 .net *"_ivl_34", 9 0, L_0x563e8a938ad0;  1 drivers
v0x563e8a909540_0 .net *"_ivl_36", 0 0, L_0x563e8a938c70;  1 drivers
v0x563e8a909600_0 .net *"_ivl_39", 0 0, L_0x563e8a938b70;  1 drivers
v0x563e8a9096c0_0 .net *"_ivl_43", 0 0, L_0x563e8a938f60;  1 drivers
v0x563e8a909780_0 .net *"_ivl_45", 0 0, L_0x563e8a939090;  1 drivers
v0x563e8a909840_0 .net *"_ivl_46", 9 0, L_0x563e8a939150;  1 drivers
v0x563e8a909920_0 .net *"_ivl_48", 0 0, L_0x563e8a939370;  1 drivers
v0x563e8a9099e0_0 .net *"_ivl_5", 0 0, L_0x563e8a937e70;  1 drivers
v0x563e8a909bb0_0 .net *"_ivl_51", 0 0, L_0x563e8a938d60;  1 drivers
v0x563e8a909c70_0 .net *"_ivl_54", 7 0, L_0x563e8a939550;  1 drivers
v0x563e8a909d50_0 .net *"_ivl_56", 11 0, L_0x563e8a939680;  1 drivers
L_0x7fd1672e8d08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563e8a909e30_0 .net *"_ivl_59", 1 0, L_0x7fd1672e8d08;  1 drivers
L_0x7fd1672e8be8 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x563e8a909f10_0 .net/2u *"_ivl_8", 9 0, L_0x7fd1672e8be8;  1 drivers
L_0x7fd1672e8cc0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x563e8a909ff0_0 .net "addr_bits_wide_1", 9 0, L_0x7fd1672e8cc0;  1 drivers
v0x563e8a90a0d0_0 .net "clk", 0 0, L_0x563e8a933d00;  alias, 1 drivers
v0x563e8a90a170_0 .net "d_data", 7 0, L_0x563e8a938530;  1 drivers
v0x563e8a90a250_0 .net "d_empty", 0 0, L_0x563e8a938e50;  1 drivers
v0x563e8a90a310_0 .net "d_full", 0 0, L_0x563e8a9391f0;  1 drivers
v0x563e8a90a3d0_0 .net "d_rd_ptr", 9 0, L_0x563e8a9387b0;  1 drivers
v0x563e8a90a4b0_0 .net "d_wr_ptr", 9 0, L_0x563e8a938180;  1 drivers
v0x563e8a90a590_0 .net "empty", 0 0, L_0x563e8a9399f0;  alias, 1 drivers
v0x563e8a90a650_0 .net "full", 0 0, L_0x563e8a9398d0;  alias, 1 drivers
v0x563e8a90a710 .array "q_data_array", 0 1023, 7 0;
v0x563e8a90a7d0_0 .var "q_empty", 0 0;
v0x563e8a90aaa0_0 .var "q_full", 0 0;
v0x563e8a90ab60_0 .var "q_rd_ptr", 9 0;
v0x563e8a90ac40_0 .var "q_wr_ptr", 9 0;
v0x563e8a90ad20_0 .net "rd_data", 7 0, L_0x563e8a9397c0;  alias, 1 drivers
v0x563e8a90ae00_0 .net "rd_en", 0 0, v0x563e8a9187a0_0;  1 drivers
v0x563e8a90aec0_0 .net "rd_en_prot", 0 0, L_0x563e8a937d60;  1 drivers
v0x563e8a90af80_0 .net "reset", 0 0, v0x563e8a91e720_0;  alias, 1 drivers
v0x563e8a90b040_0 .net "wr_data", 7 0, v0x563e8a919310_0;  1 drivers
v0x563e8a90b120_0 .net "wr_en", 0 0, v0x563e8a919400_0;  1 drivers
v0x563e8a90b1e0_0 .net "wr_en_prot", 0 0, L_0x563e8a937f10;  1 drivers
L_0x563e8a937cc0 .reduce/nor v0x563e8a90a7d0_0;
L_0x563e8a937e70 .reduce/nor v0x563e8a90aaa0_0;
L_0x563e8a938020 .arith/sum 10, v0x563e8a90ac40_0, L_0x7fd1672e8be8;
L_0x563e8a938180 .functor MUXZ 10, v0x563e8a90ac40_0, L_0x563e8a938020, L_0x563e8a937f10, C4<>;
L_0x563e8a938310 .array/port v0x563e8a90a710, L_0x563e8a9383b0;
L_0x563e8a9383b0 .concat [ 10 2 0 0], v0x563e8a90ac40_0, L_0x7fd1672e8c30;
L_0x563e8a938530 .functor MUXZ 8, L_0x563e8a938310, v0x563e8a919310_0, L_0x563e8a937f10, C4<>;
L_0x563e8a938670 .arith/sum 10, v0x563e8a90ab60_0, L_0x7fd1672e8c78;
L_0x563e8a9387b0 .functor MUXZ 10, v0x563e8a90ab60_0, L_0x563e8a938670, L_0x563e8a937d60, C4<>;
L_0x563e8a938940 .reduce/nor L_0x563e8a937f10;
L_0x563e8a938ad0 .arith/sub 10, v0x563e8a90ac40_0, v0x563e8a90ab60_0;
L_0x563e8a938c70 .cmp/eq 10, L_0x563e8a938ad0, L_0x7fd1672e8cc0;
L_0x563e8a938f60 .reduce/nor L_0x563e8a937d60;
L_0x563e8a939150 .arith/sub 10, v0x563e8a90ab60_0, v0x563e8a90ac40_0;
L_0x563e8a939370 .cmp/eq 10, L_0x563e8a939150, L_0x7fd1672e8cc0;
L_0x563e8a939550 .array/port v0x563e8a90a710, L_0x563e8a939680;
L_0x563e8a939680 .concat [ 10 2 0 0], v0x563e8a90ab60_0, L_0x7fd1672e8d08;
S_0x563e8a90b3a0 .scope module, "uart_blk" "uart" 12 190, 14 28 0, S_0x563e8a906dc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /INPUT 8 "tx_data";
    .port_info 4 /INPUT 1 "rd_en";
    .port_info 5 /INPUT 1 "wr_en";
    .port_info 6 /OUTPUT 1 "tx";
    .port_info 7 /OUTPUT 8 "rx_data";
    .port_info 8 /OUTPUT 1 "rx_empty";
    .port_info 9 /OUTPUT 1 "tx_full";
    .port_info 10 /OUTPUT 1 "parity_err";
P_0x563e8a90b550 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 1 14 50, +C4<00000000000000000000000000010000>;
P_0x563e8a90b590 .param/l "BAUD_RATE" 0 14 31, +C4<00000000000000011100001000000000>;
P_0x563e8a90b5d0 .param/l "DATA_BITS" 0 14 32, +C4<00000000000000000000000000001000>;
P_0x563e8a90b610 .param/l "PARITY_MODE" 0 14 34, +C4<00000000000000000000000000000001>;
P_0x563e8a90b650 .param/l "STOP_BITS" 0 14 33, +C4<00000000000000000000000000000001>;
P_0x563e8a90b690 .param/l "SYS_CLK_FREQ" 0 14 30, +C4<00000101111101011110000100000000>;
L_0x563e8a939e10 .functor BUFZ 1, v0x563e8a916320_0, C4<0>, C4<0>, C4<0>;
L_0x563e8a93a0a0 .functor OR 1, v0x563e8a916320_0, v0x563e8a90e570_0, C4<0>, C4<0>;
L_0x563e8a93ade0 .functor NOT 1, L_0x563e8a93ecf0, C4<0>, C4<0>, C4<0>;
v0x563e8a916030_0 .net "baud_clk_tick", 0 0, L_0x563e8a93a9c0;  1 drivers
v0x563e8a9160f0_0 .net "clk", 0 0, L_0x563e8a933d00;  alias, 1 drivers
v0x563e8a9161b0_0 .net "d_rx_parity_err", 0 0, L_0x563e8a93a0a0;  1 drivers
v0x563e8a916280_0 .net "parity_err", 0 0, L_0x563e8a939e10;  alias, 1 drivers
v0x563e8a916320_0 .var "q_rx_parity_err", 0 0;
v0x563e8a9163e0_0 .net "rd_en", 0 0, v0x563e8a919b90_0;  1 drivers
v0x563e8a916480_0 .net "reset", 0 0, v0x563e8a91e720_0;  alias, 1 drivers
v0x563e8a916520_0 .net "rx", 0 0, o0x7fd16787f4b8;  alias, 0 drivers
v0x563e8a9165f0_0 .net "rx_data", 7 0, L_0x563e8a93ca40;  alias, 1 drivers
v0x563e8a9166c0_0 .net "rx_done_tick", 0 0, v0x563e8a90e3d0_0;  1 drivers
v0x563e8a916760_0 .net "rx_empty", 0 0, L_0x563e8a93cbd0;  alias, 1 drivers
v0x563e8a916800_0 .net "rx_fifo_wr_data", 7 0, v0x563e8a90e210_0;  1 drivers
v0x563e8a9168f0_0 .net "rx_parity_err", 0 0, v0x563e8a90e570_0;  1 drivers
v0x563e8a916990_0 .net "tx", 0 0, L_0x563e8a93ac70;  alias, 1 drivers
v0x563e8a916a60_0 .net "tx_data", 7 0, v0x563e8a919570_0;  1 drivers
v0x563e8a916b30_0 .net "tx_done_tick", 0 0, v0x563e8a912fe0_0;  1 drivers
v0x563e8a916c20_0 .net "tx_fifo_empty", 0 0, L_0x563e8a93ecf0;  1 drivers
v0x563e8a916cc0_0 .net "tx_fifo_rd_data", 7 0, L_0x563e8a93ead0;  1 drivers
v0x563e8a916db0_0 .net "tx_full", 0 0, L_0x563e8a93eb90;  alias, 1 drivers
v0x563e8a916e50_0 .net "wr_en", 0 0, v0x563e8a919630_0;  1 drivers
S_0x563e8a90b9b0 .scope module, "uart_baud_clk_blk" "uart_baud_clk" 14 80, 15 29 0, S_0x563e8a90b3a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "baud_clk_tick";
P_0x563e8a90bb90 .param/l "BAUD" 0 15 32, +C4<00000000000000011100001000000000>;
P_0x563e8a90bbd0 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 15 33, +C4<00000000000000000000000000010000>;
P_0x563e8a90bc10 .param/l "CLKS_PER_OVERSAMPLE_TICK" 1 15 41, C4<0000000000110110>;
P_0x563e8a90bc50 .param/l "SYS_CLK_FREQ" 0 15 31, +C4<00000101111101011110000100000000>;
v0x563e8a90bf80_0 .net *"_ivl_0", 31 0, L_0x563e8a93a1b0;  1 drivers
L_0x7fd1672e8e70 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x563e8a90c080_0 .net/2u *"_ivl_10", 15 0, L_0x7fd1672e8e70;  1 drivers
v0x563e8a90c160_0 .net *"_ivl_12", 15 0, L_0x563e8a93a3e0;  1 drivers
v0x563e8a90c250_0 .net *"_ivl_16", 31 0, L_0x563e8a93a750;  1 drivers
L_0x7fd1672e8eb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563e8a90c330_0 .net *"_ivl_19", 15 0, L_0x7fd1672e8eb8;  1 drivers
L_0x7fd1672e8f00 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v0x563e8a90c460_0 .net/2u *"_ivl_20", 31 0, L_0x7fd1672e8f00;  1 drivers
v0x563e8a90c540_0 .net *"_ivl_22", 0 0, L_0x563e8a93a840;  1 drivers
L_0x7fd1672e8f48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x563e8a90c600_0 .net/2u *"_ivl_24", 0 0, L_0x7fd1672e8f48;  1 drivers
L_0x7fd1672e8f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563e8a90c6e0_0 .net/2u *"_ivl_26", 0 0, L_0x7fd1672e8f90;  1 drivers
L_0x7fd1672e8d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563e8a90c7c0_0 .net *"_ivl_3", 15 0, L_0x7fd1672e8d98;  1 drivers
L_0x7fd1672e8de0 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v0x563e8a90c8a0_0 .net/2u *"_ivl_4", 31 0, L_0x7fd1672e8de0;  1 drivers
v0x563e8a90c980_0 .net *"_ivl_6", 0 0, L_0x563e8a93a2a0;  1 drivers
L_0x7fd1672e8e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563e8a90ca40_0 .net/2u *"_ivl_8", 15 0, L_0x7fd1672e8e28;  1 drivers
v0x563e8a90cb20_0 .net "baud_clk_tick", 0 0, L_0x563e8a93a9c0;  alias, 1 drivers
v0x563e8a90cbe0_0 .net "clk", 0 0, L_0x563e8a933d00;  alias, 1 drivers
v0x563e8a90cc80_0 .net "d_cnt", 15 0, L_0x563e8a93a590;  1 drivers
v0x563e8a90cd60_0 .var "q_cnt", 15 0;
v0x563e8a90cf50_0 .net "reset", 0 0, v0x563e8a91e720_0;  alias, 1 drivers
E_0x563e8a90bf00 .event posedge, v0x563e8a90af80_0, v0x563e8a8ffe70_0;
L_0x563e8a93a1b0 .concat [ 16 16 0 0], v0x563e8a90cd60_0, L_0x7fd1672e8d98;
L_0x563e8a93a2a0 .cmp/eq 32, L_0x563e8a93a1b0, L_0x7fd1672e8de0;
L_0x563e8a93a3e0 .arith/sum 16, v0x563e8a90cd60_0, L_0x7fd1672e8e70;
L_0x563e8a93a590 .functor MUXZ 16, L_0x563e8a93a3e0, L_0x7fd1672e8e28, L_0x563e8a93a2a0, C4<>;
L_0x563e8a93a750 .concat [ 16 16 0 0], v0x563e8a90cd60_0, L_0x7fd1672e8eb8;
L_0x563e8a93a840 .cmp/eq 32, L_0x563e8a93a750, L_0x7fd1672e8f00;
L_0x563e8a93a9c0 .functor MUXZ 1, L_0x7fd1672e8f90, L_0x7fd1672e8f48, L_0x563e8a93a840, C4<>;
S_0x563e8a90d050 .scope module, "uart_rx_blk" "uart_rx" 14 91, 16 28 0, S_0x563e8a90b3a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "baud_clk_tick";
    .port_info 3 /INPUT 1 "rx";
    .port_info 4 /OUTPUT 8 "rx_data";
    .port_info 5 /OUTPUT 1 "rx_done_tick";
    .port_info 6 /OUTPUT 1 "parity_err";
P_0x563e8a90d1e0 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 16 33, +C4<00000000000000000000000000010000>;
P_0x563e8a90d220 .param/l "DATA_BITS" 0 16 30, +C4<00000000000000000000000000001000>;
P_0x563e8a90d260 .param/l "PARITY_MODE" 0 16 32, +C4<00000000000000000000000000000001>;
P_0x563e8a90d2a0 .param/l "STOP_BITS" 0 16 31, +C4<00000000000000000000000000000001>;
P_0x563e8a90d2e0 .param/l "STOP_OVERSAMPLE_TICKS" 1 16 45, C4<010000>;
P_0x563e8a90d320 .param/l "S_DATA" 1 16 50, C4<00100>;
P_0x563e8a90d360 .param/l "S_IDLE" 1 16 48, C4<00001>;
P_0x563e8a90d3a0 .param/l "S_PARITY" 1 16 51, C4<01000>;
P_0x563e8a90d3e0 .param/l "S_START" 1 16 49, C4<00010>;
P_0x563e8a90d420 .param/l "S_STOP" 1 16 52, C4<10000>;
v0x563e8a90da80_0 .net "baud_clk_tick", 0 0, L_0x563e8a93a9c0;  alias, 1 drivers
v0x563e8a90db70_0 .net "clk", 0 0, L_0x563e8a933d00;  alias, 1 drivers
v0x563e8a90dc10_0 .var "d_data", 7 0;
v0x563e8a90dce0_0 .var "d_data_bit_idx", 2 0;
v0x563e8a90ddc0_0 .var "d_done_tick", 0 0;
v0x563e8a90ded0_0 .var "d_oversample_tick_cnt", 3 0;
v0x563e8a90dfb0_0 .var "d_parity_err", 0 0;
v0x563e8a90e070_0 .var "d_state", 4 0;
v0x563e8a90e150_0 .net "parity_err", 0 0, v0x563e8a90e570_0;  alias, 1 drivers
v0x563e8a90e210_0 .var "q_data", 7 0;
v0x563e8a90e2f0_0 .var "q_data_bit_idx", 2 0;
v0x563e8a90e3d0_0 .var "q_done_tick", 0 0;
v0x563e8a90e490_0 .var "q_oversample_tick_cnt", 3 0;
v0x563e8a90e570_0 .var "q_parity_err", 0 0;
v0x563e8a90e630_0 .var "q_rx", 0 0;
v0x563e8a90e6f0_0 .var "q_state", 4 0;
v0x563e8a90e7d0_0 .net "reset", 0 0, v0x563e8a91e720_0;  alias, 1 drivers
v0x563e8a90e980_0 .net "rx", 0 0, o0x7fd16787f4b8;  alias, 0 drivers
v0x563e8a90ea40_0 .net "rx_data", 7 0, v0x563e8a90e210_0;  alias, 1 drivers
v0x563e8a90eb20_0 .net "rx_done_tick", 0 0, v0x563e8a90e3d0_0;  alias, 1 drivers
E_0x563e8a90da00/0 .event anyedge, v0x563e8a90e6f0_0, v0x563e8a90e210_0, v0x563e8a90e2f0_0, v0x563e8a90cb20_0;
E_0x563e8a90da00/1 .event anyedge, v0x563e8a90e490_0, v0x563e8a90e630_0;
E_0x563e8a90da00 .event/or E_0x563e8a90da00/0, E_0x563e8a90da00/1;
S_0x563e8a90ed00 .scope module, "uart_rx_fifo" "fifo" 14 119, 13 27 0, S_0x563e8a90b3a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 8 "wr_data";
    .port_info 5 /OUTPUT 8 "rd_data";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x563e8a908a00 .param/l "ADDR_BITS" 0 13 30, +C4<00000000000000000000000000000011>;
P_0x563e8a908a40 .param/l "DATA_BITS" 0 13 29, +C4<00000000000000000000000000001000>;
L_0x563e8a93aef0 .functor AND 1, v0x563e8a919b90_0, L_0x563e8a93ae50, C4<1>, C4<1>;
L_0x563e8a93b0b0 .functor AND 1, v0x563e8a90e3d0_0, L_0x563e8a93afe0, C4<1>, C4<1>;
L_0x563e8a93b280 .functor AND 1, v0x563e8a910dc0_0, L_0x563e8a93bb80, C4<1>, C4<1>;
L_0x563e8a93bdb0 .functor AND 1, L_0x563e8a93beb0, L_0x563e8a93aef0, C4<1>, C4<1>;
L_0x563e8a93c090 .functor OR 1, L_0x563e8a93b280, L_0x563e8a93bdb0, C4<0>, C4<0>;
L_0x563e8a93c2d0 .functor AND 1, v0x563e8a911090_0, L_0x563e8a93c1a0, C4<1>, C4<1>;
L_0x563e8a93bfa0 .functor AND 1, L_0x563e8a93c5f0, L_0x563e8a93b0b0, C4<1>, C4<1>;
L_0x563e8a93c470 .functor OR 1, L_0x563e8a93c2d0, L_0x563e8a93bfa0, C4<0>, C4<0>;
L_0x563e8a93ca40 .functor BUFZ 8, L_0x563e8a93c7d0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x563e8a93cb00 .functor BUFZ 1, v0x563e8a911090_0, C4<0>, C4<0>, C4<0>;
L_0x563e8a93cbd0 .functor BUFZ 1, v0x563e8a910dc0_0, C4<0>, C4<0>, C4<0>;
v0x563e8a90f160_0 .net *"_ivl_1", 0 0, L_0x563e8a93ae50;  1 drivers
v0x563e8a90f220_0 .net *"_ivl_10", 2 0, L_0x563e8a93b1e0;  1 drivers
v0x563e8a90f300_0 .net *"_ivl_14", 7 0, L_0x563e8a93b560;  1 drivers
v0x563e8a90f3f0_0 .net *"_ivl_16", 4 0, L_0x563e8a93b600;  1 drivers
L_0x7fd1672e9020 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563e8a90f4d0_0 .net *"_ivl_19", 1 0, L_0x7fd1672e9020;  1 drivers
L_0x7fd1672e9068 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x563e8a90f600_0 .net/2u *"_ivl_22", 2 0, L_0x7fd1672e9068;  1 drivers
v0x563e8a90f6e0_0 .net *"_ivl_24", 2 0, L_0x563e8a93b900;  1 drivers
v0x563e8a90f7c0_0 .net *"_ivl_31", 0 0, L_0x563e8a93bb80;  1 drivers
v0x563e8a90f880_0 .net *"_ivl_33", 0 0, L_0x563e8a93b280;  1 drivers
v0x563e8a90f940_0 .net *"_ivl_34", 2 0, L_0x563e8a93bd10;  1 drivers
v0x563e8a90fa20_0 .net *"_ivl_36", 0 0, L_0x563e8a93beb0;  1 drivers
v0x563e8a90fae0_0 .net *"_ivl_39", 0 0, L_0x563e8a93bdb0;  1 drivers
v0x563e8a90fba0_0 .net *"_ivl_43", 0 0, L_0x563e8a93c1a0;  1 drivers
v0x563e8a90fc60_0 .net *"_ivl_45", 0 0, L_0x563e8a93c2d0;  1 drivers
v0x563e8a90fd20_0 .net *"_ivl_46", 2 0, L_0x563e8a93c3d0;  1 drivers
v0x563e8a90fe00_0 .net *"_ivl_48", 0 0, L_0x563e8a93c5f0;  1 drivers
v0x563e8a90fec0_0 .net *"_ivl_5", 0 0, L_0x563e8a93afe0;  1 drivers
v0x563e8a910090_0 .net *"_ivl_51", 0 0, L_0x563e8a93bfa0;  1 drivers
v0x563e8a910150_0 .net *"_ivl_54", 7 0, L_0x563e8a93c7d0;  1 drivers
v0x563e8a910230_0 .net *"_ivl_56", 4 0, L_0x563e8a93c900;  1 drivers
L_0x7fd1672e90f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563e8a910310_0 .net *"_ivl_59", 1 0, L_0x7fd1672e90f8;  1 drivers
L_0x7fd1672e8fd8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x563e8a9103f0_0 .net/2u *"_ivl_8", 2 0, L_0x7fd1672e8fd8;  1 drivers
L_0x7fd1672e90b0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x563e8a9104d0_0 .net "addr_bits_wide_1", 2 0, L_0x7fd1672e90b0;  1 drivers
v0x563e8a9105b0_0 .net "clk", 0 0, L_0x563e8a933d00;  alias, 1 drivers
v0x563e8a910760_0 .net "d_data", 7 0, L_0x563e8a93b780;  1 drivers
v0x563e8a910840_0 .net "d_empty", 0 0, L_0x563e8a93c090;  1 drivers
v0x563e8a910900_0 .net "d_full", 0 0, L_0x563e8a93c470;  1 drivers
v0x563e8a9109c0_0 .net "d_rd_ptr", 2 0, L_0x563e8a93b9f0;  1 drivers
v0x563e8a910aa0_0 .net "d_wr_ptr", 2 0, L_0x563e8a93b3a0;  1 drivers
v0x563e8a910b80_0 .net "empty", 0 0, L_0x563e8a93cbd0;  alias, 1 drivers
v0x563e8a910c40_0 .net "full", 0 0, L_0x563e8a93cb00;  1 drivers
v0x563e8a910d00 .array "q_data_array", 0 7, 7 0;
v0x563e8a910dc0_0 .var "q_empty", 0 0;
v0x563e8a911090_0 .var "q_full", 0 0;
v0x563e8a911150_0 .var "q_rd_ptr", 2 0;
v0x563e8a911230_0 .var "q_wr_ptr", 2 0;
v0x563e8a911310_0 .net "rd_data", 7 0, L_0x563e8a93ca40;  alias, 1 drivers
v0x563e8a9113f0_0 .net "rd_en", 0 0, v0x563e8a919b90_0;  alias, 1 drivers
v0x563e8a9114b0_0 .net "rd_en_prot", 0 0, L_0x563e8a93aef0;  1 drivers
v0x563e8a911570_0 .net "reset", 0 0, v0x563e8a91e720_0;  alias, 1 drivers
v0x563e8a911610_0 .net "wr_data", 7 0, v0x563e8a90e210_0;  alias, 1 drivers
v0x563e8a9116d0_0 .net "wr_en", 0 0, v0x563e8a90e3d0_0;  alias, 1 drivers
v0x563e8a9117a0_0 .net "wr_en_prot", 0 0, L_0x563e8a93b0b0;  1 drivers
L_0x563e8a93ae50 .reduce/nor v0x563e8a910dc0_0;
L_0x563e8a93afe0 .reduce/nor v0x563e8a911090_0;
L_0x563e8a93b1e0 .arith/sum 3, v0x563e8a911230_0, L_0x7fd1672e8fd8;
L_0x563e8a93b3a0 .functor MUXZ 3, v0x563e8a911230_0, L_0x563e8a93b1e0, L_0x563e8a93b0b0, C4<>;
L_0x563e8a93b560 .array/port v0x563e8a910d00, L_0x563e8a93b600;
L_0x563e8a93b600 .concat [ 3 2 0 0], v0x563e8a911230_0, L_0x7fd1672e9020;
L_0x563e8a93b780 .functor MUXZ 8, L_0x563e8a93b560, v0x563e8a90e210_0, L_0x563e8a93b0b0, C4<>;
L_0x563e8a93b900 .arith/sum 3, v0x563e8a911150_0, L_0x7fd1672e9068;
L_0x563e8a93b9f0 .functor MUXZ 3, v0x563e8a911150_0, L_0x563e8a93b900, L_0x563e8a93aef0, C4<>;
L_0x563e8a93bb80 .reduce/nor L_0x563e8a93b0b0;
L_0x563e8a93bd10 .arith/sub 3, v0x563e8a911230_0, v0x563e8a911150_0;
L_0x563e8a93beb0 .cmp/eq 3, L_0x563e8a93bd10, L_0x7fd1672e90b0;
L_0x563e8a93c1a0 .reduce/nor L_0x563e8a93aef0;
L_0x563e8a93c3d0 .arith/sub 3, v0x563e8a911150_0, v0x563e8a911230_0;
L_0x563e8a93c5f0 .cmp/eq 3, L_0x563e8a93c3d0, L_0x7fd1672e90b0;
L_0x563e8a93c7d0 .array/port v0x563e8a910d00, L_0x563e8a93c900;
L_0x563e8a93c900 .concat [ 3 2 0 0], v0x563e8a911150_0, L_0x7fd1672e90f8;
S_0x563e8a911920 .scope module, "uart_tx_blk" "uart_tx" 14 106, 17 28 0, S_0x563e8a90b3a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "baud_clk_tick";
    .port_info 3 /INPUT 1 "tx_start";
    .port_info 4 /INPUT 8 "tx_data";
    .port_info 5 /OUTPUT 1 "tx_done_tick";
    .port_info 6 /OUTPUT 1 "tx";
P_0x563e8a911ab0 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 17 33, +C4<00000000000000000000000000010000>;
P_0x563e8a911af0 .param/l "DATA_BITS" 0 17 30, +C4<00000000000000000000000000001000>;
P_0x563e8a911b30 .param/l "PARITY_MODE" 0 17 32, +C4<00000000000000000000000000000001>;
P_0x563e8a911b70 .param/l "STOP_BITS" 0 17 31, +C4<00000000000000000000000000000001>;
P_0x563e8a911bb0 .param/l "STOP_OVERSAMPLE_TICKS" 1 17 45, C4<010000>;
P_0x563e8a911bf0 .param/l "S_DATA" 1 17 50, C4<00100>;
P_0x563e8a911c30 .param/l "S_IDLE" 1 17 48, C4<00001>;
P_0x563e8a911c70 .param/l "S_PARITY" 1 17 51, C4<01000>;
P_0x563e8a911cb0 .param/l "S_START" 1 17 49, C4<00010>;
P_0x563e8a911cf0 .param/l "S_STOP" 1 17 52, C4<10000>;
L_0x563e8a93ac70 .functor BUFZ 1, v0x563e8a912f20_0, C4<0>, C4<0>, C4<0>;
v0x563e8a912340_0 .net "baud_clk_tick", 0 0, L_0x563e8a93a9c0;  alias, 1 drivers
v0x563e8a912450_0 .net "clk", 0 0, L_0x563e8a933d00;  alias, 1 drivers
v0x563e8a912510_0 .var "d_baud_clk_tick_cnt", 3 0;
v0x563e8a9125b0_0 .var "d_data", 7 0;
v0x563e8a912690_0 .var "d_data_bit_idx", 2 0;
v0x563e8a9127c0_0 .var "d_parity_bit", 0 0;
v0x563e8a912880_0 .var "d_state", 4 0;
v0x563e8a912960_0 .var "d_tx", 0 0;
v0x563e8a912a20_0 .var "d_tx_done_tick", 0 0;
v0x563e8a912ae0_0 .var "q_baud_clk_tick_cnt", 3 0;
v0x563e8a912bc0_0 .var "q_data", 7 0;
v0x563e8a912ca0_0 .var "q_data_bit_idx", 2 0;
v0x563e8a912d80_0 .var "q_parity_bit", 0 0;
v0x563e8a912e40_0 .var "q_state", 4 0;
v0x563e8a912f20_0 .var "q_tx", 0 0;
v0x563e8a912fe0_0 .var "q_tx_done_tick", 0 0;
v0x563e8a9130a0_0 .net "reset", 0 0, v0x563e8a91e720_0;  alias, 1 drivers
v0x563e8a913140_0 .net "tx", 0 0, L_0x563e8a93ac70;  alias, 1 drivers
v0x563e8a913200_0 .net "tx_data", 7 0, L_0x563e8a93ead0;  alias, 1 drivers
v0x563e8a9132e0_0 .net "tx_done_tick", 0 0, v0x563e8a912fe0_0;  alias, 1 drivers
v0x563e8a9133a0_0 .net "tx_start", 0 0, L_0x563e8a93ade0;  1 drivers
E_0x563e8a9122b0/0 .event anyedge, v0x563e8a912e40_0, v0x563e8a912bc0_0, v0x563e8a912ca0_0, v0x563e8a912d80_0;
E_0x563e8a9122b0/1 .event anyedge, v0x563e8a90cb20_0, v0x563e8a912ae0_0, v0x563e8a9133a0_0, v0x563e8a912fe0_0;
E_0x563e8a9122b0/2 .event anyedge, v0x563e8a913200_0;
E_0x563e8a9122b0 .event/or E_0x563e8a9122b0/0, E_0x563e8a9122b0/1, E_0x563e8a9122b0/2;
S_0x563e8a913580 .scope module, "uart_tx_fifo" "fifo" 14 133, 13 27 0, S_0x563e8a90b3a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 8 "wr_data";
    .port_info 5 /OUTPUT 8 "rd_data";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x563e8a90ef30 .param/l "ADDR_BITS" 0 13 30, +C4<00000000000000000000000000001010>;
P_0x563e8a90ef70 .param/l "DATA_BITS" 0 13 29, +C4<00000000000000000000000000001000>;
L_0x563e8a93cce0 .functor AND 1, v0x563e8a912fe0_0, L_0x563e8a93cc40, C4<1>, C4<1>;
L_0x563e8a93ceb0 .functor AND 1, v0x563e8a919630_0, L_0x563e8a93cde0, C4<1>, C4<1>;
L_0x563e8a93cff0 .functor AND 1, v0x563e8a9154d0_0, L_0x563e8a93dc80, C4<1>, C4<1>;
L_0x563e8a93deb0 .functor AND 1, L_0x563e8a93dfb0, L_0x563e8a93cce0, C4<1>, C4<1>;
L_0x563e8a93e160 .functor OR 1, L_0x563e8a93cff0, L_0x563e8a93deb0, C4<0>, C4<0>;
L_0x563e8a93e3a0 .functor AND 1, v0x563e8a9157a0_0, L_0x563e8a93e270, C4<1>, C4<1>;
L_0x563e8a93e0a0 .functor AND 1, L_0x563e8a93e680, L_0x563e8a93ceb0, C4<1>, C4<1>;
L_0x563e8a93e500 .functor OR 1, L_0x563e8a93e3a0, L_0x563e8a93e0a0, C4<0>, C4<0>;
L_0x563e8a93ead0 .functor BUFZ 8, L_0x563e8a93e860, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x563e8a93eb90 .functor BUFZ 1, v0x563e8a9157a0_0, C4<0>, C4<0>, C4<0>;
L_0x563e8a93ecf0 .functor BUFZ 1, v0x563e8a9154d0_0, C4<0>, C4<0>, C4<0>;
v0x563e8a913960_0 .net *"_ivl_1", 0 0, L_0x563e8a93cc40;  1 drivers
v0x563e8a913a40_0 .net *"_ivl_10", 9 0, L_0x563e8a93cf50;  1 drivers
v0x563e8a913b20_0 .net *"_ivl_14", 7 0, L_0x563e8a93d2d0;  1 drivers
v0x563e8a913c10_0 .net *"_ivl_16", 11 0, L_0x563e8a93d370;  1 drivers
L_0x7fd1672e9188 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563e8a913cf0_0 .net *"_ivl_19", 1 0, L_0x7fd1672e9188;  1 drivers
L_0x7fd1672e91d0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x563e8a913e20_0 .net/2u *"_ivl_22", 9 0, L_0x7fd1672e91d0;  1 drivers
v0x563e8a913f00_0 .net *"_ivl_24", 9 0, L_0x563e8a93d5a0;  1 drivers
v0x563e8a913fe0_0 .net *"_ivl_31", 0 0, L_0x563e8a93dc80;  1 drivers
v0x563e8a9140a0_0 .net *"_ivl_33", 0 0, L_0x563e8a93cff0;  1 drivers
v0x563e8a914160_0 .net *"_ivl_34", 9 0, L_0x563e8a93de10;  1 drivers
v0x563e8a914240_0 .net *"_ivl_36", 0 0, L_0x563e8a93dfb0;  1 drivers
v0x563e8a914300_0 .net *"_ivl_39", 0 0, L_0x563e8a93deb0;  1 drivers
v0x563e8a9143c0_0 .net *"_ivl_43", 0 0, L_0x563e8a93e270;  1 drivers
v0x563e8a914480_0 .net *"_ivl_45", 0 0, L_0x563e8a93e3a0;  1 drivers
v0x563e8a914540_0 .net *"_ivl_46", 9 0, L_0x563e8a93e460;  1 drivers
v0x563e8a914620_0 .net *"_ivl_48", 0 0, L_0x563e8a93e680;  1 drivers
v0x563e8a9146e0_0 .net *"_ivl_5", 0 0, L_0x563e8a93cde0;  1 drivers
v0x563e8a9148b0_0 .net *"_ivl_51", 0 0, L_0x563e8a93e0a0;  1 drivers
v0x563e8a914970_0 .net *"_ivl_54", 7 0, L_0x563e8a93e860;  1 drivers
v0x563e8a914a50_0 .net *"_ivl_56", 11 0, L_0x563e8a93e990;  1 drivers
L_0x7fd1672e9260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563e8a914b30_0 .net *"_ivl_59", 1 0, L_0x7fd1672e9260;  1 drivers
L_0x7fd1672e9140 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x563e8a914c10_0 .net/2u *"_ivl_8", 9 0, L_0x7fd1672e9140;  1 drivers
L_0x7fd1672e9218 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x563e8a914cf0_0 .net "addr_bits_wide_1", 9 0, L_0x7fd1672e9218;  1 drivers
v0x563e8a914dd0_0 .net "clk", 0 0, L_0x563e8a933d00;  alias, 1 drivers
v0x563e8a914e70_0 .net "d_data", 7 0, L_0x563e8a93d4b0;  1 drivers
v0x563e8a914f50_0 .net "d_empty", 0 0, L_0x563e8a93e160;  1 drivers
v0x563e8a915010_0 .net "d_full", 0 0, L_0x563e8a93e500;  1 drivers
v0x563e8a9150d0_0 .net "d_rd_ptr", 9 0, L_0x563e8a93d6e0;  1 drivers
v0x563e8a9151b0_0 .net "d_wr_ptr", 9 0, L_0x563e8a93d110;  1 drivers
v0x563e8a915290_0 .net "empty", 0 0, L_0x563e8a93ecf0;  alias, 1 drivers
v0x563e8a915350_0 .net "full", 0 0, L_0x563e8a93eb90;  alias, 1 drivers
v0x563e8a915410 .array "q_data_array", 0 1023, 7 0;
v0x563e8a9154d0_0 .var "q_empty", 0 0;
v0x563e8a9157a0_0 .var "q_full", 0 0;
v0x563e8a915860_0 .var "q_rd_ptr", 9 0;
v0x563e8a915940_0 .var "q_wr_ptr", 9 0;
v0x563e8a915a20_0 .net "rd_data", 7 0, L_0x563e8a93ead0;  alias, 1 drivers
v0x563e8a915ae0_0 .net "rd_en", 0 0, v0x563e8a912fe0_0;  alias, 1 drivers
v0x563e8a915bb0_0 .net "rd_en_prot", 0 0, L_0x563e8a93cce0;  1 drivers
v0x563e8a915c50_0 .net "reset", 0 0, v0x563e8a91e720_0;  alias, 1 drivers
v0x563e8a915cf0_0 .net "wr_data", 7 0, v0x563e8a919570_0;  alias, 1 drivers
v0x563e8a915db0_0 .net "wr_en", 0 0, v0x563e8a919630_0;  alias, 1 drivers
v0x563e8a915e70_0 .net "wr_en_prot", 0 0, L_0x563e8a93ceb0;  1 drivers
L_0x563e8a93cc40 .reduce/nor v0x563e8a9154d0_0;
L_0x563e8a93cde0 .reduce/nor v0x563e8a9157a0_0;
L_0x563e8a93cf50 .arith/sum 10, v0x563e8a915940_0, L_0x7fd1672e9140;
L_0x563e8a93d110 .functor MUXZ 10, v0x563e8a915940_0, L_0x563e8a93cf50, L_0x563e8a93ceb0, C4<>;
L_0x563e8a93d2d0 .array/port v0x563e8a915410, L_0x563e8a93d370;
L_0x563e8a93d370 .concat [ 10 2 0 0], v0x563e8a915940_0, L_0x7fd1672e9188;
L_0x563e8a93d4b0 .functor MUXZ 8, L_0x563e8a93d2d0, v0x563e8a919570_0, L_0x563e8a93ceb0, C4<>;
L_0x563e8a93d5a0 .arith/sum 10, v0x563e8a915860_0, L_0x7fd1672e91d0;
L_0x563e8a93d6e0 .functor MUXZ 10, v0x563e8a915860_0, L_0x563e8a93d5a0, L_0x563e8a93cce0, C4<>;
L_0x563e8a93dc80 .reduce/nor L_0x563e8a93ceb0;
L_0x563e8a93de10 .arith/sub 10, v0x563e8a915940_0, v0x563e8a915860_0;
L_0x563e8a93dfb0 .cmp/eq 10, L_0x563e8a93de10, L_0x7fd1672e9218;
L_0x563e8a93e270 .reduce/nor L_0x563e8a93cce0;
L_0x563e8a93e460 .arith/sub 10, v0x563e8a915860_0, v0x563e8a915940_0;
L_0x563e8a93e680 .cmp/eq 10, L_0x563e8a93e460, L_0x7fd1672e9218;
L_0x563e8a93e860 .array/port v0x563e8a915410, L_0x563e8a93e990;
L_0x563e8a93e990 .concat [ 10 2 0 0], v0x563e8a915860_0, L_0x7fd1672e9260;
S_0x563e8a91a300 .scope module, "ram0" "ram" 6 56, 18 3 0, S_0x563e8a8db9f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "en_in";
    .port_info 2 /INPUT 1 "r_nw_in";
    .port_info 3 /INPUT 17 "a_in";
    .port_info 4 /INPUT 8 "d_in";
    .port_info 5 /OUTPUT 8 "d_out";
P_0x563e8a91a4e0 .param/l "ADDR_WIDTH" 0 18 5, +C4<00000000000000000000000000010001>;
L_0x563e8a9342c0 .functor NOT 1, L_0x563e8a934650, C4<0>, C4<0>, C4<0>;
v0x563e8a91b340_0 .net *"_ivl_0", 0 0, L_0x563e8a9342c0;  1 drivers
L_0x7fd1672e8768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563e8a91b440_0 .net/2u *"_ivl_2", 0 0, L_0x7fd1672e8768;  1 drivers
L_0x7fd1672e87b0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x563e8a91b520_0 .net/2u *"_ivl_6", 7 0, L_0x7fd1672e87b0;  1 drivers
v0x563e8a91b5e0_0 .net "a_in", 16 0, L_0x563e8a934a30;  alias, 1 drivers
v0x563e8a91b6a0_0 .net "clk_in", 0 0, L_0x563e8a933d00;  alias, 1 drivers
v0x563e8a91b740_0 .net "d_in", 7 0, L_0x563e8a9400b0;  alias, 1 drivers
v0x563e8a91b7e0_0 .net "d_out", 7 0, L_0x563e8a934510;  alias, 1 drivers
v0x563e8a91b8a0_0 .net "en_in", 0 0, L_0x563e8a9348f0;  alias, 1 drivers
v0x563e8a91b960_0 .net "r_nw_in", 0 0, L_0x563e8a934650;  1 drivers
v0x563e8a91bab0_0 .net "ram_bram_dout", 7 0, L_0x563e8a9341b0;  1 drivers
v0x563e8a91bb70_0 .net "ram_bram_we", 0 0, L_0x563e8a934330;  1 drivers
L_0x563e8a934330 .functor MUXZ 1, L_0x7fd1672e8768, L_0x563e8a9342c0, L_0x563e8a9348f0, C4<>;
L_0x563e8a934510 .functor MUXZ 8, L_0x7fd1672e87b0, L_0x563e8a9341b0, L_0x563e8a9348f0, C4<>;
S_0x563e8a91a620 .scope module, "ram_bram" "single_port_ram_sync" 18 20, 3 62 0, S_0x563e8a91a300;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 17 "addr_a";
    .port_info 3 /INPUT 8 "din_a";
    .port_info 4 /OUTPUT 8 "dout_a";
P_0x563e8a907790 .param/l "ADDR_WIDTH" 0 3 64, +C4<00000000000000000000000000010001>;
P_0x563e8a9077d0 .param/l "DATA_WIDTH" 0 3 65, +C4<00000000000000000000000000001000>;
L_0x563e8a9341b0 .functor BUFZ 8, L_0x563e8a933fd0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x563e8a91a930_0 .net *"_ivl_0", 7 0, L_0x563e8a933fd0;  1 drivers
v0x563e8a91aa30_0 .net *"_ivl_2", 18 0, L_0x563e8a934070;  1 drivers
L_0x7fd1672e8720 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563e8a91ab10_0 .net *"_ivl_5", 1 0, L_0x7fd1672e8720;  1 drivers
v0x563e8a91abd0_0 .net "addr_a", 16 0, L_0x563e8a934a30;  alias, 1 drivers
v0x563e8a91acb0_0 .net "clk", 0 0, L_0x563e8a933d00;  alias, 1 drivers
v0x563e8a91ada0_0 .net "din_a", 7 0, L_0x563e8a9400b0;  alias, 1 drivers
v0x563e8a91ae80_0 .net "dout_a", 7 0, L_0x563e8a9341b0;  alias, 1 drivers
v0x563e8a91af60_0 .var/i "i", 31 0;
v0x563e8a91b040_0 .var "q_addr_a", 16 0;
v0x563e8a91b120 .array "ram", 0 131071, 7 0;
v0x563e8a91b1e0_0 .net "we", 0 0, L_0x563e8a934330;  alias, 1 drivers
L_0x563e8a933fd0 .array/port v0x563e8a91b120, L_0x563e8a934070;
L_0x563e8a934070 .concat [ 17 2 0 0], v0x563e8a91b040_0, L_0x7fd1672e8720;
    .scope S_0x563e8a8d0970;
T_1 ;
    %wait E_0x563e8a83f460;
    %load/vec4 v0x563e8a8fcd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x563e8a8fc7e0_0;
    %load/vec4 v0x563e8a8fc560_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563e8a8fcc40, 0, 4;
T_1.0 ;
    %load/vec4 v0x563e8a8fc560_0;
    %assign/vec4 v0x563e8a8fca80_0, 0;
    %load/vec4 v0x563e8a8fc640_0;
    %assign/vec4 v0x563e8a8fcb60_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x563e8a8d9530;
T_2 ;
    %wait E_0x563e8a83f6b0;
    %load/vec4 v0x563e8a8fe080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %fork t_1, S_0x563e8a8b99d0;
    %jmp t_0;
    .scope S_0x563e8a8b99d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563e8a8fcf00_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x563e8a8fcf00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x563e8a8fcf00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563e8a8fdfc0, 0, 4;
    %load/vec4 v0x563e8a8fcf00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563e8a8fcf00_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .scope S_0x563e8a8d9530;
t_0 %join;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x563e8a8fde60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x563e8a8fe200_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x563e8a8fe3c0_0;
    %load/vec4 v0x563e8a8fe200_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563e8a8fdfc0, 0, 4;
T_2.6 ;
    %load/vec4 v0x563e8a8fe2e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v0x563e8a8fe4a0_0;
    %load/vec4 v0x563e8a8fe2e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563e8a8fdda0, 0, 4;
    %load/vec4 v0x563e8a8fe140_0;
    %load/vec4 v0x563e8a8fe2e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563e8a8fdf20, 0, 4;
T_2.8 ;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x563e8a91a620;
T_3 ;
    %wait E_0x563e8a8f5f70;
    %load/vec4 v0x563e8a91b1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x563e8a91ada0_0;
    %load/vec4 v0x563e8a91abd0_0;
    %pad/u 19;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563e8a91b120, 0, 4;
T_3.0 ;
    %load/vec4 v0x563e8a91abd0_0;
    %assign/vec4 v0x563e8a91b040_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x563e8a91a620;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563e8a91af60_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x563e8a91af60_0;
    %cmpi/s 131072, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x563e8a91af60_0;
    %store/vec4a v0x563e8a91b120, 4, 0;
    %load/vec4 v0x563e8a91af60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563e8a91af60_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call 3 93 "$readmemh", "test.data", v0x563e8a91b120 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x563e8a8feaf0;
T_5 ;
    %wait E_0x563e8a8f5f70;
    %load/vec4 v0x563e8a900380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_3, S_0x563e8a8ff0b0;
    %jmp t_2;
    .scope S_0x563e8a8ff0b0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563e8a8ff2b0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x563e8a8ff2b0_0;
    %pad/s 34;
    %cmpi/s 4, 0, 34;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x563e8a8ff2b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563e8a9005e0, 0, 4;
    %pushi/vec4 0, 0, 28;
    %ix/getv/s 3, v0x563e8a8ff2b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563e8a900520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x563e8a8ff2b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563e8a8ffdb0, 0, 4;
    %load/vec4 v0x563e8a8ff2b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563e8a8ff2b0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0x563e8a8feaf0;
t_2 %join;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x563e8a900820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x563e8a8ffff0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563e8a9005e0, 0, 4;
    %load/vec4 v0x563e8a900440_0;
    %load/vec4 v0x563e8a8ffff0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563e8a900520, 0, 4;
    %load/vec4 v0x563e8a900680_0;
    %load/vec4 v0x563e8a8ffff0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563e8a8ffdb0, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x563e8a900a00;
T_6 ;
    %wait E_0x563e8a8f5f70;
    %load/vec4 v0x563e8a9030b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e8a903680_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x563e8a9034c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563e8a9033e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563e8a9035a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563e8a902400_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x563e8a903180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563e8a902ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e8a902700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563e8a902560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x563e8a902620_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x563e8a902d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x563e8a903320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
T_6.4 ;
    %load/vec4 v0x563e8a903180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %jmp T_6.10;
T_6.6 ;
    %load/vec4 v0x563e8a902cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563e8a902400_0, 0;
    %load/vec4 v0x563e8a903740_0;
    %assign/vec4 v0x563e8a903680_0, 0;
    %load/vec4 v0x563e8a902880_0;
    %assign/vec4 v0x563e8a9034c0_0, 0;
    %load/vec4 v0x563e8a902320_0;
    %assign/vec4 v0x563e8a9033e0_0, 0;
    %load/vec4 v0x563e8a903240_0;
    %assign/vec4 v0x563e8a9035a0_0, 0;
    %load/vec4 v0x563e8a902880_0;
    %parti/s 2, 0, 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_6.13, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x563e8a903180_0, 0;
    %load/vec4 v0x563e8a903680_0;
    %assign/vec4 v0x563e8a902700_0, 0;
    %load/vec4 v0x563e8a902320_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x563e8a902560_0, 0;
    %load/vec4 v0x563e8a9035a0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x563e8a902620_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x563e8a903180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e8a902700_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x563e8a902620_0, 0;
    %load/vec4 v0x563e8a902320_0;
    %parti/s 2, 16, 6;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_6.15, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.16, 8;
T_6.15 ; End of true expr.
    %load/vec4 v0x563e8a902320_0;
    %jmp/0 T_6.16, 8;
 ; End of false expr.
    %blend;
T_6.16;
    %assign/vec4 v0x563e8a902560_0, 0;
T_6.14 ;
T_6.11 ;
    %jmp T_6.10;
T_6.7 ;
    %load/vec4 v0x563e8a9034c0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_6.17, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x563e8a903180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e8a902400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e8a902700_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x563e8a902620_0, 0;
    %jmp T_6.18;
T_6.17 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x563e8a903180_0, 0;
    %load/vec4 v0x563e8a902a40_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563e8a902ef0_0, 4, 5;
    %load/vec4 v0x563e8a9033e0_0;
    %addi 2, 0, 32;
    %assign/vec4 v0x563e8a902560_0, 0;
    %load/vec4 v0x563e8a9035a0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x563e8a902620_0, 0;
T_6.18 ;
    %jmp T_6.10;
T_6.8 ;
    %load/vec4 v0x563e8a9034c0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_6.19, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x563e8a903180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e8a902400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e8a902700_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x563e8a902620_0, 0;
    %jmp T_6.20;
T_6.19 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x563e8a903180_0, 0;
    %load/vec4 v0x563e8a902a40_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563e8a902ef0_0, 4, 5;
    %load/vec4 v0x563e8a9033e0_0;
    %addi 3, 0, 32;
    %assign/vec4 v0x563e8a902560_0, 0;
    %load/vec4 v0x563e8a9035a0_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v0x563e8a902620_0, 0;
T_6.20 ;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x563e8a903180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e8a902400_0, 0;
    %load/vec4 v0x563e8a902a40_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563e8a902ef0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e8a902700_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x563e8a902620_0, 0;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x563e8a8dc150;
T_7 ;
    %wait E_0x563e8a8f5f70;
    %load/vec4 v0x563e8a904e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e8a904980_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x563e8a904570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563e8a9044a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563e8a9047e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e8a904f20_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x563e8a904d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x563e8a904f20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x563e8a903ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x563e8a904300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %load/vec4 v0x563e8a904020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.11, 8;
    %vpi_call 8 97 "$display", "hittttttttttttttttttttttt" {0 0 0};
    %jmp T_7.12;
T_7.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563e8a904f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e8a904980_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x563e8a904570_0, 0;
    %load/vec4 v0x563e8a903f60_0;
    %assign/vec4 v0x563e8a9044a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563e8a9047e0_0, 0;
T_7.12 ;
T_7.9 ;
T_7.8 ;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x563e8a904640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563e8a904f20_0, 0, 1;
T_7.13 ;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x563e8a905080;
T_8 ;
    %wait E_0x563e8a8f5f70;
    %load/vec4 v0x563e8a905b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563e8a9058a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563e8a905500_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x563e8a9059b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.5, 10;
    %load/vec4 v0x563e8a905c30_0;
    %nor/r;
    %and;
T_8.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.4, 9;
    %load/vec4 v0x563e8a905a50_0;
    %and;
T_8.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x563e8a9058a0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x563e8a9058a0_0, 0;
    %load/vec4 v0x563e8a9058a0_0;
    %assign/vec4 v0x563e8a905500_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x563e8a8dbd70;
T_9 ;
    %wait E_0x563e8a8f5f70;
    %load/vec4 v0x563e8a906ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563e8a905f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e8a906c00_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x563e8a906900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x563e8a905f80_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x563e8a905f80_0, 0;
    %load/vec4 v0x563e8a906a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %vpi_call 7 88 "$display", "inst: %h, pc: %d", v0x563e8a9061c0_0, v0x563e8a906840_0 {0 0 0};
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x563e8a908770;
T_10 ;
    %wait E_0x563e8a8f5f70;
    %load/vec4 v0x563e8a90af80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x563e8a90ab60_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x563e8a90ac40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563e8a90a7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e8a90aaa0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x563e8a90a3d0_0;
    %assign/vec4 v0x563e8a90ab60_0, 0;
    %load/vec4 v0x563e8a90a4b0_0;
    %assign/vec4 v0x563e8a90ac40_0, 0;
    %load/vec4 v0x563e8a90a250_0;
    %assign/vec4 v0x563e8a90a7d0_0, 0;
    %load/vec4 v0x563e8a90a310_0;
    %assign/vec4 v0x563e8a90aaa0_0, 0;
    %load/vec4 v0x563e8a90a170_0;
    %load/vec4 v0x563e8a90ac40_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563e8a90a710, 0, 4;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x563e8a90b9b0;
T_11 ;
    %wait E_0x563e8a90bf00;
    %load/vec4 v0x563e8a90cf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x563e8a90cd60_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x563e8a90cc80_0;
    %assign/vec4 v0x563e8a90cd60_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x563e8a90d050;
T_12 ;
    %wait E_0x563e8a90bf00;
    %load/vec4 v0x563e8a90e7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x563e8a90e6f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x563e8a90e490_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x563e8a90e210_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x563e8a90e2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e8a90e3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e8a90e570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563e8a90e630_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x563e8a90e070_0;
    %assign/vec4 v0x563e8a90e6f0_0, 0;
    %load/vec4 v0x563e8a90ded0_0;
    %assign/vec4 v0x563e8a90e490_0, 0;
    %load/vec4 v0x563e8a90dc10_0;
    %assign/vec4 v0x563e8a90e210_0, 0;
    %load/vec4 v0x563e8a90dce0_0;
    %assign/vec4 v0x563e8a90e2f0_0, 0;
    %load/vec4 v0x563e8a90ddc0_0;
    %assign/vec4 v0x563e8a90e3d0_0, 0;
    %load/vec4 v0x563e8a90dfb0_0;
    %assign/vec4 v0x563e8a90e570_0, 0;
    %load/vec4 v0x563e8a90e980_0;
    %assign/vec4 v0x563e8a90e630_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x563e8a90d050;
T_13 ;
    %wait E_0x563e8a90da00;
    %load/vec4 v0x563e8a90e6f0_0;
    %store/vec4 v0x563e8a90e070_0, 0, 5;
    %load/vec4 v0x563e8a90e210_0;
    %store/vec4 v0x563e8a90dc10_0, 0, 8;
    %load/vec4 v0x563e8a90e2f0_0;
    %store/vec4 v0x563e8a90dce0_0, 0, 3;
    %load/vec4 v0x563e8a90da80_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.0, 8;
    %load/vec4 v0x563e8a90e490_0;
    %addi 1, 0, 4;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %load/vec4 v0x563e8a90e490_0;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %store/vec4 v0x563e8a90ded0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563e8a90ddc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563e8a90dfb0_0, 0, 1;
    %load/vec4 v0x563e8a90e6f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %jmp T_13.7;
T_13.2 ;
    %load/vec4 v0x563e8a90e630_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x563e8a90e070_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563e8a90ded0_0, 0, 4;
T_13.8 ;
    %jmp T_13.7;
T_13.3 ;
    %load/vec4 v0x563e8a90da80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.12, 9;
    %load/vec4 v0x563e8a90e490_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x563e8a90e070_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563e8a90ded0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563e8a90dce0_0, 0, 3;
T_13.10 ;
    %jmp T_13.7;
T_13.4 ;
    %load/vec4 v0x563e8a90da80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.15, 9;
    %load/vec4 v0x563e8a90e490_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.13, 8;
    %load/vec4 v0x563e8a90e630_0;
    %load/vec4 v0x563e8a90e210_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563e8a90dc10_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563e8a90ded0_0, 0, 4;
    %load/vec4 v0x563e8a90e2f0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_13.16, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x563e8a90e070_0, 0, 5;
    %jmp T_13.17;
T_13.16 ;
    %load/vec4 v0x563e8a90e2f0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x563e8a90dce0_0, 0, 3;
T_13.17 ;
T_13.13 ;
    %jmp T_13.7;
T_13.5 ;
    %load/vec4 v0x563e8a90da80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.20, 9;
    %load/vec4 v0x563e8a90e490_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.18, 8;
    %load/vec4 v0x563e8a90e630_0;
    %load/vec4 v0x563e8a90e210_0;
    %xnor/r;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x563e8a90dfb0_0, 0, 1;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x563e8a90e070_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563e8a90ded0_0, 0, 4;
T_13.18 ;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x563e8a90da80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.23, 9;
    %load/vec4 v0x563e8a90e490_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.21, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x563e8a90e070_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563e8a90ddc0_0, 0, 1;
T_13.21 ;
    %jmp T_13.7;
T_13.7 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x563e8a911920;
T_14 ;
    %wait E_0x563e8a90bf00;
    %load/vec4 v0x563e8a9130a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x563e8a912e40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x563e8a912ae0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x563e8a912bc0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x563e8a912ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563e8a912f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e8a912fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e8a912d80_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x563e8a912880_0;
    %assign/vec4 v0x563e8a912e40_0, 0;
    %load/vec4 v0x563e8a912510_0;
    %assign/vec4 v0x563e8a912ae0_0, 0;
    %load/vec4 v0x563e8a9125b0_0;
    %assign/vec4 v0x563e8a912bc0_0, 0;
    %load/vec4 v0x563e8a912690_0;
    %assign/vec4 v0x563e8a912ca0_0, 0;
    %load/vec4 v0x563e8a912960_0;
    %assign/vec4 v0x563e8a912f20_0, 0;
    %load/vec4 v0x563e8a912a20_0;
    %assign/vec4 v0x563e8a912fe0_0, 0;
    %load/vec4 v0x563e8a9127c0_0;
    %assign/vec4 v0x563e8a912d80_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x563e8a911920;
T_15 ;
    %wait E_0x563e8a9122b0;
    %load/vec4 v0x563e8a912e40_0;
    %store/vec4 v0x563e8a912880_0, 0, 5;
    %load/vec4 v0x563e8a912bc0_0;
    %store/vec4 v0x563e8a9125b0_0, 0, 8;
    %load/vec4 v0x563e8a912ca0_0;
    %store/vec4 v0x563e8a912690_0, 0, 3;
    %load/vec4 v0x563e8a912d80_0;
    %store/vec4 v0x563e8a9127c0_0, 0, 1;
    %load/vec4 v0x563e8a912340_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.0, 8;
    %load/vec4 v0x563e8a912ae0_0;
    %addi 1, 0, 4;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v0x563e8a912ae0_0;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %store/vec4 v0x563e8a912510_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563e8a912a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563e8a912960_0, 0, 1;
    %load/vec4 v0x563e8a912e40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %jmp T_15.7;
T_15.2 ;
    %load/vec4 v0x563e8a9133a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.10, 9;
    %load/vec4 v0x563e8a912fe0_0;
    %inv;
    %and;
T_15.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x563e8a912880_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563e8a912510_0, 0, 4;
    %load/vec4 v0x563e8a913200_0;
    %store/vec4 v0x563e8a9125b0_0, 0, 8;
    %load/vec4 v0x563e8a913200_0;
    %xnor/r;
    %store/vec4 v0x563e8a9127c0_0, 0, 1;
T_15.8 ;
    %jmp T_15.7;
T_15.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563e8a912960_0, 0, 1;
    %load/vec4 v0x563e8a912340_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.13, 9;
    %load/vec4 v0x563e8a912ae0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.11, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x563e8a912880_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563e8a912510_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563e8a912690_0, 0, 3;
T_15.11 ;
    %jmp T_15.7;
T_15.4 ;
    %load/vec4 v0x563e8a912bc0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x563e8a912960_0, 0, 1;
    %load/vec4 v0x563e8a912340_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.16, 9;
    %load/vec4 v0x563e8a912ae0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.14, 8;
    %load/vec4 v0x563e8a912bc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x563e8a9125b0_0, 0, 8;
    %load/vec4 v0x563e8a912ca0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x563e8a912690_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563e8a912510_0, 0, 4;
    %load/vec4 v0x563e8a912ca0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_15.17, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x563e8a912880_0, 0, 5;
T_15.17 ;
T_15.14 ;
    %jmp T_15.7;
T_15.5 ;
    %load/vec4 v0x563e8a912d80_0;
    %store/vec4 v0x563e8a912960_0, 0, 1;
    %load/vec4 v0x563e8a912340_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.21, 9;
    %load/vec4 v0x563e8a912ae0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.19, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x563e8a912880_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563e8a912510_0, 0, 4;
T_15.19 ;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x563e8a912340_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.24, 9;
    %load/vec4 v0x563e8a912ae0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.22, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x563e8a912880_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563e8a912a20_0, 0, 1;
T_15.22 ;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x563e8a90ed00;
T_16 ;
    %wait E_0x563e8a8f5f70;
    %load/vec4 v0x563e8a911570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x563e8a911150_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x563e8a911230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563e8a910dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e8a911090_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x563e8a9109c0_0;
    %assign/vec4 v0x563e8a911150_0, 0;
    %load/vec4 v0x563e8a910aa0_0;
    %assign/vec4 v0x563e8a911230_0, 0;
    %load/vec4 v0x563e8a910840_0;
    %assign/vec4 v0x563e8a910dc0_0, 0;
    %load/vec4 v0x563e8a910900_0;
    %assign/vec4 v0x563e8a911090_0, 0;
    %load/vec4 v0x563e8a910760_0;
    %load/vec4 v0x563e8a911230_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563e8a910d00, 0, 4;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x563e8a913580;
T_17 ;
    %wait E_0x563e8a8f5f70;
    %load/vec4 v0x563e8a915c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x563e8a915860_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x563e8a915940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563e8a9154d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e8a9157a0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x563e8a9150d0_0;
    %assign/vec4 v0x563e8a915860_0, 0;
    %load/vec4 v0x563e8a9151b0_0;
    %assign/vec4 v0x563e8a915940_0, 0;
    %load/vec4 v0x563e8a914f50_0;
    %assign/vec4 v0x563e8a9154d0_0, 0;
    %load/vec4 v0x563e8a915010_0;
    %assign/vec4 v0x563e8a9157a0_0, 0;
    %load/vec4 v0x563e8a914e70_0;
    %load/vec4 v0x563e8a915940_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563e8a915410, 0, 4;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x563e8a90b3a0;
T_18 ;
    %wait E_0x563e8a90bf00;
    %load/vec4 v0x563e8a916480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e8a916320_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x563e8a9161b0_0;
    %assign/vec4 v0x563e8a916320_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x563e8a906dc0;
T_19 ;
    %wait E_0x563e8a8f5f70;
    %load/vec4 v0x563e8a919c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x563e8a9194d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x563e8a918ed0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x563e8a919090_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x563e8a918b20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x563e8a918fb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x563e8a919570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e8a919630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e8a919400_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x563e8a919310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e8a919250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563e8a918be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x563e8a919170_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x563e8a917e50_0;
    %assign/vec4 v0x563e8a9194d0_0, 0;
    %load/vec4 v0x563e8a917870_0;
    %assign/vec4 v0x563e8a918ed0_0, 0;
    %load/vec4 v0x563e8a917a30_0;
    %assign/vec4 v0x563e8a919090_0, 0;
    %load/vec4 v0x563e8a9176b0_0;
    %assign/vec4 v0x563e8a918b20_0, 0;
    %load/vec4 v0x563e8a917950_0;
    %assign/vec4 v0x563e8a918fb0_0, 0;
    %load/vec4 v0x563e8a918040_0;
    %assign/vec4 v0x563e8a919570_0, 0;
    %load/vec4 v0x563e8a918120_0;
    %assign/vec4 v0x563e8a919630_0, 0;
    %load/vec4 v0x563e8a917cd0_0;
    %assign/vec4 v0x563e8a919400_0, 0;
    %load/vec4 v0x563e8a917bf0_0;
    %assign/vec4 v0x563e8a919310_0, 0;
    %load/vec4 v0x563e8a9183a0_0;
    %assign/vec4 v0x563e8a919250_0, 0;
    %load/vec4 v0x563e8a917790_0;
    %assign/vec4 v0x563e8a918be0_0, 0;
    %load/vec4 v0x563e8a917b10_0;
    %assign/vec4 v0x563e8a919170_0, 0;
    %load/vec4 v0x563e8a917d90_0;
    %assign/vec4 v0x563e8a918a80_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x563e8a906dc0;
T_20 ;
    %wait E_0x563e8a908700;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563e8a917b10_0, 0, 8;
    %load/vec4 v0x563e8a9183a0_0;
    %load/vec4 v0x563e8a918910_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x563e8a918870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %jmp T_20.7;
T_20.2 ;
    %load/vec4 v0x563e8a9186d0_0;
    %store/vec4 v0x563e8a917b10_0, 0, 8;
    %jmp T_20.7;
T_20.3 ;
    %load/vec4 v0x563e8a918be0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x563e8a917b10_0, 0, 8;
    %jmp T_20.7;
T_20.4 ;
    %load/vec4 v0x563e8a918be0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x563e8a917b10_0, 0, 8;
    %jmp T_20.7;
T_20.5 ;
    %load/vec4 v0x563e8a918be0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x563e8a917b10_0, 0, 8;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x563e8a918be0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x563e8a917b10_0, 0, 8;
    %jmp T_20.7;
T_20.7 ;
    %pop/vec4 1;
T_20.0 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x563e8a906dc0;
T_21 ;
    %wait E_0x563e8a8f5fb0;
    %load/vec4 v0x563e8a9194d0_0;
    %store/vec4 v0x563e8a917e50_0, 0, 5;
    %load/vec4 v0x563e8a918ed0_0;
    %store/vec4 v0x563e8a917870_0, 0, 3;
    %load/vec4 v0x563e8a919090_0;
    %store/vec4 v0x563e8a917a30_0, 0, 17;
    %load/vec4 v0x563e8a918b20_0;
    %store/vec4 v0x563e8a9176b0_0, 0, 17;
    %load/vec4 v0x563e8a918fb0_0;
    %store/vec4 v0x563e8a917950_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563e8a919b90_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563e8a918040_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563e8a918120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563e8a9199c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563e8a9187a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563e8a917cd0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563e8a917bf0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563e8a917d90_0, 0, 1;
    %load/vec4 v0x563e8a9189b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x563e8a917950_0, 4, 1;
T_21.0 ;
    %load/vec4 v0x563e8a919250_0;
    %inv;
    %load/vec4 v0x563e8a9183a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x563e8a918910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x563e8a918870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %jmp T_21.8;
T_21.6 ;
    %load/vec4 v0x563e8a919ff0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.11, 9;
    %load/vec4 v0x563e8a9181e0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_21.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.9, 8;
    %load/vec4 v0x563e8a9181e0_0;
    %store/vec4 v0x563e8a918040_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563e8a918120_0, 0, 1;
T_21.9 ;
    %vpi_call 12 252 "$write", "%c", v0x563e8a9181e0_0 {0 0 0};
    %jmp T_21.8;
T_21.7 ;
    %load/vec4 v0x563e8a919ff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.12, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563e8a918040_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563e8a918120_0, 0, 1;
T_21.12 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x563e8a917e50_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563e8a917d90_0, 0, 1;
    %vpi_call 12 261 "$display", "IO:Return" {0 0 0};
    %vpi_call 12 262 "$finish" {0 0 0};
    %jmp T_21.8;
T_21.8 ;
    %pop/vec4 1;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v0x563e8a918870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %jmp T_21.15;
T_21.14 ;
    %load/vec4 v0x563e8a918530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.16, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563e8a9187a0_0, 0, 1;
T_21.16 ;
    %load/vec4 v0x563e8a919e10_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.20, 9;
    %load/vec4 v0x563e8a918600_0;
    %nor/r;
    %and;
T_21.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563e8a919b90_0, 0, 1;
    %load/vec4 v0x563e8a919a80_0;
    %store/vec4 v0x563e8a917bf0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563e8a917cd0_0, 0, 1;
T_21.18 ;
    %jmp T_21.15;
T_21.15 ;
    %pop/vec4 1;
T_21.5 ;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x563e8a9194d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_21.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_21.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_21.23, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_21.24, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_21.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_21.26, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_21.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_21.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_21.29, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_21.30, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_21.31, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_21.32, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_21.33, 6;
    %jmp T_21.34;
T_21.21 ;
    %load/vec4 v0x563e8a919e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.35, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563e8a919b90_0, 0, 1;
    %load/vec4 v0x563e8a919a80_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_21.37, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x563e8a917e50_0, 0, 5;
    %jmp T_21.38;
T_21.37 ;
    %load/vec4 v0x563e8a919a80_0;
    %cmpi/e 7, 0, 8;
    %jmp/0xz  T_21.39, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563e8a918040_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563e8a918120_0, 0, 1;
T_21.39 ;
T_21.38 ;
T_21.35 ;
    %jmp T_21.34;
T_21.22 ;
    %load/vec4 v0x563e8a919e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.41, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563e8a919b90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563e8a917870_0, 0, 3;
    %load/vec4 v0x563e8a919a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_21.43, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_21.44, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_21.45, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_21.46, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_21.47, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_21.48, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_21.49, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_21.50, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_21.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_21.52, 6;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x563e8a917950_0, 4, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x563e8a917e50_0, 0, 5;
    %jmp T_21.54;
T_21.43 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x563e8a917e50_0, 0, 5;
    %jmp T_21.54;
T_21.44 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x563e8a917e50_0, 0, 5;
    %jmp T_21.54;
T_21.45 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x563e8a917e50_0, 0, 5;
    %jmp T_21.54;
T_21.46 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x563e8a917e50_0, 0, 5;
    %jmp T_21.54;
T_21.47 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x563e8a917e50_0, 0, 5;
    %jmp T_21.54;
T_21.48 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x563e8a917e50_0, 0, 5;
    %jmp T_21.54;
T_21.49 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x563e8a917e50_0, 0, 5;
    %jmp T_21.54;
T_21.50 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x563e8a917e50_0, 0, 5;
    %jmp T_21.54;
T_21.51 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x563e8a917e50_0, 0, 5;
    %jmp T_21.54;
T_21.52 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x563e8a918040_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563e8a918120_0, 0, 1;
    %jmp T_21.54;
T_21.54 ;
    %pop/vec4 1;
T_21.41 ;
    %jmp T_21.34;
T_21.23 ;
    %load/vec4 v0x563e8a919e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.55, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563e8a919b90_0, 0, 1;
    %load/vec4 v0x563e8a918ed0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x563e8a917870_0, 0, 3;
    %load/vec4 v0x563e8a918ed0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.57, 4;
    %load/vec4 v0x563e8a919a80_0;
    %pad/u 17;
    %store/vec4 v0x563e8a917a30_0, 0, 17;
    %jmp T_21.58;
T_21.57 ;
    %load/vec4 v0x563e8a919a80_0;
    %load/vec4 v0x563e8a919090_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x563e8a917a30_0, 0, 17;
    %load/vec4 v0x563e8a917a30_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_21.59, 8;
    %pushi/vec4 3, 0, 5;
    %jmp/1 T_21.60, 8;
T_21.59 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_21.60, 8;
 ; End of false expr.
    %blend;
T_21.60;
    %store/vec4 v0x563e8a917e50_0, 0, 5;
T_21.58 ;
T_21.55 ;
    %jmp T_21.34;
T_21.24 ;
    %load/vec4 v0x563e8a919e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.61, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563e8a919b90_0, 0, 1;
    %load/vec4 v0x563e8a919090_0;
    %subi 1, 0, 17;
    %store/vec4 v0x563e8a917a30_0, 0, 17;
    %load/vec4 v0x563e8a919a80_0;
    %store/vec4 v0x563e8a918040_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563e8a918120_0, 0, 1;
    %load/vec4 v0x563e8a917a30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.63, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x563e8a917e50_0, 0, 5;
T_21.63 ;
T_21.61 ;
    %jmp T_21.34;
T_21.25 ;
    %load/vec4 v0x563e8a919e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.65, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563e8a919b90_0, 0, 1;
    %load/vec4 v0x563e8a918ed0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x563e8a917870_0, 0, 3;
    %load/vec4 v0x563e8a918ed0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.67, 4;
    %load/vec4 v0x563e8a919a80_0;
    %pad/u 17;
    %store/vec4 v0x563e8a917a30_0, 0, 17;
    %jmp T_21.68;
T_21.67 ;
    %load/vec4 v0x563e8a919a80_0;
    %load/vec4 v0x563e8a919090_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x563e8a917a30_0, 0, 17;
    %load/vec4 v0x563e8a917a30_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_21.69, 8;
    %pushi/vec4 5, 0, 5;
    %jmp/1 T_21.70, 8;
T_21.69 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_21.70, 8;
 ; End of false expr.
    %blend;
T_21.70;
    %store/vec4 v0x563e8a917e50_0, 0, 5;
T_21.68 ;
T_21.65 ;
    %jmp T_21.34;
T_21.26 ;
    %load/vec4 v0x563e8a919e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.71, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563e8a919b90_0, 0, 1;
    %load/vec4 v0x563e8a919090_0;
    %subi 1, 0, 17;
    %store/vec4 v0x563e8a917a30_0, 0, 17;
    %load/vec4 v0x563e8a918600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.73, 8;
    %load/vec4 v0x563e8a919a80_0;
    %store/vec4 v0x563e8a917bf0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563e8a917cd0_0, 0, 1;
T_21.73 ;
    %load/vec4 v0x563e8a917a30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.75, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x563e8a917e50_0, 0, 5;
T_21.75 ;
T_21.71 ;
    %jmp T_21.34;
T_21.27 ;
    %load/vec4 v0x563e8a919ff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.77, 8;
    %load/vec4 v0x563e8a918fb0_0;
    %pad/u 8;
    %store/vec4 v0x563e8a918040_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563e8a918120_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x563e8a917e50_0, 0, 5;
T_21.77 ;
    %jmp T_21.34;
T_21.28 ;
    %load/vec4 v0x563e8a919ff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.79, 8;
    %pushi/vec4 4, 0, 17;
    %store/vec4 v0x563e8a917a30_0, 0, 17;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x563e8a9176b0_0, 0, 17;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x563e8a917e50_0, 0, 5;
T_21.79 ;
    %jmp T_21.34;
T_21.29 ;
    %load/vec4 v0x563e8a919ff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.81, 8;
    %load/vec4 v0x563e8a919090_0;
    %subi 1, 0, 17;
    %store/vec4 v0x563e8a917a30_0, 0, 17;
    %ix/getv 4, v0x563e8a918b20_0;
    %load/vec4a v0x563e8a917560, 4;
    %store/vec4 v0x563e8a918040_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563e8a918120_0, 0, 1;
    %load/vec4 v0x563e8a918b20_0;
    %addi 1, 0, 17;
    %store/vec4 v0x563e8a9176b0_0, 0, 17;
    %load/vec4 v0x563e8a917a30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.83, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x563e8a917e50_0, 0, 5;
T_21.83 ;
T_21.81 ;
    %jmp T_21.34;
T_21.30 ;
    %load/vec4 v0x563e8a919e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.85, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563e8a919b90_0, 0, 1;
    %load/vec4 v0x563e8a918ed0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x563e8a917870_0, 0, 3;
    %load/vec4 v0x563e8a918ed0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.87, 4;
    %load/vec4 v0x563e8a919a80_0;
    %pad/u 17;
    %store/vec4 v0x563e8a9176b0_0, 0, 17;
    %jmp T_21.88;
T_21.87 ;
    %load/vec4 v0x563e8a918ed0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.89, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x563e8a919a80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563e8a918b20_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563e8a9176b0_0, 0, 17;
    %jmp T_21.90;
T_21.89 ;
    %load/vec4 v0x563e8a918ed0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_21.91, 4;
    %load/vec4 v0x563e8a919a80_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x563e8a918b20_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563e8a9176b0_0, 0, 17;
    %jmp T_21.92;
T_21.91 ;
    %load/vec4 v0x563e8a918ed0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_21.93, 4;
    %load/vec4 v0x563e8a919a80_0;
    %pad/u 17;
    %store/vec4 v0x563e8a917a30_0, 0, 17;
    %jmp T_21.94;
T_21.93 ;
    %load/vec4 v0x563e8a919a80_0;
    %load/vec4 v0x563e8a919090_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x563e8a917a30_0, 0, 17;
    %load/vec4 v0x563e8a917a30_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_21.95, 8;
    %pushi/vec4 10, 0, 5;
    %jmp/1 T_21.96, 8;
T_21.95 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_21.96, 8;
 ; End of false expr.
    %blend;
T_21.96;
    %store/vec4 v0x563e8a917e50_0, 0, 5;
T_21.94 ;
T_21.92 ;
T_21.90 ;
T_21.88 ;
T_21.85 ;
    %jmp T_21.34;
T_21.31 ;
    %load/vec4 v0x563e8a919090_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.97, 8;
    %load/vec4 v0x563e8a919090_0;
    %subi 1, 0, 17;
    %store/vec4 v0x563e8a917a30_0, 0, 17;
    %jmp T_21.98;
T_21.97 ;
    %load/vec4 v0x563e8a919ff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.99, 8;
    %load/vec4 v0x563e8a919090_0;
    %subi 1, 0, 17;
    %store/vec4 v0x563e8a917a30_0, 0, 17;
    %load/vec4 v0x563e8a919800_0;
    %store/vec4 v0x563e8a918040_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563e8a918120_0, 0, 1;
    %load/vec4 v0x563e8a918b20_0;
    %addi 1, 0, 17;
    %store/vec4 v0x563e8a9176b0_0, 0, 17;
    %load/vec4 v0x563e8a917a30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.101, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x563e8a917e50_0, 0, 5;
T_21.101 ;
T_21.99 ;
T_21.98 ;
    %jmp T_21.34;
T_21.32 ;
    %load/vec4 v0x563e8a919e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.103, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563e8a919b90_0, 0, 1;
    %load/vec4 v0x563e8a918ed0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x563e8a917870_0, 0, 3;
    %load/vec4 v0x563e8a918ed0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.105, 4;
    %load/vec4 v0x563e8a919a80_0;
    %pad/u 17;
    %store/vec4 v0x563e8a9176b0_0, 0, 17;
    %jmp T_21.106;
T_21.105 ;
    %load/vec4 v0x563e8a918ed0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.107, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x563e8a919a80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563e8a918b20_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563e8a9176b0_0, 0, 17;
    %jmp T_21.108;
T_21.107 ;
    %load/vec4 v0x563e8a918ed0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_21.109, 4;
    %load/vec4 v0x563e8a919a80_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x563e8a918b20_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563e8a9176b0_0, 0, 17;
    %jmp T_21.110;
T_21.109 ;
    %load/vec4 v0x563e8a918ed0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_21.111, 4;
    %load/vec4 v0x563e8a919a80_0;
    %pad/u 17;
    %store/vec4 v0x563e8a917a30_0, 0, 17;
    %jmp T_21.112;
T_21.111 ;
    %load/vec4 v0x563e8a919a80_0;
    %load/vec4 v0x563e8a919090_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x563e8a917a30_0, 0, 17;
    %load/vec4 v0x563e8a917a30_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_21.113, 8;
    %pushi/vec4 12, 0, 5;
    %jmp/1 T_21.114, 8;
T_21.113 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_21.114, 8;
 ; End of false expr.
    %blend;
T_21.114;
    %store/vec4 v0x563e8a917e50_0, 0, 5;
T_21.112 ;
T_21.110 ;
T_21.108 ;
T_21.106 ;
T_21.103 ;
    %jmp T_21.34;
T_21.33 ;
    %load/vec4 v0x563e8a919e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.115, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563e8a919b90_0, 0, 1;
    %load/vec4 v0x563e8a919090_0;
    %subi 1, 0, 17;
    %store/vec4 v0x563e8a917a30_0, 0, 17;
    %load/vec4 v0x563e8a918b20_0;
    %addi 1, 0, 17;
    %store/vec4 v0x563e8a9176b0_0, 0, 17;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563e8a9199c0_0, 0, 1;
    %load/vec4 v0x563e8a917a30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.117, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x563e8a917e50_0, 0, 5;
T_21.117 ;
T_21.115 ;
    %jmp T_21.34;
T_21.34 ;
    %pop/vec4 1;
T_21.3 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x563e8a8db9f0;
T_22 ;
    %wait E_0x563e8a778620;
    %load/vec4 v0x563e8a91cf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563e8a91e720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563e8a91e7c0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e8a91e7c0_0, 0;
    %load/vec4 v0x563e8a91e7c0_0;
    %assign/vec4 v0x563e8a91e720_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x563e8a8db9f0;
T_23 ;
    %wait E_0x563e8a8f5f70;
    %load/vec4 v0x563e8a91dc40_0;
    %assign/vec4 v0x563e8a91e420_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0x563e8a8d98b0;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563e8a91e8f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563e8a91e9b0_0, 0, 1;
    %pushi/vec4 50, 0, 32;
T_24.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_24.1, 5;
    %jmp/1 T_24.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %load/vec4 v0x563e8a91e8f0_0;
    %nor/r;
    %store/vec4 v0x563e8a91e8f0_0, 0, 1;
    %jmp T_24.0;
T_24.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563e8a91e9b0_0, 0, 1;
T_24.2 ;
    %delay 1, 0;
    %load/vec4 v0x563e8a91e8f0_0;
    %nor/r;
    %store/vec4 v0x563e8a91e8f0_0, 0, 1;
    %jmp T_24.2;
    %vpi_call 5 25 "$finish" {0 0 0};
    %end;
    .thread T_24;
    .scope S_0x563e8a8d98b0;
T_25 ;
    %vpi_call 5 29 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 5 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x563e8a8d98b0 {0 0 0};
    %delay 300, 0;
    %vpi_call 5 31 "$finish" {0 0 0};
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/InstructionUnit/decoder.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/common/block_ram/block_ram.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/register.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/sim/testbench.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/riscv_top.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/cpu.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/Cache/cache.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/Cache/instructioncache.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/memorycontroller.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/InstructionUnit/instructionfetch.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/hci.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/common/fifo/fifo.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/common/uart/uart.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/common/uart/uart_baud_clk.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/common/uart/uart_rx.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/common/uart/uart_tx.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/ram.v";
