Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id B85D821CDAD
	for <lists+amd-gfx@lfdr.de>; Mon, 13 Jul 2020 05:25:46 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id ED3076E151;
	Mon, 13 Jul 2020 03:25:43 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from NAM11-CO1-obe.outbound.protection.outlook.com
 (mail-co1nam11on2059.outbound.protection.outlook.com [40.107.220.59])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 536B56E151
 for <amd-gfx@lists.freedesktop.org>; Mon, 13 Jul 2020 03:25:42 +0000 (UTC)
ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;
 b=ENXD7El840YhPY6GotJf9pOPEFfiOXKJOlIx/s/qHb209LoSLxzHZC2i4Bx5UA2FZTTg4Op+iMuu/tU3aoBm9wkVWKmdbktPtSiGkEQLOENbaGk6FTbnuRwOebJldPHO8dUtdBjdQNmZ87lTzHa7/01+C2IBpnjq20BK9IXYICKKdN9vz8XPAPjKPNYXAhlOE5qqw+5OL5hyKBlW5C9fjYVPHCBxXwWg92Pp0lKr7fONsrMansB2vn5JjsyL3Not25yOksI6b5aUyaL1LiH8E1/Nkysu08tWgHJk5x0M72AdffjdQF4LmCbIWVGiI4GJNo2i/+TjMwSKMO21fLcxhA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; 
 s=arcselector9901;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=8GDlWnK3VG3szEpJqVXdDxbvVW30B9qWHpFkuXolV+I=;
 b=jydwh639PD6UbVL+isTpu/FoHbXvEKfwx4f9ZCJTJyNekiFGdCHBDNGCOedZMn9UixfD9yzE8H1TgAcLYQ1Cr6Fd+/GxctbXAUxCFGN88879YGHr4BJ1dyfhSDqyvA0l5vMH+xgbtY/v8iPFMoMtMIBaszampG66TcPX1mZQW8R5J+LDfrye95s6kCeb0XHrBrXH35WatDwTZ70fY1pyFE1CETH4XTCVq65Yi5CugLXM5yc+Kzzy/O5bxS0Batq3qvktbqSBwAxIk6yTkRk+4TxzoAcG+Q19Uk0p7BaQ4norEwFXIIkqdpsnk4uYj+kh2RSqrnG2GfMIq+t3QOUa7g==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=amd.com; dmarc=pass action=none header.from=amd.com; dkim=pass
 header.d=amd.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=amdcloud.onmicrosoft.com; s=selector2-amdcloud-onmicrosoft-com;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=8GDlWnK3VG3szEpJqVXdDxbvVW30B9qWHpFkuXolV+I=;
 b=XBN4CqEIu5n/pD8KOj7RkK7xWm+j5PwlXHHP0HOwx5fiR4Z2KUkO+E759CQKIo91Txcs1AjEzABg0OpZuOQQ/TNi7bpc50rG266vkurJ8AIcf9e5q3vKRuU3PMca/TWs3f/iISFqtTFOdIS5XbImnxyPdYcp2gtFLkB3fO05ezQ=
Received: from DM6PR12MB2619.namprd12.prod.outlook.com (2603:10b6:5:45::18) by
 DM5PR12MB1836.namprd12.prod.outlook.com (2603:10b6:3:114::22) with
 Microsoft
 SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.20.3174.23; Mon, 13 Jul 2020 03:25:40 +0000
Received: from DM6PR12MB2619.namprd12.prod.outlook.com
 ([fe80::c157:8999:dcc3:536f]) by DM6PR12MB2619.namprd12.prod.outlook.com
 ([fe80::c157:8999:dcc3:536f%3]) with mapi id 15.20.3174.023; Mon, 13 Jul 2020
 03:25:40 +0000
From: "Quan, Evan" <Evan.Quan@amd.com>
To: "Sheng, Wenhui" <Wenhui.Sheng@amd.com>, "amd-gfx@lists.freedesktop.org"
 <amd-gfx@lists.freedesktop.org>
Subject: RE: [PATCH 2/3] drm/amdgpu: enable mode1 reset
Thread-Topic: [PATCH 2/3] drm/amdgpu: enable mode1 reset
Thread-Index: AQHWVsTNJVQ3YVspxUmMPGdvjNqDbKkE24gA
Date: Mon, 13 Jul 2020 03:25:40 +0000
Message-ID: <DM6PR12MB2619F6AE499BD6ACC9999EBFE4600@DM6PR12MB2619.namprd12.prod.outlook.com>
References: <20200710141644.1601-1-Wenhui.Sheng@amd.com>
 <20200710141644.1601-2-Wenhui.Sheng@amd.com>
In-Reply-To: <20200710141644.1601-2-Wenhui.Sheng@amd.com>
Accept-Language: en-US, zh-CN
Content-Language: en-US
X-MS-Has-Attach: 
X-MS-TNEF-Correlator: 
msip_labels: MSIP_Label_76546daa-41b6-470c-bb85-f6f40f044d7f_ActionId=4c69f2b7-e798-4785-b6a5-0000c158af65;
 MSIP_Label_76546daa-41b6-470c-bb85-f6f40f044d7f_ContentBits=0;
 MSIP_Label_76546daa-41b6-470c-bb85-f6f40f044d7f_Enabled=true;
 MSIP_Label_76546daa-41b6-470c-bb85-f6f40f044d7f_Method=Standard;
 MSIP_Label_76546daa-41b6-470c-bb85-f6f40f044d7f_Name=Internal
 Use Only - Unrestricted;
 MSIP_Label_76546daa-41b6-470c-bb85-f6f40f044d7f_SetDate=2020-07-13T03:20:20Z;
 MSIP_Label_76546daa-41b6-470c-bb85-f6f40f044d7f_SiteId=3dd8961f-e488-4e60-8e11-a82d994e183d;
authentication-results: amd.com; dkim=none (message not signed)
 header.d=none;amd.com; dmarc=none action=none header.from=amd.com;
x-originating-ip: [58.247.170.242]
x-ms-publictraffictype: Email
x-ms-office365-filtering-ht: Tenant
x-ms-office365-filtering-correlation-id: 85577bed-5643-4035-3dc1-08d826dc6b43
x-ms-traffictypediagnostic: DM5PR12MB1836:
x-ms-exchange-transport-forked: True
x-microsoft-antispam-prvs: <DM5PR12MB1836B2807255B36A24B8F258E4600@DM5PR12MB1836.namprd12.prod.outlook.com>
x-ms-oob-tlc-oobclassifiers: OLM:4714;
x-ms-exchange-senderadcheck: 1
x-microsoft-antispam: BCL:0;
x-microsoft-antispam-message-info: cZLSAv37gVzKoEaq/gQj2EU+IqPSuUUl+/uVy9BTM0rE+gRMHQ09pTHNWaIDyBLtukM2+DaAs+g3PCJIXowPxhu47h3s996J1idR06HmpL8Dgtx61R5CEaS0OOREJGWerNO7RnFmXql8aDh93ce1g1PmH44dRHkEU7SPOROhJpW7PiO9B6dXZPtJbQ9YWH/6gKFMJQW7hjbCP77RvHrustzjmOE4Qbmkeg34yX6jlZpUMILCEXsety3dCF90rb0teyKkMd76uSnvK6sMk3VBSFyBrfPYg7lhQszKO+av4k6v4EJfyVgmkiMoSHgx/rM4qVcMjpP4CIjqBIsrCc327xPNWVge+x20C150zRDBvww=
x-forefront-antispam-report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:;
 IPV:NLI; SFV:NSPM; H:DM6PR12MB2619.namprd12.prod.outlook.com; PTR:; CAT:NONE;
 SFTY:;
 SFS:(4636009)(39860400002)(376002)(366004)(396003)(346002)(136003)(8936002)(54906003)(66556008)(66946007)(66476007)(966005)(66446008)(64756008)(86362001)(316002)(5660300002)(8676002)(83380400001)(6506007)(55016002)(71200400001)(45080400002)(9686003)(76116006)(26005)(110136005)(7696005)(33656002)(52536014)(2906002)(478600001)(4326008)(53546011)(186003);
 DIR:OUT; SFP:1101; 
x-ms-exchange-antispam-messagedata: PaOtD+Rwkx1JSnC7H3BPodb1A7bqbrmKDQjPT0Ey5PRLXY+v0X4rr+9wegdZG/RI9oWCHytu+jzI+GEvDcNwAJcmZI5DxVyrW2er88vn/E3mmd6hH4oro/DJdILPJ3JKCmy1V3edGbEhkzWCqetsgh+HP1EFKa3jmfA2MQhqVSKIr/nNhyTD0G8vbwQRuLPniKYQcPjc21xSk6U4yN0kZ41EVYqGSojL3a4TV8nPuhYZEu0qR3KE3vjfLZshEBlRrzyZyw45lSGnf+0z7A1A/6BnPFAd7WzH+ihDhYat2y326FfUzMa/J3EEa6EvpAUJaHSqyoJrPKBQ7wwQM0My2yAIqaCZzTipJxC8rtnaBVnxFLRQuEeBMTybrMfm+4g/e/hpyj69eotc28GIo1RtO7Sov6zR0QPj+NRrCp8+Y9BsnhUJUB0Bb9ilIueo6hYseITV+vXj/L5C/NIZqSIoA8/ephp0dXtVN1gza+8yygNoTaCYA0Iz7E+3Ed9ZSFPS
MIME-Version: 1.0
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-AuthSource: DM6PR12MB2619.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 85577bed-5643-4035-3dc1-08d826dc6b43
X-MS-Exchange-CrossTenant-originalarrivaltime: 13 Jul 2020 03:25:40.5895 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-CrossTenant-userprincipalname: mvSAHDu4HYSfF5UNJ3y7joZRfA0ZcPZ+oACML2i1ePqkUa/Vr8dxrN3Xz7Lx3nWd
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM5PR12MB1836
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Cc: "Gao, Likun" <Likun.Gao@amd.com>, "Sheng, Wenhui" <Wenhui.Sheng@amd.com>,
 "Zhang, Hawking" <Hawking.Zhang@amd.com>
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

[AMD Official Use Only - Internal Distribution Only]

It seems this patch contains different changes. Better to split into several patches:
One for amdgpu_ras_need_emergency_restart() changes.
One for the following changes:
+if (amdgpu_dpm_is_mode1_reset_supported(adev)) {
+dev_info(adev->dev, "GPU smu mode1 reset\n");
+ret = amdgpu_dpm_mode1_reset(adev);
+} else {
+dev_info(adev->dev, "GPU psp mode1 reset\n");
+ret = psp_gpu_reset(adev);
+}
+
One for the changes below
-if (!amdgpu_sriov_vf(adev) && smu_baco_is_support(smu))
+if (smu_baco_is_support(smu))
And maybe the final one for coding style fixes.

BR
Evan
-----Original Message-----
From: amd-gfx <amd-gfx-bounces@lists.freedesktop.org> On Behalf Of Wenhui Sheng
Sent: Friday, July 10, 2020 10:17 PM
To: amd-gfx@lists.freedesktop.org
Cc: Gao, Likun <Likun.Gao@amd.com>; Sheng, Wenhui <Wenhui.Sheng@amd.com>; Zhang, Hawking <Hawking.Zhang@amd.com>
Subject: [PATCH 2/3] drm/amdgpu: enable mode1 reset

For sienna cichlid, add mode1 reset path for sGPU.
And fix some corner cases about mode1 mode reuse.

v2: hiding MP0/MP1 mode1 reset under AMD_RESET_METHOD_MODE1

Signed-off-by: Likun Gao <Likun.Gao@amd.com>
Signed-off-by: Wenhui Sheng <Wenhui.Sheng@amd.com>
---
 drivers/gpu/drm/amd/amdgpu/amdgpu_device.c | 23 +++++++++++-----------
 drivers/gpu/drm/amd/amdgpu/amdgpu_ras.c    | 11 +++++++++++
 drivers/gpu/drm/amd/amdgpu/amdgpu_ras.h    |  1 +
 drivers/gpu/drm/amd/amdgpu/nv.c            | 19 +++++++++++-------
 drivers/gpu/drm/amd/powerplay/navi10_ppt.c |  2 +-
 5 files changed, 37 insertions(+), 19 deletions(-)

diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c b/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c
index fec6cf3f0c8a..6ce6e6bb8b50 100644
--- a/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c
+++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c
@@ -4274,18 +4274,19 @@ int amdgpu_device_gpu_recover(struct amdgpu_device *adev,
 struct amdgpu_hive_info *hive = NULL;
 struct amdgpu_device *tmp_adev = NULL;
 int i, r = 0;
-bool in_ras_intr = amdgpu_ras_intr_triggered();
-bool use_baco =
-(amdgpu_asic_reset_method(adev) == AMD_RESET_METHOD_BACO) ?
-true : false;
+bool need_emergency_restart = false;
 bool audio_suspended = false;

+/**
+ * Special case: RAS triggered and full reset isn't supported
+ */
+need_emergency_restart = amdgpu_ras_need_emergency_restart(adev);
+
 /*
  * Flush RAM to disk so that after reboot
  * the user can read log and see why the system rebooted.
  */
-if (in_ras_intr && !use_baco && amdgpu_ras_get_context(adev)->reboot) {
-
+if (need_emergency_restart && amdgpu_ras_get_context(adev)->reboot) {
 DRM_WARN("Emergency reboot.");

 ksys_sync_helper();
@@ -4293,7 +4294,7 @@ int amdgpu_device_gpu_recover(struct amdgpu_device *adev,
 }

 dev_info(adev->dev, "GPU %s begin!\n",
-(in_ras_intr && !use_baco) ? "jobs stop":"reset");
+need_emergency_restart ? "jobs stop":"reset");

 /*
  * Here we trylock to avoid chain of resets executing from @@ -4365,7 +4366,7 @@ int amdgpu_device_gpu_recover(struct amdgpu_device *adev,
 amdgpu_fbdev_set_suspend(tmp_adev, 1);

 /* disable ras on ALL IPs */
-if (!(in_ras_intr && !use_baco) &&
+if (!need_emergency_restart &&
       amdgpu_device_ip_need_full_reset(tmp_adev))
 amdgpu_ras_suspend(tmp_adev);

@@ -4377,12 +4378,12 @@ int amdgpu_device_gpu_recover(struct amdgpu_device *adev,

 drm_sched_stop(&ring->sched, job ? &job->base : NULL);

-if (in_ras_intr && !use_baco)
+if (need_emergency_restart)
 amdgpu_job_stop_all_jobs_on_sched(&ring->sched);
 }
 }

-if (in_ras_intr && !use_baco)
+if (need_emergency_restart)
 goto skip_sched_resume;

 /*
@@ -4459,7 +4460,7 @@ int amdgpu_device_gpu_recover(struct amdgpu_device *adev,
 skip_sched_resume:
 list_for_each_entry(tmp_adev, device_list_handle, gmc.xgmi.head) {
 /*unlock kfd: SRIOV would do it separately */
-if (!(in_ras_intr && !use_baco) && !amdgpu_sriov_vf(tmp_adev))
+if (!need_emergency_restart && !amdgpu_sriov_vf(tmp_adev))
                 amdgpu_amdkfd_post_reset(tmp_adev);
 if (audio_suspended)
 amdgpu_device_resume_display_audio(tmp_adev);
diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_ras.c b/drivers/gpu/drm/amd/amdgpu/amdgpu_ras.c
index 3a3fa8567c94..6f06e1214622 100644
--- a/drivers/gpu/drm/amd/amdgpu/amdgpu_ras.c
+++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_ras.c
@@ -2135,3 +2135,14 @@ void amdgpu_ras_global_ras_isr(struct amdgpu_device *adev)
 amdgpu_ras_reset_gpu(adev);
 }
 }
+
+bool amdgpu_ras_need_emergency_restart(struct amdgpu_device *adev) {
+if (adev->asic_type == CHIP_VEGA20 &&
+    adev->pm.fw_version <= 0x283400) {
+return !(amdgpu_asic_reset_method(adev) == AMD_RESET_METHOD_BACO) &&
+amdgpu_ras_intr_triggered();
+}
+
+return false;
+}
diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_ras.h b/drivers/gpu/drm/amd/amdgpu/amdgpu_ras.h
index e7df5d8429f8..b2667342cf67 100644
--- a/drivers/gpu/drm/amd/amdgpu/amdgpu_ras.h
+++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_ras.h
@@ -633,4 +633,5 @@ void amdgpu_ras_global_ras_isr(struct amdgpu_device *adev);

 void amdgpu_ras_set_error_query_ready(struct amdgpu_device *adev, bool ready);

+bool amdgpu_ras_need_emergency_restart(struct amdgpu_device *adev);
 #endif
diff --git a/drivers/gpu/drm/amd/amdgpu/nv.c b/drivers/gpu/drm/amd/amdgpu/nv.c index 356849136d1d..9f1240bd0310 100644
--- a/drivers/gpu/drm/amd/amdgpu/nv.c
+++ b/drivers/gpu/drm/amd/amdgpu/nv.c
@@ -265,17 +265,21 @@ static int nv_asic_mode1_reset(struct amdgpu_device *adev)

 amdgpu_atombios_scratch_regs_engine_hung(adev, true);

-dev_info(adev->dev, "GPU mode1 reset\n");
-
 /* disable BM */
 pci_clear_master(adev->pdev);

 pci_save_state(adev->pdev);

-ret = psp_gpu_reset(adev);
+if (amdgpu_dpm_is_mode1_reset_supported(adev)) {
+dev_info(adev->dev, "GPU smu mode1 reset\n");
+ret = amdgpu_dpm_mode1_reset(adev);
+} else {
+dev_info(adev->dev, "GPU psp mode1 reset\n");
+ret = psp_gpu_reset(adev);
+}
+
 if (ret)
 dev_err(adev->dev, "GPU mode1 reset failed\n");
-
 pci_restore_state(adev->pdev);

 /* wait for asic to come out of reset */ @@ -307,7 +311,7 @@ nv_asic_reset_method(struct amdgpu_device *adev)  {
 struct smu_context *smu = &adev->smu;

-if (!amdgpu_sriov_vf(adev) && smu_baco_is_support(smu))
+if (smu_baco_is_support(smu))
 return AMD_RESET_METHOD_BACO;
 else
 return AMD_RESET_METHOD_MODE1;
@@ -319,15 +323,16 @@ static int nv_asic_reset(struct amdgpu_device *adev)
 struct smu_context *smu = &adev->smu;

 if (nv_asic_reset_method(adev) == AMD_RESET_METHOD_BACO) {
+dev_info(adev->dev, "GPU BACO reset\n");
+
 ret = smu_baco_enter(smu);
 if (ret)
 return ret;
 ret = smu_baco_exit(smu);
 if (ret)
 return ret;
-} else {
+} else
 ret = nv_asic_mode1_reset(adev);
-}

 return ret;
 }
diff --git a/drivers/gpu/drm/amd/powerplay/navi10_ppt.c b/drivers/gpu/drm/amd/powerplay/navi10_ppt.c
index 4f7d064e16e4..014815bcae93 100644
--- a/drivers/gpu/drm/amd/powerplay/navi10_ppt.c
+++ b/drivers/gpu/drm/amd/powerplay/navi10_ppt.c
@@ -2039,7 +2039,7 @@ static bool navi10_is_baco_supported(struct smu_context *smu)
 struct amdgpu_device *adev = smu->adev;
 uint32_t val;

-if (!smu_v11_0_baco_is_support(smu))
+if (amdgpu_sriov_vf(adev) || (!smu_v11_0_baco_is_support(smu)))
 return false;

 val = RREG32_SOC15(NBIO, 0, mmRCC_BIF_STRAP0);
--
2.17.1

_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://nam11.safelinks.protection.outlook.com/?url=https%3A%2F%2Flists.freedesktop.org%2Fmailman%2Flistinfo%2Famd-gfx&amp;data=02%7C01%7Cevan.quan%40amd.com%7C5f3fbaad4309421b1e7508d824dbed1e%7C3dd8961fe4884e608e11a82d994e183d%7C0%7C0%7C637299874318950168&amp;sdata=iVrmi9ovJz57IzZfR3wFAJDEhVmwXmTGOlzvMIxAZq4%3D&amp;reserved=0
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
