#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue May 21 07:00:52 2019
# Process ID: 11172
# Current directory: C:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP/axi_AD9959
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10572 C:\Users\pro\Documents\CmodA7_Microblaze_AD9959_DDS_2\UserIP\axi_AD9959\edit_axi_AD9959_v2_0.xpr
# Log file: C:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP/axi_AD9959/vivado.log
# Journal file: C:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP/axi_AD9959\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP/axi_AD9959/edit_axi_AD9959_v2_0.xpr
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP/axi_AD9959/axi_AD9959_2.0/hdl/axi_AD9959_v2_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP/axi_AD9959/axi_AD9959_2.0/hdl/axi_AD9959_v2_0.v:]
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP/axi_AD9959/axi_AD9959_2.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-593] The IP 'axi_AD9959_v1.0', version 1.0, is no longer found in the user IP repository c:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP. It will not be included in the IP Catalog. (It used to be found at c:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP/axi_AD9959/axi_AD9959_1.0.)
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP/axi_AD9959'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 692.547 ; gain = 56.273
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::open_ipxact_file {C:\Users\pro\Documents\CmodA7_Microblaze_AD9959_DDS_2\UserIP\axi_AD9959\axi_AD9959_2.0\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP/axi_AD9959/axi_AD9959_2.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP/axi_AD9959/axi_AD9959_2.0/src/AD9959Master_2_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP/axi_AD9959/axi_AD9959_2.0/src/CommunicationPCFPGAAD9959_2_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP/axi_AD9959/axi_AD9959_2.0/hdl/axi_AD9959_v2_0_S00_AXI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP/axi_AD9959/axi_AD9959_2.0/src/sBRAM12.V' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP/axi_AD9959/axi_AD9959_2.0/hdl/axi_AD9959_v2_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP/axi_AD9959/axi_AD9959_2.0/src/AD9959Master_2_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP/axi_AD9959/axi_AD9959_2.0/src/CommunicationPCFPGAAD9959_2_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP/axi_AD9959/axi_AD9959_2.0/hdl/axi_AD9959_v2_0_S00_AXI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP/axi_AD9959/axi_AD9959_2.0/src/sBRAM12.V' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP/axi_AD9959/axi_AD9959_2.0/hdl/axi_AD9959_v2_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP/axi_AD9959/axi_AD9959_2.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP/axi_AD9959/axi_AD9959_2.0
CRITICAL WARNING: [IP_Flow 19-1681] Failed to reload user IP repository 'c:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP/axi_AD9959/axi_AD9959_2.0'. ''c:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP/axi_AD9959/axi_AD9959_2.0' is not valid: Path is contained within another repository.'
0
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP/axi_AD9959/axi_AD9959_2.0
CRITICAL WARNING: [IP_Flow 19-1681] Failed to reload user IP repository 'c:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP/axi_AD9959/axi_AD9959_2.0'. ''c:/Users/pro/Documents/CmodA7_Microblaze_AD9959_DDS_2/UserIP/axi_AD9959/axi_AD9959_2.0' is not valid: Path is contained within another repository.'
0
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 21 22:55:09 2019...
