#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Oct 15 17:43:53 2020
# Process ID: 14815
# Current directory: /home/timmy/Git/Learn-VHDL/Verilog/CH2/and_gate/and_gate.runs/synth_1
# Command line: vivado -log and_gate.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source and_gate.tcl
# Log file: /home/timmy/Git/Learn-VHDL/Verilog/CH2/and_gate/and_gate.runs/synth_1/and_gate.vds
# Journal file: /home/timmy/Git/Learn-VHDL/Verilog/CH2/and_gate/and_gate.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source and_gate.tcl -notrace
