#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-0ATB960

# Fri Oct 14 23:53:54 2022

#Implementation: CFXS_HWD_ICE40_TestDev_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"X:\CFXS\CFXS-HWD-Debug-Probe\Dev\HDL\src\main.vhd":15:7:15:10|Top entity is set to main.
File X:\CFXS\CFXS-HDL-Library\VHDL\Packages\Types.vhd changed - recompiling
File X:\CFXS\CFXS-HDL-Library\VHDL\Packages\Utils.vhd changed - recompiling
File X:\CFXS\CFXS-HDL-Library\VHDL\Components\PulseGenerator.vhd changed - recompiling
File X:\CFXS\CFXS-HDL-Library\VHDL\Components\FixedDebounce.vhd changed - recompiling
File X:\CFXS\CFXS-HDL-Library\VHDL\Components\Interfaces\SWD.vhd changed - recompiling
File X:\CFXS\CFXS-HWD-Debug-Probe\Dev\HDL\src\main.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD231 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"X:\CFXS\CFXS-HWD-Debug-Probe\Dev\HDL\src\main.vhd":15:7:15:10|Synthesizing work.main.rtl.
@W: CD638 :"X:\CFXS\CFXS-HWD-Debug-Probe\Dev\HDL\src\main.vhd":45:11:45:27|Signal reg_swclk_divider is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\Interfaces\SWD.vhd":8:7:8:19|Synthesizing cfxs.interface_swd.rtl.
@N: CD233 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\Interfaces\SWD.vhd":50:25:50:26|Using sequential encoding for type datadirection_t.
@N: CD233 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\Interfaces\SWD.vhd":63:21:63:22|Using sequential encoding for type swd_state_t.
@N: CD233 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\Interfaces\SWD.vhd":70:24:70:25|Using sequential encoding for type swd_substate_t.
@W: CD638 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\Interfaces\SWD.vhd":78:11:78:27|Signal reg_swd_nextstate is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\Interfaces\SWD.vhd":80:11:80:30|Signal reg_swd_nextsubstate is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\PulseGenerator.vhd":8:7:8:20|Synthesizing cfxs.pulsegenerator.rtl.
Post processing for cfxs.pulsegenerator.rtl
Post processing for cfxs.interface_swd.rtl
@N: CD630 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\PulseGenerator.vhd":8:7:8:20|Synthesizing cfxs.pulsegenerator.rtl.
Post processing for cfxs.pulsegenerator.rtl
@N: CD630 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\FixedDebounce.vhd":7:7:7:19|Synthesizing cfxs.fixeddebounce.rtl.
Post processing for cfxs.fixeddebounce.rtl
Post processing for work.main.rtl
@N: CL201 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\Interfaces\SWD.vhd":113:8:113:9|Trying to extract state machine for register reg_SWD_State.
@N: CL159 :"X:\CFXS\CFXS-HDL-Library\VHDL\Components\Interfaces\SWD.vhd":28:8:28:33|Input request_SendSwitchSequence is unused.
@W: CL246 :"X:\CFXS\CFXS-HWD-Debug-Probe\Dev\HDL\src\main.vhd":18:8:18:15|Input port bits 3 to 1 of i_switch(3 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL157 :"X:\CFXS\CFXS-HWD-Debug-Probe\Dev\HDL\src\main.vhd":20:8:20:12|Output o_led has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Oct 14 23:53:54 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Oct 14 23:53:54 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Oct 14 23:53:54 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev_Implmnt\synwork\CFXS_HWD_ICE40_TestDev_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Oct 14 23:53:55 2022

###########################################################]
Pre-mapping Report

# Fri Oct 14 23:53:55 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev_Implmnt\CFXS_HWD_ICE40_TestDev_scck.rpt 
Printing clock  summary report in "X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev_Implmnt\CFXS_HWD_ICE40_TestDev_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N: MO111 :"x:\cfxs\cfxs-hwd-debug-probe\dev\hdl\src\main.vhd":20:8:20:12|Tristate driver o_led_1 (in view: work.main(rtl)) on net o_led[5] (in view: work.main(rtl)) has its enable tied to GND.
@N: MO111 :"x:\cfxs\cfxs-hwd-debug-probe\dev\hdl\src\main.vhd":20:8:20:12|Tristate driver o_led_2 (in view: work.main(rtl)) on net o_led[4] (in view: work.main(rtl)) has its enable tied to GND.
@N: MO111 :"x:\cfxs\cfxs-hwd-debug-probe\dev\hdl\src\main.vhd":20:8:20:12|Tristate driver o_led_3 (in view: work.main(rtl)) on net o_led[3] (in view: work.main(rtl)) has its enable tied to GND.
@N: MO111 :"x:\cfxs\cfxs-hwd-debug-probe\dev\hdl\src\main.vhd":20:8:20:12|Tristate driver o_led_4 (in view: work.main(rtl)) on net o_led[2] (in view: work.main(rtl)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist main

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                                Clock                     Clock
Clock                             Frequency     Period        Type                                 Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------
main|slow_clock_derived_clock     1.0 MHz       1000.000      derived (from main|system_clock)     Autoconstr_clkgroup_0     42   
main|system_clock                 1.0 MHz       1000.000      inferred                             Autoconstr_clkgroup_0     30   
==================================================================================================================================

@W: MT529 :"x:\cfxs\cfxs-hdl-library\vhdl\components\pulsegenerator.vhd":31:8:31:9|Found inferred clock main|system_clock which controls 30 sequential elements including instance_SWD_Interface.instance_ProtocolClockPulse.reg_Counter[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"x:\cfxs\cfxs-hwd-debug-probe\dev\hdl\src\main.vhd":20:8:20:12|Tristate driver o_led_1 (in view: work.main(rtl)) on net o_led[5] (in view: work.main(rtl)) has its enable tied to GND.
@N: MO111 :"x:\cfxs\cfxs-hwd-debug-probe\dev\hdl\src\main.vhd":20:8:20:12|Tristate driver o_led_2 (in view: work.main(rtl)) on net o_led[4] (in view: work.main(rtl)) has its enable tied to GND.
@N: MO111 :"x:\cfxs\cfxs-hwd-debug-probe\dev\hdl\src\main.vhd":20:8:20:12|Tristate driver o_led_3 (in view: work.main(rtl)) on net o_led[3] (in view: work.main(rtl)) has its enable tied to GND.
@N: MO111 :"x:\cfxs\cfxs-hwd-debug-probe\dev\hdl\src\main.vhd":20:8:20:12|Tristate driver o_led_4 (in view: work.main(rtl)) on net o_led[2] (in view: work.main(rtl)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev_Implmnt\CFXS_HWD_ICE40_TestDev.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Oct 14 23:53:56 2022

###########################################################]
Map & Optimize Report

# Fri Oct 14 23:53:56 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: MO111 :"x:\cfxs\cfxs-hwd-debug-probe\dev\hdl\src\main.vhd":20:8:20:12|Tristate driver o_led_1 (in view: work.main(rtl)) on net o_led[5] (in view: work.main(rtl)) has its enable tied to GND.
@N: MO111 :"x:\cfxs\cfxs-hwd-debug-probe\dev\hdl\src\main.vhd":20:8:20:12|Tristate driver o_led_2 (in view: work.main(rtl)) on net o_led[4] (in view: work.main(rtl)) has its enable tied to GND.
@N: MO111 :"x:\cfxs\cfxs-hwd-debug-probe\dev\hdl\src\main.vhd":20:8:20:12|Tristate driver o_led_3 (in view: work.main(rtl)) on net o_led[3] (in view: work.main(rtl)) has its enable tied to GND.
@N: MO111 :"x:\cfxs\cfxs-hwd-debug-probe\dev\hdl\src\main.vhd":20:8:20:12|Tristate driver o_led_4 (in view: work.main(rtl)) on net o_led[2] (in view: work.main(rtl)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"x:\cfxs\cfxs-hdl-library\vhdl\components\fixeddebounce.vhd":34:8:34:9|User-specified initial value defined for instance instance_ButtonDebouncer.reg_StableCount_1[11:0] is being ignored. 
@W: FX1039 :"x:\cfxs\cfxs-hdl-library\vhdl\components\fixeddebounce.vhd":34:8:34:9|User-specified initial value defined for instance instance_ButtonDebouncer.reg_StableCount_0[11:0] is being ignored. 
@W: FX1039 :"x:\cfxs\cfxs-hdl-library\vhdl\components\fixeddebounce.vhd":34:8:34:9|User-specified initial value defined for instance instance_ButtonDebouncer.reg_OutputState[1:0] is being ignored. 
@W: FX1039 :"x:\cfxs\cfxs-hdl-library\vhdl\components\pulsegenerator.vhd":31:8:31:9|User-specified initial value defined for instance instance_ResetPulseGenerator.reg_Counter[12:0] is being ignored. 
@W: FX1039 :"x:\cfxs\cfxs-hdl-library\vhdl\components\pulsegenerator.vhd":31:8:31:9|User-specified initial value defined for instance instance_ResetPulseGenerator.reg_LastTrigger is being ignored. 
@W: FX1039 :"x:\cfxs\cfxs-hdl-library\vhdl\components\interfaces\swd.vhd":113:8:113:9|User-specified initial value defined for instance instance_SWD_Interface.reg_LineReset_ClocksSent[5:0] is being ignored. 
@W: FX1039 :"x:\cfxs\cfxs-hdl-library\vhdl\components\interfaces\swd.vhd":113:8:113:9|User-specified initial value defined for instance instance_SWD_Interface.reg_SWD_State[1:0] is being ignored. 
@W: FX1039 :"x:\cfxs\cfxs-hdl-library\vhdl\components\interfaces\swd.vhd":113:8:113:9|User-specified initial value defined for instance instance_SWD_Interface.reg_SWDIO is being ignored. 
@W: FX1039 :"x:\cfxs\cfxs-hdl-library\vhdl\components\interfaces\swd.vhd":113:8:113:9|User-specified initial value defined for instance instance_SWD_Interface.reg_SWD_SubState[1:0] is being ignored. 
@W: FX1039 :"x:\cfxs\cfxs-hdl-library\vhdl\components\interfaces\swd.vhd":88:8:88:9|User-specified initial value defined for instance instance_SWD_Interface.reg_SWCLK_DividerCounter[5:0] is being ignored. 
@W: FX1039 :"x:\cfxs\cfxs-hdl-library\vhdl\components\interfaces\swd.vhd":113:8:113:9|User-specified initial value defined for instance instance_SWD_Interface.en_SWCLK is being ignored. 
@W: FX1039 :"x:\cfxs\cfxs-hdl-library\vhdl\components\interfaces\swd.vhd":113:8:113:9|User-specified initial value defined for instance instance_SWD_Interface.dir_SWDIO[0] is being ignored. 
@W: FX1039 :"x:\cfxs\cfxs-hdl-library\vhdl\components\interfaces\swd.vhd":88:8:88:9|User-specified initial value defined for instance instance_SWD_Interface.clock_SWCLK_Divided is being ignored. 
@W: FX1039 :"x:\cfxs\cfxs-hdl-library\vhdl\components\pulsegenerator.vhd":31:8:31:9|User-specified initial value defined for instance instance_SWD_Interface.instance_ProtocolClockPulse.reg_Counter[0] is being ignored. 
@W: FX1039 :"x:\cfxs\cfxs-hdl-library\vhdl\components\pulsegenerator.vhd":31:8:31:9|User-specified initial value defined for instance instance_SWD_Interface.instance_ProtocolClockPulse.reg_LastTrigger is being ignored. 
@W: FX1039 :"x:\cfxs\cfxs-hwd-debug-probe\dev\hdl\src\main.vhd":53:74:53:74|User-specified initial value defined for instance slow_clock is being ignored. 
@W: FX1039 :"x:\cfxs\cfxs-hwd-debug-probe\dev\hdl\src\main.vhd":58:8:58:9|User-specified initial value defined for instance reg_SlowClockCounter[6:0] is being ignored. 
@W: FX1039 :"x:\cfxs\cfxs-hdl-library\vhdl\components\pulsegenerator.vhd":31:8:31:9|User-specified initial value defined for instance instance_TestPulse.reg_Counter[0] is being ignored. 
@W: FX1039 :"x:\cfxs\cfxs-hdl-library\vhdl\components\pulsegenerator.vhd":31:8:31:9|User-specified initial value defined for instance instance_TestPulse.reg_LastTrigger is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO231 :"x:\cfxs\cfxs-hwd-debug-probe\dev\hdl\src\main.vhd":58:8:58:9|Found counter in view:work.main(rtl) instance reg_SlowClockCounter[6:0] 
@N: MO231 :"x:\cfxs\cfxs-hdl-library\vhdl\components\fixeddebounce.vhd":34:8:34:9|Found counter in view:cfxs.FixedDebounce(rtl) instance reg_StableCount_1[11:0] 
@N: MO231 :"x:\cfxs\cfxs-hdl-library\vhdl\components\fixeddebounce.vhd":34:8:34:9|Found counter in view:cfxs.FixedDebounce(rtl) instance reg_StableCount_0[11:0] 
@W: BN132 :"x:\cfxs\cfxs-hdl-library\vhdl\components\interfaces\swd.vhd":113:8:113:9|Removing sequential instance instance_SWD_Interface.dir_SWDIO[0] because it is equivalent to instance instance_SWD_Interface.en_SWCLK. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"x:\cfxs\cfxs-hdl-library\vhdl\components\interfaces\swd.vhd":113:8:113:9|Removing sequential instance reg_SWD_State[1] (in view: cfxs.Interface_SWD(rtl)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.05ns		 145 /        70
   2		0h:00m:00s		    -2.05ns		 144 /        70
@N: FX271 :"x:\cfxs\cfxs-hdl-library\vhdl\components\pulsegenerator.vhd":31:8:31:9|Replicating instance instance_SWD_Interface.instance_ProtocolClockPulse.reg_Counter[0] (in view: work.main(rtl)) with 14 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   3		0h:00m:00s		    -0.65ns		 166 /        71


   4		0h:00m:00s		    -0.65ns		 164 /        71
@N: FX1016 :"x:\cfxs\cfxs-hwd-debug-probe\dev\hdl\src\main.vhd":17:8:17:19|SB_GB_IO inserted on the port system_clock.
@N: FX1017 :|SB_GB inserted on the net N_62.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: MT611 :|Automatically generated clock main|slow_clock_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 71 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
42 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element             Drive Element Type     Fanout     Sample Instance
-----------------------------------------------------------------------------------------------
@K:CKID0001       system_clock_ibuf_gb_io     SB_GB_IO               71         slow_clock     
===============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 137MB)

Writing Analyst data base X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev_Implmnt\synwork\CFXS_HWD_ICE40_TestDev_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 137MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev_Implmnt\CFXS_HWD_ICE40_TestDev.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 137MB)

@W: MT420 |Found inferred clock main|system_clock with period 8.93ns. Please declare a user-defined clock on object "p:system_clock"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Oct 14 23:53:57 2022
#


Top view:               main
Requested Frequency:    112.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.576

                      Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock        Frequency     Frequency     Period        Period        Slack      Type         Group                
---------------------------------------------------------------------------------------------------------------------------
main|system_clock     112.0 MHz     95.2 MHz      8.930         10.506        -1.576     inferred     Autoconstr_clkgroup_0
===========================================================================================================================





Clock Relationships
*******************

Clocks                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------
Starting           Ending             |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------
main|system_clock  main|system_clock  |  8.930       -1.576  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|system_clock
====================================



Starting Points with Worst Slack
********************************

                                                                           Starting                                                                   Arrival           
Instance                                                                   Reference             Type         Pin     Net                             Time        Slack 
                                                                           Clock                                                                                        
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
instance_SWD_Interface.reg_LineReset_ClocksSent[0]                         main|system_clock     SB_DFFSR     Q       reg_LineReset_ClocksSent[0]     0.796       -1.576
instance_SWD_Interface.reg_LineReset_ClocksSent[1]                         main|system_clock     SB_DFFSR     Q       reg_LineReset_ClocksSent[1]     0.796       -1.504
instance_SWD_Interface.reg_LineReset_ClocksSent[2]                         main|system_clock     SB_DFFSR     Q       reg_LineReset_ClocksSent[2]     0.796       -1.472
instance_SWD_Interface.instance_ProtocolClockPulse.reg_Counter_fast[0]     main|system_clock     SB_DFF       Q       reg_Counter_fast[0]             0.796       -1.379
instance_SWD_Interface.reg_LineReset_ClocksSent[3]                         main|system_clock     SB_DFF       Q       reg_LineReset_ClocksSent[3]     0.796       -1.379
instance_SWD_Interface.reg_LineReset_ClocksSent[4]                         main|system_clock     SB_DFFSR     Q       reg_LineReset_ClocksSent[4]     0.796       -1.307
instance_SWD_Interface.reg_LineReset_ClocksSent[5]                         main|system_clock     SB_DFFSR     Q       reg_LineReset_ClocksSent[5]     0.796       -1.276
instance_SWD_Interface.reg_SWD_State[0]                                    main|system_clock     SB_DFF       Q       o_led_c[0]                      0.796       -1.183
instance_SWD_Interface.reg_SWD_SubState[0]                                 main|system_clock     SB_DFFSS     Q       reg_SWD_SubState[0]             0.796       0.147 
instance_ResetPulseGenerator.reg_Counter[0]                                main|system_clock     SB_DFFE      Q       reg_Counter[0]                  0.796       0.219 
========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                                               Required           
Instance                                               Reference             Type         Pin     Net                                         Time         Slack 
                                                       Clock                                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
instance_SWD_Interface.reg_LineReset_ClocksSent[3]     main|system_clock     SB_DFF       D       reg_LineReset_ClocksSent                    8.775        -1.576
instance_SWD_Interface.reg_LineReset_ClocksSent[1]     main|system_clock     SB_DFFSR     D       reg_LineReset_ClocksSent_RNO[1]             8.775        0.147 
instance_SWD_Interface.reg_LineReset_ClocksSent[2]     main|system_clock     SB_DFFSR     D       reg_LineReset_ClocksSent_RNO[2]             8.775        0.147 
instance_SWD_Interface.reg_SWD_SubState[1]             main|system_clock     SB_DFF       D       reg_SWD_SubState_1                          8.775        0.147 
instance_ResetPulseGenerator.reg_Counter[0]            main|system_clock     SB_DFFE      D       un1_reg_Counter_1_axb_0                     8.775        0.219 
instance_SWD_Interface.reg_LineReset_ClocksSent[0]     main|system_clock     SB_DFFSR     R       un1_reg_LineReset_ClocksSent_0_sqmuxa_0     8.775        0.219 
instance_SWD_Interface.reg_LineReset_ClocksSent[1]     main|system_clock     SB_DFFSR     R       un1_reg_LineReset_ClocksSent_0_sqmuxa_0     8.775        0.219 
instance_SWD_Interface.reg_LineReset_ClocksSent[2]     main|system_clock     SB_DFFSR     R       un1_reg_LineReset_ClocksSent_0_sqmuxa_0     8.775        0.219 
instance_SWD_Interface.reg_LineReset_ClocksSent[4]     main|system_clock     SB_DFFSR     R       un1_reg_LineReset_ClocksSent_0_sqmuxa_0     8.775        0.219 
instance_SWD_Interface.reg_LineReset_ClocksSent[5]     main|system_clock     SB_DFFSR     R       un1_reg_LineReset_ClocksSent_0_sqmuxa_0     8.775        0.219 
=================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.930
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.775

    - Propagation time:                      10.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.576

    Number of logic level(s):                4
    Starting point:                          instance_SWD_Interface.reg_LineReset_ClocksSent[0] / Q
    Ending point:                            instance_SWD_Interface.reg_LineReset_ClocksSent[3] / D
    The start point is clocked by            main|system_clock [rising] on pin C
    The end   point is clocked by            main|system_clock [rising] on pin C

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
instance_SWD_Interface.reg_LineReset_ClocksSent[0]             SB_DFFSR     Q        Out     0.796     0.796       -         
reg_LineReset_ClocksSent[0]                                    Net          -        -       1.599     -           14        
instance_SWD_Interface.reg_LineReset_ClocksSent_RNI6F34[2]     SB_LUT4      I0       In      -         2.395       -         
instance_SWD_Interface.reg_LineReset_ClocksSent_RNI6F34[2]     SB_LUT4      O        Out     0.661     3.056       -         
N_26_4                                                         Net          -        -       1.371     -           1         
instance_SWD_Interface.reg_SWD_SubState_RNI83K31[1]            SB_LUT4      I0       In      -         4.427       -         
instance_SWD_Interface.reg_SWD_SubState_RNI83K31[1]            SB_LUT4      O        Out     0.661     5.089       -         
reg_SWD_SubState_RNI83K31[1]                                   Net          -        -       1.371     -           1         
instance_SWD_Interface.reg_SWD_SubState_RNII43C2[1]            SB_LUT4      I1       In      -         6.460       -         
instance_SWD_Interface.reg_SWD_SubState_RNII43C2[1]            SB_LUT4      O        Out     0.589     7.049       -         
un1_reg_LineReset_ClocksSent_0_sqmuxa_0                        Net          -        -       1.371     -           6         
instance_SWD_Interface.reg_LineReset_ClocksSent_RNO[3]         SB_LUT4      I3       In      -         8.420       -         
instance_SWD_Interface.reg_LineReset_ClocksSent_RNO[3]         SB_LUT4      O        Out     0.424     8.844       -         
reg_LineReset_ClocksSent                                       Net          -        -       1.507     -           1         
instance_SWD_Interface.reg_LineReset_ClocksSent[3]             SB_DFF       D        In      -         10.351      -         
=============================================================================================================================
Total path delay (propagation time + setup) of 10.506 is 3.287(31.3%) logic and 7.219(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.930
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.775

    - Propagation time:                      10.279
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.504

    Number of logic level(s):                4
    Starting point:                          instance_SWD_Interface.reg_LineReset_ClocksSent[1] / Q
    Ending point:                            instance_SWD_Interface.reg_LineReset_ClocksSent[3] / D
    The start point is clocked by            main|system_clock [rising] on pin C
    The end   point is clocked by            main|system_clock [rising] on pin C

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
instance_SWD_Interface.reg_LineReset_ClocksSent[1]             SB_DFFSR     Q        Out     0.796     0.796       -         
reg_LineReset_ClocksSent[1]                                    Net          -        -       1.599     -           13        
instance_SWD_Interface.reg_LineReset_ClocksSent_RNI6F34[2]     SB_LUT4      I1       In      -         2.395       -         
instance_SWD_Interface.reg_LineReset_ClocksSent_RNI6F34[2]     SB_LUT4      O        Out     0.589     2.984       -         
N_26_4                                                         Net          -        -       1.371     -           1         
instance_SWD_Interface.reg_SWD_SubState_RNI83K31[1]            SB_LUT4      I0       In      -         4.355       -         
instance_SWD_Interface.reg_SWD_SubState_RNI83K31[1]            SB_LUT4      O        Out     0.661     5.017       -         
reg_SWD_SubState_RNI83K31[1]                                   Net          -        -       1.371     -           1         
instance_SWD_Interface.reg_SWD_SubState_RNII43C2[1]            SB_LUT4      I1       In      -         6.388       -         
instance_SWD_Interface.reg_SWD_SubState_RNII43C2[1]            SB_LUT4      O        Out     0.589     6.977       -         
un1_reg_LineReset_ClocksSent_0_sqmuxa_0                        Net          -        -       1.371     -           6         
instance_SWD_Interface.reg_LineReset_ClocksSent_RNO[3]         SB_LUT4      I3       In      -         8.348       -         
instance_SWD_Interface.reg_LineReset_ClocksSent_RNO[3]         SB_LUT4      O        Out     0.424     8.772       -         
reg_LineReset_ClocksSent                                       Net          -        -       1.507     -           1         
instance_SWD_Interface.reg_LineReset_ClocksSent[3]             SB_DFF       D        In      -         10.279      -         
=============================================================================================================================
Total path delay (propagation time + setup) of 10.434 is 3.215(30.8%) logic and 7.219(69.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.930
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.775

    - Propagation time:                      10.248
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.473

    Number of logic level(s):                4
    Starting point:                          instance_SWD_Interface.reg_LineReset_ClocksSent[2] / Q
    Ending point:                            instance_SWD_Interface.reg_LineReset_ClocksSent[3] / D
    The start point is clocked by            main|system_clock [rising] on pin C
    The end   point is clocked by            main|system_clock [rising] on pin C

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
instance_SWD_Interface.reg_LineReset_ClocksSent[2]             SB_DFFSR     Q        Out     0.796     0.796       -         
reg_LineReset_ClocksSent[2]                                    Net          -        -       1.599     -           12        
instance_SWD_Interface.reg_LineReset_ClocksSent_RNI6F34[2]     SB_LUT4      I2       In      -         2.395       -         
instance_SWD_Interface.reg_LineReset_ClocksSent_RNI6F34[2]     SB_LUT4      O        Out     0.558     2.953       -         
N_26_4                                                         Net          -        -       1.371     -           1         
instance_SWD_Interface.reg_SWD_SubState_RNI83K31[1]            SB_LUT4      I0       In      -         4.324       -         
instance_SWD_Interface.reg_SWD_SubState_RNI83K31[1]            SB_LUT4      O        Out     0.661     4.986       -         
reg_SWD_SubState_RNI83K31[1]                                   Net          -        -       1.371     -           1         
instance_SWD_Interface.reg_SWD_SubState_RNII43C2[1]            SB_LUT4      I1       In      -         6.356       -         
instance_SWD_Interface.reg_SWD_SubState_RNII43C2[1]            SB_LUT4      O        Out     0.589     6.946       -         
un1_reg_LineReset_ClocksSent_0_sqmuxa_0                        Net          -        -       1.371     -           6         
instance_SWD_Interface.reg_LineReset_ClocksSent_RNO[3]         SB_LUT4      I3       In      -         8.317       -         
instance_SWD_Interface.reg_LineReset_ClocksSent_RNO[3]         SB_LUT4      O        Out     0.424     8.741       -         
reg_LineReset_ClocksSent                                       Net          -        -       1.507     -           1         
instance_SWD_Interface.reg_LineReset_ClocksSent[3]             SB_DFF       D        In      -         10.248      -         
=============================================================================================================================
Total path delay (propagation time + setup) of 10.403 is 3.183(30.6%) logic and 7.219(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.930
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.775

    - Propagation time:                      10.155
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.380

    Number of logic level(s):                4
    Starting point:                          instance_SWD_Interface.instance_ProtocolClockPulse.reg_Counter_fast[0] / Q
    Ending point:                            instance_SWD_Interface.reg_LineReset_ClocksSent[3] / D
    The start point is clocked by            main|system_clock [rising] on pin C
    The end   point is clocked by            main|system_clock [rising] on pin C

Instance / Net                                                                                 Pin      Pin               Arrival     No. of    
Name                                                                               Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------
instance_SWD_Interface.instance_ProtocolClockPulse.reg_Counter_fast[0]             SB_DFF      Q        Out     0.796     0.796       -         
reg_Counter_fast[0]                                                                Net         -        -       1.599     -           5         
instance_SWD_Interface.instance_ProtocolClockPulse.reg_Counter_fast_RNI7PRP[0]     SB_LUT4     I0       In      -         2.395       -         
instance_SWD_Interface.instance_ProtocolClockPulse.reg_Counter_fast_RNI7PRP[0]     SB_LUT4     O        Out     0.661     3.056       -         
un1_en_swclk9_1_2_a2_0_0                                                           Net         -        -       1.371     -           1         
instance_SWD_Interface.reg_SWD_SubState_RNI83K31[1]                                SB_LUT4     I3       In      -         4.427       -         
instance_SWD_Interface.reg_SWD_SubState_RNI83K31[1]                                SB_LUT4     O        Out     0.465     4.893       -         
reg_SWD_SubState_RNI83K31[1]                                                       Net         -        -       1.371     -           1         
instance_SWD_Interface.reg_SWD_SubState_RNII43C2[1]                                SB_LUT4     I1       In      -         6.263       -         
instance_SWD_Interface.reg_SWD_SubState_RNII43C2[1]                                SB_LUT4     O        Out     0.589     6.853       -         
un1_reg_LineReset_ClocksSent_0_sqmuxa_0                                            Net         -        -       1.371     -           6         
instance_SWD_Interface.reg_LineReset_ClocksSent_RNO[3]                             SB_LUT4     I3       In      -         8.224       -         
instance_SWD_Interface.reg_LineReset_ClocksSent_RNO[3]                             SB_LUT4     O        Out     0.424     8.648       -         
reg_LineReset_ClocksSent                                                           Net         -        -       1.507     -           1         
instance_SWD_Interface.reg_LineReset_ClocksSent[3]                                 SB_DFF      D        In      -         10.155      -         
================================================================================================================================================
Total path delay (propagation time + setup) of 10.310 is 3.090(30.0%) logic and 7.219(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.930
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.775

    - Propagation time:                      10.155
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.380

    Number of logic level(s):                4
    Starting point:                          instance_SWD_Interface.reg_LineReset_ClocksSent[3] / Q
    Ending point:                            instance_SWD_Interface.reg_LineReset_ClocksSent[3] / D
    The start point is clocked by            main|system_clock [rising] on pin C
    The end   point is clocked by            main|system_clock [rising] on pin C

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                           Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
instance_SWD_Interface.reg_LineReset_ClocksSent[3]             SB_DFF      Q        Out     0.796     0.796       -         
reg_LineReset_ClocksSent[3]                                    Net         -        -       1.599     -           12        
instance_SWD_Interface.reg_LineReset_ClocksSent_RNI6F34[2]     SB_LUT4     I3       In      -         2.395       -         
instance_SWD_Interface.reg_LineReset_ClocksSent_RNI6F34[2]     SB_LUT4     O        Out     0.465     2.860       -         
N_26_4                                                         Net         -        -       1.371     -           1         
instance_SWD_Interface.reg_SWD_SubState_RNI83K31[1]            SB_LUT4     I0       In      -         4.231       -         
instance_SWD_Interface.reg_SWD_SubState_RNI83K31[1]            SB_LUT4     O        Out     0.661     4.893       -         
reg_SWD_SubState_RNI83K31[1]                                   Net         -        -       1.371     -           1         
instance_SWD_Interface.reg_SWD_SubState_RNII43C2[1]            SB_LUT4     I1       In      -         6.263       -         
instance_SWD_Interface.reg_SWD_SubState_RNII43C2[1]            SB_LUT4     O        Out     0.589     6.853       -         
un1_reg_LineReset_ClocksSent_0_sqmuxa_0                        Net         -        -       1.371     -           6         
instance_SWD_Interface.reg_LineReset_ClocksSent_RNO[3]         SB_LUT4     I3       In      -         8.224       -         
instance_SWD_Interface.reg_LineReset_ClocksSent_RNO[3]         SB_LUT4     O        Out     0.424     8.648       -         
reg_LineReset_ClocksSent                                       Net         -        -       1.507     -           1         
instance_SWD_Interface.reg_LineReset_ClocksSent[3]             SB_DFF      D        In      -         10.155      -         
============================================================================================================================
Total path delay (propagation time + setup) of 10.310 is 3.090(30.0%) logic and 7.219(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

---------------------------------------
Resource Usage Report for main 

Mapping to part: ice40up5kuwg30
Cell usage:
GND             5 uses
SB_CARRY        44 uses
SB_DFF          29 uses
SB_DFFE         36 uses
SB_DFFSR        5 uses
SB_DFFSS        1 use
SB_GB           1 use
VCC             5 uses
SB_LUT4         127 uses

I/O ports: 23
I/O primitives: 20
SB_GB_IO       1 use
SB_IO          19 uses

I/O Register bits:                  0
Register bits not including I/Os:   71 (1%)
Total load per clock:
   main|system_clock: 1

@S |Mapping Summary:
Total  LUTs: 127 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 127 = 127 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 29MB peak: 137MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Oct 14 23:53:57 2022

###########################################################]
