Vivado Simulator 2017.4
Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. v_axis_gen_tb.v_axis_gen_i1.v_axi4s_vid_out_0_i1.inst.COUPLER_INST.generate_sync_fifo.FIFO_INST.XPM_FIFO_SYNC_INST.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /v_axis_gen_tb/v_axis_gen_i1/v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_24  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. v_axis_gen_tb.v_axis_gen_i1.v_axi4s_vid_out_0_i1.inst.COUPLER_INST.generate_sync_fifo.FIFO_INST.XPM_FIFO_SYNC_INST.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /v_axis_gen_tb/v_axis_gen_i1/v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_24  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
