5 a 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd fsm8.1.vcd -o fsm8.1.cdd -v fsm8.1.v
3 0 $root $root NA 0 0 1
3 0 main main fsm8.1.v 1 61 1
2 1 17 580061 1 32 4 0 0 STATE_IDLE
2 2 17 4a0053 5 1 c 0 0 next_state
2 3 17 4a0061 6 15 2014c 1 2 1 2 1102
2 4 17 3e0047 5 1 c 0 0 next_state
2 5 17 3e0062 6 31 2024c 3 4 3 2 772a
2 6 17 3d0063 6 26 2000c 5 0 3 2 772a
2 7 17 350038 1 0 20004 0 0 1 4 0
2 8 17 2a0033 1 32 4 0 0 STATE_IDLE
2 9 17 2a0038 1 31 20044 7 8 3 2 72a
2 10 17 290039 1 26 20004 9 0 3 2 72a
2 11 17 210039 7 1a 200cc 6 10 3 2 772a
2 12 17 210025 2 1 c 0 0 reset
2 13 17 210063 7 19 201cc 11 12 3 2 772a
2 14 17 18001c 0 1 400 0 0 state
2 15 17 180063 17 38 600e 13 14
2 16 17 110015 2e 1 c 0 0 clock
2 17 17 9000f 0 2a 20000 0 0 1 2 2
2 18 17 90015 46 27 2100a 16 17 1 2 2
2 19 21 20006 c 3d 12600a 0 0 1 2 1102 $u0
2 20 20 230026 3 1 c 0 0 tail
2 21 20 230026 0 2a 20000 0 0 1 2 2
2 22 20 230026 3 29 20008 20 21 1 2 2
2 23 20 1a001e 3 1 c 0 0 valid
2 24 20 1a001e 0 2a 20000 0 0 1 2 2
2 25 20 1a001e 3 29 20008 23 24 1 2 2
2 26 20 120015 3 1 c 0 0 head
2 27 20 120015 0 2a 20000 0 0 1 2 2
2 28 20 120015 3 29 20008 26 27 1 2 2
2 29 20 9000d 5 1 c 0 0 state
2 30 20 9000d 0 2a 20000 0 0 1 2 2
2 31 20 9000d 5 29 20008 29 30 1 2 2
2 32 20 90015 6 2b 20008 28 31 1 2 2
2 33 20 9001e 6 2b 20008 25 32 1 2 2
2 34 20 90026 d 2b 2100a 22 33 1 2 2
2 35 30 160016 6 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 36 30 100017 6 23 c 0 35 state
2 37 30 7000c 0 1 400 0 0 msg_ip
2 38 30 70017 6 35 f00e 36 37
2 39 56 8000c 1 3d 121002 0 0 1 2 102 $u2
2 40 0 0 5 1 f00e 0 0 next_state
2 41 0 0 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 42 0 0 6 0 20008 0 0 32 64 4 0 0 0 0 0 0 0
2 43 0 0 6 24 f20e 41 42 state
1 STATE_IDLE 0 80000 1 0 31 0 2 1 0
1 STATE_HEAD 0 80000 1 0 31 0 2 1 1
1 STATE_DATA 0 80000 1 0 31 0 2 1 4
1 STATE_TAIL 0 80000 1 0 31 0 2 1 5
1 clock 8 83000f 1 0 0 0 1 1 1102
1 reset 9 3000f 1 0 0 0 1 1 1002
1 state 10 3000f 1 0 2 0 3 1 772a
1 next_state 11 83000f 1 0 1 0 2 1 330a
1 msg_ip 12 3000f 1 0 0 0 1 1 1102
1 head 13 3000f 1 0 0 0 1 1 1102
1 tail 14 3000f 1 0 0 0 1 1 1102
1 valid 15 3000f 1 0 0 0 1 1 1102
4 43 43 43
4 40 40 40
4 15 18 18
4 18 15 0
4 19 34 0
4 34 19 0
4 38 38 38
4 39 0 0
6 43 40 1 02,04,04,,01,81,81030106
3 1 main.$u0 main.$u0 fsm8.1.v 0 28 1
2 44 23 3d0046 1 32 4 0 0 STATE_IDLE
2 45 23 300039 1 32 8 0 0 STATE_HEAD
2 46 23 1f0039 3 1a 2010c 44 45 2 2 130a
2 47 23 28002b 3 1 c 0 0 head
2 48 23 200024 3 1 c 0 0 valid
2 49 23 20002b 3 8 2024c 47 48 1 2 11102
2 50 23 1f0046 3 19 2024c 46 49 2 2 130a
2 51 23 12001b 0 1 400 0 0 next_state
2 52 23 120046 3 37 e 50 51
2 53 24 3d0046 1 32 8 0 0 STATE_DATA
2 54 24 300039 1 32 8 0 0 STATE_TAIL
2 55 24 1f0039 1 1a 20208 53 54 2 2 300a
2 56 24 28002b 1 1 18 0 0 tail
2 57 24 200024 1 1 18 0 0 valid
2 58 24 20002b 1 8 20238 56 57 1 2 10002
2 59 24 1f0046 1 19 20238 55 58 2 2 300a
2 60 24 12001b 0 1 400 0 0 next_state
2 61 24 120046 1 37 2a 59 60
2 62 25 3d0046 0 32 10 0 0 STATE_DATA
2 63 25 300039 0 32 10 0 0 STATE_TAIL
2 64 25 1f0039 0 1a 20030 62 63 2 2 a
2 65 25 28002b 0 1 10 0 0 tail
2 66 25 200024 0 1 10 0 0 valid
2 67 25 20002b 0 8 20030 65 66 1 2 2
2 68 25 1f0046 0 19 20030 64 67 2 2 a
2 69 25 12001b 0 1 400 0 0 next_state
2 70 25 120046 0 37 22 68 69
2 71 26 3d0046 1 32 4 0 0 STATE_IDLE
2 72 26 300039 1 32 8 0 0 STATE_HEAD
2 73 26 1f0039 1 1a 20104 71 72 2 2 30a
2 74 26 28002b 1 1 4 0 0 head
2 75 26 200024 1 1 4 0 0 valid
2 76 26 20002b 1 8 20044 74 75 1 2 1102
2 77 26 1f0046 1 19 20044 73 76 2 2 30a
2 78 26 12001b 0 1 400 0 0 next_state
2 79 26 120046 1 37 6 77 78
2 80 26 5000e 1 32 8 0 0 STATE_TAIL
2 81 22 110011 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 82 22 f000f 5 0 20008 0 0 32 64 4 0 0 0 0 0 0 0
2 83 22 90012 d 24 20e 81 82 state
2 84 26 0 2 2d 2020e 80 83 1 2 1102
2 85 25 5000e 1 32 8 0 0 STATE_DATA
2 86 25 0 2 2d 20206 85 83 1 2 102
2 87 24 5000e 1 32 8 0 0 STATE_HEAD
2 88 24 0 3 2d 2020e 87 83 1 2 1102
2 89 23 5000e 1 32 4 0 0 STATE_IDLE
2 90 23 0 6 2d 3114e 89 83 1 2 1102
4 79 0 0
4 84 79 0
4 70 0 0
4 86 70 84
4 61 0 0
4 88 61 86
4 52 0 0
4 90 52 88
3 1 main.$u1 main.$u1 fsm8.1.v 0 54 1
3 1 main.$u2 main.$u2 fsm8.1.v 0 59 1
2 91 57 9000c 1 0 20004 0 0 1 4 0
2 92 57 10005 0 1 400 0 0 clock
2 93 57 1000c 1 37 11006 91 92
2 94 58 17001b 2d 1 1c 0 0 clock
2 95 58 160016 2d 1b 2002c 94 0 1 2 1102
2 96 58 e0012 0 1 400 0 0 clock
2 97 58 e001b 2d 37 602e 95 96
2 98 58 b000b 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 99 58 9000c 5b 2c 22000a 98 0 32 2 aa aa aa aa aa aa aa aa
4 97 99 99
4 99 97 0
4 93 99 99
