===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 11.4801 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.4513 ( 23.6%)    3.4513 ( 30.1%)  FIR Parser
    6.5055 ( 44.4%)    4.3463 ( 37.9%)  'firrtl.circuit' Pipeline
    1.4461 (  9.9%)    0.7234 (  6.3%)    'firrtl.module' Pipeline
    1.4439 (  9.9%)    0.7224 (  6.3%)      CSE
    0.0009 (  0.0%)    0.0005 (  0.0%)        (A) DominanceInfo
    0.0835 (  0.6%)    0.0835 (  0.7%)    InferWidths
    0.5046 (  3.4%)    0.5046 (  4.4%)    LowerFIRRTLTypes
    2.8663 ( 19.6%)    1.4359 ( 12.5%)    'firrtl.module' Pipeline
    1.5018 ( 10.3%)    0.7852 (  6.8%)      ExpandWhens
    1.3604 (  9.3%)    0.7117 (  6.2%)      SimpleCanonicalizer
    1.5953 ( 10.9%)    1.5953 ( 13.9%)    IMConstProp
    0.0298 (  0.2%)    0.0298 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    0.9009 (  6.2%)    0.9009 (  7.8%)  LowerFIRRTLToHW
    0.2085 (  1.4%)    0.2085 (  1.8%)  HWMemSimImpl
    1.7239 ( 11.8%)    0.8622 (  7.5%)  'hw.module' Pipeline
    0.0679 (  0.5%)    0.0340 (  0.3%)    HWCleanup
    0.6602 (  4.5%)    0.3410 (  3.0%)    CSE
    0.0011 (  0.0%)    0.0005 (  0.0%)      (A) DominanceInfo
    0.9889 (  6.8%)    0.5052 (  4.4%)    SimpleCanonicalizer
    0.3332 (  2.3%)    0.3332 (  2.9%)  HWLegalizeNames
    0.2949 (  2.0%)    0.1483 (  1.3%)  'hw.module' Pipeline
    0.2917 (  2.0%)    0.1466 (  1.3%)    PrettifyVerilog
    1.2212 (  8.3%)    1.2212 ( 10.6%)  Output
    0.0042 (  0.0%)    0.0042 (  0.0%)  Rest
   14.6477 (100.0%)   11.4801 (100.0%)  Total

{
  totalTime: 11.511,
  maxMemory: 786075648
}
