WARNING: [vitis-run 60-2507] Dispatch failed to load the system diagram library librdi_system_diagram. Diagrams will not be produced.
  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_helpers_simplified/run_single_head 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_helpers_simplified/run_single_head/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_helpers_simplified/run_single_head'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_helpers_simplified/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers.cpp' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_helpers_simplified/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers_tb.cpp' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_helpers_simplified/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers_tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=run_single_head' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_helpers_simplified/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_helpers_simplified/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xck26-sfvc784-2LV-c' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_helpers_simplified/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_helpers_simplified/hls_config.cfg(10)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_helpers_simplified/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_helpers_simplified/run_single_head/vitis-comp.json
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers_tb.cpp in debug mode
   Compiling ../../../../../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers.cpp in debug mode
   Generating csim.exe
cycle |head      |phase       |ready   |done    |start   |op      
0     |0         |Q           |1       |-       |1       |Q       
0     |1         |Q           |1       |-       |1       |Q       
1     |0         |Q           |-       |-       |-       |-       
1     |1         |Q           |-       |-       |-       |-       
2     |0         |Q           |-       |-       |-       |-       
2     |1         |Q           |-       |-       |-       |-       
3     |0         |Q           |-       |1       |-       |-       
3     |1         |Q           |-       |1       |-       |-       
4     |0         |Q           |1       |-       |1       |Q       
4     |1         |Q           |1       |-       |1       |Q       
5     |0         |K           |-       |-       |-       |-       
5     |1         |K           |-       |-       |-       |-       
6     |0         |K           |-       |-       |-       |-       
6     |1         |K           |-       |-       |-       |-       
7     |0         |K           |-       |1       |-       |-       
7     |1         |K           |-       |1       |-       |-       
8     |0         |K           |1       |-       |1       |K       
8     |1         |K           |1       |-       |1       |K       
9     |0         |V           |-       |-       |-       |-       
9     |1         |V           |-       |-       |-       |-       
10    |0         |V           |-       |-       |-       |-       
10    |1         |V           |-       |-       |-       |-       
11    |0         |V           |-       |1       |-       |-       
11    |1         |V           |-       |1       |-       |-       
12    |0         |V           |1       |-       |1       |V       
12    |1         |V           |1       |-       |1       |V       
13    |0         |DONE        |-       |-       |-       |-       
13    |1         |DONE        |-       |-       |-       |-       
14    |0         |DONE        |-       |-       |-       |-       
14    |1         |DONE        |-       |-       |-       |-       
15    |0         |DONE        |-       |1       |-       |-       
15    |1         |DONE        |-       |1       |-       |-       
simple_head_helpers test complete.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-112] Total CPU user time: 2.67 seconds. Total CPU system time: 0.81 seconds. Total elapsed time: 3.44 seconds; peak allocated memory: 445.105 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 7s
