{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739019697233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739019697233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb  8 15:01:37 2025 " "Processing started: Sat Feb  8 15:01:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739019697233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739019697233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 7seg -c 7seg " "Command: quartus_map --read_settings_files=on --write_settings_files=off 7seg -c 7seg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739019697234 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/23.1std/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/23.1std/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739019697404 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1739019697593 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1739019697593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dnld/documents/projects/de10_projects/7seg/rtl/seven_seg_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dnld/documents/projects/de10_projects/7seg/rtl/seven_seg_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_top " "Found entity 1: seven_seg_top" {  } { { "../RTL/seven_seg_top.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/7seg/RTL/seven_seg_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739019706250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739019706250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dnld/documents/projects/de10_projects/7seg/rtl/seg7_lut_6.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dnld/documents/projects/de10_projects/7seg/rtl/seg7_lut_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_6 " "Found entity 1: SEG7_LUT_6" {  } { { "../RTL/SEG7_LUT_6.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/7seg/RTL/SEG7_LUT_6.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739019706252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739019706252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dnld/documents/projects/de10_projects/7seg/rtl/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dnld/documents/projects/de10_projects/7seg/rtl/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "../RTL/SEG7_LUT.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/7seg/RTL/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739019706253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739019706253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dnld/documents/projects/de10_projects/7seg/rtl/switches_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dnld/documents/projects/de10_projects/7seg/rtl/switches_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 switches_read " "Found entity 1: switches_read" {  } { { "../RTL/switches_read.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/7seg/RTL/switches_read.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739019706255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739019706255 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seven_seg_top " "Elaborating entity \"seven_seg_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1739019706283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_6 SEG7_LUT_6:seg7 " "Elaborating entity \"SEG7_LUT_6\" for hierarchy \"SEG7_LUT_6:seg7\"" {  } { { "../RTL/seven_seg_top.v" "seg7" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/7seg/RTL/seven_seg_top.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739019706285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_6:seg7\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_6:seg7\|SEG7_LUT:u0\"" {  } { { "../RTL/SEG7_LUT_6.v" "u0" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/7seg/RTL/SEG7_LUT_6.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739019706286 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1739019706621 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1739019707074 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739019707074 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK1_50 " "No output dependent on input pin \"MAX10_CLK1_50\"" {  } { { "../RTL/seven_seg_top.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/7seg/RTL/seven_seg_top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739019707114 "|seven_seg_top|MAX10_CLK1_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../RTL/seven_seg_top.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/7seg/RTL/seven_seg_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739019707114 "|seven_seg_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../RTL/seven_seg_top.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/7seg/RTL/seven_seg_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739019707114 "|seven_seg_top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1739019707114 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1739019707114 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1739019707114 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1739019707114 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1739019707114 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739019707141 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb  8 15:01:47 2025 " "Processing ended: Sat Feb  8 15:01:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739019707141 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739019707141 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739019707141 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739019707141 ""}
