<h3 id=x225><a href=PreExecution_IR.html#x225>x225</a> = DRAMHostNew(dims=[2, 3],zero=0.0)</h3>
<text><strong>Name</strong>: matDRAM<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:22:26<br></text>
<text><strong>Type</strong>: DRAM2[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x18<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x228>x228</a>, <a href=PreExecution_IR.html#x249>x249</a>, <a href=PreExecution_IR.html#x252>x252</a>, <a href=PreExecution_IR.html#x257>x257</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x225>x225</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x226><a href=PreExecution_IR.html#x226>x226</a> = DRAMHostNew(dims=[3],zero=0.0)</h3>
<text><strong>Name</strong>: vecDRAM<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:23:26<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x19<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x229>x229</a>, <a href=PreExecution_IR.html#x288>x288</a>, <a href=PreExecution_IR.html#x290>x290</a>, <a href=PreExecution_IR.html#x295>x295</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x226>x226</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x227><a href=PreExecution_IR.html#x227>x227</a> = DRAMHostNew(dims=[2],zero=0.0)</h3>
<text><strong>Name</strong>: outDRAM<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:24:26<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x20<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x337>x337</a>, <a href=PreExecution_IR.html#x339>x339</a>, <a href=PreExecution_IR.html#x356>x356</a>, <a href=PreExecution_IR.html#x363>x363</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x227>x227</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x230><a href=PreExecution_IR.html#x230>x230</a> = SRAMNew(dims=[2, 3],evidence$1=SRAM2[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: matSRAM<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:30:28<br></text>
<text><strong>Type</strong>: SRAM2[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x23<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x281>x281</a>, <a href=PreExecution_IR.html#x321>x321</a>, <a href=PreExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x230>x230</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0,1}: Cyclic: N=1, B=1, alpha=<1,1>, P=<1,1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x321>x321</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x281>x281</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x281><a href=PreExecution_IR.html#x281>x281</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x230>x230</a>,data=<a href=PreExecution_IR.html#x280>x280</a>,addr=[<a href=PreExecution_IR.html#b209>b209</a>, <a href=PreExecution_IR.html#x279>x279</a>],ens=[<a href=PreExecution_IR.html#x278>x278</a>])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x127<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x282>x282</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x230}, writes={x230})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x281>x281</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b209>b209</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b209>b209</a>:[<a href=PreExecution_IR.html#b209>b209</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b209>b209</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b113>b113</a>)],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x264>x264</a>],m=-1)],b=0),allIters={<a href=PreExecution_IR.html#x264>x264</a>:[],<a href=PreExecution_IR.html#b113>b113</a>:[<a href=PreExecution_IR.html#b113>b113</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b113>b113</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x281>x281</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b209>b209</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b113>b113</a>:1,<a href=PreExecution_IR.html#b392>b392</a>:-1},c=0,allIters={<a href=PreExecution_IR.html#b392>b392</a>:[]})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x280>x280</a>, <a href=PreExecution_IR.html#x274>x274</a>, <a href=PreExecution_IR.html#x276>x276</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 54<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x321><a href=PreExecution_IR.html#x321>x321</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x230>x230</a>,addr=[<a href=PreExecution_IR.html#b29>b29</a>, <a href=PreExecution_IR.html#b36>b36</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:39:18<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x37<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x323>x323</a>, <a href=PreExecution_IR.html#x327>x327</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x230})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x321>x321</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b29>b29</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b29>b29</a>:[<a href=PreExecution_IR.html#b29>b29</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b29>b29</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b36>b36</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b36>b36</a>:[<a href=PreExecution_IR.html#b36>b36</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b36>b36</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x321>x321</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b29>b29</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b36>b36</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x321>x321</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 99<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x231><a href=PreExecution_IR.html#x231>x231</a> = SRAMNew(dims=[3],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: vecSRAM<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:31:28<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x24<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x312>x312</a>, <a href=PreExecution_IR.html#x322>x322</a>, <a href=PreExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x231>x231</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 1<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x322>x322</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x312>x312</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x312><a href=PreExecution_IR.html#x312>x312</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x231>x231</a>,data=<a href=PreExecution_IR.html#x311>x311</a>,addr=[<a href=PreExecution_IR.html#b155>b155</a>],ens=[<a href=PreExecution_IR.html#x310>x310</a>])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x162<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x313>x313</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x231}, writes={x231})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x312>x312</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b155>b155</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b155>b155</a>:[<a href=PreExecution_IR.html#b155>b155</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b155>b155</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x312>x312</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b155>b155</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x311>x311</a>, <a href=PreExecution_IR.html#x308>x308</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 85<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x322><a href=PreExecution_IR.html#x322>x322</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x231>x231</a>,addr=[<a href=PreExecution_IR.html#b36>b36</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:39:34<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x38<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x323>x323</a>, <a href=PreExecution_IR.html#x327>x327</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x231})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x322>x322</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b36>b36</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b36>b36</a>:[<a href=PreExecution_IR.html#b36>b36</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b36>b36</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x322>x322</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b36>b36</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x322>x322</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 100<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x232><a href=PreExecution_IR.html#x232>x232</a> = SRAMNew(dims=[2],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: outSRAM<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:32:28<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x25<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x329>x329</a>, <a href=PreExecution_IR.html#x351>x351</a>, <a href=PreExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x232>x232</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 2<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x361>x361</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x351>x351</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x329>x329</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x329><a href=PreExecution_IR.html#x329>x329</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x232>x232</a>,data=<a href=PreExecution_IR.html#x328>x328</a>,addr=[<a href=PreExecution_IR.html#b29>b29</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:41:20<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x45<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x330>x330</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x232}, writes={x232})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x329>x329</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b29>b29</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b29>b29</a>:[<a href=PreExecution_IR.html#b29>b29</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b29>b29</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x329>x329</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b29>b29</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x328>x328</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x330>x330</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x330>x330</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 107<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x330>x330</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x351><a href=PreExecution_IR.html#x351>x351</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x232>x232</a>,addr=[<a href=PreExecution_IR.html#b182>b182</a>],ens=[<a href=PreExecution_IR.html#x350>x350</a>])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x188<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x352>x352</a>, <a href=PreExecution_IR.html#x354>x354</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x232})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x351>x351</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b182>b182</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b182>b182</a>:[<a href=PreExecution_IR.html#b182>b182</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b182>b182</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x351>x351</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b182>b182</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x351>x351</a>, <a href=PreExecution_IR.html#x348>x348</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 131<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.6<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x233><a href=PreExecution_IR.html#x233>x233</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x77<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x253>x253</a>, <a href=PreExecution_IR.html#x257>x257</a>, <a href=PreExecution_IR.html#x284>x284</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x233>x233</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x284>x284</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x284>x284</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x284>x284</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x253>x253</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x253><a href=PreExecution_IR.html#x253>x253</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x233>x233</a>,data=<a href=PreExecution_IR.html#x251>x251</a>,ens=[<a href=PreExecution_IR.html#x252>x252</a>])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x95<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x256>x256</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x233}, writes={x233})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x253>x253</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b205>b205</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b205>b205</a>:[<a href=PreExecution_IR.html#b205>b205</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b205>b205</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x253>x253</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b205>b205</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 25<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 9.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x234><a href=PreExecution_IR.html#x234>x234</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x78<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x255>x255</a>, <a href=PreExecution_IR.html#x263>x263</a>, <a href=PreExecution_IR.html#x284>x284</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x234>x234</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x284>x284</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x284>x284</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 5<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x284>x284</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x263>x263</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x255>x255</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x255><a href=PreExecution_IR.html#x255>x255</a> = FIFOEnq(mem=<a href=PreExecution_IR.html#x234>x234</a>,data=<a href=PreExecution_IR.html#x254>x254</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x97<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x256>x256</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x234}, writes={x234})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x255>x255</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b205>b205</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b205>b205</a>:[<a href=PreExecution_IR.html#b205>b205</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b205>b205</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x255>x255</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b205>b205</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 27<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 8.8<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x263><a href=PreExecution_IR.html#x263>x263</a> = FIFODeq(mem=<a href=PreExecution_IR.html#x234>x234</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0035: x103<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x264>x264</a>, <a href=PreExecution_IR.html#x266>x266</a>, <a href=PreExecution_IR.html#x268>x268</a>, <a href=PreExecution_IR.html#x270>x270</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x234}, writes={x234})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x263>x263</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b209>b209</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b209>b209</a>:[<a href=PreExecution_IR.html#b209>b209</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b209>b209</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x263>x263</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b209>b209</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x263>x263</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 36<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x235><a href=PreExecution_IR.html#x235>x235</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x79<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x257>x257</a>, <a href=PreExecution_IR.html#x280>x280</a>, <a href=PreExecution_IR.html#x284>x284</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x235>x235</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x284>x284</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x284>x284</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 6<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x284>x284</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x280>x280</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x280><a href=PreExecution_IR.html#x280>x280</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x235>x235</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x126<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x281>x281</a>, <a href=PreExecution_IR.html#x282>x282</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x235}, writes={x235})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x280>x280</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b209>b209</a>), AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b113>b113</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b209>b209</a>:[<a href=PreExecution_IR.html#b209>b209</a>],<a href=PreExecution_IR.html#b113>b113</a>:[<a href=PreExecution_IR.html#b113>b113</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b209>b209</a>:0,<a href=PreExecution_IR.html#b113>b113</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x280>x280</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b209>b209</a>:1,<a href=PreExecution_IR.html#b113>b113</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x280>x280</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 53<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x260><a href=PreExecution_IR.html#x260>x260</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x100<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x265>x265</a>, <a href=PreExecution_IR.html#x274>x274</a>, <a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x260>x260</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x283>x283</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x283>x283</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 32<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x283>x283</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x274>x274</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x265>x265</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x265><a href=PreExecution_IR.html#x265>x265</a> = RegWrite(mem=<a href=PreExecution_IR.html#x260>x260</a>,data=<a href=PreExecution_IR.html#x264>x264</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x105<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x270>x270</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x260}, writes={x260})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x265>x265</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x265>x265</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x263>x263</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 38<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x274><a href=PreExecution_IR.html#x274>x274</a> = RegRead(mem=<a href=PreExecution_IR.html#x260>x260</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x119<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x275>x275</a>, <a href=PreExecution_IR.html#x279>x279</a>, <a href=PreExecution_IR.html#x282>x282</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x260})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x274>x274</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x274>x274</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x274>x274</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 47<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x261><a href=PreExecution_IR.html#x261>x261</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x101<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x267>x267</a>, <a href=PreExecution_IR.html#x276>x276</a>, <a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x261>x261</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x283>x283</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x283>x283</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 33<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x283>x283</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x276>x276</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x267>x267</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x267><a href=PreExecution_IR.html#x267>x267</a> = RegWrite(mem=<a href=PreExecution_IR.html#x261>x261</a>,data=<a href=PreExecution_IR.html#x266>x266</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x107<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x270>x270</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x261}, writes={x261})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x267>x267</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x267>x267</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x263>x263</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 40<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x276><a href=PreExecution_IR.html#x276>x276</a> = RegRead(mem=<a href=PreExecution_IR.html#x261>x261</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x121<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x277>x277</a>, <a href=PreExecution_IR.html#x282>x282</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x261})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x276>x276</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x276>x276</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x276>x276</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 49<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x262><a href=PreExecution_IR.html#x262>x262</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x102<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x269>x269</a>, <a href=PreExecution_IR.html#x271>x271</a>, <a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x262>x262</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x283>x283</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x283>x283</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 34<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x283>x283</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x271>x271</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x269>x269</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x269><a href=PreExecution_IR.html#x269>x269</a> = RegWrite(mem=<a href=PreExecution_IR.html#x262>x262</a>,data=<a href=PreExecution_IR.html#x268>x268</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x109<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x270>x270</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x262}, writes={x262})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x269>x269</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x269>x269</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x263>x263</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 42<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x271><a href=PreExecution_IR.html#x271>x271</a> = RegRead(mem=<a href=PreExecution_IR.html#x262>x262</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x199, 0031: x111<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x272>x272</a>, <a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x262})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x271>x271</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x268>x268</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x268>x268</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x271>x271</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x271>x271</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x283>x283</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 43<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x282>x282</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x285><a href=PreExecution_IR.html#x285>x285</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x131<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x291>x291</a>, <a href=PreExecution_IR.html#x295>x295</a>, <a href=PreExecution_IR.html#x315>x315</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x285>x285</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x315>x315</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x315>x315</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 56<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x315>x315</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x291>x291</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x291><a href=PreExecution_IR.html#x291>x291</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x285>x285</a>,data=<a href=PreExecution_IR.html#x289>x289</a>,ens=[<a href=PreExecution_IR.html#x290>x290</a>])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x137<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x294>x294</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x285}, writes={x285})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x291>x291</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x291>x291</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 63<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x286><a href=PreExecution_IR.html#x286>x286</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x132<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x293>x293</a>, <a href=PreExecution_IR.html#x298>x298</a>, <a href=PreExecution_IR.html#x315>x315</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x286>x286</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x315>x315</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x315>x315</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 57<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x315>x315</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x298>x298</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x293>x293</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x293><a href=PreExecution_IR.html#x293>x293</a> = FIFOEnq(mem=<a href=PreExecution_IR.html#x286>x286</a>,data=<a href=PreExecution_IR.html#x292>x292</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x139<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x294>x294</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x286}, writes={x286})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x293>x293</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x293>x293</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 65<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x298><a href=PreExecution_IR.html#x298>x298</a> = FIFODeq(mem=<a href=PreExecution_IR.html#x286>x286</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0035: x145<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x299>x299</a>, <a href=PreExecution_IR.html#x301>x301</a>, <a href=PreExecution_IR.html#x303>x303</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x286}, writes={x286})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x298>x298</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x298>x298</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x298>x298</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x303>x303</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x303>x303</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 71<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x303>x303</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x287><a href=PreExecution_IR.html#x287>x287</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x133<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x295>x295</a>, <a href=PreExecution_IR.html#x311>x311</a>, <a href=PreExecution_IR.html#x315>x315</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x287>x287</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x315>x315</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x315>x315</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 58<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x315>x315</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x311>x311</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x311><a href=PreExecution_IR.html#x311>x311</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x287>x287</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x161<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x312>x312</a>, <a href=PreExecution_IR.html#x313>x313</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x287}, writes={x287})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x311>x311</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b155>b155</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b155>b155</a>:[<a href=PreExecution_IR.html#b155>b155</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b155>b155</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x311>x311</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b155>b155</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x311>x311</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 84<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x296><a href=PreExecution_IR.html#x296>x296</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x143<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x300>x300</a>, <a href=PreExecution_IR.html#x308>x308</a>, <a href=PreExecution_IR.html#x314>x314</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x296>x296</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x314>x314</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x314>x314</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 68<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x314>x314</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x308>x308</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x300>x300</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x300><a href=PreExecution_IR.html#x300>x300</a> = RegWrite(mem=<a href=PreExecution_IR.html#x296>x296</a>,data=<a href=PreExecution_IR.html#x299>x299</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x149<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x303>x303</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x296}, writes={x296})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x300>x300</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x300>x300</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x298>x298</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x303>x303</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x303>x303</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 73<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x303>x303</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x308><a href=PreExecution_IR.html#x308>x308</a> = RegRead(mem=<a href=PreExecution_IR.html#x296>x296</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x158<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x309>x309</a>, <a href=PreExecution_IR.html#x313>x313</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x296})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x308>x308</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x308>x308</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x308>x308</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 81<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x297><a href=PreExecution_IR.html#x297>x297</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x144<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x302>x302</a>, <a href=PreExecution_IR.html#x304>x304</a>, <a href=PreExecution_IR.html#x314>x314</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x297>x297</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x314>x314</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x314>x314</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 69<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x314>x314</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x304>x304</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x302>x302</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x302><a href=PreExecution_IR.html#x302>x302</a> = RegWrite(mem=<a href=PreExecution_IR.html#x297>x297</a>,data=<a href=PreExecution_IR.html#x301>x301</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x151<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x303>x303</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x297}, writes={x297})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x302>x302</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x302>x302</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x298>x298</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x303>x303</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x303>x303</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 75<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x303>x303</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x304><a href=PreExecution_IR.html#x304>x304</a> = RegRead(mem=<a href=PreExecution_IR.html#x297>x297</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x200, 0031: x153<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x305>x305</a>, <a href=PreExecution_IR.html#x314>x314</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x297})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x304>x304</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x301>x301</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x301>x301</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x304>x304</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x304>x304</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x314>x314</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 76<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x318><a href=PreExecution_IR.html#x318>x318</a> = RegNew(init=0.0)</h3>
<text><strong>Name</strong>: sum<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:38:29<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x31<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x328>x328</a>, <a href=PreExecution_IR.html#x326>x326</a>, <a href=PreExecution_IR.html#x324>x324</a>, <a href=PreExecution_IR.html#x331>x331</a>, <a href=PreExecution_IR.html#x327>x327</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x318>x318</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x331>x331</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x331>x331</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 89<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x331>x331</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>IterDiff</strong>: 1<br></text>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x324>x324</a>, <a href=PreExecution_IR.html#x328>x328</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x326>x326</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x326><a href=PreExecution_IR.html#x326>x326</a> = RegWrite(mem=<a href=PreExecution_IR.html#x318>x318</a>,data=<a href=PreExecution_IR.html#x325>x325</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:40:10<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x42<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x327>x327</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x318}, writes={x318})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x326>x326</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x326>x326</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), block=3)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), stage=1)<br></text>
<text><strong>ProgramOrder</strong>: 104<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), stage=1, block=2)<br></text>
<text><strong>Dispatch</strong>: {[]:[0, 1]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])},1:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x324><a href=PreExecution_IR.html#x324>x324</a> = RegRead(mem=<a href=PreExecution_IR.html#x318>x318</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:40:10<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x40<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x327>x327</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x318})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x324>x324</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x324>x324</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x324>x324</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), block=1)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), stage=1)<br></text>
<text><strong>ProgramOrder</strong>: 102<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x327>x327</a>), stage=1, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>IterDiff</strong>: 1<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x328><a href=PreExecution_IR.html#x328>x328</a> = RegRead(mem=<a href=PreExecution_IR.html#x318>x318</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:41:26<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x201, 0031: x44<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x329>x329</a>, <a href=PreExecution_IR.html#x330>x330</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x318})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x328>x328</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x328>x328</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x328>x328</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x330>x330</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x330>x330</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 106<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x330>x330</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[1]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {1:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x332><a href=PreExecution_IR.html#x332>x332</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x166<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x340>x340</a>, <a href=PreExecution_IR.html#x356>x356</a>, <a href=PreExecution_IR.html#x360>x360</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x332>x332</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x360>x360</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x360>x360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 109<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x360>x360</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x340>x340</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x340><a href=PreExecution_IR.html#x340>x340</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x332>x332</a>,data=<a href=PreExecution_IR.html#x338>x338</a>,ens=[<a href=PreExecution_IR.html#x339>x339</a>])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x175<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x343>x343</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x332}, writes={x332})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x340>x340</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x340>x340</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x343>x343</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x343>x343</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 120<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x343>x343</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x333><a href=PreExecution_IR.html#x333>x333</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Flt[_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0035: x167<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x353>x353</a>, <a href=PreExecution_IR.html#x356>x356</a>, <a href=PreExecution_IR.html#x360>x360</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x333>x333</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x360>x360</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x360>x360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 110<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x360>x360</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x353>x353</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x353><a href=PreExecution_IR.html#x353>x353</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x333>x333</a>,data=<a href=PreExecution_IR.html#x352>x352</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x190<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x354>x354</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x333}, writes={x333})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x353>x353</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b182>b182</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b182>b182</a>:[<a href=PreExecution_IR.html#b182>b182</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b182>b182</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x353>x353</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b182>b182</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x351>x351</a>, <a href=PreExecution_IR.html#x348>x348</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 133<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 4.6<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x334><a href=PreExecution_IR.html#x334>x334</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0035: x168<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x356>x356</a>, <a href=PreExecution_IR.html#x357>x357</a>, <a href=PreExecution_IR.html#x360>x360</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x334>x334</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x360>x360</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x360>x360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 111<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x360>x360</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x357>x357</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x357><a href=PreExecution_IR.html#x357>x357</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x334>x334</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x194<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x358>x358</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x334}, writes={x334})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x357>x357</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x357>x357</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x357>x357</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x358>x358</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x358>x358</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 136<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x358>x358</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x335><a href=PreExecution_IR.html#x335>x335</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x170<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x341>x341</a>, <a href=PreExecution_IR.html#x348>x348</a>, <a href=PreExecution_IR.html#x355>x355</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x335>x335</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x355>x355</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x355>x355</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 114<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x355>x355</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x348>x348</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x341>x341</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x341><a href=PreExecution_IR.html#x341>x341</a> = RegWrite(mem=<a href=PreExecution_IR.html#x335>x335</a>,data=2,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x177<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x343>x343</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x335}, writes={x335})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x341>x341</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x341>x341</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x343>x343</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x343>x343</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 121<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x343>x343</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x348><a href=PreExecution_IR.html#x348>x348</a> = RegRead(mem=<a href=PreExecution_IR.html#x335>x335</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x185<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x349>x349</a>, <a href=PreExecution_IR.html#x354>x354</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x335})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x348>x348</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x348>x348</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x348>x348</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 128<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x336><a href=PreExecution_IR.html#x336>x336</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x171<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x342>x342</a>, <a href=PreExecution_IR.html#x344>x344</a>, <a href=PreExecution_IR.html#x355>x355</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x336>x336</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x355>x355</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x355>x355</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 115<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x355>x355</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x344>x344</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x342>x342</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x342><a href=PreExecution_IR.html#x342>x342</a> = RegWrite(mem=<a href=PreExecution_IR.html#x336>x336</a>,data=16,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x178<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x343>x343</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x336}, writes={x336})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x342>x342</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x342>x342</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x343>x343</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x343>x343</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 122<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x343>x343</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x344><a href=PreExecution_IR.html#x344>x344</a> = RegRead(mem=<a href=PreExecution_IR.html#x336>x336</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x202, 0031: x180<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x345>x345</a>, <a href=PreExecution_IR.html#x355>x355</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x336})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x344>x344</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=16),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x344>x344</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x344>x344</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x355>x355</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 123<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x354>x354</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x225><a href=PostExecution_IR.html#x225>x225</a> = DRAMHostNew(dims=[2, 3],zero=0.0)</h3>
<text><strong>Name</strong>: matDRAM<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:22:26<br></text>
<text><strong>Type</strong>: DRAM2[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x18<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x228>x228</a>, <a href=PostExecution_IR.html#x249>x249</a>, <a href=PostExecution_IR.html#x252>x252</a>, <a href=PostExecution_IR.html#x257>x257</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x225>x225</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x226><a href=PostExecution_IR.html#x226>x226</a> = DRAMHostNew(dims=[3],zero=0.0)</h3>
<text><strong>Name</strong>: vecDRAM<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:23:26<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x19<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x229>x229</a>, <a href=PostExecution_IR.html#x288>x288</a>, <a href=PostExecution_IR.html#x290>x290</a>, <a href=PostExecution_IR.html#x295>x295</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x226>x226</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x227><a href=PostExecution_IR.html#x227>x227</a> = DRAMHostNew(dims=[2],zero=0.0)</h3>
<text><strong>Name</strong>: outDRAM<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:24:26<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x20<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x337>x337</a>, <a href=PostExecution_IR.html#x339>x339</a>, <a href=PostExecution_IR.html#x356>x356</a>, <a href=PostExecution_IR.html#x363>x363</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x227>x227</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x230><a href=PostExecution_IR.html#x230>x230</a> = SRAMNew(dims=[2, 3],evidence$1=SRAM2[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: matSRAM<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:30:28<br></text>
<text><strong>Type</strong>: SRAM2[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x23<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x281>x281</a>, <a href=PostExecution_IR.html#x321>x321</a>, <a href=PostExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x230>x230</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0,1}: Cyclic: N=1, B=1, alpha=<1,1>, P=<1,1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x321>x321</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x281>x281</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x281><a href=PostExecution_IR.html#x281>x281</a> = SRAMWrite(mem=<a href=PostExecution_IR.html#x230>x230</a>,data=<a href=PostExecution_IR.html#x280>x280</a>,addr=[<a href=PostExecution_IR.html#b209>b209</a>, <a href=PostExecution_IR.html#x279>x279</a>],ens=[<a href=PostExecution_IR.html#x278>x278</a>])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x127<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x282>x282</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x230}, writes={x230})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x281>x281</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b209>b209</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b209>b209</a>:[<a href=PostExecution_IR.html#b209>b209</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b209>b209</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b113>b113</a>)],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x264>x264</a>],m=-1)],b=0),allIters={<a href=PostExecution_IR.html#x264>x264</a>:[],<a href=PostExecution_IR.html#b113>b113</a>:[<a href=PostExecution_IR.html#b113>b113</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b113>b113</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x281>x281</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b209>b209</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b113>b113</a>:1,<a href=PostExecution_IR.html#b392>b392</a>:-1},c=0,allIters={<a href=PostExecution_IR.html#b392>b392</a>:[]})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x280>x280</a>, <a href=PostExecution_IR.html#x274>x274</a>, <a href=PostExecution_IR.html#x276>x276</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x282>x282</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x282>x282</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 54<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x282>x282</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x321><a href=PostExecution_IR.html#x321>x321</a> = SRAMRead(mem=<a href=PostExecution_IR.html#x230>x230</a>,addr=[<a href=PostExecution_IR.html#b29>b29</a>, <a href=PostExecution_IR.html#b36>b36</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:39:18<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x37<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x323>x323</a>, <a href=PostExecution_IR.html#x327>x327</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x230})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x321>x321</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b29>b29</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b29>b29</a>:[<a href=PostExecution_IR.html#b29>b29</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b29>b29</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b36>b36</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b36>b36</a>:[<a href=PostExecution_IR.html#b36>b36</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b36>b36</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x321>x321</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b29>b29</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b36>b36</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x321>x321</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x327>x327</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x327>x327</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 99<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x327>x327</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x231><a href=PostExecution_IR.html#x231>x231</a> = SRAMNew(dims=[3],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: vecSRAM<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:31:28<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x24<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x312>x312</a>, <a href=PostExecution_IR.html#x322>x322</a>, <a href=PostExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x231>x231</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 1<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x322>x322</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x312>x312</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x312><a href=PostExecution_IR.html#x312>x312</a> = SRAMWrite(mem=<a href=PostExecution_IR.html#x231>x231</a>,data=<a href=PostExecution_IR.html#x311>x311</a>,addr=[<a href=PostExecution_IR.html#b155>b155</a>],ens=[<a href=PostExecution_IR.html#x310>x310</a>])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x162<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x313>x313</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x231}, writes={x231})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x312>x312</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b155>b155</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b155>b155</a>:[<a href=PostExecution_IR.html#b155>b155</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b155>b155</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x312>x312</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b155>b155</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x311>x311</a>, <a href=PostExecution_IR.html#x308>x308</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x313>x313</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x313>x313</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 85<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x313>x313</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x322><a href=PostExecution_IR.html#x322>x322</a> = SRAMRead(mem=<a href=PostExecution_IR.html#x231>x231</a>,addr=[<a href=PostExecution_IR.html#b36>b36</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:39:34<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x38<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x323>x323</a>, <a href=PostExecution_IR.html#x327>x327</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x231})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x322>x322</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b36>b36</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b36>b36</a>:[<a href=PostExecution_IR.html#b36>b36</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b36>b36</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x322>x322</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b36>b36</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x322>x322</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x327>x327</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x327>x327</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 100<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x327>x327</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x232><a href=PostExecution_IR.html#x232>x232</a> = SRAMNew(dims=[2],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: outSRAM<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:32:28<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x25<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x329>x329</a>, <a href=PostExecution_IR.html#x351>x351</a>, <a href=PostExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x232>x232</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 2<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x361>x361</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x351>x351</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x329>x329</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x329><a href=PostExecution_IR.html#x329>x329</a> = SRAMWrite(mem=<a href=PostExecution_IR.html#x232>x232</a>,data=<a href=PostExecution_IR.html#x328>x328</a>,addr=[<a href=PostExecution_IR.html#b29>b29</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:41:20<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x45<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x330>x330</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x232}, writes={x232})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x329>x329</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b29>b29</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b29>b29</a>:[<a href=PostExecution_IR.html#b29>b29</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b29>b29</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x329>x329</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b29>b29</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x328>x328</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x330>x330</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x330>x330</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 107<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x330>x330</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x351><a href=PostExecution_IR.html#x351>x351</a> = SRAMRead(mem=<a href=PostExecution_IR.html#x232>x232</a>,addr=[<a href=PostExecution_IR.html#b182>b182</a>],ens=[<a href=PostExecution_IR.html#x350>x350</a>])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x188<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x352>x352</a>, <a href=PostExecution_IR.html#x354>x354</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x232})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x351>x351</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b182>b182</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b182>b182</a>:[<a href=PostExecution_IR.html#b182>b182</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b182>b182</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x351>x351</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b182>b182</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x351>x351</a>, <a href=PostExecution_IR.html#x348>x348</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x354>x354</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x354>x354</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 131<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x354>x354</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.6<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x233><a href=PostExecution_IR.html#x233>x233</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x77<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x253>x253</a>, <a href=PostExecution_IR.html#x257>x257</a>, <a href=PostExecution_IR.html#x284>x284</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x233>x233</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x284>x284</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x284>x284</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x284>x284</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x253>x253</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x253><a href=PostExecution_IR.html#x253>x253</a> = StreamOutWrite(mem=<a href=PostExecution_IR.html#x233>x233</a>,data=<a href=PostExecution_IR.html#x251>x251</a>,ens=[<a href=PostExecution_IR.html#x252>x252</a>])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x95<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x256>x256</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x233}, writes={x233})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x253>x253</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b205>b205</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b205>b205</a>:[<a href=PostExecution_IR.html#b205>b205</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b205>b205</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x253>x253</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b205>b205</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x256>x256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x256>x256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 25<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x256>x256</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 9.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x234><a href=PostExecution_IR.html#x234>x234</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x78<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x255>x255</a>, <a href=PostExecution_IR.html#x263>x263</a>, <a href=PostExecution_IR.html#x284>x284</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x234>x234</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x284>x284</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x284>x284</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 5<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x284>x284</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x263>x263</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x255>x255</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x255><a href=PostExecution_IR.html#x255>x255</a> = FIFOEnq(mem=<a href=PostExecution_IR.html#x234>x234</a>,data=<a href=PostExecution_IR.html#x254>x254</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x97<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x256>x256</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x234}, writes={x234})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x255>x255</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b205>b205</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b205>b205</a>:[<a href=PostExecution_IR.html#b205>b205</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b205>b205</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x255>x255</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b205>b205</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x256>x256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x256>x256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 27<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x256>x256</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 8.8<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x263><a href=PostExecution_IR.html#x263>x263</a> = FIFODeq(mem=<a href=PostExecution_IR.html#x234>x234</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0035: x103<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x264>x264</a>, <a href=PostExecution_IR.html#x266>x266</a>, <a href=PostExecution_IR.html#x268>x268</a>, <a href=PostExecution_IR.html#x270>x270</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x234}, writes={x234})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x263>x263</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b209>b209</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b209>b209</a>:[<a href=PostExecution_IR.html#b209>b209</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b209>b209</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x263>x263</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b209>b209</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x263>x263</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x270>x270</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x270>x270</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 36<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x270>x270</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x235><a href=PostExecution_IR.html#x235>x235</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x79<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x257>x257</a>, <a href=PostExecution_IR.html#x280>x280</a>, <a href=PostExecution_IR.html#x284>x284</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x235>x235</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x284>x284</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x284>x284</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 6<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x284>x284</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x280>x280</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x280><a href=PostExecution_IR.html#x280>x280</a> = StreamInRead(mem=<a href=PostExecution_IR.html#x235>x235</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x126<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x281>x281</a>, <a href=PostExecution_IR.html#x282>x282</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x235}, writes={x235})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x280>x280</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b209>b209</a>), AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b113>b113</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b209>b209</a>:[<a href=PostExecution_IR.html#b209>b209</a>],<a href=PostExecution_IR.html#b113>b113</a>:[<a href=PostExecution_IR.html#b113>b113</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b209>b209</a>:0,<a href=PostExecution_IR.html#b113>b113</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x280>x280</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b209>b209</a>:1,<a href=PostExecution_IR.html#b113>b113</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x280>x280</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x282>x282</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x282>x282</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 53<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x282>x282</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x260><a href=PostExecution_IR.html#x260>x260</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x100<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x265>x265</a>, <a href=PostExecution_IR.html#x274>x274</a>, <a href=PostExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x260>x260</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x283>x283</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x283>x283</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 32<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x283>x283</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x274>x274</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x265>x265</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x265><a href=PostExecution_IR.html#x265>x265</a> = RegWrite(mem=<a href=PostExecution_IR.html#x260>x260</a>,data=<a href=PostExecution_IR.html#x264>x264</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x105<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x270>x270</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x260}, writes={x260})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x265>x265</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x265>x265</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x263>x263</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x270>x270</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x270>x270</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 38<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x270>x270</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x274><a href=PostExecution_IR.html#x274>x274</a> = RegRead(mem=<a href=PostExecution_IR.html#x260>x260</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x119<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x275>x275</a>, <a href=PostExecution_IR.html#x279>x279</a>, <a href=PostExecution_IR.html#x282>x282</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x260})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x274>x274</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x274>x274</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x274>x274</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x282>x282</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x282>x282</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 47<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x282>x282</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x261><a href=PostExecution_IR.html#x261>x261</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x101<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x267>x267</a>, <a href=PostExecution_IR.html#x276>x276</a>, <a href=PostExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x261>x261</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x283>x283</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x283>x283</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 33<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x283>x283</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x276>x276</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x267>x267</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x267><a href=PostExecution_IR.html#x267>x267</a> = RegWrite(mem=<a href=PostExecution_IR.html#x261>x261</a>,data=<a href=PostExecution_IR.html#x266>x266</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x107<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x270>x270</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x261}, writes={x261})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x267>x267</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x267>x267</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x263>x263</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x270>x270</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x270>x270</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 40<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x270>x270</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x276><a href=PostExecution_IR.html#x276>x276</a> = RegRead(mem=<a href=PostExecution_IR.html#x261>x261</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x121<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x277>x277</a>, <a href=PostExecution_IR.html#x282>x282</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x261})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x276>x276</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x276>x276</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x276>x276</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x282>x282</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x282>x282</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 49<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x282>x282</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x262><a href=PostExecution_IR.html#x262>x262</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x102<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x269>x269</a>, <a href=PostExecution_IR.html#x271>x271</a>, <a href=PostExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x262>x262</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x283>x283</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x283>x283</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 34<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x283>x283</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x271>x271</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x269>x269</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x269><a href=PostExecution_IR.html#x269>x269</a> = RegWrite(mem=<a href=PostExecution_IR.html#x262>x262</a>,data=<a href=PostExecution_IR.html#x268>x268</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x109<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x270>x270</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x262}, writes={x262})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x269>x269</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x269>x269</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x263>x263</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x270>x270</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x270>x270</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 42<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x270>x270</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x271><a href=PostExecution_IR.html#x271>x271</a> = RegRead(mem=<a href=PostExecution_IR.html#x262>x262</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x199, 0031: x111<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x272>x272</a>, <a href=PostExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x262})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x271>x271</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x268>x268</a>],m=1)],b=0),allIters={<a href=PostExecution_IR.html#x268>x268</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x271>x271</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x271>x271</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x283>x283</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x282>x282</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 43<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x282>x282</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x285><a href=PostExecution_IR.html#x285>x285</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x131<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x291>x291</a>, <a href=PostExecution_IR.html#x295>x295</a>, <a href=PostExecution_IR.html#x315>x315</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x285>x285</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x315>x315</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x315>x315</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 56<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x315>x315</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x291>x291</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x291><a href=PostExecution_IR.html#x291>x291</a> = StreamOutWrite(mem=<a href=PostExecution_IR.html#x285>x285</a>,data=<a href=PostExecution_IR.html#x289>x289</a>,ens=[<a href=PostExecution_IR.html#x290>x290</a>])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x137<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x294>x294</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x285}, writes={x285})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x291>x291</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x291>x291</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x294>x294</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x294>x294</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 63<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x294>x294</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x286><a href=PostExecution_IR.html#x286>x286</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x132<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x293>x293</a>, <a href=PostExecution_IR.html#x298>x298</a>, <a href=PostExecution_IR.html#x315>x315</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x286>x286</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x315>x315</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x315>x315</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 57<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x315>x315</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x298>x298</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x293>x293</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x293><a href=PostExecution_IR.html#x293>x293</a> = FIFOEnq(mem=<a href=PostExecution_IR.html#x286>x286</a>,data=<a href=PostExecution_IR.html#x292>x292</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x139<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x294>x294</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x286}, writes={x286})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x293>x293</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x293>x293</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x294>x294</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x294>x294</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 65<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x294>x294</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x298><a href=PostExecution_IR.html#x298>x298</a> = FIFODeq(mem=<a href=PostExecution_IR.html#x286>x286</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0035: x145<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x299>x299</a>, <a href=PostExecution_IR.html#x301>x301</a>, <a href=PostExecution_IR.html#x303>x303</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x286}, writes={x286})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x298>x298</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x298>x298</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x298>x298</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x303>x303</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x303>x303</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 71<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x303>x303</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x287><a href=PostExecution_IR.html#x287>x287</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x133<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x295>x295</a>, <a href=PostExecution_IR.html#x311>x311</a>, <a href=PostExecution_IR.html#x315>x315</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x287>x287</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x315>x315</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x315>x315</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 58<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x315>x315</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x311>x311</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x311><a href=PostExecution_IR.html#x311>x311</a> = StreamInRead(mem=<a href=PostExecution_IR.html#x287>x287</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x161<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x312>x312</a>, <a href=PostExecution_IR.html#x313>x313</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x287}, writes={x287})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x311>x311</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b155>b155</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b155>b155</a>:[<a href=PostExecution_IR.html#b155>b155</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b155>b155</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x311>x311</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b155>b155</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x311>x311</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x313>x313</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x313>x313</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 84<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x313>x313</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x296><a href=PostExecution_IR.html#x296>x296</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x143<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x300>x300</a>, <a href=PostExecution_IR.html#x308>x308</a>, <a href=PostExecution_IR.html#x314>x314</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x296>x296</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x314>x314</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x314>x314</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 68<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x314>x314</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x308>x308</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x300>x300</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x300><a href=PostExecution_IR.html#x300>x300</a> = RegWrite(mem=<a href=PostExecution_IR.html#x296>x296</a>,data=<a href=PostExecution_IR.html#x299>x299</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x149<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x303>x303</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x296}, writes={x296})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x300>x300</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x300>x300</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x298>x298</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x303>x303</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x303>x303</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 73<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x303>x303</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x308><a href=PostExecution_IR.html#x308>x308</a> = RegRead(mem=<a href=PostExecution_IR.html#x296>x296</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x158<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x309>x309</a>, <a href=PostExecution_IR.html#x313>x313</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x296})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x308>x308</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x308>x308</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x308>x308</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x313>x313</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x313>x313</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 81<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x313>x313</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x297><a href=PostExecution_IR.html#x297>x297</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x144<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x302>x302</a>, <a href=PostExecution_IR.html#x304>x304</a>, <a href=PostExecution_IR.html#x314>x314</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x297>x297</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x314>x314</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x314>x314</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 69<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x314>x314</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x304>x304</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x302>x302</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x302><a href=PostExecution_IR.html#x302>x302</a> = RegWrite(mem=<a href=PostExecution_IR.html#x297>x297</a>,data=<a href=PostExecution_IR.html#x301>x301</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x151<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x303>x303</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x297}, writes={x297})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x302>x302</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x302>x302</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x298>x298</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x303>x303</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x303>x303</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 75<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x303>x303</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x304><a href=PostExecution_IR.html#x304>x304</a> = RegRead(mem=<a href=PostExecution_IR.html#x297>x297</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x200, 0031: x153<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x305>x305</a>, <a href=PostExecution_IR.html#x314>x314</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x297})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x304>x304</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x301>x301</a>],m=1)],b=0),allIters={<a href=PostExecution_IR.html#x301>x301</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x304>x304</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x304>x304</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x314>x314</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x313>x313</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 76<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x313>x313</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x318><a href=PostExecution_IR.html#x318>x318</a> = RegNew(init=0.0)</h3>
<text><strong>Name</strong>: sum<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:38:29<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x31<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x324>x324</a>, <a href=PostExecution_IR.html#x328>x328</a>, <a href=PostExecution_IR.html#x327>x327</a>, <a href=PostExecution_IR.html#x326>x326</a>, <a href=PostExecution_IR.html#x331>x331</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x318>x318</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x331>x331</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x331>x331</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 89<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x331>x331</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>IterDiff</strong>: 1<br></text>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x324>x324</a>, <a href=PostExecution_IR.html#x328>x328</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x326>x326</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x326><a href=PostExecution_IR.html#x326>x326</a> = RegWrite(mem=<a href=PostExecution_IR.html#x318>x318</a>,data=<a href=PostExecution_IR.html#x325>x325</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:40:10<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x42<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x327>x327</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x318}, writes={x318})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x326>x326</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x326>x326</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x327>x327</a>), block=3)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x327>x327</a>), stage=1)<br></text>
<text><strong>ProgramOrder</strong>: 104<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x327>x327</a>), stage=1, block=2)<br></text>
<text><strong>Dispatch</strong>: {[]:[0, 1]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])},1:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x324><a href=PostExecution_IR.html#x324>x324</a> = RegRead(mem=<a href=PostExecution_IR.html#x318>x318</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:40:10<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x40<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x327>x327</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x318})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x324>x324</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x324>x324</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x324>x324</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x327>x327</a>), block=1)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x327>x327</a>), stage=1)<br></text>
<text><strong>ProgramOrder</strong>: 102<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x327>x327</a>), stage=1, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>IterDiff</strong>: 1<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x328><a href=PostExecution_IR.html#x328>x328</a> = RegRead(mem=<a href=PostExecution_IR.html#x318>x318</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:41:26<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x201, 0031: x44<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x329>x329</a>, <a href=PostExecution_IR.html#x330>x330</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x318})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x328>x328</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x328>x328</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x328>x328</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x330>x330</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x330>x330</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 106<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x330>x330</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[1]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {1:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x332><a href=PostExecution_IR.html#x332>x332</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x166<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x340>x340</a>, <a href=PostExecution_IR.html#x356>x356</a>, <a href=PostExecution_IR.html#x360>x360</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x332>x332</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 109<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x340>x340</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x340><a href=PostExecution_IR.html#x340>x340</a> = StreamOutWrite(mem=<a href=PostExecution_IR.html#x332>x332</a>,data=<a href=PostExecution_IR.html#x338>x338</a>,ens=[<a href=PostExecution_IR.html#x339>x339</a>])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x175<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x343>x343</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x332}, writes={x332})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x340>x340</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x340>x340</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x343>x343</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x343>x343</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 120<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x343>x343</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x333><a href=PostExecution_IR.html#x333>x333</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Flt[_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0035: x167<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x353>x353</a>, <a href=PostExecution_IR.html#x356>x356</a>, <a href=PostExecution_IR.html#x360>x360</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x333>x333</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 110<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x353>x353</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x353><a href=PostExecution_IR.html#x353>x353</a> = StreamOutWrite(mem=<a href=PostExecution_IR.html#x333>x333</a>,data=<a href=PostExecution_IR.html#x352>x352</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x190<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x354>x354</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x333}, writes={x333})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x353>x353</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b182>b182</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b182>b182</a>:[<a href=PostExecution_IR.html#b182>b182</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b182>b182</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x353>x353</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b182>b182</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x351>x351</a>, <a href=PostExecution_IR.html#x348>x348</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x354>x354</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x354>x354</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 133<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x354>x354</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 4.6<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x334><a href=PostExecution_IR.html#x334>x334</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0035: x168<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x356>x356</a>, <a href=PostExecution_IR.html#x357>x357</a>, <a href=PostExecution_IR.html#x360>x360</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x334>x334</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 111<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x360>x360</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x357>x357</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x357><a href=PostExecution_IR.html#x357>x357</a> = StreamInRead(mem=<a href=PostExecution_IR.html#x334>x334</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x194<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x358>x358</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x334}, writes={x334})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x357>x357</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x357>x357</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x357>x357</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x358>x358</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x358>x358</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 136<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x358>x358</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x335><a href=PostExecution_IR.html#x335>x335</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x170<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x341>x341</a>, <a href=PostExecution_IR.html#x348>x348</a>, <a href=PostExecution_IR.html#x355>x355</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x335>x335</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x355>x355</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x355>x355</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 114<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x355>x355</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x348>x348</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x341>x341</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x341><a href=PostExecution_IR.html#x341>x341</a> = RegWrite(mem=<a href=PostExecution_IR.html#x335>x335</a>,data=2,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x177<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x343>x343</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x335}, writes={x335})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x341>x341</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x341>x341</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x343>x343</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x343>x343</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 121<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x343>x343</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x348><a href=PostExecution_IR.html#x348>x348</a> = RegRead(mem=<a href=PostExecution_IR.html#x335>x335</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x185<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x349>x349</a>, <a href=PostExecution_IR.html#x354>x354</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x335})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x348>x348</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x348>x348</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x348>x348</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x354>x354</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x354>x354</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 128<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x354>x354</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x336><a href=PostExecution_IR.html#x336>x336</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x171<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x342>x342</a>, <a href=PostExecution_IR.html#x344>x344</a>, <a href=PostExecution_IR.html#x355>x355</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x336>x336</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x355>x355</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x355>x355</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 115<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x355>x355</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x344>x344</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x342>x342</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x342><a href=PostExecution_IR.html#x342>x342</a> = RegWrite(mem=<a href=PostExecution_IR.html#x336>x336</a>,data=16,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x178<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x343>x343</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x336}, writes={x336})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x342>x342</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x342>x342</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x343>x343</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x343>x343</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 122<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x343>x343</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x344><a href=PostExecution_IR.html#x344>x344</a> = RegRead(mem=<a href=PostExecution_IR.html#x336>x336</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x202, 0031: x180<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x345>x345</a>, <a href=PostExecution_IR.html#x355>x355</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x336})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x344>x344</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=16),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x344>x344</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x344>x344</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x355>x355</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x354>x354</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 123<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x354>x354</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x406><a href=IR.html#x406>x406</a> = DRAMHostNew(dims=[2, 3],zero=0.0)</h3>
<text><strong>Name</strong>: matDRAM<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:22:26<br></text>
<text><strong>Type</strong>: DRAM2[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x225, 0035: x18<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x409>x409</a>, <a href=IR.html#x432>x432</a>, <a href=IR.html#x435>x435</a>, <a href=IR.html#x440>x440</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x406>x406</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x407><a href=IR.html#x407>x407</a> = DRAMHostNew(dims=[3],zero=0.0)</h3>
<text><strong>Name</strong>: vecDRAM<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:23:26<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x226, 0035: x19<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x410>x410</a>, <a href=IR.html#x480>x480</a>, <a href=IR.html#x482>x482</a>, <a href=IR.html#x487>x487</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x407>x407</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x408><a href=IR.html#x408>x408</a> = DRAMHostNew(dims=[2],zero=0.0)</h3>
<text><strong>Name</strong>: outDRAM<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:24:26<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x227, 0035: x20<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x547>x547</a>, <a href=IR.html#x549>x549</a>, <a href=IR.html#x569>x569</a>, <a href=IR.html#x576>x576</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x408>x408</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x411><a href=IR.html#x411>x411</a> = SRAMNew(dims=[2, 3],evidence$1=SRAM2[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: matSRAM_0<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:30:28<br></text>
<text><strong>Type</strong>: SRAM2[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x230, 0035: x23<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x473>x473</a>, <a href=IR.html#x525>x525</a>, <a href=IR.html#x612>x612</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x411>x411</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x612>x612</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x612>x612</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x612>x612</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0,1}: Cyclic: N=1, B=1, alpha=<1,1>, P=<1,1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x230>x230</a><br></text>
<text><strong>Padding</strong>: [0, 0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x525>x525</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x473>x473</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x473><a href=IR.html#x473>x473</a> = SRAMBankedWrite(mem=<a href=IR.html#x411>x411</a>,data=[<a href=IR.html#x624>x624</a>],bank=[[0]],ofs=[<a href=IR.html#x472>x472</a>],enss=[[<a href=IR.html#x623>x623</a>, <a href=IR.html#x621>x621</a>, <a href=IR.html#x622>x622</a>]])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x474>x474</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x411}, writes={x411})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x473>x473</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x462>x462</a>, <a href=IR.html#x464>x464</a>, <a href=IR.html#x468>x468</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x474>x474</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x474>x474</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 54<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x474>x474</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x281>x281</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 2.2<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x525><a href=IR.html#x525>x525</a> = SRAMBankedRead(mem=<a href=IR.html#x411>x411</a>,bank=[[0]],ofs=[<a href=IR.html#x524>x524</a>],enss=[[<a href=IR.html#x630>x630</a>, <a href=IR.html#x631>x631</a>]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:39:18<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x526>x526</a>, <a href=IR.html#x537>x537</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x411})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x525>x525</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x525>x525</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x537>x537</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x537>x537</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 99<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x537>x537</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x321>x321</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 2.2<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x412><a href=IR.html#x412>x412</a> = SRAMNew(dims=[3],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: vecSRAM_0<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:31:28<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x231, 0035: x24<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x508>x508</a>, <a href=IR.html#x527>x527</a>, <a href=IR.html#x612>x612</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x412>x412</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x612>x612</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x612>x612</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 1<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x612>x612</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x231>x231</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x527>x527</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x508>x508</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x508><a href=IR.html#x508>x508</a> = SRAMBankedWrite(mem=<a href=IR.html#x412>x412</a>,data=[<a href=IR.html#x507>x507</a>],bank=[[0]],ofs=[<a href=IR.html#x628>x628</a>],enss=[[<a href=IR.html#x627>x627</a>, <a href=IR.html#x626>x626</a>]])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x509>x509</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x412}, writes={x412})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x508>x508</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x506>x506</a>, <a href=IR.html#x503>x503</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x509>x509</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x509>x509</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 85<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x509>x509</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x312>x312</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x527><a href=IR.html#x527>x527</a> = SRAMBankedRead(mem=<a href=IR.html#x412>x412</a>,bank=[[0]],ofs=[<a href=IR.html#b520>b520</a>],enss=[[<a href=IR.html#b521>b521</a>, <a href=IR.html#b515>b515</a>]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:39:34<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x528>x528</a>, <a href=IR.html#x537>x537</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x412})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x527>x527</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x527>x527</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x537>x537</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x537>x537</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 100<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x537>x537</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x322>x322</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x413><a href=IR.html#x413>x413</a> = SRAMNew(dims=[2],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: outSRAM_0<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:32:28<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x232, 0035: x25<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x539>x539</a>, <a href=IR.html#x563>x563</a>, <a href=IR.html#x612>x612</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x413>x413</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x612>x612</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x612>x612</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 2<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x612>x612</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x232>x232</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x563>x563</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x539>x539</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x539><a href=IR.html#x539>x539</a> = SRAMBankedWrite(mem=<a href=IR.html#x413>x413</a>,data=[<a href=IR.html#x538>x538</a>],bank=[[0]],ofs=[<a href=IR.html#b514>b514</a>],enss=[[]])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:41:20<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x540>x540</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x413}, writes={x413})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x539>x539</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x538>x538</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x540>x540</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x540>x540</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 107<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x540>x540</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x329>x329</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x563><a href=IR.html#x563>x563</a> = SRAMBankedRead(mem=<a href=IR.html#x413>x413</a>,bank=[[0]],ofs=[<a href=IR.html#b557>b557</a>],enss=[[<a href=IR.html#x562>x562</a>, <a href=IR.html#b558>b558</a>]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x564>x564</a>, <a href=IR.html#x567>x567</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x413})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x563>x563</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x563>x563</a>, <a href=IR.html#x560>x560</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x567>x567</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x567>x567</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 131<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x567>x567</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x351>x351</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.6<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x414><a href=IR.html#x414>x414</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0055: x233, 0035: x77<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x436>x436</a>, <a href=IR.html#x440>x440</a>, <a href=IR.html#x476>x476</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x414>x414</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x476>x476</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x476>x476</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x476>x476</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x436>x436</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x436><a href=IR.html#x436>x436</a> = StreamOutBankedWrite(mem=<a href=IR.html#x414>x414</a>,data=[<a href=IR.html#x434>x434</a>],enss=[[<a href=IR.html#x617>x617</a>, <a href=IR.html#x616>x616</a>]])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x439>x439</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x414}, writes={x414})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x414>x414</a>, <a href=IR.html#x434>x434</a>, <a href=IR.html#x617>x617</a>, <a href=IR.html#x616>x616</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x436>x436</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x439>x439</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x439>x439</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 25<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x439>x439</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x253>x253</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 4.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x415><a href=IR.html#x415>x415</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0055: x234, 0035: x78<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x438>x438</a>, <a href=IR.html#x448>x448</a>, <a href=IR.html#x476>x476</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x415>x415</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x476>x476</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x476>x476</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 5<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x476>x476</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x234>x234</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x448>x448</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x438>x438</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x438><a href=IR.html#x438>x438</a> = FIFOBankedEnq(mem=<a href=IR.html#x415>x415</a>,data=[<a href=IR.html#x437>x437</a>],enss=[[true, <a href=IR.html#x616>x616</a>]])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x439>x439</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x415}, writes={x415})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x415>x415</a>, <a href=IR.html#x437>x437</a>, <a href=IR.html#x616>x616</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x438>x438</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x439>x439</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x439>x439</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 27<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x439>x439</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x255>x255</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 4.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x448><a href=IR.html#x448>x448</a> = FIFOBankedDeq(mem=<a href=IR.html#x415>x415</a>,enss=[[true]],evidence$15=Vec[IssuedCmd])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Vec[IssuedCmd]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x449>x449</a>, <a href=IR.html#x456>x456</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x415}, writes={x415})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x415>x415</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x448>x448</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x448>x448</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x456>x456</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x456>x456</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 36<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x456>x456</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x263>x263</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x416><a href=IR.html#x416>x416</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x235, 0035: x79<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x440>x440</a>, <a href=IR.html#x468>x468</a>, <a href=IR.html#x476>x476</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x416>x416</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x476>x476</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x476>x476</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 6<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x476>x476</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x468>x468</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x468><a href=IR.html#x468>x468</a> = StreamInBankedRead(mem=<a href=IR.html#x416>x416</a>,enss=[[<a href=IR.html#b461>b461</a>, <a href=IR.html#b444>b444</a>]])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x620>x620</a>, <a href=IR.html#x474>x474</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x416}, writes={x416})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x416>x416</a>, <a href=IR.html#b461>b461</a>, <a href=IR.html#b444>b444</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x468>x468</a>, <a href=IR.html#x620>x620</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x468>x468</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x474>x474</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x474>x474</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 53<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x474>x474</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x280>x280</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x445><a href=IR.html#x445>x445</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x260, 0035: x100<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x451>x451</a>, <a href=IR.html#x462>x462</a>, <a href=IR.html#x475>x475</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x445>x445</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x475>x475</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x475>x475</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 32<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x475>x475</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x260>x260</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x462>x462</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x451>x451</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x451><a href=IR.html#x451>x451</a> = RegWrite(mem=<a href=IR.html#x445>x445</a>,data=<a href=IR.html#x450>x450</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x456>x456</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x445}, writes={x445})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x445>x445</a>, <a href=IR.html#x450>x450</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x451>x451</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x448>x448</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x456>x456</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x456>x456</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 38<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x456>x456</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x265>x265</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x462><a href=IR.html#x462>x462</a> = RegRead(mem=<a href=IR.html#x445>x445</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x463>x463</a>, <a href=IR.html#x467>x467</a>, <a href=IR.html#x474>x474</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x445})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x445>x445</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x462>x462</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x462>x462</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x474>x474</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x474>x474</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 47<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x474>x474</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x274>x274</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x446><a href=IR.html#x446>x446</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x261, 0035: x101<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x453>x453</a>, <a href=IR.html#x464>x464</a>, <a href=IR.html#x475>x475</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x446>x446</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x475>x475</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x475>x475</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 33<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x475>x475</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x261>x261</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x464>x464</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x453>x453</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x453><a href=IR.html#x453>x453</a> = RegWrite(mem=<a href=IR.html#x446>x446</a>,data=<a href=IR.html#x452>x452</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x456>x456</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x446}, writes={x446})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x446>x446</a>, <a href=IR.html#x452>x452</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x453>x453</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x448>x448</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x456>x456</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x456>x456</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 40<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x456>x456</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x267>x267</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x464><a href=IR.html#x464>x464</a> = RegRead(mem=<a href=IR.html#x446>x446</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x465>x465</a>, <a href=IR.html#x474>x474</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x446})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x446>x446</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x464>x464</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x464>x464</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x474>x474</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x474>x474</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 49<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x474>x474</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x276>x276</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x447><a href=IR.html#x447>x447</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x262, 0035: x102<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x455>x455</a>, <a href=IR.html#x599>x599</a>, <a href=IR.html#x475>x475</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x447>x447</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x475>x475</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x475>x475</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 34<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x475>x475</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x262>x262</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x599>x599</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x455>x455</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x455><a href=IR.html#x455>x455</a> = RegWrite(mem=<a href=IR.html#x447>x447</a>,data=<a href=IR.html#x454>x454</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x456>x456</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x447}, writes={x447})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x447>x447</a>, <a href=IR.html#x454>x454</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x455>x455</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x448>x448</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x456>x456</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x456>x456</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 42<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x456>x456</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x269>x269</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x599><a href=IR.html#x599>x599</a> = RegRead(mem=<a href=IR.html#x447>x447</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:34:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x457<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x458>x458</a>, <a href=IR.html#x475>x475</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x447})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x599>x599</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x599>x599</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x475>x475</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x474>x474</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 43<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x474>x474</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x271>x271</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x477><a href=IR.html#x477>x477</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0055: x285, 0035: x131<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x483>x483</a>, <a href=IR.html#x487>x487</a>, <a href=IR.html#x511>x511</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x477>x477</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x511>x511</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x511>x511</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 56<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x511>x511</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x483>x483</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x483><a href=IR.html#x483>x483</a> = StreamOutBankedWrite(mem=<a href=IR.html#x477>x477</a>,data=[<a href=IR.html#x481>x481</a>],enss=[[<a href=IR.html#x482>x482</a>]])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x486>x486</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x477}, writes={x477})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x477>x477</a>, <a href=IR.html#x481>x481</a>, <a href=IR.html#x482>x482</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x483>x483</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x486>x486</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x486>x486</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 63<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x486>x486</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x291>x291</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x478><a href=IR.html#x478>x478</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0055: x286, 0035: x132<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x485>x485</a>, <a href=IR.html#x490>x490</a>, <a href=IR.html#x511>x511</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x478>x478</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x511>x511</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x511>x511</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 57<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x511>x511</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x286>x286</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x490>x490</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x485>x485</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x485><a href=IR.html#x485>x485</a> = FIFOBankedEnq(mem=<a href=IR.html#x478>x478</a>,data=[<a href=IR.html#x484>x484</a>],enss=[[true]])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x486>x486</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x478}, writes={x478})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x478>x478</a>, <a href=IR.html#x484>x484</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x485>x485</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x486>x486</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x486>x486</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 65<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x486>x486</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x293>x293</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x490><a href=IR.html#x490>x490</a> = FIFOBankedDeq(mem=<a href=IR.html#x478>x478</a>,enss=[[true]],evidence$15=Vec[IssuedCmd])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Vec[IssuedCmd]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x491>x491</a>, <a href=IR.html#x496>x496</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x478}, writes={x478})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x478>x478</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x490>x490</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x490>x490</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x496>x496</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x496>x496</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 71<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x496>x496</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x298>x298</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x479><a href=IR.html#x479>x479</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x287, 0035: x133<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x487>x487</a>, <a href=IR.html#x506>x506</a>, <a href=IR.html#x511>x511</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x479>x479</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x511>x511</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x511>x511</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 58<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x511>x511</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x506>x506</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x506><a href=IR.html#x506>x506</a> = StreamInBankedRead(mem=<a href=IR.html#x479>x479</a>,enss=[[<a href=IR.html#b501>b501</a>]])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x625>x625</a>, <a href=IR.html#x509>x509</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x479}, writes={x479})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x479>x479</a>, <a href=IR.html#b501>b501</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x506>x506</a>, <a href=IR.html#x625>x625</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x506>x506</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x509>x509</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x509>x509</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 84<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x509>x509</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x311>x311</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x488><a href=IR.html#x488>x488</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x296, 0035: x143<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x493>x493</a>, <a href=IR.html#x503>x503</a>, <a href=IR.html#x510>x510</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x488>x488</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x510>x510</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x510>x510</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 68<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x510>x510</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x296>x296</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x503>x503</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x493>x493</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x493><a href=IR.html#x493>x493</a> = RegWrite(mem=<a href=IR.html#x488>x488</a>,data=<a href=IR.html#x492>x492</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x496>x496</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x488}, writes={x488})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x488>x488</a>, <a href=IR.html#x492>x492</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x493>x493</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x490>x490</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x496>x496</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x496>x496</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 73<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x496>x496</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x300>x300</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x503><a href=IR.html#x503>x503</a> = RegRead(mem=<a href=IR.html#x488>x488</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x504>x504</a>, <a href=IR.html#x509>x509</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x488})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x488>x488</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x503>x503</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x503>x503</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x509>x509</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x509>x509</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 81<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x509>x509</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x308>x308</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x489><a href=IR.html#x489>x489</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x297, 0035: x144<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x495>x495</a>, <a href=IR.html#x600>x600</a>, <a href=IR.html#x510>x510</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x489>x489</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x510>x510</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x510>x510</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 69<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x510>x510</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x297>x297</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x600>x600</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x495>x495</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x495><a href=IR.html#x495>x495</a> = RegWrite(mem=<a href=IR.html#x489>x489</a>,data=<a href=IR.html#x494>x494</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x496>x496</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x489}, writes={x489})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x489>x489</a>, <a href=IR.html#x494>x494</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x495>x495</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x490>x490</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x496>x496</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x496>x496</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 75<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x496>x496</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x302>x302</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x600><a href=IR.html#x600>x600</a> = RegRead(mem=<a href=IR.html#x489>x489</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:35:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x497<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x498>x498</a>, <a href=IR.html#x510>x510</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x489})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x600>x600</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x600>x600</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x510>x510</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x509>x509</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 76<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x509>x509</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x304>x304</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x516><a href=IR.html#x516>x516</a> = RegNew(init=0.0)</h3>
<text><strong>Name</strong>: sum_0<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:38:29<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x318, 0035: x31<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x613>x613</a>, <a href=IR.html#x541>x541</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x516>x516</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x541>x541</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x541>x541</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 89<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x541>x541</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Reduce()<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>InnerAccum</strong>: true<br></text>
<text><strong>IterDiff</strong>: 1<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x318>x318</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x613>x613</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x613>x613</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x613><a href=IR.html#x613>x613</a> = RegAccumFMA(mem=<a href=IR.html#x516>x516</a>,m0=<a href=IR.html#x526>x526</a>,m1=<a href=IR.html#x632>x632</a>,en=[],first=<a href=IR.html#x633>x633</a>)</h3>
<text><strong>SrcCtx</strong>: AccumTransformer.scala:47:10<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x535>x535</a>, <a href=IR.html#x537>x537</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x516}, writes={x516})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x516>x516</a>, <a href=IR.html#x526>x526</a>, <a href=IR.html#x632>x632</a>, <a href=IR.html#x633>x633</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x613>x613</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x613>x613</a>, <a href=IR.html#x525>x525</a>, <a href=IR.html#x527>x527</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x537>x537</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x537>x537</a>), stage=-1)<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x537>x537</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>FullDelay</strong>: 4.2<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x613><a href=IR.html#x613>x613</a> = RegAccumFMA(mem=<a href=IR.html#x516>x516</a>,m0=<a href=IR.html#x526>x526</a>,m1=<a href=IR.html#x632>x632</a>,en=[],first=<a href=IR.html#x633>x633</a>)</h3>
<text><strong>SrcCtx</strong>: AccumTransformer.scala:47:10<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x535>x535</a>, <a href=IR.html#x537>x537</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x516}, writes={x516})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x516>x516</a>, <a href=IR.html#x526>x526</a>, <a href=IR.html#x632>x632</a>, <a href=IR.html#x633>x633</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x613>x613</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x613>x613</a>, <a href=IR.html#x525>x525</a>, <a href=IR.html#x527>x527</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x537>x537</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x537>x537</a>), stage=-1)<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x537>x537</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>FullDelay</strong>: 4.2<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x517><a href=IR.html#x517>x517</a> = RegNew(init=0.0)</h3>
<text><strong>Name</strong>: sum_1<br></text>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:38:29<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x318, 0035: x31<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x535>x535</a>, <a href=IR.html#x538>x538</a>, <a href=IR.html#x541>x541</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x517>x517</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x541>x541</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x541>x541</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 89<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x541>x541</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>IterDiff</strong>: 1<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x318>x318</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x538>x538</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x535>x535</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x535><a href=IR.html#x535>x535</a> = RegWrite(mem=<a href=IR.html#x517>x517</a>,data=<a href=IR.html#x613>x613</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:40:10<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x537>x537</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x517}, writes={x517})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x517>x517</a>, <a href=IR.html#x613>x613</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x535>x535</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x613>x613</a>, <a href=IR.html#x525>x525</a>, <a href=IR.html#x527>x527</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x537>x537</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x537>x537</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 104<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x537>x537</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x326>x326</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 14.007<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x538><a href=IR.html#x538>x538</a> = RegRead(mem=<a href=IR.html#x517>x517</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:41:26<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x539>x539</a>, <a href=IR.html#x540>x540</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x517})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x517>x517</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x538>x538</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x538>x538</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x540>x540</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x540>x540</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 106<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x540>x540</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x328>x328</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x542><a href=IR.html#x542>x542</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0055: x332, 0035: x166<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x550>x550</a>, <a href=IR.html#x569>x569</a>, <a href=IR.html#x574>x574</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x542>x542</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x574>x574</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x574>x574</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 109<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x574>x574</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x550>x550</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x550><a href=IR.html#x550>x550</a> = StreamOutBankedWrite(mem=<a href=IR.html#x542>x542</a>,data=[<a href=IR.html#x548>x548</a>],enss=[[<a href=IR.html#x549>x549</a>]])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x553>x553</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x542}, writes={x542})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x542>x542</a>, <a href=IR.html#x548>x548</a>, <a href=IR.html#x549>x549</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x550>x550</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x553>x553</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x553>x553</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 120<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x553>x553</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x340>x340</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x543><a href=IR.html#x543>x543</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Flt[_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0055: x333, 0035: x167<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x566>x566</a>, <a href=IR.html#x569>x569</a>, <a href=IR.html#x574>x574</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x543>x543</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x574>x574</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x574>x574</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 110<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x574>x574</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x566>x566</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x566><a href=IR.html#x566>x566</a> = StreamOutBankedWrite(mem=<a href=IR.html#x543>x543</a>,data=[<a href=IR.html#x565>x565</a>],enss=[[<a href=IR.html#x635>x635</a>]])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x567>x567</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x543}, writes={x543})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x543>x543</a>, <a href=IR.html#x565>x565</a>, <a href=IR.html#x635>x635</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x566>x566</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x563>x563</a>, <a href=IR.html#x560>x560</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x567>x567</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x567>x567</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 133<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x567>x567</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x353>x353</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 2.6<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x544><a href=IR.html#x544>x544</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0055: x334, 0035: x168<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x569>x569</a>, <a href=IR.html#x570>x570</a>, <a href=IR.html#x574>x574</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x544>x544</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x574>x574</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x574>x574</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 111<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x574>x574</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x570>x570</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x570><a href=IR.html#x570>x570</a> = StreamInBankedRead(mem=<a href=IR.html#x544>x544</a>,enss=[[]])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Vec[Bit]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x572>x572</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x544}, writes={x544})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x544>x544</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x570>x570</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x570>x570</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x572>x572</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x572>x572</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 136<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x572>x572</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x357>x357</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x545><a href=IR.html#x545>x545</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x335, 0035: x170<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x551>x551</a>, <a href=IR.html#x560>x560</a>, <a href=IR.html#x568>x568</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x545>x545</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x568>x568</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x568>x568</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 114<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x568>x568</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x335>x335</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x560>x560</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x551>x551</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x551><a href=IR.html#x551>x551</a> = RegWrite(mem=<a href=IR.html#x545>x545</a>,data=2,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x553>x553</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x545}, writes={x545})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x545>x545</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x551>x551</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x553>x553</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x553>x553</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 121<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x553>x553</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x341>x341</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x560><a href=IR.html#x560>x560</a> = RegRead(mem=<a href=IR.html#x545>x545</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x561>x561</a>, <a href=IR.html#x567>x567</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x545})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x545>x545</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x560>x560</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x560>x560</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x567>x567</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x567>x567</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 128<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x567>x567</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x348>x348</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x546><a href=IR.html#x546>x546</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x336, 0035: x171<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x552>x552</a>, <a href=IR.html#x601>x601</a>, <a href=IR.html#x568>x568</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x546>x546</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x568>x568</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x568>x568</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 115<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x568>x568</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x336>x336</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x601>x601</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x552>x552</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x552><a href=IR.html#x552>x552</a> = RegWrite(mem=<a href=IR.html#x546>x546</a>,data=16,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x553>x553</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x546}, writes={x546})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x546>x546</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x552>x552</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x553>x553</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x553>x553</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 122<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x553>x553</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x342>x342</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x601><a href=IR.html#x601>x601</a> = RegRead(mem=<a href=IR.html#x546>x546</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbankTest.scala:44:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x554<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x555>x555</a>, <a href=IR.html#x568>x568</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x546})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x601>x601</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x601>x601</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x568>x568</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x567>x567</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 123<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x567>x567</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x344>x344</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
