# Reading pref.tcl
# do sim1.do
# 
# if { [file exists "work"] } {
#     vdel -all
# }
# 
# vlib work
# vlog  stateMacSix.v stateMacSix_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:59 on Nov 08,2020
# vlog -reportprogress 300 stateMacSix.v stateMacSix_tb.v 
# -- Compiling module stateMacSix
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:16:59 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ns -voptargs=+acc testbench
# vsim -t 1ns -voptargs="+acc" testbench 
# Start time: 21:16:59 on Nov 08,2020
# Loading work.testbench
# Loading work.stateMacSix
# 
# add wave /testbench/clk
# add wave /testbench/reset
# add wave /testbench/w
# add wave /testbench/out
# add wave /testbench/state
# 
# onbreak resume
# 
# configure wave -timelineunits ns
# run -all
# ** Note: $finish    : stateMacSix_tb.v(30)
#    Time: 1 us  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at stateMacSix_tb.v line 30
# wave zoom full
# 0 ns
# 1050 ns
do sim1.do
# 
# if { [file exists "work"] } {
#     vdel -all
# }
# Error 31: Unable to unlink file "E:/3sem/verilog/myLabs/labSix/work/_lib.qdb".
# Error 133: Unable to remove directory "E:/3sem/verilog/myLabs/labSix/work".
# 
# vlib work
# vlog  stateMacSix.v stateMacSix_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:20:20 on Nov 08,2020
# vlog -reportprogress 300 stateMacSix.v stateMacSix_tb.v 
# -- Compiling module stateMacSix
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:20:20 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ns -voptargs=+acc testbench
# End time: 21:20:23 on Nov 08,2020, Elapsed time: 0:03:24
# Errors: 0, Warnings: 0
# vsim -t 1ns -voptargs="+acc" testbench 
# Start time: 21:20:23 on Nov 08,2020
# Loading work.testbench
# Loading work.stateMacSix
# 
# add wave /testbench/clk
# add wave /testbench/reset
# add wave /testbench/w
# add wave /testbench/statemac/state
# add wave /testbench/state
# ** UI-Msg: (vish-4014) No objects found matching '/testbench/state'.
# Error in macro ./sim1.do line 16
# ** UI-Msg: (vish-4014) No objects found matching '/testbench/state'.
#     while executing
# "add wave /testbench/state"
do sim1.do
# 
# if { [file exists "work"] } {
#     vdel -all
# }
# Error 31: Unable to unlink file "E:/3sem/verilog/myLabs/labSix/work/_lib.qdb".
# Error 31: Unable to unlink file "E:/3sem/verilog/myLabs/labSix/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "E:/3sem/verilog/myLabs/labSix/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "E:/3sem/verilog/myLabs/labSix/work".
# 
# vlib work
# vlog  stateMacSix.v stateMacSix_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:21:01 on Nov 08,2020
# vlog -reportprogress 300 stateMacSix.v stateMacSix_tb.v 
# -- Compiling module stateMacSix
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:21:01 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ns -voptargs=+acc testbench
# End time: 21:21:03 on Nov 08,2020, Elapsed time: 0:00:40
# Errors: 0, Warnings: 0
# vsim -t 1ns -voptargs="+acc" testbench 
# Start time: 21:21:03 on Nov 08,2020
# Loading work.testbench
# Loading work.stateMacSix
# 
# add wave /testbench/clk
# add wave /testbench/reset
# add wave /testbench/w
# add wave /testbench/statemac/state
# 
# onbreak resume
# 
# configure wave -timelineunits ns
# run -all
# ** Note: $finish    : stateMacSix_tb.v(29)
#    Time: 1 us  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at stateMacSix_tb.v line 29
# wave zoom full
# 0 ns
# 1050 ns
do sim1.do
# 
# if { [file exists "work"] } {
#     vdel -all
# }
# 
# vlib work
# vlog  stateMacSix.v stateMacSix_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:21:52 on Nov 08,2020
# vlog -reportprogress 300 stateMacSix.v stateMacSix_tb.v 
# -- Compiling module stateMacSix
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:21:53 on Nov 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ns -voptargs=+acc testbench
# End time: 21:21:54 on Nov 08,2020, Elapsed time: 0:00:51
# Errors: 0, Warnings: 0
# vsim -t 1ns -voptargs="+acc" testbench 
# Start time: 21:21:54 on Nov 08,2020
# Loading work.testbench
# Loading work.stateMacSix
# 
# add wave /testbench/clk
# add wave /testbench/reset
# add wave /testbench/w
# add wave /testbench/statemac/state
# add wave /testbench/out
# onbreak resume
# 
# configure wave -timelineunits ns
# run -all
# ** Note: $finish    : stateMacSix_tb.v(29)
#    Time: 1 us  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at stateMacSix_tb.v line 29
# wave zoom full
# 0 ns
# 1050 ns
# End time: 21:24:20 on Nov 08,2020, Elapsed time: 0:02:26
# Errors: 0, Warnings: 0
