$date
	Thu Dec 18 23:19:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module cpu_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 # zero $end
$var wire 16 $ rs2_data [15:0] $end
$var wire 4 % rs2 [3:0] $end
$var wire 16 & rs1_data [15:0] $end
$var wire 4 ' rs1 [3:0] $end
$var wire 1 ( reg_write $end
$var wire 16 ) rd_data [15:0] $end
$var wire 4 * rd [3:0] $end
$var wire 1 + pc_write $end
$var wire 16 , pc_plus_1 [15:0] $end
$var wire 16 - pc [15:0] $end
$var wire 4 . opcode [3:0] $end
$var wire 1 / mem_write $end
$var wire 1 0 mem_to_reg $end
$var wire 1 1 mem_read $end
$var wire 16 2 mem_out [15:0] $end
$var wire 16 3 instr [15:0] $end
$var wire 6 4 imm [5:0] $end
$var wire 1 5 branch_ne $end
$var wire 1 6 branch $end
$var wire 1 7 alu_src $end
$var wire 16 8 alu_result [15:0] $end
$var wire 4 9 alu_op [3:0] $end
$var wire 16 : alu_b [15:0] $end
$var reg 16 ; next_pc [15:0] $end
$scope module u_alu $end
$var wire 16 < b [15:0] $end
$var wire 1 # zero $end
$var wire 4 = alu_op [3:0] $end
$var wire 16 > a [15:0] $end
$var reg 16 ? alu_result [15:0] $end
$upscope $end
$scope module u_ctrl $end
$var wire 4 @ opcode [3:0] $end
$var reg 4 A alu_op [3:0] $end
$var reg 1 7 alu_src $end
$var reg 1 6 branch $end
$var reg 1 5 branch_ne $end
$var reg 1 1 mem_read $end
$var reg 1 0 mem_to_reg $end
$var reg 1 / mem_write $end
$var reg 1 + pc_write $end
$var reg 1 ( reg_write $end
$upscope $end
$scope module u_dmem $end
$var wire 16 B addr [15:0] $end
$var wire 1 ! clk $end
$var wire 1 1 mem_read $end
$var wire 1 / mem_write $end
$var wire 16 C wdata [15:0] $end
$var wire 16 D rdata [15:0] $end
$upscope $end
$scope module u_imem $end
$var wire 1 ! clk $end
$var wire 16 E addr [15:0] $end
$var reg 16 F instr [15:0] $end
$upscope $end
$scope module u_pc $end
$var wire 1 ! clk $end
$var wire 16 G next_pc [15:0] $end
$var wire 1 + pc_en $end
$var wire 1 " rst $end
$var reg 16 H pc_cur [15:0] $end
$upscope $end
$scope module u_rf $end
$var wire 1 ! clk $end
$var wire 4 I rd [3:0] $end
$var wire 16 J rd_data [15:0] $end
$var wire 1 ( reg_write $end
$var wire 4 K rs1 [3:0] $end
$var wire 4 L rs2 [3:0] $end
$var wire 1 " rst $end
$var wire 16 M rs2_data_raw [15:0] $end
$var wire 16 N rs2_data [15:0] $end
$var wire 16 O rs1_data_raw [15:0] $end
$var wire 16 P rs1_data [15:0] $end
$var integer 32 Q i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module if_stage_tb $end
$var wire 16 R if_pc [15:0] $end
$var wire 16 S if_instr [15:0] $end
$var reg 1 T branch_taken $end
$var reg 16 U branch_target [15:0] $end
$var reg 1 V clk $end
$var reg 1 W rst $end
$var reg 1 X stall_if $end
$scope module dut $end
$var wire 1 T branch_taken $end
$var wire 16 Y branch_target [15:0] $end
$var wire 1 V clk $end
$var wire 1 W rst $end
$var wire 1 X stall_if $end
$var wire 16 Z next_pc [15:0] $end
$var wire 16 [ if_pc [15:0] $end
$var wire 16 \ if_instr [15:0] $end
$scope module u_imem $end
$var wire 1 V clk $end
$var wire 16 ] addr [15:0] $end
$var reg 16 ^ instr [15:0] $end
$upscope $end
$scope module u_pc $end
$var wire 1 V clk $end
$var wire 16 _ next_pc [15:0] $end
$var wire 1 ` pc_en $end
$var wire 1 W rst $end
$var reg 16 a pc_cur [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 a
1`
b1 _
bx ^
b0 ]
bx \
b0 [
b1 Z
b0 Y
0X
1W
0V
b0 U
0T
bx S
b0 R
b10000 Q
bx P
bx O
bx N
bx M
bx L
bx K
bx J
bx I
b0 H
b1 G
bx F
b0 E
bx D
bx C
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
b1 ;
bx :
bx 9
bx 8
x7
x6
x5
bx 4
bx 3
bx 2
x1
x0
x/
bx .
b0 -
b1 ,
x+
bx *
bx )
x(
bx '
bx &
bx %
bx $
x#
1"
0!
$end
#5
b0 S
b0 \
b0 ^
1V
#10
0V
#15
1V
#20
0V
0W
#25
b10 Z
b10 _
b1 R
b1 [
b1 ]
b1 a
1V
#30
0V
#35
b11 Z
b11 _
b1000100010001 S
b1000100010001 \
b1000100010001 ^
b10 R
b10 [
b10 ]
b10 a
1V
#40
0V
#45
b100 Z
b100 _
b10001000100010 S
b10001000100010 \
b10001000100010 ^
b11 R
b11 [
b11 ]
b11 a
1V
#50
0V
#55
b101 Z
b101 _
b11001100110011 S
b11001100110011 \
b11001100110011 ^
b100 R
b100 [
b100 ]
b100 a
1V
#60
0V
#65
b110 Z
b110 _
b100010001000100 S
b100010001000100 \
b100010001000100 ^
b101 R
b101 [
b101 ]
b101 a
1V
#70
b1010 Z
b1010 _
0V
b1010 U
b1010 Y
1T
#75
b101010101010101 S
b101010101010101 \
b101010101010101 ^
b1010 R
b1010 [
b1010 ]
b1010 a
1V
#80
b1011 Z
b1011 _
0V
0T
#85
b1100 Z
b1100 _
bx S
bx \
bx ^
b1011 R
b1011 [
b1011 ]
b1011 a
1V
#90
0V
#95
b1101 Z
b1101 _
b1100 R
b1100 [
b1100 ]
b1100 a
1V
#100
0V
#105
b1110 Z
b1110 _
b1101 R
b1101 [
b1101 ]
b1101 a
1V
#110
0V
#115
b1111 Z
b1111 _
b1110 R
b1110 [
b1110 ]
b1110 a
1V
#120
0V
#125
b10000 Z
b10000 _
b1111 R
b1111 [
b1111 ]
b1111 a
1V
#130
0V
