{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1357803997476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1357803997484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 10 11:46:37 2013 " "Processing started: Thu Jan 10 11:46:37 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1357803997484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1357803997484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off equalizer -c equalizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off equalizer -c equalizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1357803997484 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "" 0 -1 1357803997799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "01_edge_detector_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file 01_edge_detector_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector_tb " "Found entity 1: edge_detector_tb" {  } { { "01_edge_detector_tb.v" "" { Text "D:/projects/EQ/01_edge_detector_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357803997894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357803997894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file z_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "z_divider.v" "" { Text "D:/projects/EQ/z_divider.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357803997897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357803997897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z_dff.v 1 1 " "Found 1 design units, including 1 entities, in source file z_dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFE " "Found entity 1: FFE" {  } { { "z_dff.v" "" { Text "D:/projects/EQ/z_dff.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357803997911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357803997911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equalizer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file equalizer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 equalizer " "Found entity 1: equalizer" {  } { { "equalizer.bdf" "" { Schematic "D:/projects/EQ/equalizer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357803997926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357803997926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file a_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "a_tb.v" "" { Text "D:/projects/EQ/a_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357803997935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357803997935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "D:/projects/EQ/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357803997937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357803997937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b_core.v 1 1 " "Found 1 design units, including 1 entities, in source file b_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "b_core.v" "" { Text "D:/projects/EQ/b_core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357803997941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357803997941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file b_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_B " "Found entity 1: testbench_B" {  } { { "b_tb.v" "" { Text "D:/projects/EQ/b_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357803997951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357803997951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a_decoder_cc.v 1 1 " "Found 1 design units, including 1 entities, in source file a_decoder_cc.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "a_decoder_cc.v" "" { Text "D:/projects/EQ/a_decoder_cc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357803997953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357803997953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "01_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file 01_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "01_edge_detector.v" "" { Text "D:/projects/EQ/01_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357803997955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357803997955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "02_assembly.v 1 1 " "Found 1 design units, including 1 entities, in source file 02_assembly.v" { { "Info" "ISGN_ENTITY_NAME" "1 assembly " "Found entity 1: assembly" {  } { { "02_assembly.v" "" { Text "D:/projects/EQ/02_assembly.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357803997965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357803997965 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1357803998042 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "decoded_clock " "Pin \"decoded_clock\" is missing source" {  } { { "main.bdf" "" { Schematic "D:/projects/EQ/main.bdf" { { 280 1024 1200 296 "decoded_clock" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1357803998070 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "decoded_flow " "Pin \"decoded_flow\" is missing source" {  } { { "main.bdf" "" { Schematic "D:/projects/EQ/main.bdf" { { 264 1024 1200 280 "decoded_flow" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1357803998085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector edge_detector:inst1 " "Elaborating entity \"edge_detector\" for hierarchy \"edge_detector:inst1\"" {  } { { "main.bdf" "inst1" { Schematic "D:/projects/EQ/main.bdf" { { 240 384 568 368 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1357803998095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assembly assembly:inst3 " "Elaborating entity \"assembly\" for hierarchy \"assembly:inst3\"" {  } { { "main.bdf" "inst3" { Schematic "D:/projects/EQ/main.bdf" { { 240 624 840 400 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1357803998170 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "02_assembly.v(40) " "Verilog HDL Case Statement information at 02_assembly.v(40): all case item expressions in this case statement are onehot" {  } { { "02_assembly.v" "" { Text "D:/projects/EQ/02_assembly.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1357803998171 "|main|assembly:inst3"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "decoded_clock GND " "Pin \"decoded_clock\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "D:/projects/EQ/main.bdf" { { 280 1024 1200 296 "decoded_clock" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1357803999307 "|main|decoded_clock"} { "Warning" "WMLS_MLS_STUCK_PIN" "decoded_flow GND " "Pin \"decoded_flow\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "D:/projects/EQ/main.bdf" { { 264 1024 1200 280 "decoded_flow" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1357803999307 "|main|decoded_flow"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1357803999307 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/projects/EQ/equalizer.map.smsg " "Generated suppressed messages file D:/projects/EQ/equalizer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1357803999440 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1357803999744 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1357803999744 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spdif_cmos " "No output dependent on input pin \"spdif_cmos\"" {  } { { "main.bdf" "" { Schematic "D:/projects/EQ/main.bdf" { { 264 72 240 280 "spdif_cmos" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1357803999820 "|main|spdif_cmos"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "main.bdf" "" { Schematic "D:/projects/EQ/main.bdf" { { 280 72 240 296 "rst_n" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1357803999820 "|main|rst_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock0 " "No output dependent on input pin \"clock0\"" {  } { { "main.bdf" "" { Schematic "D:/projects/EQ/main.bdf" { { 296 72 240 312 "clock0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1357803999820 "|main|clock0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1357803999820 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1357803999820 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1357803999820 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1357803999820 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "300 " "Peak virtual memory: 300 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1357803999838 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 10 11:46:39 2013 " "Processing ended: Thu Jan 10 11:46:39 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1357803999838 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1357803999838 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1357803999838 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1357803999838 ""}
