

================================================================
== Vitis HLS Report for 'guitar_effects'
================================================================
* Date:           Wed Apr 17 16:22:08 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Guitar_Effects
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                             |                                  |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_guitar_effects_Pipeline_LPF_Loop_fu_768  |guitar_effects_Pipeline_LPF_Loop  |     6635|     6635|  66.350 us|  66.350 us|  6635|  6635|       no|
        |grp_sin_or_cos_double_s_fu_777               |sin_or_cos_double_s               |       47|       55|   0.470 us|   0.550 us|    47|    55|       no|
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1           |      441|      441|         1|          -|          -|    441|        no|
        |- Loop 2           |    88200|    88200|         1|          -|          -|  88200|        no|
        |- Loop 3           |      100|      100|         1|          -|          -|    100|        no|
        |- VITIS_LOOP_88_2  |        ?|        ?|  6 ~ 8636|          -|          -|      ?|        no|
        | + WAH_LOOP        |     1700|     1700|        17|          -|          -|    100|        no|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   4254|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        9|   78|   11470|  13319|    -|
|Memory           |      258|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   2298|    -|
|Register         |        -|    -|    3022|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      267|   78|   14492|  19871|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       95|   35|      13|     37|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |control_r_s_axi_U                            |control_r_s_axi                   |        0|   0|   454|   744|    0|
    |dadd_64ns_64ns_64_7_full_dsp_1_U47           |dadd_64ns_64ns_64_7_full_dsp_1    |        0|   3|   630|  1141|    0|
    |ddiv_64ns_64ns_64_59_no_dsp_1_U49            |ddiv_64ns_64ns_64_59_no_dsp_1     |        0|   0|     0|     0|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U48            |dmul_64ns_64ns_64_7_max_dsp_1     |        0|  11|   342|   586|    0|
    |fdiv_32ns_32ns_32_16_no_dsp_1_U44            |fdiv_32ns_32ns_32_16_no_dsp_1     |        0|   0|     0|     0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U43            |fmul_32ns_32ns_32_4_max_dsp_1     |        0|   3|   143|   321|    0|
    |gmem_m_axi_U                                 |gmem_m_axi                        |        0|   0|   743|  1415|    0|
    |grp_guitar_effects_Pipeline_LPF_Loop_fu_768  |guitar_effects_Pipeline_LPF_Loop  |        1|   2|   875|  1447|    0|
    |mul_32s_16s_48_2_1_U59                       |mul_32s_16s_48_2_1                |        0|   2|   165|    50|    0|
    |mul_32s_8s_40_2_1_U51                        |mul_32s_8s_40_2_1                 |        0|   1|   165|    50|    0|
    |mul_32s_8s_40_2_1_U52                        |mul_32s_8s_40_2_1                 |        0|   1|   165|    50|    0|
    |mul_32s_9ns_41_2_1_U57                       |mul_32s_9ns_41_2_1                |        0|   1|   165|    50|    0|
    |grp_sin_or_cos_double_s_fu_777               |sin_or_cos_double_s               |        8|  54|  5929|  6460|    0|
    |sitodp_32ns_64_6_no_dsp_1_U50                |sitodp_32ns_64_6_no_dsp_1         |        0|   0|     0|     0|    0|
    |sitofp_32ns_32_6_no_dsp_1_U45                |sitofp_32ns_32_6_no_dsp_1         |        0|   0|     0|     0|    0|
    |sitofp_32ns_32_6_no_dsp_1_U46                |sitofp_32ns_32_6_no_dsp_1         |        0|   0|     0|     0|    0|
    |srem_32ns_10ns_32_36_seq_1_U53               |srem_32ns_10ns_32_36_seq_1        |        0|   0|   394|   238|    0|
    |srem_32ns_18ns_17_36_seq_1_U54               |srem_32ns_18ns_17_36_seq_1        |        0|   0|   394|   238|    0|
    |srem_32ns_18ns_32_36_seq_1_U55               |srem_32ns_18ns_32_36_seq_1        |        0|   0|   394|   238|    0|
    |srem_32ns_8ns_32_36_seq_1_U56                |srem_32ns_8ns_32_36_seq_1         |        0|   0|   394|   238|    0|
    |srem_9ns_8ns_7_13_seq_1_U58                  |srem_9ns_8ns_7_13_seq_1           |        0|   0|   118|    53|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |Total                                        |                                  |        9|  78| 11470| 13319|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+----------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |        Memory        |              Module              | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |compression_buffer_U  |compression_buffer_RAM_AUTO_1R1W  |        1|  0|   0|    0|    441|   32|     1|        14112|
    |delay_buffer_U        |delay_buffer_RAM_AUTO_1R1W        |      256|  0|   0|    0|  88200|   32|     1|      2822400|
    |wah_values_buffer_U   |wah_values_buffer_RAM_AUTO_1R1W   |        1|  0|   0|    0|    100|   32|     1|         3200|
    +----------------------+----------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                 |                                  |      258|  0|   0|    0|  88741|   96|     3|      2839712|
    +----------------------+----------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+-----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+-----+------------+------------+
    |add_ln238_1_fu_2017_p2         |         +|   0|  0|   14|           7|           1|
    |add_ln238_fu_1972_p2           |         +|   0|  0|   71|          64|          64|
    |add_ln346_1_fu_1364_p2         |         +|   0|  0|   14|           9|           8|
    |add_ln346_2_fu_1665_p2         |         +|   0|  0|   14|           9|           8|
    |add_ln346_fu_1537_p2           |         +|   0|  0|   14|           9|           8|
    |add_ln515_fu_1867_p2           |         +|   0|  0|   12|          12|          11|
    |current_sample_fu_1069_p2      |         +|   0|  0|   39|          32|           1|
    |empty_71_fu_878_p2             |         +|   0|  0|   14|           9|           1|
    |empty_74_fu_908_p2             |         +|   0|  0|   24|          17|           1|
    |empty_77_fu_938_p2             |         +|   0|  0|   14|           7|           1|
    |grp_fu_1254_p0                 |         +|   0|  0|   39|          32|           1|
    |grp_fu_1501_p0                 |         +|   0|  0|   39|          32|           1|
    |grp_fu_1817_p0                 |         +|   0|  0|   39|          32|           1|
    |output_fu_1785_p2              |         +|   0|  0|   39|          32|          32|
    |r_V_fu_1091_p2                 |         +|   0|  0|   39|          32|          32|
    |result_3_fu_2113_p2            |         +|   0|  0|   30|          23|          23|
    |result_fu_1212_p2              |         +|   0|  0|   39|          32|          32|
    |ret_V_10_fu_1135_p2            |         +|   0|  0|   39|          32|           1|
    |ret_V_13_fu_2090_p2            |         +|   0|  0|   23|          16|           1|
    |ret_V_fu_1193_p2               |         +|   0|  0|   39|          32|           1|
    |grp_fu_1489_p0                 |         -|   0|  0|   39|          32|          32|
    |grp_fu_2032_p0                 |         -|   0|  0|   14|           9|           9|
    |negative_threshold_fu_1015_p2  |         -|   0|  0|   39|           1|          32|
    |r_V_22_fu_1096_p2              |         -|   0|  0|   39|          32|          32|
    |result_1_fu_1154_p2            |         -|   0|  0|   39|          32|          32|
    |result_V_12_fu_1949_p2         |         -|   0|  0|   39|           1|          32|
    |result_V_5_fu_1469_p2          |         -|   0|  0|   39|           1|          32|
    |result_V_6_fu_1457_p2          |         -|   0|  0|   39|           1|          32|
    |result_V_9_fu_1758_p2          |         -|   0|  0|   39|           1|          32|
    |sub_ln1512_2_fu_1881_p2        |         -|   0|  0|   12|          10|          11|
    |sub_ln1512_3_fu_1551_p2        |         -|   0|  0|   15|           7|           8|
    |sub_ln1512_4_fu_1378_p2        |         -|   0|  0|   15|           7|           8|
    |sub_ln1512_fu_1679_p2          |         -|   0|  0|   15|           7|           8|
    |sub_ln159_fu_1228_p2           |         -|   0|  0|   39|           1|          32|
    |and_ln191_1_fu_1312_p2         |       and|   0|  0|    2|           1|           1|
    |and_ln191_fu_1306_p2           |       and|   0|  0|    2|           1|           1|
    |ap_condition_4293              |       and|   0|  0|    2|           1|           1|
    |exitcond3554_fu_932_p2         |      icmp|   0|  0|   10|           7|           6|
    |exitcond3565_fu_902_p2         |      icmp|   0|  0|   13|          17|          17|
    |exitcond3618_fu_872_p2         |      icmp|   0|  0|   11|           9|           8|
    |icmp_ln1049_1_fu_1130_p2       |      icmp|   0|  0|   10|           7|           1|
    |icmp_ln1049_2_fu_2085_p2       |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln1049_fu_1188_p2         |      icmp|   0|  0|   10|           7|           1|
    |icmp_ln141_fu_1081_p2          |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln143_fu_1086_p2          |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln174_fu_1264_p2          |      icmp|   0|  0|   18|          32|           9|
    |icmp_ln182_fu_1285_p2          |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln191_1_fu_1301_p2        |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln191_fu_1296_p2          |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln192_fu_1290_p2          |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln238_fu_2011_p2          |      icmp|   0|  0|   10|           7|           6|
    |r_V_25_fu_1589_p2              |      lshr|   0|  0|  242|          79|          79|
    |r_V_27_fu_1416_p2              |      lshr|   0|  0|  242|          79|          79|
    |r_V_29_fu_1717_p2              |      lshr|   0|  0|  242|          79|          79|
    |r_V_31_fu_1907_p2              |      lshr|   0|  0|  460|         137|         137|
    |ap_block_state304              |        or|   0|  0|    2|           1|           1|
    |ap_block_state306              |        or|   0|  0|    2|           1|           1|
    |or_ln101_fu_1269_p2            |        or|   0|  0|   32|          32|           3|
    |or_ln106_fu_1764_p2            |        or|   0|  0|   32|          32|           2|
    |or_ln111_fu_1997_p2            |        or|   0|  0|   32|          32|           1|
    |or_ln96_fu_1075_p2             |        or|   0|  0|   32|          32|           4|
    |abs_in_1_fu_1234_p3            |    select|   0|  0|   32|           1|          32|
    |current_level_fu_1278_p3       |    select|   0|  0|   32|           1|          32|
    |result_V_14_fu_1474_p3         |    select|   0|  0|   32|           1|          32|
    |result_V_15_fu_1779_p3         |    select|   0|  0|   32|           1|          32|
    |result_V_16_fu_1954_p3         |    select|   0|  0|   32|           1|          32|
    |result_V_fu_1462_p3            |    select|   0|  0|   32|           1|          32|
    |ret_V_11_fu_1147_p3            |    select|   0|  0|   32|           1|          32|
    |ret_V_14_fu_2102_p3            |    select|   0|  0|   16|           1|          16|
    |ret_V_9_fu_1205_p3             |    select|   0|  0|   32|           1|          32|
    |select_ln1048_1_fu_1140_p3     |    select|   0|  0|   32|           1|          32|
    |select_ln1048_2_fu_2095_p3     |    select|   0|  0|   16|           1|          16|
    |select_ln1048_fu_1198_p3       |    select|   0|  0|   32|           1|          32|
    |ush_2_fu_1388_p3               |    select|   0|  0|    9|           1|           9|
    |ush_3_fu_1689_p3               |    select|   0|  0|    9|           1|           9|
    |ush_4_fu_1891_p3               |    select|   0|  0|   12|           1|          12|
    |ush_fu_1561_p3                 |    select|   0|  0|    9|           1|           9|
    |val_1_fu_1450_p3               |    select|   0|  0|   32|           1|          32|
    |val_2_fu_1751_p3               |    select|   0|  0|   32|           1|          32|
    |val_3_fu_1941_p3               |    select|   0|  0|   32|           1|          32|
    |val_fu_1623_p3                 |    select|   0|  0|   32|           1|          32|
    |r_V_26_fu_1595_p2              |       shl|   0|  0|  242|          79|          79|
    |r_V_28_fu_1422_p2              |       shl|   0|  0|  242|          79|          79|
    |r_V_30_fu_1723_p2              |       shl|   0|  0|  242|          79|          79|
    |r_V_32_fu_1913_p2              |       shl|   0|  0|  460|         137|         137|
    +-------------------------------+----------+----+---+-----+------------+------------+
    |Total                          |          |   0|  0| 4254|        1823|        2053|
    +-------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+------+-----------+-----+-----------+
    |                      Name                     |  LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------+------+-----------+-----+-----------+
    |INPUT_r_TDATA_blk_n                            |     9|          2|    1|          2|
    |OUTPUT_r_TDATA_blk_n                           |     9|          2|    1|          2|
    |OUTPUT_r_TLAST_int_regslice                    |    14|          3|    1|          3|
    |ap_NS_fsm                                      |  1627|        307|    1|        307|
    |ap_phi_mux_axilite_out_local_2_phi_fu_627_p10  |     9|          2|   32|         64|
    |ap_phi_mux_axilite_out_local_3_phi_fu_680_p4   |     9|          2|   32|         64|
    |ap_phi_mux_empty_81_phi_fu_644_p10             |     9|          2|   32|         64|
    |ap_phi_mux_empty_82_phi_fu_691_p4              |     9|          2|   32|         64|
    |ap_phi_mux_tmp_int_3_phi_fu_661_p10            |    14|          3|   32|         96|
    |ap_phi_mux_tmp_int_phi_fu_703_p4               |     9|          2|   32|         64|
    |axilite_out_local_0_fu_358                     |     9|          2|   32|         64|
    |axilite_out_local_1_reg_582                    |    14|          3|   32|         96|
    |axilite_out_local_2_reg_624                    |    14|          3|   32|         96|
    |axilite_out_local_3_reg_677                    |     9|          2|   32|         64|
    |axilite_out_local_4_reg_734                    |     9|          2|   32|         64|
    |compression_buffer_address0                    |    20|          4|    9|         36|
    |compression_buffer_ce0                         |    14|          3|    1|          3|
    |compression_buffer_d0                          |    14|          3|   32|         96|
    |compression_buffer_index_fu_350                |     9|          2|   32|         64|
    |current_sample_1_fu_334                        |     9|          2|   32|         64|
    |debug_output_local_0_fu_354                    |     9|          2|   16|         32|
    |delay_buffer_address0                          |    20|          4|   17|         68|
    |delay_buffer_d0                                |    14|          3|   32|         96|
    |delay_buffer_index_fu_346                      |     9|          2|   32|         64|
    |empty_72_fu_326                                |     9|          2|   17|         34|
    |empty_75_fu_330                                |     9|          2|    7|         14|
    |empty_78_fu_338                                |     9|          2|   32|         64|
    |empty_80_reg_596                               |    14|          3|   32|         96|
    |empty_81_reg_641                               |    14|          3|   32|         96|
    |empty_82_reg_688                               |     9|          2|   32|         64|
    |empty_85_reg_745                               |     9|          2|   32|         64|
    |empty_fu_306                                   |     9|          2|    9|         18|
    |gmem_ARADDR                                    |    14|          3|   64|        192|
    |gmem_ARLEN                                     |    14|          3|   32|         96|
    |gmem_blk_n_AR                                  |     9|          2|    1|          2|
    |gmem_blk_n_R                                   |     9|          2|    1|          2|
    |grp_fu_794_ce                                  |     9|          2|    1|          2|
    |grp_fu_794_p0                                  |    14|          3|   32|         96|
    |grp_fu_794_p1                                  |    20|          4|   32|        128|
    |grp_fu_798_p0                                  |    14|          3|   32|         96|
    |grp_fu_802_ce                                  |    14|          3|    1|          3|
    |grp_fu_802_p0                                  |    31|          6|   32|        192|
    |grp_fu_814_p0                                  |    25|          5|   64|        320|
    |grp_fu_814_p1                                  |    25|          5|   64|        320|
    |grp_fu_826_p0                                  |    14|          3|   32|         96|
    |i_reg_711                                      |     9|          2|    7|         14|
    |result_2_reg_722                               |     9|          2|   23|         46|
    |tmp_int_3_reg_658                              |    20|          4|   32|        128|
    |tmp_int_7_reg_610                              |    14|          3|   32|         96|
    |tmp_int_8_reg_755                              |     9|          2|   32|         64|
    |tmp_int_reg_699                                |     9|          2|   32|         64|
    |wah_buffer_index_fu_342                        |     9|          2|   32|         64|
    |wah_values_buffer_address0                     |    20|          4|    7|         28|
    |wah_values_buffer_d0                           |    14|          3|   32|         96|
    +-----------------------------------------------+------+-----------+-----+-----------+
    |Total                                          |  2298|        450| 1369|       4232|
    +-----------------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+-----+----+-----+-----------+
    |                           Name                           |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+-----+----+-----+-----------+
    |add5_i_reg_2666                                           |   64|   0|   64|          0|
    |add_ln238_1_reg_2722                                      |    7|   0|    7|          0|
    |and_ln191_1_reg_2525                                      |    1|   0|    1|          0|
    |ap_CS_fsm                                                 |  306|   0|  306|          0|
    |axilite_out_local_0_fu_358                                |   32|   0|   32|          0|
    |axilite_out_local_1_reg_582                               |   32|   0|   32|          0|
    |axilite_out_local_2_reg_624                               |   32|   0|   32|          0|
    |axilite_out_local_3_reg_677                               |   32|   0|   32|          0|
    |axilite_out_local_4_reg_734                               |   32|   0|   32|          0|
    |compression_buffer_index_1_reg_2482                       |   32|   0|   32|          0|
    |compression_buffer_index_fu_350                           |   32|   0|   32|          0|
    |compression_max_threshold_read_reg_2179                   |   32|   0|   32|          0|
    |compression_min_threshold_read_reg_2185                   |   32|   0|   32|          0|
    |compression_zero_threshold_read_reg_2174                  |   32|   0|   32|          0|
    |control_read_reg_2207                                     |    8|   0|    8|          0|
    |conv18_i_reg_2338                                         |   32|   0|   32|          0|
    |conv2_i_reg_2333                                          |   64|   0|   64|          0|
    |conv30_i_reg_2343                                         |   32|   0|   32|          0|
    |conv7_i_i_i_reg_2327                                      |   40|   0|   40|          0|
    |conv_i2_reg_2646                                          |   64|   0|   64|          0|
    |current_sample_1_fu_334                                   |   32|   0|   32|          0|
    |current_sample_reg_2392                                   |   32|   0|   32|          0|
    |data_V_2_reg_2611                                         |   32|   0|   32|          0|
    |debug_output_local_0_fu_354                               |   16|   0|   16|          0|
    |delay_buffer_index_fu_346                                 |   32|   0|   32|          0|
    |delay_buffer_index_load_reg_2555                          |   32|   0|   32|          0|
    |delay_buffer_load_reg_2606                                |   32|   0|   32|          0|
    |delay_mult_read_reg_2169                                  |   32|   0|   32|          0|
    |delay_samples_read_reg_2164                               |   32|   0|   32|          0|
    |distortion_clip_factor_read_reg_2192                      |    8|   0|    8|          0|
    |distortion_threshold_read_reg_2197                        |   32|   0|   32|          0|
    |empty_72_fu_326                                           |   17|   0|   17|          0|
    |empty_75_fu_330                                           |    7|   0|    7|          0|
    |empty_78_fu_338                                           |   32|   0|   32|          0|
    |empty_80_reg_596                                          |   32|   0|   32|          0|
    |empty_81_reg_641                                          |   32|   0|   32|          0|
    |empty_82_reg_688                                          |   32|   0|   32|          0|
    |empty_85_reg_745                                          |   32|   0|   32|          0|
    |empty_fu_306                                              |    9|   0|    9|          0|
    |gmem_addr_1_reg_2697                                      |   64|   0|   64|          0|
    |gmem_addr_read_reg_2317                                   |   16|   0|   16|          0|
    |grp_guitar_effects_Pipeline_LPF_Loop_fu_768_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_or_cos_double_s_fu_777_ap_start_reg               |    1|   0|    1|          0|
    |i_reg_711                                                 |    7|   0|    7|          0|
    |icmp_ln174_reg_2495                                       |    1|   0|    1|          0|
    |icmp_ln182_reg_2517                                       |    1|   0|    1|          0|
    |icmp_ln192_reg_2521                                       |    1|   0|    1|          0|
    |isNeg_2_reg_2539                                          |    1|   0|    1|          0|
    |isNeg_3_reg_2621                                          |    1|   0|    1|          0|
    |isNeg_reg_2580                                            |    1|   0|    1|          0|
    |mul_ln238_reg_2692                                        |   41|   0|   41|          0|
    |negative_threshold_reg_2322                               |   32|   0|   32|          0|
    |or_ln101_reg_2500                                         |   31|   0|   32|          1|
    |or_ln111_reg_2703                                         |   31|   0|   32|          1|
    |or_ln96_reg_2397                                          |   31|   0|   32|          1|
    |p_Result_43_reg_2570                                      |    1|   0|    1|          0|
    |p_Result_44_reg_2575                                      |   23|   0|   23|          0|
    |p_Result_45_reg_2529                                      |    1|   0|    1|          0|
    |p_Result_46_reg_2534                                      |   23|   0|   23|          0|
    |p_Result_48_reg_2616                                      |   23|   0|   23|          0|
    |p_Result_49_reg_2671                                      |    1|   0|    1|          0|
    |r_V_22_reg_2418                                           |   32|   0|   32|          0|
    |r_V_33_reg_2737                                           |   32|   0|   32|          0|
    |r_V_35_reg_2455                                           |   40|   0|   40|          0|
    |r_V_36_reg_2428                                           |   40|   0|   40|          0|
    |r_V_37_reg_2752                                           |   48|   0|   48|          0|
    |r_V_reg_2413                                              |   32|   0|   32|          0|
    |reg_829                                                   |   32|   0|   32|          0|
    |reg_835                                                   |   32|   0|   32|          0|
    |reg_840                                                   |   32|   0|   32|          0|
    |reg_844                                                   |   64|   0|   64|          0|
    |reg_851                                                   |   16|   0|   16|          0|
    |result_2_reg_722                                          |   23|   0|   23|          0|
    |result_V_16_reg_2682                                      |   32|   0|   32|          0|
    |result_V_9_reg_2636                                       |   32|   0|   32|          0|
    |ret_V_12_reg_2757                                         |   16|   0|   16|          0|
    |ret_V_9_cast_reg_2433                                     |   32|   0|   32|          0|
    |ret_V_cast_reg_2460                                       |   32|   0|   32|          0|
    |sext_ln77_reg_2714                                        |    9|   0|    9|          0|
    |srem_ln210_reg_2596                                       |   17|   0|   17|          0|
    |tempo_read_reg_2159                                       |   32|   0|   32|          0|
    |tmp_11_reg_2303                                           |    1|   0|    1|          0|
    |tmp_13_reg_2307                                           |    1|   0|    1|          0|
    |tmp_2_reg_2661                                            |   64|   0|   64|          0|
    |tmp_dest_V_reg_2387                                       |    6|   0|    6|          0|
    |tmp_id_V_reg_2382                                         |    5|   0|    5|          0|
    |tmp_int_3_reg_658                                         |   32|   0|   32|          0|
    |tmp_int_7_reg_610                                         |   32|   0|   32|          0|
    |tmp_int_8_reg_755                                         |   32|   0|   32|          0|
    |tmp_int_reg_699                                           |   32|   0|   32|          0|
    |tmp_keep_V_reg_2363                                       |    4|   0|    4|          0|
    |tmp_last_V_reg_2378                                       |    1|   0|    1|          0|
    |tmp_reg_2299                                              |    1|   0|    1|          0|
    |tmp_strb_V_reg_2368                                       |    4|   0|    4|          0|
    |tmp_user_V_reg_2373                                       |    2|   0|    2|          0|
    |trunc_ln1049_1_reg_2440                                   |    7|   0|    7|          0|
    |trunc_ln1049_2_reg_2764                                   |   32|   0|   32|          0|
    |trunc_ln1049_reg_2467                                     |    7|   0|    7|          0|
    |trunc_ln23_reg_2220                                       |    1|   0|    1|          0|
    |trunc_ln65_reg_2490                                       |   10|   0|   10|          0|
    |ush_2_reg_2544                                            |    9|   0|    9|          0|
    |ush_3_reg_2626                                            |    9|   0|    9|          0|
    |ush_reg_2585                                              |    9|   0|    9|          0|
    |val_1_reg_2549                                            |   32|   0|   32|          0|
    |val_2_reg_2631                                            |   32|   0|   32|          0|
    |val_3_reg_2676                                            |   32|   0|   32|          0|
    |val_reg_2590                                              |   32|   0|   32|          0|
    |wah_buffer_index_1_reg_2709                               |   32|   0|   32|          0|
    |wah_buffer_index_fu_342                                   |   32|   0|   32|          0|
    |wah_coeffs_read_reg_2153                                  |   64|   0|   64|          0|
    |x_assign_reg_2656                                         |   64|   0|   64|          0|
    +----------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                     | 3022|   0| 3025|          3|
    +----------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+--------------+-------------------+--------------+
|        RTL Ports        | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-------------------------+-----+-----+--------------+-------------------+--------------+
|s_axi_control_r_AWVALID  |   in|    1|         s_axi|          control_r|       pointer|
|s_axi_control_r_AWREADY  |  out|    1|         s_axi|          control_r|       pointer|
|s_axi_control_r_AWADDR   |   in|    7|         s_axi|          control_r|       pointer|
|s_axi_control_r_WVALID   |   in|    1|         s_axi|          control_r|       pointer|
|s_axi_control_r_WREADY   |  out|    1|         s_axi|          control_r|       pointer|
|s_axi_control_r_WDATA    |   in|   32|         s_axi|          control_r|       pointer|
|s_axi_control_r_WSTRB    |   in|    4|         s_axi|          control_r|       pointer|
|s_axi_control_r_ARVALID  |   in|    1|         s_axi|          control_r|       pointer|
|s_axi_control_r_ARREADY  |  out|    1|         s_axi|          control_r|       pointer|
|s_axi_control_r_ARADDR   |   in|    7|         s_axi|          control_r|       pointer|
|s_axi_control_r_RVALID   |  out|    1|         s_axi|          control_r|       pointer|
|s_axi_control_r_RREADY   |   in|    1|         s_axi|          control_r|       pointer|
|s_axi_control_r_RDATA    |  out|   32|         s_axi|          control_r|       pointer|
|s_axi_control_r_RRESP    |  out|    2|         s_axi|          control_r|       pointer|
|s_axi_control_r_BVALID   |  out|    1|         s_axi|          control_r|       pointer|
|s_axi_control_r_BREADY   |   in|    1|         s_axi|          control_r|       pointer|
|s_axi_control_r_BRESP    |  out|    2|         s_axi|          control_r|       pointer|
|ap_clk                   |   in|    1|  ap_ctrl_none|     guitar_effects|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_none|     guitar_effects|  return value|
|m_axi_gmem_AWVALID       |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWREADY       |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWADDR        |  out|   64|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWID          |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWLEN         |  out|    8|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWSIZE        |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWBURST       |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWLOCK        |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWCACHE       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWPROT        |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWQOS         |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWREGION      |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWUSER        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WVALID        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WREADY        |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WDATA         |  out|   32|         m_axi|               gmem|       pointer|
|m_axi_gmem_WSTRB         |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_WLAST         |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WID           |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WUSER         |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARVALID       |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARREADY       |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARADDR        |  out|   64|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARID          |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARLEN         |  out|    8|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARSIZE        |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARBURST       |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARLOCK        |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARCACHE       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARPROT        |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARQOS         |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARREGION      |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARUSER        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RVALID        |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RREADY        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RDATA         |   in|   32|         m_axi|               gmem|       pointer|
|m_axi_gmem_RLAST         |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RID           |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RUSER         |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RRESP         |   in|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_BVALID        |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BREADY        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BRESP         |   in|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_BID           |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BUSER         |   in|    1|         m_axi|               gmem|       pointer|
|INPUT_r_TDATA            |   in|   32|          axis|   INPUT_r_V_data_V|       pointer|
|INPUT_r_TVALID           |   in|    1|          axis|   INPUT_r_V_dest_V|       pointer|
|INPUT_r_TREADY           |  out|    1|          axis|   INPUT_r_V_dest_V|       pointer|
|INPUT_r_TDEST            |   in|    6|          axis|   INPUT_r_V_dest_V|       pointer|
|INPUT_r_TKEEP            |   in|    4|          axis|   INPUT_r_V_keep_V|       pointer|
|INPUT_r_TSTRB            |   in|    4|          axis|   INPUT_r_V_strb_V|       pointer|
|INPUT_r_TUSER            |   in|    2|          axis|   INPUT_r_V_user_V|       pointer|
|INPUT_r_TLAST            |   in|    1|          axis|   INPUT_r_V_last_V|       pointer|
|INPUT_r_TID              |   in|    5|          axis|     INPUT_r_V_id_V|       pointer|
|OUTPUT_r_TDATA           |  out|   32|          axis|  OUTPUT_r_V_data_V|       pointer|
|OUTPUT_r_TVALID          |  out|    1|          axis|  OUTPUT_r_V_dest_V|       pointer|
|OUTPUT_r_TREADY          |   in|    1|          axis|  OUTPUT_r_V_dest_V|       pointer|
|OUTPUT_r_TDEST           |  out|    6|          axis|  OUTPUT_r_V_dest_V|       pointer|
|OUTPUT_r_TKEEP           |  out|    4|          axis|  OUTPUT_r_V_keep_V|       pointer|
|OUTPUT_r_TSTRB           |  out|    4|          axis|  OUTPUT_r_V_strb_V|       pointer|
|OUTPUT_r_TUSER           |  out|    2|          axis|  OUTPUT_r_V_user_V|       pointer|
|OUTPUT_r_TLAST           |  out|    1|          axis|  OUTPUT_r_V_last_V|       pointer|
|OUTPUT_r_TID             |  out|    5|          axis|    OUTPUT_r_V_id_V|       pointer|
+-------------------------+-----+-----+--------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 306
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 3 4 
4 --> 5 4 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 21 18 15 
15 --> 16 
16 --> 17 
17 --> 21 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 87 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 87 88 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 115 164 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 87 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 304 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 295 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 278 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 306 
305 --> 14 
306 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 307 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (1.00ns)   --->   "%wah_coeffs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %wah_coeffs"   --->   Operation 308 'read' 'wah_coeffs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 309 [1/1] (1.00ns)   --->   "%tempo_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %tempo"   --->   Operation 309 'read' 'tempo_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 310 [1/1] (1.00ns)   --->   "%delay_samples_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %delay_samples"   --->   Operation 310 'read' 'delay_samples_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 311 [1/1] (1.00ns)   --->   "%delay_mult_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %delay_mult"   --->   Operation 311 'read' 'delay_mult_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 312 [1/1] (1.00ns)   --->   "%compression_zero_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %compression_zero_threshold"   --->   Operation 312 'read' 'compression_zero_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 313 [1/1] (1.00ns)   --->   "%compression_max_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %compression_max_threshold"   --->   Operation 313 'read' 'compression_max_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 314 [1/1] (1.00ns)   --->   "%compression_min_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %compression_min_threshold"   --->   Operation 314 'read' 'compression_min_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 315 [1/1] (1.00ns)   --->   "%distortion_clip_factor_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %distortion_clip_factor"   --->   Operation 315 'read' 'distortion_clip_factor_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 316 [1/1] (1.00ns)   --->   "%distortion_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %distortion_threshold"   --->   Operation 316 'read' 'distortion_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 317 [1/1] (1.00ns)   --->   "%control_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %control"   --->   Operation 317 'read' 'control_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 318 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i8 %control_read" [guitar_effects.cpp:23]   --->   Operation 319 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%spectopmodule_ln23 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [guitar_effects.cpp:23]   --->   Operation 320 'spectopmodule' 'spectopmodule_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%specinterface_ln23 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0" [guitar_effects.cpp:23]   --->   Operation 321 'specinterface' 'specinterface_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_15, i32 0, i32 0, void @empty_23, i32 0, i32 2000, void @empty_24, void @empty, void @empty_23, i32 16, i32 16, i32 16, i32 16, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 322 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 323 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INPUT_r_V_data_V, i4 %INPUT_r_V_keep_V, i4 %INPUT_r_V_strb_V, i2 %INPUT_r_V_user_V, i1 %INPUT_r_V_last_V, i5 %INPUT_r_V_id_V, i6 %INPUT_r_V_dest_V, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 324 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %INPUT_r_V_data_V"   --->   Operation 325 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %INPUT_r_V_keep_V"   --->   Operation 326 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %INPUT_r_V_strb_V"   --->   Operation 327 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %INPUT_r_V_user_V"   --->   Operation 328 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %INPUT_r_V_last_V"   --->   Operation 329 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %INPUT_r_V_id_V"   --->   Operation 330 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %INPUT_r_V_dest_V"   --->   Operation 331 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 332 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUTPUT_r_V_data_V"   --->   Operation 333 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %OUTPUT_r_V_keep_V"   --->   Operation 334 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %OUTPUT_r_V_strb_V"   --->   Operation 335 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %OUTPUT_r_V_user_V"   --->   Operation 336 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %OUTPUT_r_V_last_V"   --->   Operation 337 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %OUTPUT_r_V_id_V"   --->   Operation 338 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %OUTPUT_r_V_dest_V"   --->   Operation 339 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %axilite_out"   --->   Operation 340 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %axilite_out, void @empty_2, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 341 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %axilite_out, void @empty_16, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 342 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %control"   --->   Operation 343 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %control, void @empty_2, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_3, void @empty_25, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 344 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %control, void @empty_16, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 345 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %distortion_threshold"   --->   Operation 346 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %distortion_threshold, void @empty_2, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_3, void @empty_5, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 347 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %distortion_threshold, void @empty_16, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 348 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %distortion_clip_factor"   --->   Operation 349 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %distortion_clip_factor, void @empty_2, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_3, void @empty_6, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 350 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %distortion_clip_factor, void @empty_16, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 351 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compression_min_threshold"   --->   Operation 352 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_min_threshold, void @empty_2, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 353 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_min_threshold, void @empty_16, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 354 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compression_max_threshold"   --->   Operation 355 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_max_threshold, void @empty_2, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_3, void @empty_22, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 356 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_max_threshold, void @empty_16, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 357 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compression_zero_threshold"   --->   Operation 358 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_zero_threshold, void @empty_2, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_3, void @empty_21, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 359 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_zero_threshold, void @empty_16, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 360 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %delay_mult"   --->   Operation 361 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_mult, void @empty_2, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_3, void @empty_20, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 362 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_mult, void @empty_16, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 363 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %delay_samples"   --->   Operation 364 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_samples, void @empty_2, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_3, void @empty_19, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 365 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_samples, void @empty_16, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 366 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %tempo"   --->   Operation 367 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tempo, void @empty_2, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_3, void @empty_18, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 368 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tempo, void @empty_16, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 369 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wah_coeffs, void @empty_2, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_3, void @empty_17, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_8, i32 4294967295, i32 0"   --->   Operation 370 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wah_coeffs, void @empty_16, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_8, i32 4294967295, i32 0"   --->   Operation 371 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %debug_output"   --->   Operation 372 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %debug_output, void @empty_2, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_3, void @empty_9, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 373 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %debug_output, void @empty_16, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 374 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (3.25ns)   --->   "%compression_buffer = alloca i64 1" [guitar_effects.cpp:64]   --->   Operation 375 'alloca' 'compression_buffer' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_1 : Operation 376 [1/1] (3.25ns)   --->   "%delay_buffer = alloca i64 1" [guitar_effects.cpp:73]   --->   Operation 376 'alloca' 'delay_buffer' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 88200> <RAM>
ST_1 : Operation 377 [1/1] (3.25ns)   --->   "%wah_values_buffer = alloca i64 1" [guitar_effects.cpp:78]   --->   Operation 377 'alloca' 'wah_values_buffer' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 378 [1/1] (1.58ns)   --->   "%store_ln64 = store i9 0, i9 %empty" [guitar_effects.cpp:64]   --->   Operation 378 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln64 = br void %memset.loop52" [guitar_effects.cpp:64]   --->   Operation 379 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.91>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%p_load = load i9 %empty"   --->   Operation 380 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%p_cast = zext i9 %p_load"   --->   Operation 381 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (1.66ns)   --->   "%exitcond3618 = icmp_eq  i9 %p_load, i9 441"   --->   Operation 382 'icmp' 'exitcond3618' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%empty_70 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 441, i64 441, i64 441"   --->   Operation 383 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (1.82ns)   --->   "%empty_71 = add i9 %p_load, i9 1"   --->   Operation 384 'add' 'empty_71' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3618, void %memset.loop52.split, void %memset.loop48.preheader"   --->   Operation 385 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%compression_buffer_addr = getelementptr i32 %compression_buffer, i64 0, i64 %p_cast"   --->   Operation 386 'getelementptr' 'compression_buffer_addr' <Predicate = (!exitcond3618)> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i9 %compression_buffer_addr"   --->   Operation 387 'store' 'store_ln0' <Predicate = (!exitcond3618)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_2 : Operation 388 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 %empty_71, i9 %empty"   --->   Operation 388 'store' 'store_ln0' <Predicate = (!exitcond3618)> <Delay = 1.58>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop52"   --->   Operation 389 'br' 'br_ln0' <Predicate = (!exitcond3618)> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%empty_72 = alloca i32 1"   --->   Operation 390 'alloca' 'empty_72' <Predicate = (exitcond3618)> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 0, i17 %empty_72"   --->   Operation 391 'store' 'store_ln0' <Predicate = (exitcond3618)> <Delay = 1.58>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop48"   --->   Operation 392 'br' 'br_ln0' <Predicate = (exitcond3618)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.68>
ST_3 : Operation 393 [1/1] (0.00ns)   --->   "%p_load81 = load i17 %empty_72"   --->   Operation 393 'load' 'p_load81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 394 [1/1] (0.00ns)   --->   "%p_cast5 = zext i17 %p_load81"   --->   Operation 394 'zext' 'p_cast5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 395 [1/1] (2.43ns)   --->   "%exitcond3565 = icmp_eq  i17 %p_load81, i17 88200"   --->   Operation 395 'icmp' 'exitcond3565' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 396 [1/1] (0.00ns)   --->   "%empty_73 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 88200, i64 88200, i64 88200"   --->   Operation 396 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 397 [1/1] (2.10ns)   --->   "%empty_74 = add i17 %p_load81, i17 1"   --->   Operation 397 'add' 'empty_74' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3565, void %memset.loop48.split, void %memset.loop.preheader"   --->   Operation 398 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 399 [1/1] (0.00ns)   --->   "%delay_buffer_addr = getelementptr i32 %delay_buffer, i64 0, i64 %p_cast5"   --->   Operation 399 'getelementptr' 'delay_buffer_addr' <Predicate = (!exitcond3565)> <Delay = 0.00>
ST_3 : Operation 400 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i17 %delay_buffer_addr"   --->   Operation 400 'store' 'store_ln0' <Predicate = (!exitcond3565)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 88200> <RAM>
ST_3 : Operation 401 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 %empty_74, i17 %empty_72"   --->   Operation 401 'store' 'store_ln0' <Predicate = (!exitcond3565)> <Delay = 1.58>
ST_3 : Operation 402 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop48"   --->   Operation 402 'br' 'br_ln0' <Predicate = (!exitcond3565)> <Delay = 0.00>
ST_3 : Operation 403 [1/1] (0.00ns)   --->   "%empty_75 = alloca i32 1"   --->   Operation 403 'alloca' 'empty_75' <Predicate = (exitcond3565)> <Delay = 0.00>
ST_3 : Operation 404 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %empty_75"   --->   Operation 404 'store' 'store_ln0' <Predicate = (exitcond3565)> <Delay = 1.58>
ST_3 : Operation 405 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 405 'br' 'br_ln0' <Predicate = (exitcond3565)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.74>
ST_4 : Operation 406 [1/1] (0.00ns)   --->   "%p_load82 = load i7 %empty_75"   --->   Operation 406 'load' 'p_load82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 407 [1/1] (0.00ns)   --->   "%p_cast6 = zext i7 %p_load82"   --->   Operation 407 'zext' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 408 [1/1] (1.48ns)   --->   "%exitcond3554 = icmp_eq  i7 %p_load82, i7 100"   --->   Operation 408 'icmp' 'exitcond3554' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 409 [1/1] (0.00ns)   --->   "%empty_76 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 409 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 410 [1/1] (1.87ns)   --->   "%empty_77 = add i7 %p_load82, i7 1"   --->   Operation 410 'add' 'empty_77' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 411 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3554, void %memset.loop.split, void %split"   --->   Operation 411 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 412 [1/1] (0.00ns)   --->   "%wah_values_buffer_addr = getelementptr i32 %wah_values_buffer, i64 0, i64 %p_cast6"   --->   Operation 412 'getelementptr' 'wah_values_buffer_addr' <Predicate = (!exitcond3554)> <Delay = 0.00>
ST_4 : Operation 413 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i7 %wah_values_buffer_addr"   --->   Operation 413 'store' 'store_ln0' <Predicate = (!exitcond3554)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 414 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 %empty_77, i7 %empty_75"   --->   Operation 414 'store' 'store_ln0' <Predicate = (!exitcond3554)> <Delay = 1.58>
ST_4 : Operation 415 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 415 'br' 'br_ln0' <Predicate = (!exitcond3554)> <Delay = 0.00>
ST_4 : Operation 416 [1/1] (0.00ns)   --->   "%current_sample_1 = alloca i32 1"   --->   Operation 416 'alloca' 'current_sample_1' <Predicate = (exitcond3554)> <Delay = 0.00>
ST_4 : Operation 417 [1/1] (0.00ns)   --->   "%empty_78 = alloca i32 1"   --->   Operation 417 'alloca' 'empty_78' <Predicate = (exitcond3554)> <Delay = 0.00>
ST_4 : Operation 418 [1/1] (0.00ns)   --->   "%wah_buffer_index = alloca i32 1"   --->   Operation 418 'alloca' 'wah_buffer_index' <Predicate = (exitcond3554)> <Delay = 0.00>
ST_4 : Operation 419 [1/1] (0.00ns)   --->   "%delay_buffer_index = alloca i32 1"   --->   Operation 419 'alloca' 'delay_buffer_index' <Predicate = (exitcond3554)> <Delay = 0.00>
ST_4 : Operation 420 [1/1] (0.00ns)   --->   "%compression_buffer_index = alloca i32 1"   --->   Operation 420 'alloca' 'compression_buffer_index' <Predicate = (exitcond3554)> <Delay = 0.00>
ST_4 : Operation 421 [1/1] (0.00ns)   --->   "%debug_output_local_0 = alloca i32 1"   --->   Operation 421 'alloca' 'debug_output_local_0' <Predicate = (exitcond3554)> <Delay = 0.00>
ST_4 : Operation 422 [1/1] (0.00ns)   --->   "%axilite_out_local_0 = alloca i32 1"   --->   Operation 422 'alloca' 'axilite_out_local_0' <Predicate = (exitcond3554)> <Delay = 0.00>
ST_4 : Operation 423 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %control_read, i32 3"   --->   Operation 423 'bitselect' 'tmp' <Predicate = (exitcond3554)> <Delay = 0.00>
ST_4 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %control_read, i32 2"   --->   Operation 424 'bitselect' 'tmp_11' <Predicate = (exitcond3554)> <Delay = 0.00>
ST_4 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %control_read, i32 1"   --->   Operation 425 'bitselect' 'tmp_13' <Predicate = (exitcond3554)> <Delay = 0.00>
ST_4 : Operation 426 [1/1] (1.58ns)   --->   "%store_ln88 = store i32 0, i32 %axilite_out_local_0" [guitar_effects.cpp:88]   --->   Operation 426 'store' 'store_ln88' <Predicate = (exitcond3554)> <Delay = 1.58>
ST_4 : Operation 427 [1/1] (1.58ns)   --->   "%store_ln88 = store i32 0, i32 %delay_buffer_index" [guitar_effects.cpp:88]   --->   Operation 427 'store' 'store_ln88' <Predicate = (exitcond3554)> <Delay = 1.58>
ST_4 : Operation 428 [1/1] (1.58ns)   --->   "%store_ln88 = store i32 0, i32 %wah_buffer_index" [guitar_effects.cpp:88]   --->   Operation 428 'store' 'store_ln88' <Predicate = (exitcond3554)> <Delay = 1.58>
ST_4 : Operation 429 [1/1] (1.58ns)   --->   "%store_ln88 = store i32 0, i32 %empty_78" [guitar_effects.cpp:88]   --->   Operation 429 'store' 'store_ln88' <Predicate = (exitcond3554)> <Delay = 1.58>
ST_4 : Operation 430 [1/1] (1.58ns)   --->   "%store_ln88 = store i32 0, i32 %current_sample_1" [guitar_effects.cpp:88]   --->   Operation 430 'store' 'store_ln88' <Predicate = (exitcond3554)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 431 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %wah_coeffs_read, i32 1, i32 63" [guitar_effects.cpp:85]   --->   Operation 431 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 432 [1/1] (0.00ns)   --->   "%sext_ln85 = sext i63 %trunc_ln6" [guitar_effects.cpp:85]   --->   Operation 432 'sext' 'sext_ln85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 433 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i64 %sext_ln85" [guitar_effects.cpp:85]   --->   Operation 433 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 434 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [guitar_effects.cpp:85]   --->   Operation 434 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 435 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [guitar_effects.cpp:85]   --->   Operation 435 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 436 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [guitar_effects.cpp:85]   --->   Operation 436 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 437 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [guitar_effects.cpp:85]   --->   Operation 437 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 438 [6/6] (6.28ns)   --->   "%conv2_i = sitodp i32 %tempo_read"   --->   Operation 438 'sitodp' 'conv2_i' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 439 [6/6] (6.41ns)   --->   "%conv18_i = sitofp i32 %compression_max_threshold_read"   --->   Operation 439 'sitofp' 'conv18_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 440 [6/6] (6.41ns)   --->   "%conv30_i = sitofp i32 %compression_min_threshold_read"   --->   Operation 440 'sitofp' 'conv30_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 441 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [guitar_effects.cpp:85]   --->   Operation 441 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 442 [5/6] (6.28ns)   --->   "%conv2_i = sitodp i32 %tempo_read"   --->   Operation 442 'sitodp' 'conv2_i' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 443 [5/6] (6.41ns)   --->   "%conv18_i = sitofp i32 %compression_max_threshold_read"   --->   Operation 443 'sitofp' 'conv18_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 444 [5/6] (6.41ns)   --->   "%conv30_i = sitofp i32 %compression_min_threshold_read"   --->   Operation 444 'sitofp' 'conv30_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 445 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [guitar_effects.cpp:85]   --->   Operation 445 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 446 [4/6] (6.28ns)   --->   "%conv2_i = sitodp i32 %tempo_read"   --->   Operation 446 'sitodp' 'conv2_i' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 447 [4/6] (6.41ns)   --->   "%conv18_i = sitofp i32 %compression_max_threshold_read"   --->   Operation 447 'sitofp' 'conv18_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 448 [4/6] (6.41ns)   --->   "%conv30_i = sitofp i32 %compression_min_threshold_read"   --->   Operation 448 'sitofp' 'conv30_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 449 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [guitar_effects.cpp:85]   --->   Operation 449 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 450 [3/6] (6.28ns)   --->   "%conv2_i = sitodp i32 %tempo_read"   --->   Operation 450 'sitodp' 'conv2_i' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 451 [3/6] (6.41ns)   --->   "%conv18_i = sitofp i32 %compression_max_threshold_read"   --->   Operation 451 'sitofp' 'conv18_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 452 [3/6] (6.41ns)   --->   "%conv30_i = sitofp i32 %compression_min_threshold_read"   --->   Operation 452 'sitofp' 'conv30_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 453 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i64 %gmem_addr" [guitar_effects.cpp:85]   --->   Operation 453 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 454 [2/6] (6.28ns)   --->   "%conv2_i = sitodp i32 %tempo_read"   --->   Operation 454 'sitodp' 'conv2_i' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 455 [2/6] (6.41ns)   --->   "%conv18_i = sitofp i32 %compression_max_threshold_read"   --->   Operation 455 'sitofp' 'conv18_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 456 [2/6] (6.41ns)   --->   "%conv30_i = sitofp i32 %compression_min_threshold_read"   --->   Operation 456 'sitofp' 'conv30_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.41>
ST_13 : Operation 457 [1/1] (2.55ns)   --->   "%negative_threshold = sub i32 0, i32 %distortion_threshold_read"   --->   Operation 457 'sub' 'negative_threshold' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 458 [1/1] (0.00ns)   --->   "%conv7_i_i_i = sext i8 %distortion_clip_factor_read"   --->   Operation 458 'sext' 'conv7_i_i_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 459 [1/6] (6.28ns)   --->   "%conv2_i = sitodp i32 %tempo_read"   --->   Operation 459 'sitodp' 'conv2_i' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 460 [1/6] (6.41ns)   --->   "%conv18_i = sitofp i32 %compression_max_threshold_read"   --->   Operation 460 'sitofp' 'conv18_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 461 [1/6] (6.41ns)   --->   "%conv30_i = sitofp i32 %compression_min_threshold_read"   --->   Operation 461 'sitofp' 'conv30_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 462 [1/1] (1.58ns)   --->   "%store_ln88 = store i16 %gmem_addr_read, i16 %debug_output_local_0" [guitar_effects.cpp:88]   --->   Operation 462 'store' 'store_ln88' <Predicate = true> <Delay = 1.58>
ST_13 : Operation 463 [1/1] (1.58ns)   --->   "%store_ln88 = store i32 0, i32 %compression_buffer_index" [guitar_effects.cpp:88]   --->   Operation 463 'store' 'store_ln88' <Predicate = true> <Delay = 1.58>
ST_13 : Operation 464 [1/1] (0.00ns)   --->   "%br_ln88 = br void %while.body" [guitar_effects.cpp:88]   --->   Operation 464 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 4.18>
ST_14 : Operation 465 [1/1] (0.00ns)   --->   "%current_sample_2 = load i32 %current_sample_1" [guitar_effects.cpp:230]   --->   Operation 465 'load' 'current_sample_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 466 [1/1] (0.00ns)   --->   "%p_load83 = load i32 %empty_78"   --->   Operation 466 'load' 'p_load83' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 467 [1/1] (0.00ns)   --->   "%axilite_out_local_0_load = load i32 %axilite_out_local_0"   --->   Operation 467 'load' 'axilite_out_local_0_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 468 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [guitar_effects.cpp:77]   --->   Operation 468 'specloopname' 'specloopname_ln77' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 469 [1/1] (0.00ns)   --->   "%empty_79 = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %INPUT_r_V_data_V, i4 %INPUT_r_V_keep_V, i4 %INPUT_r_V_strb_V, i2 %INPUT_r_V_user_V, i1 %INPUT_r_V_last_V, i5 %INPUT_r_V_id_V, i6 %INPUT_r_V_dest_V"   --->   Operation 469 'read' 'empty_79' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue i54 %empty_79"   --->   Operation 470 'extractvalue' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i54 %empty_79"   --->   Operation 471 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i54 %empty_79"   --->   Operation 472 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i54 %empty_79"   --->   Operation 473 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i54 %empty_79"   --->   Operation 474 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i54 %empty_79"   --->   Operation 475 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i54 %empty_79"   --->   Operation 476 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 477 [1/1] (2.55ns)   --->   "%current_sample = add i32 %current_sample_2, i32 1" [guitar_effects.cpp:115]   --->   Operation 477 'add' 'current_sample' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 478 [1/1] (1.70ns)   --->   "%br_ln95 = br i1 %tmp, void %if.end, void %if.then" [guitar_effects.cpp:95]   --->   Operation 478 'br' 'br_ln95' <Predicate = true> <Delay = 1.70>
ST_14 : Operation 479 [1/1] (0.00ns)   --->   "%or_ln96 = or i32 %p_load83, i32 8" [guitar_effects.cpp:96]   --->   Operation 479 'or' 'or_ln96' <Predicate = (tmp)> <Delay = 0.00>
ST_14 : Operation 480 [1/1] (2.47ns)   --->   "%icmp_ln141 = icmp_sgt  i32 %tmp_data_V_1, i32 %distortion_threshold_read" [guitar_effects.cpp:141]   --->   Operation 480 'icmp' 'icmp_ln141' <Predicate = (tmp)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 481 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %if.else.i, void %if.then.i_ifconv" [guitar_effects.cpp:141]   --->   Operation 481 'br' 'br_ln141' <Predicate = (tmp)> <Delay = 0.00>
ST_14 : Operation 482 [1/1] (2.47ns)   --->   "%icmp_ln143 = icmp_slt  i32 %tmp_data_V_1, i32 %negative_threshold" [guitar_effects.cpp:143]   --->   Operation 482 'icmp' 'icmp_ln143' <Predicate = (tmp & !icmp_ln141)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 483 [1/1] (1.70ns)   --->   "%br_ln143 = br i1 %icmp_ln143, void %if.end, void %if.then3.i_ifconv" [guitar_effects.cpp:143]   --->   Operation 483 'br' 'br_ln143' <Predicate = (tmp & !icmp_ln141)> <Delay = 1.70>
ST_14 : Operation 484 [1/1] (2.55ns)   --->   "%r_V = add i32 %tmp_data_V_1, i32 %distortion_threshold_read" [guitar_effects.cpp:144]   --->   Operation 484 'add' 'r_V' <Predicate = (tmp & !icmp_ln141 & icmp_ln143)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 485 [1/1] (2.55ns)   --->   "%r_V_22 = sub i32 %tmp_data_V_1, i32 %distortion_threshold_read" [guitar_effects.cpp:142]   --->   Operation 485 'sub' 'r_V_22' <Predicate = (tmp & icmp_ln141)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.91>
ST_15 : Operation 486 [1/1] (0.00ns)   --->   "%sext_ln1317_1 = sext i32 %r_V"   --->   Operation 486 'sext' 'sext_ln1317_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 487 [2/2] (6.91ns)   --->   "%r_V_36 = mul i40 %sext_ln1317_1, i40 %conv7_i_i_i"   --->   Operation 487 'mul' 'r_V_36' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.91>
ST_16 : Operation 488 [1/2] (6.91ns)   --->   "%r_V_36 = mul i40 %sext_ln1317_1, i40 %conv7_i_i_i"   --->   Operation 488 'mul' 'r_V_36' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 489 [1/1] (0.00ns)   --->   "%ret_V_9_cast = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %r_V_36, i32 7, i32 38"   --->   Operation 489 'partselect' 'ret_V_9_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 490 [1/1] (0.00ns)   --->   "%trunc_ln1049_1 = trunc i40 %r_V_36"   --->   Operation 490 'trunc' 'trunc_ln1049_1' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 5.10>
ST_17 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%p_Result_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %r_V_36, i32 39"   --->   Operation 491 'bitselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 492 [1/1] (1.48ns)   --->   "%icmp_ln1049_1 = icmp_eq  i7 %trunc_ln1049_1, i7 0"   --->   Operation 492 'icmp' 'icmp_ln1049_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 493 [1/1] (2.55ns)   --->   "%ret_V_10 = add i32 %ret_V_9_cast, i32 1"   --->   Operation 493 'add' 'ret_V_10' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%select_ln1048_1 = select i1 %icmp_ln1049_1, i32 %ret_V_9_cast, i32 %ret_V_10"   --->   Operation 494 'select' 'select_ln1048_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%ret_V_11 = select i1 %p_Result_29, i32 %select_ln1048_1, i32 %ret_V_9_cast"   --->   Operation 495 'select' 'ret_V_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 496 [1/1] (2.55ns) (out node of the LUT)   --->   "%result_1 = sub i32 %ret_V_11, i32 %distortion_threshold_read" [guitar_effects.cpp:144]   --->   Operation 496 'sub' 'result_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 497 [1/1] (1.70ns)   --->   "%br_ln145 = br void %if.end" [guitar_effects.cpp:145]   --->   Operation 497 'br' 'br_ln145' <Predicate = true> <Delay = 1.70>

State 18 <SV = 14> <Delay = 6.91>
ST_18 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln1317 = sext i32 %r_V_22"   --->   Operation 498 'sext' 'sext_ln1317' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 499 [2/2] (6.91ns)   --->   "%r_V_35 = mul i40 %sext_ln1317, i40 %conv7_i_i_i"   --->   Operation 499 'mul' 'r_V_35' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 15> <Delay = 6.91>
ST_19 : Operation 500 [1/2] (6.91ns)   --->   "%r_V_35 = mul i40 %sext_ln1317, i40 %conv7_i_i_i"   --->   Operation 500 'mul' 'r_V_35' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 501 [1/1] (0.00ns)   --->   "%ret_V_cast = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %r_V_35, i32 7, i32 38"   --->   Operation 501 'partselect' 'ret_V_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 502 [1/1] (0.00ns)   --->   "%trunc_ln1049 = trunc i40 %r_V_35"   --->   Operation 502 'trunc' 'trunc_ln1049' <Predicate = true> <Delay = 0.00>

State 20 <SV = 16> <Delay = 5.10>
ST_20 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %r_V_35, i32 39"   --->   Operation 503 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 504 [1/1] (1.48ns)   --->   "%icmp_ln1049 = icmp_eq  i7 %trunc_ln1049, i7 0"   --->   Operation 504 'icmp' 'icmp_ln1049' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 505 [1/1] (2.55ns)   --->   "%ret_V = add i32 %ret_V_cast, i32 1"   --->   Operation 505 'add' 'ret_V' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%select_ln1048 = select i1 %icmp_ln1049, i32 %ret_V_cast, i32 %ret_V"   --->   Operation 506 'select' 'select_ln1048' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%ret_V_9 = select i1 %p_Result_s, i32 %select_ln1048, i32 %ret_V_cast"   --->   Operation 507 'select' 'ret_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 508 [1/1] (2.55ns) (out node of the LUT)   --->   "%result = add i32 %ret_V_9, i32 %distortion_threshold_read" [guitar_effects.cpp:142]   --->   Operation 508 'add' 'result' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 509 [1/1] (1.70ns)   --->   "%br_ln143 = br void %if.end" [guitar_effects.cpp:143]   --->   Operation 509 'br' 'br_ln143' <Predicate = true> <Delay = 1.70>

State 21 <SV = 17> <Delay = 6.68>
ST_21 : Operation 510 [1/1] (0.00ns)   --->   "%axilite_out_local_1 = phi i32 %or_ln96, void %if.then.i_ifconv, i32 %or_ln96, void %if.then3.i_ifconv, i32 %axilite_out_local_0_load, void %while.body, i32 %or_ln96, void %if.else.i" [guitar_effects.cpp:96]   --->   Operation 510 'phi' 'axilite_out_local_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 511 [1/1] (0.00ns)   --->   "%empty_80 = phi i32 %or_ln96, void %if.then.i_ifconv, i32 %or_ln96, void %if.then3.i_ifconv, i32 %p_load83, void %while.body, i32 %or_ln96, void %if.else.i" [guitar_effects.cpp:96]   --->   Operation 511 'phi' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_int_7 = phi i32 %result, void %if.then.i_ifconv, i32 %result_1, void %if.then3.i_ifconv, i32 %tmp_data_V_1, void %while.body, i32 %tmp_data_V_1, void %if.else.i"   --->   Operation 512 'phi' 'tmp_int_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 513 [1/1] (1.70ns)   --->   "%br_ln99 = br i1 %tmp_11, void %if.end12, void %if.then8" [guitar_effects.cpp:99]   --->   Operation 513 'br' 'br_ln99' <Predicate = true> <Delay = 1.70>
ST_21 : Operation 514 [1/1] (0.00ns)   --->   "%compression_buffer_index_load = load i32 %compression_buffer_index" [guitar_effects.cpp:164]   --->   Operation 514 'load' 'compression_buffer_index_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_21 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_int_7, i32 31" [guitar_effects.cpp:158]   --->   Operation 515 'bitselect' 'tmp_17' <Predicate = (tmp_11)> <Delay = 0.00>
ST_21 : Operation 516 [1/1] (2.55ns)   --->   "%sub_ln159 = sub i32 0, i32 %tmp_int_7" [guitar_effects.cpp:159]   --->   Operation 516 'sub' 'sub_ln159' <Predicate = (tmp_11)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 517 [1/1] (0.69ns)   --->   "%abs_in_1 = select i1 %tmp_17, i32 %sub_ln159, i32 %tmp_int_7" [guitar_effects.cpp:158]   --->   Operation 517 'select' 'abs_in_1' <Predicate = (tmp_11)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i32 %compression_buffer_index_load" [guitar_effects.cpp:163]   --->   Operation 518 'zext' 'zext_ln163' <Predicate = (tmp_11)> <Delay = 0.00>
ST_21 : Operation 519 [1/1] (0.00ns)   --->   "%compression_buffer_addr_1 = getelementptr i32 %compression_buffer, i64 0, i64 %zext_ln163" [guitar_effects.cpp:163]   --->   Operation 519 'getelementptr' 'compression_buffer_addr_1' <Predicate = (tmp_11)> <Delay = 0.00>
ST_21 : Operation 520 [1/1] (3.25ns)   --->   "%store_ln163 = store i32 %abs_in_1, i9 %compression_buffer_addr_1" [guitar_effects.cpp:163]   --->   Operation 520 'store' 'store_ln163' <Predicate = (tmp_11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_21 : Operation 521 [1/1] (2.55ns)   --->   "%add_ln164 = add i32 %compression_buffer_index_load, i32 1" [guitar_effects.cpp:164]   --->   Operation 521 'add' 'add_ln164' <Predicate = (tmp_11)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 522 [36/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln164, i32 441" [guitar_effects.cpp:164]   --->   Operation 522 'srem' 'compression_buffer_index_1' <Predicate = (tmp_11)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 18> <Delay = 4.13>
ST_22 : Operation 523 [35/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln164, i32 441" [guitar_effects.cpp:164]   --->   Operation 523 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 19> <Delay = 4.13>
ST_23 : Operation 524 [34/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln164, i32 441" [guitar_effects.cpp:164]   --->   Operation 524 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 20> <Delay = 4.13>
ST_24 : Operation 525 [33/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln164, i32 441" [guitar_effects.cpp:164]   --->   Operation 525 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 21> <Delay = 4.13>
ST_25 : Operation 526 [32/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln164, i32 441" [guitar_effects.cpp:164]   --->   Operation 526 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 22> <Delay = 4.13>
ST_26 : Operation 527 [31/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln164, i32 441" [guitar_effects.cpp:164]   --->   Operation 527 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 23> <Delay = 4.13>
ST_27 : Operation 528 [30/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln164, i32 441" [guitar_effects.cpp:164]   --->   Operation 528 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 24> <Delay = 4.13>
ST_28 : Operation 529 [29/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln164, i32 441" [guitar_effects.cpp:164]   --->   Operation 529 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 25> <Delay = 4.13>
ST_29 : Operation 530 [28/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln164, i32 441" [guitar_effects.cpp:164]   --->   Operation 530 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 26> <Delay = 4.13>
ST_30 : Operation 531 [27/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln164, i32 441" [guitar_effects.cpp:164]   --->   Operation 531 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 27> <Delay = 4.13>
ST_31 : Operation 532 [26/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln164, i32 441" [guitar_effects.cpp:164]   --->   Operation 532 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 28> <Delay = 4.13>
ST_32 : Operation 533 [25/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln164, i32 441" [guitar_effects.cpp:164]   --->   Operation 533 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 29> <Delay = 4.13>
ST_33 : Operation 534 [24/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln164, i32 441" [guitar_effects.cpp:164]   --->   Operation 534 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 30> <Delay = 4.13>
ST_34 : Operation 535 [23/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln164, i32 441" [guitar_effects.cpp:164]   --->   Operation 535 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 31> <Delay = 4.13>
ST_35 : Operation 536 [22/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln164, i32 441" [guitar_effects.cpp:164]   --->   Operation 536 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 32> <Delay = 4.13>
ST_36 : Operation 537 [21/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln164, i32 441" [guitar_effects.cpp:164]   --->   Operation 537 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 33> <Delay = 4.13>
ST_37 : Operation 538 [20/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln164, i32 441" [guitar_effects.cpp:164]   --->   Operation 538 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 34> <Delay = 4.13>
ST_38 : Operation 539 [19/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln164, i32 441" [guitar_effects.cpp:164]   --->   Operation 539 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 35> <Delay = 4.13>
ST_39 : Operation 540 [18/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln164, i32 441" [guitar_effects.cpp:164]   --->   Operation 540 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 36> <Delay = 4.13>
ST_40 : Operation 541 [17/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln164, i32 441" [guitar_effects.cpp:164]   --->   Operation 541 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 37> <Delay = 4.13>
ST_41 : Operation 542 [16/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln164, i32 441" [guitar_effects.cpp:164]   --->   Operation 542 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 38> <Delay = 4.13>
ST_42 : Operation 543 [15/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln164, i32 441" [guitar_effects.cpp:164]   --->   Operation 543 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 39> <Delay = 4.13>
ST_43 : Operation 544 [14/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln164, i32 441" [guitar_effects.cpp:164]   --->   Operation 544 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 40> <Delay = 4.13>
ST_44 : Operation 545 [13/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln164, i32 441" [guitar_effects.cpp:164]   --->   Operation 545 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 41> <Delay = 4.13>
ST_45 : Operation 546 [12/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln164, i32 441" [guitar_effects.cpp:164]   --->   Operation 546 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 42> <Delay = 4.13>
ST_46 : Operation 547 [11/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln164, i32 441" [guitar_effects.cpp:164]   --->   Operation 547 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 43> <Delay = 4.13>
ST_47 : Operation 548 [10/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln164, i32 441" [guitar_effects.cpp:164]   --->   Operation 548 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 44> <Delay = 4.13>
ST_48 : Operation 549 [9/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln164, i32 441" [guitar_effects.cpp:164]   --->   Operation 549 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 45> <Delay = 4.13>
ST_49 : Operation 550 [8/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln164, i32 441" [guitar_effects.cpp:164]   --->   Operation 550 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 46> <Delay = 4.13>
ST_50 : Operation 551 [7/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln164, i32 441" [guitar_effects.cpp:164]   --->   Operation 551 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 47> <Delay = 4.13>
ST_51 : Operation 552 [6/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln164, i32 441" [guitar_effects.cpp:164]   --->   Operation 552 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 48> <Delay = 4.13>
ST_52 : Operation 553 [5/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln164, i32 441" [guitar_effects.cpp:164]   --->   Operation 553 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 49> <Delay = 4.13>
ST_53 : Operation 554 [4/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln164, i32 441" [guitar_effects.cpp:164]   --->   Operation 554 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 50> <Delay = 4.13>
ST_54 : Operation 555 [3/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln164, i32 441" [guitar_effects.cpp:164]   --->   Operation 555 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 51> <Delay = 4.13>
ST_55 : Operation 556 [2/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln164, i32 441" [guitar_effects.cpp:164]   --->   Operation 556 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 52> <Delay = 4.13>
ST_56 : Operation 557 [1/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln164, i32 441" [guitar_effects.cpp:164]   --->   Operation 557 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 558 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i32 %compression_buffer_index_1" [guitar_effects.cpp:65]   --->   Operation 558 'trunc' 'trunc_ln65' <Predicate = true> <Delay = 0.00>

State 57 <SV = 53> <Delay = 4.95>
ST_57 : Operation 559 [2/2] (4.95ns)   --->   "%call_ln65 = call void @guitar_effects_Pipeline_LPF_Loop, i10 %trunc_ln65, i32 %compression_buffer, i32 %p_loc, i32 %lpf_coefficients" [guitar_effects.cpp:65]   --->   Operation 559 'call' 'call_ln65' <Predicate = true> <Delay = 4.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 54> <Delay = 2.47>
ST_58 : Operation 560 [1/2] (0.00ns)   --->   "%call_ln65 = call void @guitar_effects_Pipeline_LPF_Loop, i10 %trunc_ln65, i32 %compression_buffer, i32 %p_loc, i32 %lpf_coefficients" [guitar_effects.cpp:65]   --->   Operation 560 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 561 [1/1] (2.47ns)   --->   "%icmp_ln174 = icmp_slt  i32 %current_sample_2, i32 441" [guitar_effects.cpp:174]   --->   Operation 561 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 55> <Delay = 7.11>
ST_59 : Operation 562 [1/1] (0.00ns)   --->   "%or_ln101 = or i32 %empty_80, i32 4" [guitar_effects.cpp:101]   --->   Operation 562 'or' 'or_ln101' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 563 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 563 'load' 'p_loc_load' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_59 : Operation 564 [1/1] (0.69ns)   --->   "%current_level = select i1 %icmp_ln174, i32 %compression_min_threshold_read, i32 %p_loc_load" [guitar_effects.cpp:174]   --->   Operation 564 'select' 'current_level' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 565 [1/1] (2.47ns)   --->   "%icmp_ln182 = icmp_sgt  i32 %current_level, i32 %compression_max_threshold_read" [guitar_effects.cpp:182]   --->   Operation 565 'icmp' 'icmp_ln182' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 566 [1/1] (2.47ns)   --->   "%icmp_ln192 = icmp_sgt  i32 %current_level, i32 0" [guitar_effects.cpp:192]   --->   Operation 566 'icmp' 'icmp_ln192' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 567 [1/1] (0.00ns)   --->   "%br_ln182 = br i1 %icmp_ln182, void %if.else24.i, void %if.then15.i" [guitar_effects.cpp:182]   --->   Operation 567 'br' 'br_ln182' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 568 [1/1] (2.47ns)   --->   "%icmp_ln191 = icmp_slt  i32 %current_level, i32 %compression_min_threshold_read" [guitar_effects.cpp:191]   --->   Operation 568 'icmp' 'icmp_ln191' <Predicate = (!icmp_ln182)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 569 [1/1] (2.47ns)   --->   "%icmp_ln191_1 = icmp_sgt  i32 %current_level, i32 %compression_zero_threshold_read" [guitar_effects.cpp:191]   --->   Operation 569 'icmp' 'icmp_ln191_1' <Predicate = (!icmp_ln182)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_1)   --->   "%and_ln191 = and i1 %icmp_ln191_1, i1 %icmp_ln192" [guitar_effects.cpp:191]   --->   Operation 570 'and' 'and_ln191' <Predicate = (!icmp_ln182)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 571 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln191_1 = and i1 %and_ln191, i1 %icmp_ln191" [guitar_effects.cpp:191]   --->   Operation 571 'and' 'and_ln191_1' <Predicate = (!icmp_ln182)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 572 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %and_ln191_1, void %if.else24.i.if.end12_crit_edge, void %if.then29.i" [guitar_effects.cpp:191]   --->   Operation 572 'br' 'br_ln191' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_59 : Operation 573 [1/1] (1.58ns)   --->   "%store_ln191 = store i32 %compression_buffer_index_1, i32 %compression_buffer_index" [guitar_effects.cpp:191]   --->   Operation 573 'store' 'store_ln191' <Predicate = (!icmp_ln182 & !and_ln191_1)> <Delay = 1.58>
ST_59 : Operation 574 [1/1] (1.70ns)   --->   "%br_ln191 = br void %if.end12" [guitar_effects.cpp:191]   --->   Operation 574 'br' 'br_ln191' <Predicate = (!icmp_ln182 & !and_ln191_1)> <Delay = 1.70>
ST_59 : Operation 575 [6/6] (6.41ns)   --->   "%conv31_i = sitofp i32 %current_level" [guitar_effects.cpp:193]   --->   Operation 575 'sitofp' 'conv31_i' <Predicate = (!icmp_ln182 & and_ln191_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 576 [1/1] (1.58ns)   --->   "%store_ln195 = store i32 %compression_buffer_index_1, i32 %compression_buffer_index" [guitar_effects.cpp:195]   --->   Operation 576 'store' 'store_ln195' <Predicate = (!icmp_ln182 & and_ln191_1)> <Delay = 1.58>
ST_59 : Operation 577 [1/1] (0.00ns)   --->   "%br_ln183 = br i1 %icmp_ln192, void %if.then15.i.if.end12_crit_edge, void %if.then17.i" [guitar_effects.cpp:183]   --->   Operation 577 'br' 'br_ln183' <Predicate = (icmp_ln182)> <Delay = 0.00>
ST_59 : Operation 578 [1/1] (1.58ns)   --->   "%store_ln183 = store i32 %compression_buffer_index_1, i32 %compression_buffer_index" [guitar_effects.cpp:183]   --->   Operation 578 'store' 'store_ln183' <Predicate = (icmp_ln182 & !icmp_ln192)> <Delay = 1.58>
ST_59 : Operation 579 [1/1] (1.70ns)   --->   "%br_ln183 = br void %if.end12" [guitar_effects.cpp:183]   --->   Operation 579 'br' 'br_ln183' <Predicate = (icmp_ln182 & !icmp_ln192)> <Delay = 1.70>
ST_59 : Operation 580 [6/6] (6.41ns)   --->   "%conv19_i = sitofp i32 %current_level" [guitar_effects.cpp:185]   --->   Operation 580 'sitofp' 'conv19_i' <Predicate = (icmp_ln182 & icmp_ln192)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 581 [1/1] (1.58ns)   --->   "%store_ln187 = store i32 %compression_buffer_index_1, i32 %compression_buffer_index" [guitar_effects.cpp:187]   --->   Operation 581 'store' 'store_ln187' <Predicate = (icmp_ln182 & icmp_ln192)> <Delay = 1.58>

State 60 <SV = 56> <Delay = 6.41>
ST_60 : Operation 582 [5/6] (6.41ns)   --->   "%conv31_i = sitofp i32 %current_level" [guitar_effects.cpp:193]   --->   Operation 582 'sitofp' 'conv31_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 57> <Delay = 6.41>
ST_61 : Operation 583 [4/6] (6.41ns)   --->   "%conv31_i = sitofp i32 %current_level" [guitar_effects.cpp:193]   --->   Operation 583 'sitofp' 'conv31_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 62 <SV = 58> <Delay = 6.41>
ST_62 : Operation 584 [3/6] (6.41ns)   --->   "%conv31_i = sitofp i32 %current_level" [guitar_effects.cpp:193]   --->   Operation 584 'sitofp' 'conv31_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 59> <Delay = 6.41>
ST_63 : Operation 585 [2/6] (6.41ns)   --->   "%conv31_i = sitofp i32 %current_level" [guitar_effects.cpp:193]   --->   Operation 585 'sitofp' 'conv31_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 60> <Delay = 6.41>
ST_64 : Operation 586 [1/6] (6.41ns)   --->   "%conv31_i = sitofp i32 %current_level" [guitar_effects.cpp:193]   --->   Operation 586 'sitofp' 'conv31_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 61> <Delay = 6.07>
ST_65 : Operation 587 [16/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:193]   --->   Operation 587 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 62> <Delay = 6.07>
ST_66 : Operation 588 [15/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:193]   --->   Operation 588 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 63> <Delay = 6.07>
ST_67 : Operation 589 [14/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:193]   --->   Operation 589 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 64> <Delay = 6.07>
ST_68 : Operation 590 [13/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:193]   --->   Operation 590 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 65> <Delay = 6.07>
ST_69 : Operation 591 [12/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:193]   --->   Operation 591 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 66> <Delay = 6.07>
ST_70 : Operation 592 [11/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:193]   --->   Operation 592 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 67> <Delay = 6.07>
ST_71 : Operation 593 [10/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:193]   --->   Operation 593 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 68> <Delay = 6.07>
ST_72 : Operation 594 [9/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:193]   --->   Operation 594 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 69> <Delay = 6.07>
ST_73 : Operation 595 [8/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:193]   --->   Operation 595 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 70> <Delay = 6.07>
ST_74 : Operation 596 [7/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:193]   --->   Operation 596 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 71> <Delay = 6.41>
ST_75 : Operation 597 [6/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:193]   --->   Operation 597 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 598 [6/6] (6.41ns)   --->   "%conv33_i = sitofp i32 %tmp_int_7" [guitar_effects.cpp:194]   --->   Operation 598 'sitofp' 'conv33_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 72> <Delay = 6.41>
ST_76 : Operation 599 [5/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:193]   --->   Operation 599 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 600 [5/6] (6.41ns)   --->   "%conv33_i = sitofp i32 %tmp_int_7" [guitar_effects.cpp:194]   --->   Operation 600 'sitofp' 'conv33_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 77 <SV = 73> <Delay = 6.41>
ST_77 : Operation 601 [4/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:193]   --->   Operation 601 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 602 [4/6] (6.41ns)   --->   "%conv33_i = sitofp i32 %tmp_int_7" [guitar_effects.cpp:194]   --->   Operation 602 'sitofp' 'conv33_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 78 <SV = 74> <Delay = 6.41>
ST_78 : Operation 603 [3/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:193]   --->   Operation 603 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 604 [3/6] (6.41ns)   --->   "%conv33_i = sitofp i32 %tmp_int_7" [guitar_effects.cpp:194]   --->   Operation 604 'sitofp' 'conv33_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 79 <SV = 75> <Delay = 6.41>
ST_79 : Operation 605 [2/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:193]   --->   Operation 605 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 606 [2/6] (6.41ns)   --->   "%conv33_i = sitofp i32 %tmp_int_7" [guitar_effects.cpp:194]   --->   Operation 606 'sitofp' 'conv33_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 80 <SV = 76> <Delay = 6.41>
ST_80 : Operation 607 [1/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:193]   --->   Operation 607 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 608 [1/6] (6.41ns)   --->   "%conv33_i = sitofp i32 %tmp_int_7" [guitar_effects.cpp:194]   --->   Operation 608 'sitofp' 'conv33_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 81 <SV = 77> <Delay = 5.70>
ST_81 : Operation 609 [4/4] (5.70ns)   --->   "%dc_1 = fmul i32 %conv33_i, i32 %compression_factor_1" [guitar_effects.cpp:194]   --->   Operation 609 'fmul' 'dc_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 78> <Delay = 5.70>
ST_82 : Operation 610 [3/4] (5.70ns)   --->   "%dc_1 = fmul i32 %conv33_i, i32 %compression_factor_1" [guitar_effects.cpp:194]   --->   Operation 610 'fmul' 'dc_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 79> <Delay = 5.70>
ST_83 : Operation 611 [2/4] (5.70ns)   --->   "%dc_1 = fmul i32 %conv33_i, i32 %compression_factor_1" [guitar_effects.cpp:194]   --->   Operation 611 'fmul' 'dc_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 80> <Delay = 5.70>
ST_84 : Operation 612 [1/4] (5.70ns)   --->   "%dc_1 = fmul i32 %conv33_i, i32 %compression_factor_1" [guitar_effects.cpp:194]   --->   Operation 612 'fmul' 'dc_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 81> <Delay = 2.88>
ST_85 : Operation 613 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i32 %dc_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 613 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 614 [1/1] (0.00ns)   --->   "%p_Result_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_1, i32 31"   --->   Operation 614 'bitselect' 'p_Result_45' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 615 [1/1] (0.00ns)   --->   "%xs_exp_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_1, i32 23, i32 30"   --->   Operation 615 'partselect' 'xs_exp_V_1' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 616 [1/1] (0.00ns)   --->   "%p_Result_46 = trunc i32 %data_V_1"   --->   Operation 616 'trunc' 'p_Result_46' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln346_1 = zext i8 %xs_exp_V_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 617 'zext' 'zext_ln346_1' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 618 [1/1] (1.91ns)   --->   "%add_ln346_1 = add i9 %zext_ln346_1, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 618 'add' 'add_ln346_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 619 [1/1] (0.00ns)   --->   "%isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_1, i32 8"   --->   Operation 619 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 620 [1/1] (1.91ns)   --->   "%sub_ln1512_4 = sub i8 127, i8 %xs_exp_V_1"   --->   Operation 620 'sub' 'sub_ln1512_4' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 621 [1/1] (0.00ns)   --->   "%sext_ln1512_1 = sext i8 %sub_ln1512_4"   --->   Operation 621 'sext' 'sext_ln1512_1' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 622 [1/1] (0.96ns)   --->   "%ush_2 = select i1 %isNeg_2, i9 %sext_ln1512_1, i9 %add_ln346_1"   --->   Operation 622 'select' 'ush_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 86 <SV = 82> <Delay = 4.42>
ST_86 : Operation 623 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_46, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 623 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i25 %mantissa_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 624 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln1488_1 = sext i9 %ush_2"   --->   Operation 625 'sext' 'sext_ln1488_1' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln1488_2 = zext i32 %sext_ln1488_1"   --->   Operation 626 'zext' 'zext_ln1488_2' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_27 = lshr i79 %zext_ln15_1, i79 %zext_ln1488_2"   --->   Operation 627 'lshr' 'r_V_27' <Predicate = (isNeg_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_28 = shl i79 %zext_ln15_1, i79 %zext_ln1488_2"   --->   Operation 628 'shl' 'r_V_28' <Predicate = (!isNeg_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_27, i32 24"   --->   Operation 629 'bitselect' 'tmp_26' <Predicate = (isNeg_2)> <Delay = 0.00>
ST_86 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln818_1 = zext i1 %tmp_26"   --->   Operation 630 'zext' 'zext_ln818_1' <Predicate = (isNeg_2)> <Delay = 0.00>
ST_86 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_28, i32 24, i32 55"   --->   Operation 631 'partselect' 'tmp_s' <Predicate = (!isNeg_2)> <Delay = 0.00>
ST_86 : Operation 632 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_2, i32 %zext_ln818_1, i32 %tmp_s"   --->   Operation 632 'select' 'val_1' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 87 <SV = 83> <Delay = 6.68>
ST_87 : Operation 633 [1/1] (2.55ns)   --->   "%result_V_6 = sub i32 0, i32 %val_1"   --->   Operation 633 'sub' 'result_V_6' <Predicate = (tmp_11 & !icmp_ln182 & and_ln191_1 & p_Result_45)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 634 [1/1] (0.69ns)   --->   "%result_V = select i1 %p_Result_45, i32 %result_V_6, i32 %val_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 634 'select' 'result_V' <Predicate = (tmp_11 & !icmp_ln182 & and_ln191_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 635 [1/1] (1.70ns)   --->   "%br_ln195 = br void %if.end12" [guitar_effects.cpp:195]   --->   Operation 635 'br' 'br_ln195' <Predicate = (tmp_11 & !icmp_ln182 & and_ln191_1)> <Delay = 1.70>
ST_87 : Operation 636 [1/1] (2.55ns)   --->   "%result_V_5 = sub i32 0, i32 %val"   --->   Operation 636 'sub' 'result_V_5' <Predicate = (tmp_11 & icmp_ln182 & icmp_ln192 & p_Result_43)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 637 [1/1] (0.69ns)   --->   "%result_V_14 = select i1 %p_Result_43, i32 %result_V_5, i32 %val" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 637 'select' 'result_V_14' <Predicate = (tmp_11 & icmp_ln182 & icmp_ln192)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 638 [1/1] (1.70ns)   --->   "%br_ln187 = br void %if.end12" [guitar_effects.cpp:187]   --->   Operation 638 'br' 'br_ln187' <Predicate = (tmp_11 & icmp_ln182 & icmp_ln192)> <Delay = 1.70>
ST_87 : Operation 639 [1/1] (0.00ns)   --->   "%axilite_out_local_2 = phi i32 %or_ln101, void %if.then17.i, i32 %or_ln101, void %if.then29.i, i32 %axilite_out_local_1, void %if.end, i32 %or_ln101, void %if.then15.i.if.end12_crit_edge, i32 %or_ln101, void %if.else24.i.if.end12_crit_edge" [guitar_effects.cpp:101]   --->   Operation 639 'phi' 'axilite_out_local_2' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 640 [1/1] (0.00ns)   --->   "%empty_81 = phi i32 %or_ln101, void %if.then17.i, i32 %or_ln101, void %if.then29.i, i32 %empty_80, void %if.end, i32 %or_ln101, void %if.then15.i.if.end12_crit_edge, i32 %or_ln101, void %if.else24.i.if.end12_crit_edge" [guitar_effects.cpp:101]   --->   Operation 640 'phi' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_int_3 = phi i32 %result_V_14, void %if.then17.i, i32 %result_V, void %if.then29.i, i32 %tmp_int_7, void %if.end, i32 %tmp_int_7, void %if.then15.i.if.end12_crit_edge, i32 %tmp_int_7, void %if.else24.i.if.end12_crit_edge"   --->   Operation 641 'phi' 'tmp_int_3' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 642 [1/1] (1.58ns)   --->   "%br_ln104 = br i1 %tmp_13, void %if.end20, void %if.then16" [guitar_effects.cpp:104]   --->   Operation 642 'br' 'br_ln104' <Predicate = true> <Delay = 1.58>
ST_87 : Operation 643 [1/1] (0.00ns)   --->   "%delay_buffer_index_load = load i32 %delay_buffer_index" [guitar_effects.cpp:214]   --->   Operation 643 'load' 'delay_buffer_index_load' <Predicate = (tmp_13)> <Delay = 0.00>
ST_87 : Operation 644 [1/1] (2.55ns)   --->   "%sub_ln210 = sub i32 %delay_buffer_index_load, i32 %delay_samples_read" [guitar_effects.cpp:210]   --->   Operation 644 'sub' 'sub_ln210' <Predicate = (tmp_13)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 645 [36/36] (4.13ns)   --->   "%srem_ln210 = srem i32 %sub_ln210, i32 88200" [guitar_effects.cpp:210]   --->   Operation 645 'srem' 'srem_ln210' <Predicate = (tmp_13)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 646 [1/1] (2.55ns)   --->   "%add_ln214 = add i32 %delay_buffer_index_load, i32 1" [guitar_effects.cpp:214]   --->   Operation 646 'add' 'add_ln214' <Predicate = (tmp_13)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 647 [36/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln214, i32 88200" [guitar_effects.cpp:214]   --->   Operation 647 'srem' 'delay_buffer_index_1' <Predicate = (tmp_13)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 56> <Delay = 6.41>
ST_88 : Operation 648 [5/6] (6.41ns)   --->   "%conv19_i = sitofp i32 %current_level" [guitar_effects.cpp:185]   --->   Operation 648 'sitofp' 'conv19_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 89 <SV = 57> <Delay = 6.41>
ST_89 : Operation 649 [4/6] (6.41ns)   --->   "%conv19_i = sitofp i32 %current_level" [guitar_effects.cpp:185]   --->   Operation 649 'sitofp' 'conv19_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 90 <SV = 58> <Delay = 6.41>
ST_90 : Operation 650 [3/6] (6.41ns)   --->   "%conv19_i = sitofp i32 %current_level" [guitar_effects.cpp:185]   --->   Operation 650 'sitofp' 'conv19_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 91 <SV = 59> <Delay = 6.41>
ST_91 : Operation 651 [2/6] (6.41ns)   --->   "%conv19_i = sitofp i32 %current_level" [guitar_effects.cpp:185]   --->   Operation 651 'sitofp' 'conv19_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 92 <SV = 60> <Delay = 6.41>
ST_92 : Operation 652 [1/6] (6.41ns)   --->   "%conv19_i = sitofp i32 %current_level" [guitar_effects.cpp:185]   --->   Operation 652 'sitofp' 'conv19_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 93 <SV = 61> <Delay = 6.07>
ST_93 : Operation 653 [16/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:185]   --->   Operation 653 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 62> <Delay = 6.07>
ST_94 : Operation 654 [15/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:185]   --->   Operation 654 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 63> <Delay = 6.07>
ST_95 : Operation 655 [14/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:185]   --->   Operation 655 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 64> <Delay = 6.07>
ST_96 : Operation 656 [13/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:185]   --->   Operation 656 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 65> <Delay = 6.07>
ST_97 : Operation 657 [12/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:185]   --->   Operation 657 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 66> <Delay = 6.07>
ST_98 : Operation 658 [11/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:185]   --->   Operation 658 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 67> <Delay = 6.07>
ST_99 : Operation 659 [10/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:185]   --->   Operation 659 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 68> <Delay = 6.07>
ST_100 : Operation 660 [9/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:185]   --->   Operation 660 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 69> <Delay = 6.07>
ST_101 : Operation 661 [8/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:185]   --->   Operation 661 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 70> <Delay = 6.07>
ST_102 : Operation 662 [7/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:185]   --->   Operation 662 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 71> <Delay = 6.41>
ST_103 : Operation 663 [6/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:185]   --->   Operation 663 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 664 [6/6] (6.41ns)   --->   "%conv20_i = sitofp i32 %tmp_int_7" [guitar_effects.cpp:186]   --->   Operation 664 'sitofp' 'conv20_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 104 <SV = 72> <Delay = 6.41>
ST_104 : Operation 665 [5/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:185]   --->   Operation 665 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 666 [5/6] (6.41ns)   --->   "%conv20_i = sitofp i32 %tmp_int_7" [guitar_effects.cpp:186]   --->   Operation 666 'sitofp' 'conv20_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 105 <SV = 73> <Delay = 6.41>
ST_105 : Operation 667 [4/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:185]   --->   Operation 667 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 668 [4/6] (6.41ns)   --->   "%conv20_i = sitofp i32 %tmp_int_7" [guitar_effects.cpp:186]   --->   Operation 668 'sitofp' 'conv20_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 106 <SV = 74> <Delay = 6.41>
ST_106 : Operation 669 [3/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:185]   --->   Operation 669 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 670 [3/6] (6.41ns)   --->   "%conv20_i = sitofp i32 %tmp_int_7" [guitar_effects.cpp:186]   --->   Operation 670 'sitofp' 'conv20_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 107 <SV = 75> <Delay = 6.41>
ST_107 : Operation 671 [2/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:185]   --->   Operation 671 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 672 [2/6] (6.41ns)   --->   "%conv20_i = sitofp i32 %tmp_int_7" [guitar_effects.cpp:186]   --->   Operation 672 'sitofp' 'conv20_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 108 <SV = 76> <Delay = 6.41>
ST_108 : Operation 673 [1/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:185]   --->   Operation 673 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 674 [1/6] (6.41ns)   --->   "%conv20_i = sitofp i32 %tmp_int_7" [guitar_effects.cpp:186]   --->   Operation 674 'sitofp' 'conv20_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 109 <SV = 77> <Delay = 5.70>
ST_109 : Operation 675 [4/4] (5.70ns)   --->   "%dc = fmul i32 %conv20_i, i32 %compression_factor" [guitar_effects.cpp:186]   --->   Operation 675 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 78> <Delay = 5.70>
ST_110 : Operation 676 [3/4] (5.70ns)   --->   "%dc = fmul i32 %conv20_i, i32 %compression_factor" [guitar_effects.cpp:186]   --->   Operation 676 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 79> <Delay = 5.70>
ST_111 : Operation 677 [2/4] (5.70ns)   --->   "%dc = fmul i32 %conv20_i, i32 %compression_factor" [guitar_effects.cpp:186]   --->   Operation 677 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 80> <Delay = 5.70>
ST_112 : Operation 678 [1/4] (5.70ns)   --->   "%dc = fmul i32 %conv20_i, i32 %compression_factor" [guitar_effects.cpp:186]   --->   Operation 678 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 81> <Delay = 2.88>
ST_113 : Operation 679 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 679 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 680 [1/1] (0.00ns)   --->   "%p_Result_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 680 'bitselect' 'p_Result_43' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 681 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 681 'partselect' 'xs_exp_V' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 682 [1/1] (0.00ns)   --->   "%p_Result_44 = trunc i32 %data_V"   --->   Operation 682 'trunc' 'p_Result_44' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 683 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 683 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 684 [1/1] (1.91ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 684 'add' 'add_ln346' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 685 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8"   --->   Operation 685 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 686 [1/1] (1.91ns)   --->   "%sub_ln1512_3 = sub i8 127, i8 %xs_exp_V"   --->   Operation 686 'sub' 'sub_ln1512_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 687 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i8 %sub_ln1512_3"   --->   Operation 687 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 688 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346"   --->   Operation 688 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 114 <SV = 82> <Delay = 4.42>
ST_114 : Operation 689 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_44, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 689 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 690 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 691 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i9 %ush"   --->   Operation 691 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 692 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 692 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_25 = lshr i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 693 'lshr' 'r_V_25' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_26 = shl i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 694 'shl' 'r_V_26' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_25, i32 24"   --->   Operation 695 'bitselect' 'tmp_22' <Predicate = (isNeg)> <Delay = 0.00>
ST_114 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp_22"   --->   Operation 696 'zext' 'zext_ln818' <Predicate = (isNeg)> <Delay = 0.00>
ST_114 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_26, i32 24, i32 55"   --->   Operation 697 'partselect' 'tmp_9' <Predicate = (!isNeg)> <Delay = 0.00>
ST_114 : Operation 698 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln818, i32 %tmp_9"   --->   Operation 698 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 115 <SV = 84> <Delay = 4.13>
ST_115 : Operation 699 [35/36] (4.13ns)   --->   "%srem_ln210 = srem i32 %sub_ln210, i32 88200" [guitar_effects.cpp:210]   --->   Operation 699 'srem' 'srem_ln210' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 700 [35/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln214, i32 88200" [guitar_effects.cpp:214]   --->   Operation 700 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 85> <Delay = 4.13>
ST_116 : Operation 701 [34/36] (4.13ns)   --->   "%srem_ln210 = srem i32 %sub_ln210, i32 88200" [guitar_effects.cpp:210]   --->   Operation 701 'srem' 'srem_ln210' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 702 [34/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln214, i32 88200" [guitar_effects.cpp:214]   --->   Operation 702 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 86> <Delay = 4.13>
ST_117 : Operation 703 [33/36] (4.13ns)   --->   "%srem_ln210 = srem i32 %sub_ln210, i32 88200" [guitar_effects.cpp:210]   --->   Operation 703 'srem' 'srem_ln210' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 704 [33/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln214, i32 88200" [guitar_effects.cpp:214]   --->   Operation 704 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 87> <Delay = 4.13>
ST_118 : Operation 705 [32/36] (4.13ns)   --->   "%srem_ln210 = srem i32 %sub_ln210, i32 88200" [guitar_effects.cpp:210]   --->   Operation 705 'srem' 'srem_ln210' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 706 [32/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln214, i32 88200" [guitar_effects.cpp:214]   --->   Operation 706 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 88> <Delay = 4.13>
ST_119 : Operation 707 [31/36] (4.13ns)   --->   "%srem_ln210 = srem i32 %sub_ln210, i32 88200" [guitar_effects.cpp:210]   --->   Operation 707 'srem' 'srem_ln210' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 708 [31/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln214, i32 88200" [guitar_effects.cpp:214]   --->   Operation 708 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 89> <Delay = 4.13>
ST_120 : Operation 709 [30/36] (4.13ns)   --->   "%srem_ln210 = srem i32 %sub_ln210, i32 88200" [guitar_effects.cpp:210]   --->   Operation 709 'srem' 'srem_ln210' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 710 [30/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln214, i32 88200" [guitar_effects.cpp:214]   --->   Operation 710 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 90> <Delay = 4.13>
ST_121 : Operation 711 [29/36] (4.13ns)   --->   "%srem_ln210 = srem i32 %sub_ln210, i32 88200" [guitar_effects.cpp:210]   --->   Operation 711 'srem' 'srem_ln210' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 712 [29/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln214, i32 88200" [guitar_effects.cpp:214]   --->   Operation 712 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 91> <Delay = 4.13>
ST_122 : Operation 713 [28/36] (4.13ns)   --->   "%srem_ln210 = srem i32 %sub_ln210, i32 88200" [guitar_effects.cpp:210]   --->   Operation 713 'srem' 'srem_ln210' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 714 [28/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln214, i32 88200" [guitar_effects.cpp:214]   --->   Operation 714 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 92> <Delay = 4.13>
ST_123 : Operation 715 [27/36] (4.13ns)   --->   "%srem_ln210 = srem i32 %sub_ln210, i32 88200" [guitar_effects.cpp:210]   --->   Operation 715 'srem' 'srem_ln210' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 716 [27/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln214, i32 88200" [guitar_effects.cpp:214]   --->   Operation 716 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 93> <Delay = 4.13>
ST_124 : Operation 717 [26/36] (4.13ns)   --->   "%srem_ln210 = srem i32 %sub_ln210, i32 88200" [guitar_effects.cpp:210]   --->   Operation 717 'srem' 'srem_ln210' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 718 [26/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln214, i32 88200" [guitar_effects.cpp:214]   --->   Operation 718 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 94> <Delay = 4.13>
ST_125 : Operation 719 [25/36] (4.13ns)   --->   "%srem_ln210 = srem i32 %sub_ln210, i32 88200" [guitar_effects.cpp:210]   --->   Operation 719 'srem' 'srem_ln210' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 720 [25/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln214, i32 88200" [guitar_effects.cpp:214]   --->   Operation 720 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 95> <Delay = 4.13>
ST_126 : Operation 721 [24/36] (4.13ns)   --->   "%srem_ln210 = srem i32 %sub_ln210, i32 88200" [guitar_effects.cpp:210]   --->   Operation 721 'srem' 'srem_ln210' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 722 [24/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln214, i32 88200" [guitar_effects.cpp:214]   --->   Operation 722 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 96> <Delay = 4.13>
ST_127 : Operation 723 [23/36] (4.13ns)   --->   "%srem_ln210 = srem i32 %sub_ln210, i32 88200" [guitar_effects.cpp:210]   --->   Operation 723 'srem' 'srem_ln210' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 724 [23/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln214, i32 88200" [guitar_effects.cpp:214]   --->   Operation 724 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 97> <Delay = 4.13>
ST_128 : Operation 725 [22/36] (4.13ns)   --->   "%srem_ln210 = srem i32 %sub_ln210, i32 88200" [guitar_effects.cpp:210]   --->   Operation 725 'srem' 'srem_ln210' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 726 [22/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln214, i32 88200" [guitar_effects.cpp:214]   --->   Operation 726 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 98> <Delay = 4.13>
ST_129 : Operation 727 [21/36] (4.13ns)   --->   "%srem_ln210 = srem i32 %sub_ln210, i32 88200" [guitar_effects.cpp:210]   --->   Operation 727 'srem' 'srem_ln210' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 728 [21/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln214, i32 88200" [guitar_effects.cpp:214]   --->   Operation 728 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 99> <Delay = 4.13>
ST_130 : Operation 729 [20/36] (4.13ns)   --->   "%srem_ln210 = srem i32 %sub_ln210, i32 88200" [guitar_effects.cpp:210]   --->   Operation 729 'srem' 'srem_ln210' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 730 [20/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln214, i32 88200" [guitar_effects.cpp:214]   --->   Operation 730 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 100> <Delay = 4.13>
ST_131 : Operation 731 [19/36] (4.13ns)   --->   "%srem_ln210 = srem i32 %sub_ln210, i32 88200" [guitar_effects.cpp:210]   --->   Operation 731 'srem' 'srem_ln210' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 732 [19/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln214, i32 88200" [guitar_effects.cpp:214]   --->   Operation 732 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 101> <Delay = 4.13>
ST_132 : Operation 733 [18/36] (4.13ns)   --->   "%srem_ln210 = srem i32 %sub_ln210, i32 88200" [guitar_effects.cpp:210]   --->   Operation 733 'srem' 'srem_ln210' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 734 [18/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln214, i32 88200" [guitar_effects.cpp:214]   --->   Operation 734 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 102> <Delay = 4.13>
ST_133 : Operation 735 [17/36] (4.13ns)   --->   "%srem_ln210 = srem i32 %sub_ln210, i32 88200" [guitar_effects.cpp:210]   --->   Operation 735 'srem' 'srem_ln210' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 736 [17/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln214, i32 88200" [guitar_effects.cpp:214]   --->   Operation 736 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 103> <Delay = 4.13>
ST_134 : Operation 737 [16/36] (4.13ns)   --->   "%srem_ln210 = srem i32 %sub_ln210, i32 88200" [guitar_effects.cpp:210]   --->   Operation 737 'srem' 'srem_ln210' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 738 [16/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln214, i32 88200" [guitar_effects.cpp:214]   --->   Operation 738 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 104> <Delay = 4.13>
ST_135 : Operation 739 [15/36] (4.13ns)   --->   "%srem_ln210 = srem i32 %sub_ln210, i32 88200" [guitar_effects.cpp:210]   --->   Operation 739 'srem' 'srem_ln210' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 740 [15/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln214, i32 88200" [guitar_effects.cpp:214]   --->   Operation 740 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 105> <Delay = 4.13>
ST_136 : Operation 741 [14/36] (4.13ns)   --->   "%srem_ln210 = srem i32 %sub_ln210, i32 88200" [guitar_effects.cpp:210]   --->   Operation 741 'srem' 'srem_ln210' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 742 [14/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln214, i32 88200" [guitar_effects.cpp:214]   --->   Operation 742 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 106> <Delay = 4.13>
ST_137 : Operation 743 [13/36] (4.13ns)   --->   "%srem_ln210 = srem i32 %sub_ln210, i32 88200" [guitar_effects.cpp:210]   --->   Operation 743 'srem' 'srem_ln210' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 744 [13/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln214, i32 88200" [guitar_effects.cpp:214]   --->   Operation 744 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 107> <Delay = 4.13>
ST_138 : Operation 745 [12/36] (4.13ns)   --->   "%srem_ln210 = srem i32 %sub_ln210, i32 88200" [guitar_effects.cpp:210]   --->   Operation 745 'srem' 'srem_ln210' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 746 [12/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln214, i32 88200" [guitar_effects.cpp:214]   --->   Operation 746 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 108> <Delay = 4.13>
ST_139 : Operation 747 [11/36] (4.13ns)   --->   "%srem_ln210 = srem i32 %sub_ln210, i32 88200" [guitar_effects.cpp:210]   --->   Operation 747 'srem' 'srem_ln210' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 748 [11/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln214, i32 88200" [guitar_effects.cpp:214]   --->   Operation 748 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 109> <Delay = 4.13>
ST_140 : Operation 749 [10/36] (4.13ns)   --->   "%srem_ln210 = srem i32 %sub_ln210, i32 88200" [guitar_effects.cpp:210]   --->   Operation 749 'srem' 'srem_ln210' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 750 [10/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln214, i32 88200" [guitar_effects.cpp:214]   --->   Operation 750 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 110> <Delay = 4.13>
ST_141 : Operation 751 [9/36] (4.13ns)   --->   "%srem_ln210 = srem i32 %sub_ln210, i32 88200" [guitar_effects.cpp:210]   --->   Operation 751 'srem' 'srem_ln210' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 752 [9/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln214, i32 88200" [guitar_effects.cpp:214]   --->   Operation 752 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 111> <Delay = 4.13>
ST_142 : Operation 753 [8/36] (4.13ns)   --->   "%srem_ln210 = srem i32 %sub_ln210, i32 88200" [guitar_effects.cpp:210]   --->   Operation 753 'srem' 'srem_ln210' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 754 [8/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln214, i32 88200" [guitar_effects.cpp:214]   --->   Operation 754 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 112> <Delay = 4.13>
ST_143 : Operation 755 [7/36] (4.13ns)   --->   "%srem_ln210 = srem i32 %sub_ln210, i32 88200" [guitar_effects.cpp:210]   --->   Operation 755 'srem' 'srem_ln210' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 756 [7/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln214, i32 88200" [guitar_effects.cpp:214]   --->   Operation 756 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 113> <Delay = 4.13>
ST_144 : Operation 757 [6/36] (4.13ns)   --->   "%srem_ln210 = srem i32 %sub_ln210, i32 88200" [guitar_effects.cpp:210]   --->   Operation 757 'srem' 'srem_ln210' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 758 [6/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln214, i32 88200" [guitar_effects.cpp:214]   --->   Operation 758 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 114> <Delay = 4.13>
ST_145 : Operation 759 [5/36] (4.13ns)   --->   "%srem_ln210 = srem i32 %sub_ln210, i32 88200" [guitar_effects.cpp:210]   --->   Operation 759 'srem' 'srem_ln210' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 760 [5/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln214, i32 88200" [guitar_effects.cpp:214]   --->   Operation 760 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 115> <Delay = 4.13>
ST_146 : Operation 761 [4/36] (4.13ns)   --->   "%srem_ln210 = srem i32 %sub_ln210, i32 88200" [guitar_effects.cpp:210]   --->   Operation 761 'srem' 'srem_ln210' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 762 [4/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln214, i32 88200" [guitar_effects.cpp:214]   --->   Operation 762 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 116> <Delay = 4.13>
ST_147 : Operation 763 [3/36] (4.13ns)   --->   "%srem_ln210 = srem i32 %sub_ln210, i32 88200" [guitar_effects.cpp:210]   --->   Operation 763 'srem' 'srem_ln210' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 764 [3/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln214, i32 88200" [guitar_effects.cpp:214]   --->   Operation 764 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 117> <Delay = 4.13>
ST_148 : Operation 765 [2/36] (4.13ns)   --->   "%srem_ln210 = srem i32 %sub_ln210, i32 88200" [guitar_effects.cpp:210]   --->   Operation 765 'srem' 'srem_ln210' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 766 [2/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln214, i32 88200" [guitar_effects.cpp:214]   --->   Operation 766 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 118> <Delay = 5.72>
ST_149 : Operation 767 [1/36] (4.13ns)   --->   "%srem_ln210 = srem i32 %sub_ln210, i32 88200" [guitar_effects.cpp:210]   --->   Operation 767 'srem' 'srem_ln210' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 768 [1/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln214, i32 88200" [guitar_effects.cpp:214]   --->   Operation 768 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 769 [1/1] (1.58ns)   --->   "%store_ln108 = store i32 %delay_buffer_index_1, i32 %delay_buffer_index" [guitar_effects.cpp:108]   --->   Operation 769 'store' 'store_ln108' <Predicate = true> <Delay = 1.58>

State 150 <SV = 119> <Delay = 3.25>
ST_150 : Operation 770 [1/1] (0.00ns)   --->   "%trunc_ln210 = trunc i17 %srem_ln210" [guitar_effects.cpp:210]   --->   Operation 770 'trunc' 'trunc_ln210' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 771 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i17 %trunc_ln210" [guitar_effects.cpp:210]   --->   Operation 771 'zext' 'zext_ln210' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 772 [1/1] (0.00ns)   --->   "%delay_buffer_addr_1 = getelementptr i32 %delay_buffer, i64 0, i64 %zext_ln210" [guitar_effects.cpp:210]   --->   Operation 772 'getelementptr' 'delay_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 773 [2/2] (3.25ns)   --->   "%delay_buffer_load = load i17 %delay_buffer_addr_1" [guitar_effects.cpp:210]   --->   Operation 773 'load' 'delay_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 88200> <RAM>

State 151 <SV = 120> <Delay = 3.25>
ST_151 : Operation 774 [1/2] (3.25ns)   --->   "%delay_buffer_load = load i17 %delay_buffer_addr_1" [guitar_effects.cpp:210]   --->   Operation 774 'load' 'delay_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 88200> <RAM>

State 152 <SV = 121> <Delay = 6.41>
ST_152 : Operation 775 [6/6] (6.41ns)   --->   "%conv_i1 = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:210]   --->   Operation 775 'sitofp' 'conv_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 153 <SV = 122> <Delay = 6.41>
ST_153 : Operation 776 [5/6] (6.41ns)   --->   "%conv_i1 = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:210]   --->   Operation 776 'sitofp' 'conv_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 154 <SV = 123> <Delay = 6.41>
ST_154 : Operation 777 [4/6] (6.41ns)   --->   "%conv_i1 = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:210]   --->   Operation 777 'sitofp' 'conv_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 155 <SV = 124> <Delay = 6.41>
ST_155 : Operation 778 [3/6] (6.41ns)   --->   "%conv_i1 = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:210]   --->   Operation 778 'sitofp' 'conv_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 156 <SV = 125> <Delay = 6.41>
ST_156 : Operation 779 [2/6] (6.41ns)   --->   "%conv_i1 = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:210]   --->   Operation 779 'sitofp' 'conv_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 157 <SV = 126> <Delay = 6.41>
ST_157 : Operation 780 [1/6] (6.41ns)   --->   "%conv_i1 = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:210]   --->   Operation 780 'sitofp' 'conv_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 158 <SV = 127> <Delay = 5.70>
ST_158 : Operation 781 [4/4] (5.70ns)   --->   "%dc_2 = fmul i32 %conv_i1, i32 %delay_mult_read" [guitar_effects.cpp:210]   --->   Operation 781 'fmul' 'dc_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 128> <Delay = 5.70>
ST_159 : Operation 782 [3/4] (5.70ns)   --->   "%dc_2 = fmul i32 %conv_i1, i32 %delay_mult_read" [guitar_effects.cpp:210]   --->   Operation 782 'fmul' 'dc_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 129> <Delay = 5.70>
ST_160 : Operation 783 [2/4] (5.70ns)   --->   "%dc_2 = fmul i32 %conv_i1, i32 %delay_mult_read" [guitar_effects.cpp:210]   --->   Operation 783 'fmul' 'dc_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 130> <Delay = 5.70>
ST_161 : Operation 784 [1/4] (5.70ns)   --->   "%dc_2 = fmul i32 %conv_i1, i32 %delay_mult_read" [guitar_effects.cpp:210]   --->   Operation 784 'fmul' 'dc_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 131> <Delay = 2.88>
ST_162 : Operation 785 [1/1] (0.00ns)   --->   "%data_V_2 = bitcast i32 %dc_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 785 'bitcast' 'data_V_2' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 786 [1/1] (0.00ns)   --->   "%xs_exp_V_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_2, i32 23, i32 30"   --->   Operation 786 'partselect' 'xs_exp_V_3' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 787 [1/1] (0.00ns)   --->   "%p_Result_48 = trunc i32 %data_V_2"   --->   Operation 787 'trunc' 'p_Result_48' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 788 [1/1] (0.00ns)   --->   "%zext_ln346_2 = zext i8 %xs_exp_V_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 788 'zext' 'zext_ln346_2' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 789 [1/1] (1.91ns)   --->   "%add_ln346_2 = add i9 %zext_ln346_2, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 789 'add' 'add_ln346_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 790 [1/1] (0.00ns)   --->   "%isNeg_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_2, i32 8"   --->   Operation 790 'bitselect' 'isNeg_3' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 791 [1/1] (1.91ns)   --->   "%sub_ln1512 = sub i8 127, i8 %xs_exp_V_3"   --->   Operation 791 'sub' 'sub_ln1512' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln1512_2 = sext i8 %sub_ln1512"   --->   Operation 792 'sext' 'sext_ln1512_2' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 793 [1/1] (0.96ns)   --->   "%ush_3 = select i1 %isNeg_3, i9 %sext_ln1512_2, i9 %add_ln346_2"   --->   Operation 793 'select' 'ush_3' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 163 <SV = 132> <Delay = 6.97>
ST_163 : Operation 794 [1/1] (0.00ns)   --->   "%mantissa_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_48, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 794 'bitconcatenate' 'mantissa_2' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i25 %mantissa_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 795 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 796 [1/1] (0.00ns)   --->   "%sext_ln1488_2 = sext i9 %ush_3"   --->   Operation 796 'sext' 'sext_ln1488_2' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 797 [1/1] (0.00ns)   --->   "%zext_ln1488_3 = zext i32 %sext_ln1488_2"   --->   Operation 797 'zext' 'zext_ln1488_3' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_29 = lshr i79 %zext_ln15_2, i79 %zext_ln1488_3"   --->   Operation 798 'lshr' 'r_V_29' <Predicate = (isNeg_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_30 = shl i79 %zext_ln15_2, i79 %zext_ln1488_3"   --->   Operation 799 'shl' 'r_V_30' <Predicate = (!isNeg_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_29, i32 24"   --->   Operation 800 'bitselect' 'tmp_30' <Predicate = (isNeg_3)> <Delay = 0.00>
ST_163 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%zext_ln818_2 = zext i1 %tmp_30"   --->   Operation 801 'zext' 'zext_ln818_2' <Predicate = (isNeg_3)> <Delay = 0.00>
ST_163 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_30, i32 24, i32 55"   --->   Operation 802 'partselect' 'tmp_3' <Predicate = (!isNeg_3)> <Delay = 0.00>
ST_163 : Operation 803 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_2 = select i1 %isNeg_3, i32 %zext_ln818_2, i32 %tmp_3"   --->   Operation 803 'select' 'val_2' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_163 : Operation 804 [1/1] (2.55ns)   --->   "%result_V_9 = sub i32 0, i32 %val_2"   --->   Operation 804 'sub' 'result_V_9' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 133> <Delay = 6.28>
ST_164 : Operation 805 [1/1] (0.00ns)   --->   "%or_ln106 = or i32 %empty_81, i32 2" [guitar_effects.cpp:106]   --->   Operation 805 'or' 'or_ln106' <Predicate = (tmp_13)> <Delay = 0.00>
ST_164 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node output)   --->   "%p_Result_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_2, i32 31"   --->   Operation 806 'bitselect' 'p_Result_47' <Predicate = (tmp_13)> <Delay = 0.00>
ST_164 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node output)   --->   "%result_V_15 = select i1 %p_Result_47, i32 %result_V_9, i32 %val_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 807 'select' 'result_V_15' <Predicate = (tmp_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_164 : Operation 808 [1/1] (2.55ns) (out node of the LUT)   --->   "%output = add i32 %result_V_15, i32 %tmp_int_3" [guitar_effects.cpp:210]   --->   Operation 808 'add' 'output' <Predicate = (tmp_13)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 809 [1/1] (0.00ns)   --->   "%zext_ln213 = zext i32 %delay_buffer_index_load" [guitar_effects.cpp:213]   --->   Operation 809 'zext' 'zext_ln213' <Predicate = (tmp_13)> <Delay = 0.00>
ST_164 : Operation 810 [1/1] (0.00ns)   --->   "%delay_buffer_addr_2 = getelementptr i32 %delay_buffer, i64 0, i64 %zext_ln213" [guitar_effects.cpp:213]   --->   Operation 810 'getelementptr' 'delay_buffer_addr_2' <Predicate = (tmp_13)> <Delay = 0.00>
ST_164 : Operation 811 [1/1] (3.25ns)   --->   "%store_ln213 = store i32 %output, i17 %delay_buffer_addr_2" [guitar_effects.cpp:213]   --->   Operation 811 'store' 'store_ln213' <Predicate = (tmp_13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 88200> <RAM>
ST_164 : Operation 812 [1/1] (1.58ns)   --->   "%br_ln108 = br void %if.end20" [guitar_effects.cpp:108]   --->   Operation 812 'br' 'br_ln108' <Predicate = (tmp_13)> <Delay = 1.58>
ST_164 : Operation 813 [1/1] (0.00ns)   --->   "%axilite_out_local_3 = phi i32 %or_ln106, void %if.then16, i32 %axilite_out_local_2, void %if.end12" [guitar_effects.cpp:106]   --->   Operation 813 'phi' 'axilite_out_local_3' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 814 [1/1] (0.00ns)   --->   "%empty_82 = phi i32 %or_ln106, void %if.then16, i32 %empty_81, void %if.end12" [guitar_effects.cpp:106]   --->   Operation 814 'phi' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 815 [1/1] (0.00ns)   --->   "%tmp_int = phi i32 %output, void %if.then16, i32 %tmp_int_3, void %if.end12"   --->   Operation 815 'phi' 'tmp_int' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 816 [1/1] (1.58ns)   --->   "%br_ln109 = br i1 %trunc_ln23, void %if.end28, void %if.then24" [guitar_effects.cpp:109]   --->   Operation 816 'br' 'br_ln109' <Predicate = true> <Delay = 1.58>
ST_164 : Operation 817 [1/1] (0.00ns)   --->   "%shl_ln230 = shl i32 %current_sample_2, i32 1" [guitar_effects.cpp:230]   --->   Operation 817 'shl' 'shl_ln230' <Predicate = (trunc_ln23)> <Delay = 0.00>
ST_164 : Operation 818 [6/6] (6.28ns)   --->   "%conv_i2 = sitodp i32 %shl_ln230" [guitar_effects.cpp:230]   --->   Operation 818 'sitodp' 'conv_i2' <Predicate = (trunc_ln23)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 165 <SV = 134> <Delay = 6.28>
ST_165 : Operation 819 [5/6] (6.28ns)   --->   "%conv_i2 = sitodp i32 %shl_ln230" [guitar_effects.cpp:230]   --->   Operation 819 'sitodp' 'conv_i2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 166 <SV = 135> <Delay = 6.28>
ST_166 : Operation 820 [4/6] (6.28ns)   --->   "%conv_i2 = sitodp i32 %shl_ln230" [guitar_effects.cpp:230]   --->   Operation 820 'sitodp' 'conv_i2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 167 <SV = 136> <Delay = 6.28>
ST_167 : Operation 821 [3/6] (6.28ns)   --->   "%conv_i2 = sitodp i32 %shl_ln230" [guitar_effects.cpp:230]   --->   Operation 821 'sitodp' 'conv_i2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 168 <SV = 137> <Delay = 6.28>
ST_168 : Operation 822 [2/6] (6.28ns)   --->   "%conv_i2 = sitodp i32 %shl_ln230" [guitar_effects.cpp:230]   --->   Operation 822 'sitodp' 'conv_i2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 169 <SV = 138> <Delay = 6.28>
ST_169 : Operation 823 [1/6] (6.28ns)   --->   "%conv_i2 = sitodp i32 %shl_ln230" [guitar_effects.cpp:230]   --->   Operation 823 'sitodp' 'conv_i2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 170 <SV = 139> <Delay = 6.71>
ST_170 : Operation 824 [7/7] (6.71ns)   --->   "%mul1_i = dmul i64 %conv_i2, i64 3.14159" [guitar_effects.cpp:230]   --->   Operation 824 'dmul' 'mul1_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 140> <Delay = 6.71>
ST_171 : Operation 825 [6/7] (6.71ns)   --->   "%mul1_i = dmul i64 %conv_i2, i64 3.14159" [guitar_effects.cpp:230]   --->   Operation 825 'dmul' 'mul1_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 141> <Delay = 6.71>
ST_172 : Operation 826 [5/7] (6.71ns)   --->   "%mul1_i = dmul i64 %conv_i2, i64 3.14159" [guitar_effects.cpp:230]   --->   Operation 826 'dmul' 'mul1_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 142> <Delay = 6.71>
ST_173 : Operation 827 [4/7] (6.71ns)   --->   "%mul1_i = dmul i64 %conv_i2, i64 3.14159" [guitar_effects.cpp:230]   --->   Operation 827 'dmul' 'mul1_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 143> <Delay = 6.71>
ST_174 : Operation 828 [3/7] (6.71ns)   --->   "%mul1_i = dmul i64 %conv_i2, i64 3.14159" [guitar_effects.cpp:230]   --->   Operation 828 'dmul' 'mul1_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 144> <Delay = 6.71>
ST_175 : Operation 829 [2/7] (6.71ns)   --->   "%mul1_i = dmul i64 %conv_i2, i64 3.14159" [guitar_effects.cpp:230]   --->   Operation 829 'dmul' 'mul1_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 145> <Delay = 6.71>
ST_176 : Operation 830 [1/7] (6.71ns)   --->   "%mul1_i = dmul i64 %conv_i2, i64 3.14159" [guitar_effects.cpp:230]   --->   Operation 830 'dmul' 'mul1_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 146> <Delay = 6.71>
ST_177 : Operation 831 [7/7] (6.71ns)   --->   "%mul3_i = dmul i64 %mul1_i, i64 %conv2_i" [guitar_effects.cpp:230]   --->   Operation 831 'dmul' 'mul3_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 147> <Delay = 6.71>
ST_178 : Operation 832 [6/7] (6.71ns)   --->   "%mul3_i = dmul i64 %mul1_i, i64 %conv2_i" [guitar_effects.cpp:230]   --->   Operation 832 'dmul' 'mul3_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 148> <Delay = 6.71>
ST_179 : Operation 833 [5/7] (6.71ns)   --->   "%mul3_i = dmul i64 %mul1_i, i64 %conv2_i" [guitar_effects.cpp:230]   --->   Operation 833 'dmul' 'mul3_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 149> <Delay = 6.71>
ST_180 : Operation 834 [4/7] (6.71ns)   --->   "%mul3_i = dmul i64 %mul1_i, i64 %conv2_i" [guitar_effects.cpp:230]   --->   Operation 834 'dmul' 'mul3_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 150> <Delay = 6.71>
ST_181 : Operation 835 [3/7] (6.71ns)   --->   "%mul3_i = dmul i64 %mul1_i, i64 %conv2_i" [guitar_effects.cpp:230]   --->   Operation 835 'dmul' 'mul3_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 151> <Delay = 6.71>
ST_182 : Operation 836 [2/7] (6.71ns)   --->   "%mul3_i = dmul i64 %mul1_i, i64 %conv2_i" [guitar_effects.cpp:230]   --->   Operation 836 'dmul' 'mul3_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 152> <Delay = 6.71>
ST_183 : Operation 837 [1/7] (6.71ns)   --->   "%mul3_i = dmul i64 %mul1_i, i64 %conv2_i" [guitar_effects.cpp:230]   --->   Operation 837 'dmul' 'mul3_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 153> <Delay = 4.55>
ST_184 : Operation 838 [59/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 838 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 154> <Delay = 4.55>
ST_185 : Operation 839 [58/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 839 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 155> <Delay = 4.55>
ST_186 : Operation 840 [57/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 840 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 156> <Delay = 4.55>
ST_187 : Operation 841 [56/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 841 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 157> <Delay = 4.55>
ST_188 : Operation 842 [55/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 842 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 158> <Delay = 4.55>
ST_189 : Operation 843 [54/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 843 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 159> <Delay = 4.55>
ST_190 : Operation 844 [53/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 844 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 160> <Delay = 4.55>
ST_191 : Operation 845 [52/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 845 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 161> <Delay = 4.55>
ST_192 : Operation 846 [51/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 846 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 162> <Delay = 4.55>
ST_193 : Operation 847 [50/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 847 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 163> <Delay = 4.55>
ST_194 : Operation 848 [49/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 848 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 164> <Delay = 4.55>
ST_195 : Operation 849 [48/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 849 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 165> <Delay = 4.55>
ST_196 : Operation 850 [47/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 850 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 166> <Delay = 4.55>
ST_197 : Operation 851 [46/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 851 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 167> <Delay = 4.55>
ST_198 : Operation 852 [45/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 852 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 168> <Delay = 4.55>
ST_199 : Operation 853 [44/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 853 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 169> <Delay = 4.55>
ST_200 : Operation 854 [43/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 854 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 170> <Delay = 4.55>
ST_201 : Operation 855 [42/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 855 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 171> <Delay = 4.55>
ST_202 : Operation 856 [41/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 856 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 172> <Delay = 4.55>
ST_203 : Operation 857 [40/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 857 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 173> <Delay = 4.55>
ST_204 : Operation 858 [39/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 858 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 174> <Delay = 4.55>
ST_205 : Operation 859 [38/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 859 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 175> <Delay = 4.55>
ST_206 : Operation 860 [37/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 860 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 176> <Delay = 4.55>
ST_207 : Operation 861 [36/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 861 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 177> <Delay = 4.55>
ST_208 : Operation 862 [35/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 862 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 178> <Delay = 4.55>
ST_209 : Operation 863 [34/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 863 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 179> <Delay = 4.55>
ST_210 : Operation 864 [33/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 864 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 180> <Delay = 4.55>
ST_211 : Operation 865 [32/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 865 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 181> <Delay = 4.55>
ST_212 : Operation 866 [31/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 866 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 182> <Delay = 4.55>
ST_213 : Operation 867 [30/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 867 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 183> <Delay = 4.55>
ST_214 : Operation 868 [29/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 868 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 184> <Delay = 4.55>
ST_215 : Operation 869 [28/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 869 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 185> <Delay = 4.55>
ST_216 : Operation 870 [27/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 870 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 186> <Delay = 4.55>
ST_217 : Operation 871 [26/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 871 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 187> <Delay = 4.55>
ST_218 : Operation 872 [25/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 872 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 188> <Delay = 4.55>
ST_219 : Operation 873 [24/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 873 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 189> <Delay = 4.55>
ST_220 : Operation 874 [23/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 874 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 190> <Delay = 4.55>
ST_221 : Operation 875 [22/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 875 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 191> <Delay = 4.55>
ST_222 : Operation 876 [21/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 876 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 192> <Delay = 4.55>
ST_223 : Operation 877 [20/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 877 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 193> <Delay = 4.55>
ST_224 : Operation 878 [19/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 878 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 194> <Delay = 4.55>
ST_225 : Operation 879 [18/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 879 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 195> <Delay = 4.55>
ST_226 : Operation 880 [17/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 880 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 196> <Delay = 4.55>
ST_227 : Operation 881 [16/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 881 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 197> <Delay = 4.55>
ST_228 : Operation 882 [15/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 882 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 198> <Delay = 4.55>
ST_229 : Operation 883 [14/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 883 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 199> <Delay = 4.55>
ST_230 : Operation 884 [13/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 884 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 200> <Delay = 4.55>
ST_231 : Operation 885 [12/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 885 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 201> <Delay = 4.55>
ST_232 : Operation 886 [11/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 886 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 202> <Delay = 4.55>
ST_233 : Operation 887 [10/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 887 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 203> <Delay = 4.55>
ST_234 : Operation 888 [9/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 888 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 204> <Delay = 4.55>
ST_235 : Operation 889 [8/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 889 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 205> <Delay = 4.55>
ST_236 : Operation 890 [7/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 890 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 206> <Delay = 4.55>
ST_237 : Operation 891 [6/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 891 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 207> <Delay = 4.55>
ST_238 : Operation 892 [5/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 892 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 208> <Delay = 4.55>
ST_239 : Operation 893 [4/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 893 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 209> <Delay = 4.55>
ST_240 : Operation 894 [3/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 894 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 210> <Delay = 4.55>
ST_241 : Operation 895 [2/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 895 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 211> <Delay = 6.68>
ST_242 : Operation 896 [1/1] (0.00ns)   --->   "%wah_buffer_index_load = load i32 %wah_buffer_index" [guitar_effects.cpp:227]   --->   Operation 896 'load' 'wah_buffer_index_load' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 897 [1/1] (0.00ns)   --->   "%zext_ln226 = zext i32 %wah_buffer_index_load" [guitar_effects.cpp:226]   --->   Operation 897 'zext' 'zext_ln226' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 898 [1/1] (0.00ns)   --->   "%wah_values_buffer_addr_1 = getelementptr i32 %wah_values_buffer, i64 0, i64 %zext_ln226" [guitar_effects.cpp:226]   --->   Operation 898 'getelementptr' 'wah_values_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 899 [1/1] (3.25ns)   --->   "%store_ln226 = store i32 %tmp_int, i7 %wah_values_buffer_addr_1" [guitar_effects.cpp:226]   --->   Operation 899 'store' 'store_ln226' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_242 : Operation 900 [1/1] (2.55ns)   --->   "%add_ln227 = add i32 %wah_buffer_index_load, i32 1" [guitar_effects.cpp:227]   --->   Operation 900 'add' 'add_ln227' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 901 [36/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln227, i32 100" [guitar_effects.cpp:227]   --->   Operation 901 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 902 [1/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:230]   --->   Operation 902 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 212> <Delay = 5.82>
ST_243 : Operation 903 [35/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln227, i32 100" [guitar_effects.cpp:227]   --->   Operation 903 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 904 [2/2] (5.82ns)   --->   "%tmp_2 = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 904 'call' 'tmp_2' <Predicate = true> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 244 <SV = 213> <Delay = 6.16>
ST_244 : Operation 905 [34/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln227, i32 100" [guitar_effects.cpp:227]   --->   Operation 905 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 906 [1/2] (6.16ns)   --->   "%tmp_2 = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 906 'call' 'tmp_2' <Predicate = true> <Delay = 6.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 245 <SV = 214> <Delay = 6.71>
ST_245 : Operation 907 [33/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln227, i32 100" [guitar_effects.cpp:227]   --->   Operation 907 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 908 [7/7] (6.71ns)   --->   "%mul4_i = dmul i64 %tmp_2, i64 0.5" [guitar_effects.cpp:230]   --->   Operation 908 'dmul' 'mul4_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 215> <Delay = 6.71>
ST_246 : Operation 909 [32/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln227, i32 100" [guitar_effects.cpp:227]   --->   Operation 909 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 910 [6/7] (6.71ns)   --->   "%mul4_i = dmul i64 %tmp_2, i64 0.5" [guitar_effects.cpp:230]   --->   Operation 910 'dmul' 'mul4_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 216> <Delay = 6.71>
ST_247 : Operation 911 [31/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln227, i32 100" [guitar_effects.cpp:227]   --->   Operation 911 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 912 [5/7] (6.71ns)   --->   "%mul4_i = dmul i64 %tmp_2, i64 0.5" [guitar_effects.cpp:230]   --->   Operation 912 'dmul' 'mul4_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 217> <Delay = 6.71>
ST_248 : Operation 913 [30/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln227, i32 100" [guitar_effects.cpp:227]   --->   Operation 913 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 914 [4/7] (6.71ns)   --->   "%mul4_i = dmul i64 %tmp_2, i64 0.5" [guitar_effects.cpp:230]   --->   Operation 914 'dmul' 'mul4_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 218> <Delay = 6.71>
ST_249 : Operation 915 [29/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln227, i32 100" [guitar_effects.cpp:227]   --->   Operation 915 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 916 [3/7] (6.71ns)   --->   "%mul4_i = dmul i64 %tmp_2, i64 0.5" [guitar_effects.cpp:230]   --->   Operation 916 'dmul' 'mul4_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 219> <Delay = 6.71>
ST_250 : Operation 917 [28/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln227, i32 100" [guitar_effects.cpp:227]   --->   Operation 917 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 918 [2/7] (6.71ns)   --->   "%mul4_i = dmul i64 %tmp_2, i64 0.5" [guitar_effects.cpp:230]   --->   Operation 918 'dmul' 'mul4_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 220> <Delay = 6.71>
ST_251 : Operation 919 [27/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln227, i32 100" [guitar_effects.cpp:227]   --->   Operation 919 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 920 [1/7] (6.71ns)   --->   "%mul4_i = dmul i64 %tmp_2, i64 0.5" [guitar_effects.cpp:230]   --->   Operation 920 'dmul' 'mul4_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 221> <Delay = 7.29>
ST_252 : Operation 921 [26/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln227, i32 100" [guitar_effects.cpp:227]   --->   Operation 921 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 922 [7/7] (7.29ns)   --->   "%add5_i = dadd i64 %mul4_i, i64 0.5" [guitar_effects.cpp:230]   --->   Operation 922 'dadd' 'add5_i' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 222> <Delay = 7.29>
ST_253 : Operation 923 [25/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln227, i32 100" [guitar_effects.cpp:227]   --->   Operation 923 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 924 [6/7] (7.29ns)   --->   "%add5_i = dadd i64 %mul4_i, i64 0.5" [guitar_effects.cpp:230]   --->   Operation 924 'dadd' 'add5_i' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 223> <Delay = 7.29>
ST_254 : Operation 925 [24/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln227, i32 100" [guitar_effects.cpp:227]   --->   Operation 925 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 926 [5/7] (7.29ns)   --->   "%add5_i = dadd i64 %mul4_i, i64 0.5" [guitar_effects.cpp:230]   --->   Operation 926 'dadd' 'add5_i' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 224> <Delay = 7.29>
ST_255 : Operation 927 [23/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln227, i32 100" [guitar_effects.cpp:227]   --->   Operation 927 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 928 [4/7] (7.29ns)   --->   "%add5_i = dadd i64 %mul4_i, i64 0.5" [guitar_effects.cpp:230]   --->   Operation 928 'dadd' 'add5_i' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 225> <Delay = 7.29>
ST_256 : Operation 929 [22/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln227, i32 100" [guitar_effects.cpp:227]   --->   Operation 929 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 930 [3/7] (7.29ns)   --->   "%add5_i = dadd i64 %mul4_i, i64 0.5" [guitar_effects.cpp:230]   --->   Operation 930 'dadd' 'add5_i' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 226> <Delay = 7.29>
ST_257 : Operation 931 [21/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln227, i32 100" [guitar_effects.cpp:227]   --->   Operation 931 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 932 [2/7] (7.29ns)   --->   "%add5_i = dadd i64 %mul4_i, i64 0.5" [guitar_effects.cpp:230]   --->   Operation 932 'dadd' 'add5_i' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 227> <Delay = 7.29>
ST_258 : Operation 933 [20/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln227, i32 100" [guitar_effects.cpp:227]   --->   Operation 933 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 934 [1/7] (7.29ns)   --->   "%add5_i = dadd i64 %mul4_i, i64 0.5" [guitar_effects.cpp:230]   --->   Operation 934 'dadd' 'add5_i' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 228> <Delay = 6.71>
ST_259 : Operation 935 [19/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln227, i32 100" [guitar_effects.cpp:227]   --->   Operation 935 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 936 [7/7] (6.71ns)   --->   "%dc_3 = dmul i64 %add5_i, i64 20" [guitar_effects.cpp:230]   --->   Operation 936 'dmul' 'dc_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 229> <Delay = 6.71>
ST_260 : Operation 937 [18/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln227, i32 100" [guitar_effects.cpp:227]   --->   Operation 937 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 938 [6/7] (6.71ns)   --->   "%dc_3 = dmul i64 %add5_i, i64 20" [guitar_effects.cpp:230]   --->   Operation 938 'dmul' 'dc_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 230> <Delay = 6.71>
ST_261 : Operation 939 [17/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln227, i32 100" [guitar_effects.cpp:227]   --->   Operation 939 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 940 [5/7] (6.71ns)   --->   "%dc_3 = dmul i64 %add5_i, i64 20" [guitar_effects.cpp:230]   --->   Operation 940 'dmul' 'dc_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 231> <Delay = 6.71>
ST_262 : Operation 941 [16/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln227, i32 100" [guitar_effects.cpp:227]   --->   Operation 941 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 942 [4/7] (6.71ns)   --->   "%dc_3 = dmul i64 %add5_i, i64 20" [guitar_effects.cpp:230]   --->   Operation 942 'dmul' 'dc_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 232> <Delay = 6.71>
ST_263 : Operation 943 [15/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln227, i32 100" [guitar_effects.cpp:227]   --->   Operation 943 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 944 [3/7] (6.71ns)   --->   "%dc_3 = dmul i64 %add5_i, i64 20" [guitar_effects.cpp:230]   --->   Operation 944 'dmul' 'dc_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 233> <Delay = 6.71>
ST_264 : Operation 945 [14/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln227, i32 100" [guitar_effects.cpp:227]   --->   Operation 945 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 946 [2/7] (6.71ns)   --->   "%dc_3 = dmul i64 %add5_i, i64 20" [guitar_effects.cpp:230]   --->   Operation 946 'dmul' 'dc_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 234> <Delay = 6.71>
ST_265 : Operation 947 [13/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln227, i32 100" [guitar_effects.cpp:227]   --->   Operation 947 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 948 [1/7] (6.71ns)   --->   "%dc_3 = dmul i64 %add5_i, i64 20" [guitar_effects.cpp:230]   --->   Operation 948 'dmul' 'dc_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 235> <Delay = 6.94>
ST_266 : Operation 949 [12/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln227, i32 100" [guitar_effects.cpp:227]   --->   Operation 949 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 950 [1/1] (0.00ns)   --->   "%data_V_3 = bitcast i64 %dc_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488]   --->   Operation 950 'bitcast' 'data_V_3' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 951 [1/1] (0.00ns)   --->   "%p_Result_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_3, i32 63"   --->   Operation 951 'bitselect' 'p_Result_49' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 952 [1/1] (0.00ns)   --->   "%xs_exp_V_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_3, i32 52, i32 62"   --->   Operation 952 'partselect' 'xs_exp_V_4' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 953 [1/1] (0.00ns)   --->   "%p_Result_50 = trunc i64 %data_V_3"   --->   Operation 953 'trunc' 'p_Result_50' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 954 [1/1] (0.00ns)   --->   "%mantissa_3 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %p_Result_50, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 954 'bitconcatenate' 'mantissa_3' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 955 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i54 %mantissa_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 955 'zext' 'zext_ln15_3' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 956 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i11 %xs_exp_V_4" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:515]   --->   Operation 956 'zext' 'zext_ln515' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 957 [1/1] (1.63ns)   --->   "%add_ln515 = add i12 %zext_ln515, i12 3073" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:515]   --->   Operation 957 'add' 'add_ln515' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 958 [1/1] (0.00ns)   --->   "%isNeg_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515, i32 11"   --->   Operation 958 'bitselect' 'isNeg_4' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 959 [1/1] (1.63ns)   --->   "%sub_ln1512_2 = sub i11 1023, i11 %xs_exp_V_4"   --->   Operation 959 'sub' 'sub_ln1512_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 960 [1/1] (0.00ns)   --->   "%sext_ln1512_3 = sext i11 %sub_ln1512_2"   --->   Operation 960 'sext' 'sext_ln1512_3' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 961 [1/1] (0.69ns)   --->   "%ush_4 = select i1 %isNeg_4, i12 %sext_ln1512_3, i12 %add_ln515"   --->   Operation 961 'select' 'ush_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_266 : Operation 962 [1/1] (0.00ns)   --->   "%sext_ln1488_3 = sext i12 %ush_4"   --->   Operation 962 'sext' 'sext_ln1488_3' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 963 [1/1] (0.00ns)   --->   "%zext_ln1488_4 = zext i32 %sext_ln1488_3"   --->   Operation 963 'zext' 'zext_ln1488_4' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%r_V_31 = lshr i137 %zext_ln15_3, i137 %zext_ln1488_4"   --->   Operation 964 'lshr' 'r_V_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 965 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%r_V_32 = shl i137 %zext_ln15_3, i137 %zext_ln1488_4"   --->   Operation 965 'shl' 'r_V_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V_31, i32 53"   --->   Operation 966 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%zext_ln818_3 = zext i1 %tmp_34"   --->   Operation 967 'zext' 'zext_ln818_3' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_32, i32 53, i32 84"   --->   Operation 968 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 969 [1/1] (4.61ns) (out node of the LUT)   --->   "%val_3 = select i1 %isNeg_4, i32 %zext_ln818_3, i32 %tmp_4"   --->   Operation 969 'select' 'val_3' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 267 <SV = 236> <Delay = 4.13>
ST_267 : Operation 970 [11/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln227, i32 100" [guitar_effects.cpp:227]   --->   Operation 970 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 971 [1/1] (2.55ns)   --->   "%result_V_12 = sub i32 0, i32 %val_3"   --->   Operation 971 'sub' 'result_V_12' <Predicate = (p_Result_49)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 972 [1/1] (0.69ns)   --->   "%result_V_16 = select i1 %p_Result_49, i32 %result_V_12, i32 %val_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 972 'select' 'result_V_16' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 268 <SV = 237> <Delay = 6.91>
ST_268 : Operation 973 [10/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln227, i32 100" [guitar_effects.cpp:227]   --->   Operation 973 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 974 [1/1] (0.00ns)   --->   "%sext_ln238_1 = sext i32 %result_V_16" [guitar_effects.cpp:238]   --->   Operation 974 'sext' 'sext_ln238_1' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 975 [2/2] (6.91ns)   --->   "%mul_ln238 = mul i41 %sext_ln238_1, i41 200" [guitar_effects.cpp:238]   --->   Operation 975 'mul' 'mul_ln238' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 238> <Delay = 6.91>
ST_269 : Operation 976 [9/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln227, i32 100" [guitar_effects.cpp:227]   --->   Operation 976 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 977 [1/2] (6.91ns)   --->   "%mul_ln238 = mul i41 %sext_ln238_1, i41 200" [guitar_effects.cpp:238]   --->   Operation 977 'mul' 'mul_ln238' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 239> <Delay = 4.13>
ST_270 : Operation 978 [8/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln227, i32 100" [guitar_effects.cpp:227]   --->   Operation 978 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 979 [1/1] (0.00ns)   --->   "%sext_ln238_2 = sext i41 %mul_ln238" [guitar_effects.cpp:238]   --->   Operation 979 'sext' 'sext_ln238_2' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 980 [1/1] (3.52ns)   --->   "%add_ln238 = add i64 %sext_ln238_2, i64 %wah_coeffs_read" [guitar_effects.cpp:238]   --->   Operation 980 'add' 'add_ln238' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 981 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln238, i32 1, i32 63" [guitar_effects.cpp:238]   --->   Operation 981 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 982 [1/1] (0.00ns)   --->   "%sext_ln238 = sext i63 %trunc_ln" [guitar_effects.cpp:238]   --->   Operation 982 'sext' 'sext_ln238' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 983 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i64 %sext_ln238" [guitar_effects.cpp:238]   --->   Operation 983 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>

State 271 <SV = 240> <Delay = 7.30>
ST_271 : Operation 984 [7/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln227, i32 100" [guitar_effects.cpp:227]   --->   Operation 984 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 985 [7/7] (7.30ns)   --->   "%empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_addr_1, i32 100" [guitar_effects.cpp:238]   --->   Operation 985 'readreq' 'empty_83' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 272 <SV = 241> <Delay = 7.30>
ST_272 : Operation 986 [6/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln227, i32 100" [guitar_effects.cpp:227]   --->   Operation 986 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 987 [6/7] (7.30ns)   --->   "%empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_addr_1, i32 100" [guitar_effects.cpp:238]   --->   Operation 987 'readreq' 'empty_83' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 273 <SV = 242> <Delay = 7.30>
ST_273 : Operation 988 [5/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln227, i32 100" [guitar_effects.cpp:227]   --->   Operation 988 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 989 [5/7] (7.30ns)   --->   "%empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_addr_1, i32 100" [guitar_effects.cpp:238]   --->   Operation 989 'readreq' 'empty_83' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 274 <SV = 243> <Delay = 7.30>
ST_274 : Operation 990 [4/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln227, i32 100" [guitar_effects.cpp:227]   --->   Operation 990 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 991 [4/7] (7.30ns)   --->   "%empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_addr_1, i32 100" [guitar_effects.cpp:238]   --->   Operation 991 'readreq' 'empty_83' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 275 <SV = 244> <Delay = 7.30>
ST_275 : Operation 992 [3/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln227, i32 100" [guitar_effects.cpp:227]   --->   Operation 992 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 993 [3/7] (7.30ns)   --->   "%empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_addr_1, i32 100" [guitar_effects.cpp:238]   --->   Operation 993 'readreq' 'empty_83' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 276 <SV = 245> <Delay = 7.30>
ST_276 : Operation 994 [2/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln227, i32 100" [guitar_effects.cpp:227]   --->   Operation 994 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 995 [2/7] (7.30ns)   --->   "%empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_addr_1, i32 100" [guitar_effects.cpp:238]   --->   Operation 995 'readreq' 'empty_83' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 277 <SV = 246> <Delay = 7.30>
ST_277 : Operation 996 [1/1] (0.00ns)   --->   "%or_ln111 = or i32 %empty_82, i32 1" [guitar_effects.cpp:111]   --->   Operation 996 'or' 'or_ln111' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 997 [1/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln227, i32 100" [guitar_effects.cpp:227]   --->   Operation 997 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 998 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %wah_buffer_index_1" [guitar_effects.cpp:77]   --->   Operation 998 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 999 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i8 %trunc_ln77" [guitar_effects.cpp:77]   --->   Operation 999 'sext' 'sext_ln77' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 1000 [1/7] (7.30ns)   --->   "%empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_addr_1, i32 100" [guitar_effects.cpp:238]   --->   Operation 1000 'readreq' 'empty_83' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_277 : Operation 1001 [1/1] (1.58ns)   --->   "%br_ln238 = br void %for.body.i" [guitar_effects.cpp:238]   --->   Operation 1001 'br' 'br_ln238' <Predicate = true> <Delay = 1.58>

State 278 <SV = 247> <Delay = 5.35>
ST_278 : Operation 1002 [1/1] (0.00ns)   --->   "%i = phi i7 %add_ln238_1, void %for.body.i.split_ifconv, i7 0, void %if.then24" [guitar_effects.cpp:240]   --->   Operation 1002 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 1003 [1/1] (0.00ns)   --->   "%result_2 = phi i23 %result_3, void %for.body.i.split_ifconv, i23 0, void %if.then24"   --->   Operation 1003 'phi' 'result_2' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 1004 [1/1] (1.48ns)   --->   "%icmp_ln238 = icmp_eq  i7 %i, i7 100" [guitar_effects.cpp:238]   --->   Operation 1004 'icmp' 'icmp_ln238' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 1005 [1/1] (0.00ns)   --->   "%empty_84 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 1005 'speclooptripcount' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 1006 [1/1] (1.87ns)   --->   "%add_ln238_1 = add i7 %i, i7 1" [guitar_effects.cpp:238]   --->   Operation 1006 'add' 'add_ln238_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 1007 [1/1] (0.00ns)   --->   "%br_ln238 = br i1 %icmp_ln238, void %for.body.i.split_ifconv, void %_Z3wahiiiRiPiPA100_8ap_fixedILi16ELin16EL9ap_q_mode5EL9ap_o_mode3ELi0EERS4_.exit" [guitar_effects.cpp:238]   --->   Operation 1007 'br' 'br_ln238' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 1008 [1/1] (0.00ns)   --->   "%zext_ln240 = zext i7 %i" [guitar_effects.cpp:240]   --->   Operation 1008 'zext' 'zext_ln240' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_278 : Operation 1009 [1/1] (1.91ns)   --->   "%sub_ln240 = sub i9 %sext_ln77, i9 %zext_ln240" [guitar_effects.cpp:240]   --->   Operation 1009 'sub' 'sub_ln240' <Predicate = (!icmp_ln238)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 1010 [13/13] (3.44ns)   --->   "%coeff_index = srem i9 %sub_ln240, i9 100" [guitar_effects.cpp:240]   --->   Operation 1010 'srem' 'coeff_index' <Predicate = (!icmp_ln238)> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 1011 [1/1] (1.58ns)   --->   "%store_ln113 = store i32 %wah_buffer_index_1, i32 %wah_buffer_index" [guitar_effects.cpp:113]   --->   Operation 1011 'store' 'store_ln113' <Predicate = (icmp_ln238)> <Delay = 1.58>

State 279 <SV = 248> <Delay = 3.44>
ST_279 : Operation 1012 [12/13] (3.44ns)   --->   "%coeff_index = srem i9 %sub_ln240, i9 100" [guitar_effects.cpp:240]   --->   Operation 1012 'srem' 'coeff_index' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 249> <Delay = 3.44>
ST_280 : Operation 1013 [11/13] (3.44ns)   --->   "%coeff_index = srem i9 %sub_ln240, i9 100" [guitar_effects.cpp:240]   --->   Operation 1013 'srem' 'coeff_index' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 250> <Delay = 3.44>
ST_281 : Operation 1014 [10/13] (3.44ns)   --->   "%coeff_index = srem i9 %sub_ln240, i9 100" [guitar_effects.cpp:240]   --->   Operation 1014 'srem' 'coeff_index' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 251> <Delay = 3.44>
ST_282 : Operation 1015 [9/13] (3.44ns)   --->   "%coeff_index = srem i9 %sub_ln240, i9 100" [guitar_effects.cpp:240]   --->   Operation 1015 'srem' 'coeff_index' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 252> <Delay = 3.44>
ST_283 : Operation 1016 [8/13] (3.44ns)   --->   "%coeff_index = srem i9 %sub_ln240, i9 100" [guitar_effects.cpp:240]   --->   Operation 1016 'srem' 'coeff_index' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 253> <Delay = 3.44>
ST_284 : Operation 1017 [7/13] (3.44ns)   --->   "%coeff_index = srem i9 %sub_ln240, i9 100" [guitar_effects.cpp:240]   --->   Operation 1017 'srem' 'coeff_index' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 254> <Delay = 3.44>
ST_285 : Operation 1018 [6/13] (3.44ns)   --->   "%coeff_index = srem i9 %sub_ln240, i9 100" [guitar_effects.cpp:240]   --->   Operation 1018 'srem' 'coeff_index' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 255> <Delay = 3.44>
ST_286 : Operation 1019 [5/13] (3.44ns)   --->   "%coeff_index = srem i9 %sub_ln240, i9 100" [guitar_effects.cpp:240]   --->   Operation 1019 'srem' 'coeff_index' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 256> <Delay = 3.44>
ST_287 : Operation 1020 [4/13] (3.44ns)   --->   "%coeff_index = srem i9 %sub_ln240, i9 100" [guitar_effects.cpp:240]   --->   Operation 1020 'srem' 'coeff_index' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 257> <Delay = 3.44>
ST_288 : Operation 1021 [3/13] (3.44ns)   --->   "%coeff_index = srem i9 %sub_ln240, i9 100" [guitar_effects.cpp:240]   --->   Operation 1021 'srem' 'coeff_index' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 258> <Delay = 3.44>
ST_289 : Operation 1022 [2/13] (3.44ns)   --->   "%coeff_index = srem i9 %sub_ln240, i9 100" [guitar_effects.cpp:240]   --->   Operation 1022 'srem' 'coeff_index' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 259> <Delay = 6.69>
ST_290 : Operation 1023 [1/13] (3.44ns)   --->   "%coeff_index = srem i9 %sub_ln240, i9 100" [guitar_effects.cpp:240]   --->   Operation 1023 'srem' 'coeff_index' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_290 : Operation 1024 [1/1] (0.00ns)   --->   "%trunc_ln241 = trunc i7 %coeff_index" [guitar_effects.cpp:241]   --->   Operation 1024 'trunc' 'trunc_ln241' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 1025 [1/1] (0.00ns)   --->   "%zext_ln241 = zext i7 %trunc_ln241" [guitar_effects.cpp:241]   --->   Operation 1025 'zext' 'zext_ln241' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 1026 [1/1] (0.00ns)   --->   "%wah_values_buffer_addr_2 = getelementptr i32 %wah_values_buffer, i64 0, i64 %zext_ln241" [guitar_effects.cpp:241]   --->   Operation 1026 'getelementptr' 'wah_values_buffer_addr_2' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 1027 [2/2] (3.25ns)   --->   "%r_V_33 = load i7 %wah_values_buffer_addr_2" [guitar_effects.cpp:241]   --->   Operation 1027 'load' 'r_V_33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 291 <SV = 260> <Delay = 7.30>
ST_291 : Operation 1028 [1/2] (3.25ns)   --->   "%r_V_33 = load i7 %wah_values_buffer_addr_2" [guitar_effects.cpp:241]   --->   Operation 1028 'load' 'r_V_33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_291 : Operation 1029 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i64 %gmem_addr_1"   --->   Operation 1029 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 292 <SV = 261> <Delay = 6.91>
ST_292 : Operation 1030 [1/1] (0.00ns)   --->   "%sext_ln1317_2 = sext i32 %r_V_33"   --->   Operation 1030 'sext' 'sext_ln1317_2' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 1031 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i16 %gmem_addr_1_read"   --->   Operation 1031 'sext' 'sext_ln1319' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 1032 [2/2] (6.91ns)   --->   "%r_V_37 = mul i48 %sext_ln1317_2, i48 %sext_ln1319"   --->   Operation 1032 'mul' 'r_V_37' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 262> <Delay = 6.91>
ST_293 : Operation 1033 [1/2] (6.91ns)   --->   "%r_V_37 = mul i48 %sext_ln1317_2, i48 %sext_ln1319"   --->   Operation 1033 'mul' 'r_V_37' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 1034 [1/1] (0.00ns)   --->   "%ret_V_12 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %r_V_37, i32 32, i32 47"   --->   Operation 1034 'partselect' 'ret_V_12' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 1035 [1/1] (0.00ns)   --->   "%trunc_ln1049_2 = trunc i48 %r_V_37"   --->   Operation 1035 'trunc' 'trunc_ln1049_2' <Predicate = true> <Delay = 0.00>

State 294 <SV = 263> <Delay = 4.75>
ST_294 : Operation 1036 [1/1] (0.00ns)   --->   "%specloopname_ln237 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [guitar_effects.cpp:237]   --->   Operation 1036 'specloopname' 'specloopname_ln237' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node result_3)   --->   "%p_Result_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %r_V_37, i32 47"   --->   Operation 1037 'bitselect' 'p_Result_42' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 1038 [1/1] (2.47ns)   --->   "%icmp_ln1049_2 = icmp_eq  i32 %trunc_ln1049_2, i32 0"   --->   Operation 1038 'icmp' 'icmp_ln1049_2' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 1039 [1/1] (2.07ns)   --->   "%ret_V_13 = add i16 %ret_V_12, i16 1"   --->   Operation 1039 'add' 'ret_V_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node result_3)   --->   "%select_ln1048_2 = select i1 %icmp_ln1049_2, i16 %ret_V_12, i16 %ret_V_13"   --->   Operation 1040 'select' 'select_ln1048_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_294 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node result_3)   --->   "%ret_V_14 = select i1 %p_Result_42, i16 %select_ln1048_2, i16 %ret_V_12"   --->   Operation 1041 'select' 'ret_V_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_294 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node result_3)   --->   "%sext_ln241 = sext i16 %ret_V_14" [guitar_effects.cpp:241]   --->   Operation 1042 'sext' 'sext_ln241' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 1043 [1/1] (2.28ns) (out node of the LUT)   --->   "%result_3 = add i23 %sext_ln241, i23 %result_2" [guitar_effects.cpp:241]   --->   Operation 1043 'add' 'result_3' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 1044 [1/1] (0.00ns)   --->   "%br_ln238 = br void %for.body.i" [guitar_effects.cpp:238]   --->   Operation 1044 'br' 'br_ln238' <Predicate = true> <Delay = 0.00>

State 295 <SV = 248> <Delay = 7.30>
ST_295 : Operation 1045 [7/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_1, i32 1" [guitar_effects.cpp:243]   --->   Operation 1045 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 296 <SV = 249> <Delay = 7.30>
ST_296 : Operation 1046 [6/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_1, i32 1" [guitar_effects.cpp:243]   --->   Operation 1046 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 297 <SV = 250> <Delay = 7.30>
ST_297 : Operation 1047 [5/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_1, i32 1" [guitar_effects.cpp:243]   --->   Operation 1047 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 298 <SV = 251> <Delay = 7.30>
ST_298 : Operation 1048 [4/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_1, i32 1" [guitar_effects.cpp:243]   --->   Operation 1048 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 299 <SV = 252> <Delay = 7.30>
ST_299 : Operation 1049 [3/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_1, i32 1" [guitar_effects.cpp:243]   --->   Operation 1049 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 300 <SV = 253> <Delay = 7.30>
ST_300 : Operation 1050 [2/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_1, i32 1" [guitar_effects.cpp:243]   --->   Operation 1050 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 301 <SV = 254> <Delay = 7.30>
ST_301 : Operation 1051 [1/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_1, i32 1" [guitar_effects.cpp:243]   --->   Operation 1051 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 302 <SV = 255> <Delay = 7.30>
ST_302 : Operation 1052 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_1 = read i16 @_ssdm_op_Read.m_axi.i16P1A, i64 %gmem_addr_1" [guitar_effects.cpp:243]   --->   Operation 1052 'read' 'gmem_addr_1_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 303 <SV = 256> <Delay = 1.58>
ST_303 : Operation 1053 [1/1] (0.00ns)   --->   "%sext_ln238_3 = sext i23 %result_2" [guitar_effects.cpp:238]   --->   Operation 1053 'sext' 'sext_ln238_3' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 1054 [1/1] (1.58ns)   --->   "%store_ln113 = store i16 %gmem_addr_1_read_1, i16 %debug_output_local_0" [guitar_effects.cpp:113]   --->   Operation 1054 'store' 'store_ln113' <Predicate = true> <Delay = 1.58>
ST_303 : Operation 1055 [1/1] (1.58ns)   --->   "%br_ln113 = br void %if.end28" [guitar_effects.cpp:113]   --->   Operation 1055 'br' 'br_ln113' <Predicate = true> <Delay = 1.58>

State 304 <SV = 257> <Delay = 1.58>
ST_304 : Operation 1056 [1/1] (0.00ns)   --->   "%axilite_out_local_4 = phi i32 %or_ln111, void %_Z3wahiiiRiPiPA100_8ap_fixedILi16ELin16EL9ap_q_mode5EL9ap_o_mode3ELi0EERS4_.exit, i32 %axilite_out_local_3, void %if.end20" [guitar_effects.cpp:111]   --->   Operation 1056 'phi' 'axilite_out_local_4' <Predicate = true> <Delay = 0.00>
ST_304 : Operation 1057 [1/1] (0.00ns)   --->   "%empty_85 = phi i32 %or_ln111, void %_Z3wahiiiRiPiPA100_8ap_fixedILi16ELin16EL9ap_q_mode5EL9ap_o_mode3ELi0EERS4_.exit, i32 %empty_82, void %if.end20" [guitar_effects.cpp:111]   --->   Operation 1057 'phi' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_304 : Operation 1058 [1/1] (0.00ns)   --->   "%tmp_int_8 = phi i32 %sext_ln238_3, void %_Z3wahiiiRiPiPA100_8ap_fixedILi16ELin16EL9ap_q_mode5EL9ap_o_mode3ELi0EERS4_.exit, i32 %tmp_int, void %if.end20"   --->   Operation 1058 'phi' 'tmp_int_8' <Predicate = true> <Delay = 0.00>
ST_304 : Operation 1059 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %tmp_last_V, void %if.end41, void %while.end" [guitar_effects.cpp:125]   --->   Operation 1059 'br' 'br_ln125' <Predicate = true> <Delay = 0.00>
ST_304 : Operation 1060 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i32 %tmp_int_8, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 0, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 1060 'write' 'write_ln304' <Predicate = (!tmp_last_V)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_304 : Operation 1061 [1/1] (1.58ns)   --->   "%store_ln88 = store i32 %axilite_out_local_4, i32 %axilite_out_local_0" [guitar_effects.cpp:88]   --->   Operation 1061 'store' 'store_ln88' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_304 : Operation 1062 [1/1] (1.58ns)   --->   "%store_ln88 = store i32 %empty_85, i32 %empty_78" [guitar_effects.cpp:88]   --->   Operation 1062 'store' 'store_ln88' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_304 : Operation 1063 [1/1] (1.58ns)   --->   "%store_ln88 = store i32 %current_sample, i32 %current_sample_1" [guitar_effects.cpp:88]   --->   Operation 1063 'store' 'store_ln88' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_304 : Operation 1064 [1/1] (0.00ns)   --->   "%debug_output_local_0_load = load i16 %debug_output_local_0"   --->   Operation 1064 'load' 'debug_output_local_0_load' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_304 : Operation 1065 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i32 %tmp_int_8, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 1, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 1065 'write' 'write_ln304' <Predicate = (tmp_last_V)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_304 : Operation 1066 [1/1] (1.00ns)   --->   "%write_ln111 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %axilite_out, i32 %axilite_out_local_4" [guitar_effects.cpp:111]   --->   Operation 1066 'write' 'write_ln111' <Predicate = (tmp_last_V)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_304 : Operation 1067 [1/1] (1.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %debug_output, i16 %debug_output_local_0_load"   --->   Operation 1067 'write' 'write_ln0' <Predicate = (tmp_last_V)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 305 <SV = 258> <Delay = 0.00>
ST_305 : Operation 1068 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i32 %tmp_int_8, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 0, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 1068 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_305 : Operation 1069 [1/1] (0.00ns)   --->   "%br_ln88 = br void %while.body" [guitar_effects.cpp:88]   --->   Operation 1069 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>

State 306 <SV = 258> <Delay = 0.00>
ST_306 : Operation 1070 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i32 %tmp_int_8, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 1, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 1070 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_306 : Operation 1071 [1/1] (0.00ns)   --->   "%ret_ln134 = ret" [guitar_effects.cpp:134]   --->   Operation 1071 'ret' 'ret_ln134' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ INPUT_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axilite_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ control]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ distortion_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ distortion_clip_factor]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ compression_min_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ compression_max_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ compression_zero_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ delay_mult]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ delay_samples]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tempo]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wah_coeffs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ debug_output]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ lpf_coefficients]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_256_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K0_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K1_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K2_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K3_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K4_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                           (alloca           ) [ 0110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
wah_coeffs_read                 (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
tempo_read                      (read             ) [ 0011111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
delay_samples_read              (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
delay_mult_read                 (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
compression_zero_threshold_read (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
compression_max_threshold_read  (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
compression_min_threshold_read  (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
distortion_clip_factor_read     (read             ) [ 0011111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
distortion_threshold_read       (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
control_read                    (read             ) [ 0011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_loc                           (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
trunc_ln23                      (trunc            ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
spectopmodule_ln23              (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln23              (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
compression_buffer              (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
delay_buffer                    (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
wah_values_buffer               (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
store_ln64                      (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln64                         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_load                          (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast                          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond3618                    (icmp             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_70                        (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_71                        (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
compression_buffer_addr         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                       (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                       (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_72                        (alloca           ) [ 0011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                       (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_load81                        (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast5                         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond3565                    (icmp             ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_73                        (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_74                        (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
delay_buffer_addr               (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                       (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                       (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_75                        (alloca           ) [ 0001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                       (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_load82                        (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast6                         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond3554                    (icmp             ) [ 0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_76                        (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_77                        (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
wah_values_buffer_addr          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                       (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                       (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
current_sample_1                (alloca           ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
empty_78                        (alloca           ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
wah_buffer_index                (alloca           ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
delay_buffer_index              (alloca           ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
compression_buffer_index        (alloca           ) [ 0000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
debug_output_local_0            (alloca           ) [ 0000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
axilite_out_local_0             (alloca           ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
tmp                             (bitselect        ) [ 0000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
tmp_11                          (bitselect        ) [ 0000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
tmp_13                          (bitselect        ) [ 0000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
store_ln88                      (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln88                      (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln88                      (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln88                      (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln88                      (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln6                       (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln85                       (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr                       (getelementptr    ) [ 0000001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_load_req                   (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_read                  (read             ) [ 0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
negative_threshold              (sub              ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
conv7_i_i_i                     (sext             ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
conv2_i                         (sitodp           ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
conv18_i                        (sitofp           ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
conv30_i                        (sitofp           ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
store_ln88                      (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln88                      (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln88                         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
current_sample_2                (load             ) [ 0000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_load83                        (load             ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
axilite_out_local_0_load        (load             ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
specloopname_ln77               (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_79                        (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_data_V_1                    (extractvalue     ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
tmp_keep_V                      (extractvalue     ) [ 0000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_strb_V                      (extractvalue     ) [ 0000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_user_V                      (extractvalue     ) [ 0000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_last_V                      (extractvalue     ) [ 0000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
tmp_id_V                        (extractvalue     ) [ 0000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_dest_V                      (extractvalue     ) [ 0000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
current_sample                  (add              ) [ 0000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
br_ln95                         (br               ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
or_ln96                         (or               ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
icmp_ln141                      (icmp             ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln141                        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln143                      (icmp             ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln143                        (br               ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
r_V                             (add              ) [ 0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_22                          (sub              ) [ 0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1317_1                   (sext             ) [ 0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_36                          (mul              ) [ 0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_9_cast                    (partselect       ) [ 0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1049_1                  (trunc            ) [ 0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_29                     (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1049_1                   (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_10                        (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln1048_1                 (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_11                        (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_1                        (sub              ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln145                        (br               ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
sext_ln1317                     (sext             ) [ 0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_35                          (mul              ) [ 0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_cast                      (partselect       ) [ 0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1049                    (trunc            ) [ 0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s                      (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1049                     (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V                           (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln1048                   (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_9                         (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result                          (add              ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln143                        (br               ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
axilite_out_local_1             (phi              ) [ 0000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_80                        (phi              ) [ 0000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_int_7                       (phi              ) [ 0000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln99                         (br               ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
compression_buffer_index_load   (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17                          (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln159                       (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
abs_in_1                        (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln163                      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
compression_buffer_addr_1       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln163                     (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln164                       (add              ) [ 0000000000000000000000111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
compression_buffer_index_1      (srem             ) [ 0000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln65                      (trunc            ) [ 0000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln65                       (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln174                      (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln101                        (or               ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
p_loc_load                      (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
current_level                   (select           ) [ 0000000000000000000000000000000000000000000000000000000000001111100000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln182                      (icmp             ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
icmp_ln192                      (icmp             ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln182                        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln191                      (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln191_1                    (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln191                       (and              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln191_1                     (and              ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln191                        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln191                     (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln191                        (br               ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
store_ln195                     (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln183                        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln183                     (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln183                        (br               ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
store_ln187                     (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv31_i                        (sitofp           ) [ 0000000000000000000000000000000000000000000000000000000000000000011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
compression_factor_1            (fdiv             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv33_i                        (sitofp           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dc_1                            (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_V_1                        (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_45                     (bitselect        ) [ 0000000000000011111111111111111111111111111111111111111111110000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
xs_exp_V_1                      (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_46                     (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln346_1                    (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln346_1                     (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg_2                         (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln1512_4                    (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1512_1                   (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush_2                           (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa_1                      (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15_1                     (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1488_1                   (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488_2                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_27                          (lshr             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_28                          (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_26                          (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln818_1                    (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val_1                           (select           ) [ 0000000000000011111111111111111111111111111111111111111111110000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
result_V_6                      (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V                        (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln195                        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_5                      (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_14                     (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln187                        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
axilite_out_local_2             (phi              ) [ 0000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_81                        (phi              ) [ 0000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_int_3                       (phi              ) [ 0000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln104                        (br               ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
delay_buffer_index_load         (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln210                       (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln214                       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv19_i                        (sitofp           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
compression_factor              (fdiv             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv20_i                        (sitofp           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dc                              (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_V                          (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_43                     (bitselect        ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
xs_exp_V                        (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_44                     (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln346                      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln346                       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg                           (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln1512_3                    (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1512                     (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush                             (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa                        (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15                       (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1488                     (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488                     (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_25                          (lshr             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_26                          (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_22                          (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln818                      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9                           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val                             (select           ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
srem_ln210                      (srem             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
delay_buffer_index_1            (srem             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln108                     (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln210                     (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln210                      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
delay_buffer_addr_1             (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
delay_buffer_load               (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_i1                         (sitofp           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dc_2                            (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_V_2                        (bitcast          ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
xs_exp_V_3                      (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_48                     (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln346_2                    (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln346_2                     (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg_3                         (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln1512                      (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1512_2                   (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush_3                           (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa_2                      (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15_2                     (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1488_2                   (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488_3                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_29                          (lshr             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_30                          (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_30                          (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln818_2                    (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val_2                           (select           ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
result_V_9                      (sub              ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
or_ln106                        (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_47                     (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_15                     (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
output                          (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln213                      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
delay_buffer_addr_2             (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213                     (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln108                        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
axilite_out_local_3             (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
empty_82                        (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
tmp_int                         (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
br_ln109                        (br               ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
shl_ln230                       (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_i2                         (sitodp           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul1_i                          (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul3_i                          (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000]
wah_buffer_index_load           (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln226                      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
wah_values_buffer_addr_1        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln226                     (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln227                       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111100000000000000000000000000000]
x_assign                        (ddiv             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000]
tmp_2                           (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000000000000000000000000000000000000000000000000000000]
mul4_i                          (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111000000000000000000000000000000000000000000000000]
add5_i                          (dadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000]
dc_3                            (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000]
data_V_3                        (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_49                     (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000]
xs_exp_V_4                      (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_50                     (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa_3                      (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15_3                     (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln515                      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln515                       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg_4                         (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln1512_2                    (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1512_3                   (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush_4                           (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1488_3                   (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488_4                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_31                          (lshr             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_32                          (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_34                          (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln818_3                    (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val_3                           (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000]
result_V_12                     (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_16                     (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000]
sext_ln238_1                    (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
mul_ln238                       (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
sext_ln238_2                    (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln238                       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln                        (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln238                      (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1                     (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111110000]
or_ln111                        (or               ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111110]
wah_buffer_index_1              (srem             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111000000000000]
trunc_ln77                      (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln77                       (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111000000000000]
empty_83                        (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln238                        (br               ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
i                               (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000]
result_2                        (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111000]
icmp_ln238                      (icmp             ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
empty_84                        (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln238_1                     (add              ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln238                        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln240                      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln240                       (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111110000000000000000]
store_ln113                     (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
coeff_index                     (srem             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln241                     (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln241                      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
wah_values_buffer_addr_2        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000]
r_V_33                          (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000]
gmem_addr_1_read                (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000]
sext_ln1317_2                   (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000]
sext_ln1319                     (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000]
r_V_37                          (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000]
ret_V_12                        (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000]
trunc_ln1049_2                  (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000]
specloopname_ln237              (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_42                     (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1049_2                   (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_13                        (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln1048_2                 (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_14                        (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln241                      (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_3                        (add              ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln238                        (br               ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
gmem_load_1_req                 (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1_read_1              (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000]
sext_ln238_3                    (sext             ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
store_ln113                     (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln113                        (br               ) [ 0000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
axilite_out_local_4             (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
empty_85                        (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
tmp_int_8                       (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111]
br_ln125                        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln88                      (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln88                      (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln88                      (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
debug_output_local_0_load       (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln111                     (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln0                       (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln304                     (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln88                         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln304                     (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln134                       (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="INPUT_r_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="INPUT_r_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="INPUT_r_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="INPUT_r_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="INPUT_r_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="INPUT_r_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="INPUT_r_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="OUTPUT_r_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="OUTPUT_r_V_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="OUTPUT_r_V_strb_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="OUTPUT_r_V_user_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="OUTPUT_r_V_last_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="OUTPUT_r_V_id_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="OUTPUT_r_V_dest_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="axilite_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axilite_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="control">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="distortion_threshold">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="distortion_threshold"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="distortion_clip_factor">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="distortion_clip_factor"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="compression_min_threshold">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compression_min_threshold"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="compression_max_threshold">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compression_max_threshold"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="compression_zero_threshold">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compression_zero_threshold"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="delay_mult">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_mult"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="delay_samples">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_samples"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="tempo">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tempo"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="wah_coeffs">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wah_coeffs"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="debug_output">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_output"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="lpf_coefficients">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lpf_coefficients"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="ref_4oPi_table_256_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_256_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="fourth_order_double_sin_cos_K0_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="fourth_order_double_sin_cos_K1_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="fourth_order_double_sin_cos_K2_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="fourth_order_double_sin_cos_K3_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K3_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="fourth_order_double_sin_cos_K4_V">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K4_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.float"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i40.i32"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="guitar_effects_Pipeline_LPF_Loop"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i79.i32"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_or_cos<double>"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i137.i32"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="306" class="1004" name="empty_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="p_loc_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="53"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="compression_buffer_alloca_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="compression_buffer/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="delay_buffer_alloca_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="delay_buffer/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="wah_values_buffer_alloca_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wah_values_buffer/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="empty_72_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_72/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="empty_75_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_75/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="current_sample_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_sample_1/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="empty_78_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_78/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="wah_buffer_index_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wah_buffer_index/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="delay_buffer_index_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="delay_buffer_index/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="compression_buffer_index_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="compression_buffer_index/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="debug_output_local_0_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="debug_output_local_0/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="axilite_out_local_0_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axilite_out_local_0/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="wah_coeffs_read_read_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="0"/>
<pin id="364" dir="0" index="1" bw="64" slack="0"/>
<pin id="365" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wah_coeffs_read/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tempo_read_read_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tempo_read/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="delay_samples_read_read_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="1" index="2" bw="32" slack="83"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="delay_samples_read/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="delay_mult_read_read_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="1" index="2" bw="32" slack="127"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="delay_mult_read/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="compression_zero_threshold_read_read_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="1" index="2" bw="32" slack="55"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="compression_zero_threshold_read/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="compression_max_threshold_read_read_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="compression_max_threshold_read/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="compression_min_threshold_read_read_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="compression_min_threshold_read/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="distortion_clip_factor_read_read_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="0"/>
<pin id="406" dir="0" index="1" bw="8" slack="0"/>
<pin id="407" dir="1" index="2" bw="8" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="distortion_clip_factor_read/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="distortion_threshold_read_read_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="1" index="2" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="distortion_threshold_read/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="control_read_read_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="0"/>
<pin id="418" dir="0" index="1" bw="8" slack="0"/>
<pin id="419" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="control_read/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_readreq_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="16" slack="0"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="gmem_addr_read_read_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="16" slack="0"/>
<pin id="431" dir="0" index="1" bw="16" slack="7"/>
<pin id="432" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/12 "/>
</bind>
</comp>

<comp id="434" class="1004" name="empty_79_read_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="54" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="0" index="2" bw="4" slack="0"/>
<pin id="438" dir="0" index="3" bw="4" slack="0"/>
<pin id="439" dir="0" index="4" bw="2" slack="0"/>
<pin id="440" dir="0" index="5" bw="1" slack="0"/>
<pin id="441" dir="0" index="6" bw="5" slack="0"/>
<pin id="442" dir="0" index="7" bw="6" slack="0"/>
<pin id="443" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_79/14 "/>
</bind>
</comp>

<comp id="452" class="1004" name="grp_readreq_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="16" slack="1"/>
<pin id="455" dir="0" index="2" bw="8" slack="0"/>
<pin id="456" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_83/271 gmem_load_1_req/295 "/>
</bind>
</comp>

<comp id="459" class="1004" name="grp_read_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="16" slack="0"/>
<pin id="461" dir="0" index="1" bw="16" slack="16"/>
<pin id="462" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/291 gmem_addr_1_read_1/302 "/>
</bind>
</comp>

<comp id="467" class="1004" name="grp_write_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="0" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="0"/>
<pin id="470" dir="0" index="2" bw="4" slack="0"/>
<pin id="471" dir="0" index="3" bw="4" slack="0"/>
<pin id="472" dir="0" index="4" bw="2" slack="0"/>
<pin id="473" dir="0" index="5" bw="1" slack="0"/>
<pin id="474" dir="0" index="6" bw="5" slack="0"/>
<pin id="475" dir="0" index="7" bw="6" slack="0"/>
<pin id="476" dir="0" index="8" bw="32" slack="0"/>
<pin id="477" dir="0" index="9" bw="4" slack="244"/>
<pin id="478" dir="0" index="10" bw="4" slack="244"/>
<pin id="479" dir="0" index="11" bw="2" slack="244"/>
<pin id="480" dir="0" index="12" bw="1" slack="0"/>
<pin id="481" dir="0" index="13" bw="5" slack="244"/>
<pin id="482" dir="0" index="14" bw="6" slack="244"/>
<pin id="483" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/304 write_ln304/304 "/>
</bind>
</comp>

<comp id="494" class="1004" name="write_ln111_write_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="0" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="0"/>
<pin id="497" dir="0" index="2" bw="32" slack="0"/>
<pin id="498" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln111/304 "/>
</bind>
</comp>

<comp id="501" class="1004" name="write_ln0_write_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="0" slack="0"/>
<pin id="503" dir="0" index="1" bw="16" slack="0"/>
<pin id="504" dir="0" index="2" bw="16" slack="0"/>
<pin id="505" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/304 "/>
</bind>
</comp>

<comp id="508" class="1004" name="compression_buffer_addr_gep_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="0" index="2" bw="9" slack="0"/>
<pin id="512" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compression_buffer_addr/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="grp_access_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="9" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="0"/>
<pin id="517" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="518" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 store_ln163/21 "/>
</bind>
</comp>

<comp id="521" class="1004" name="delay_buffer_addr_gep_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="0" index="2" bw="17" slack="0"/>
<pin id="525" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_buffer_addr/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="grp_access_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="17" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="0"/>
<pin id="530" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="531" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln0/3 delay_buffer_load/150 store_ln213/164 "/>
</bind>
</comp>

<comp id="534" class="1004" name="wah_values_buffer_addr_gep_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="0" index="2" bw="7" slack="0"/>
<pin id="538" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wah_values_buffer_addr/4 "/>
</bind>
</comp>

<comp id="540" class="1004" name="grp_access_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="7" slack="0"/>
<pin id="542" dir="0" index="1" bw="32" slack="0"/>
<pin id="543" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="544" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln0/4 store_ln226/242 r_V_33/290 "/>
</bind>
</comp>

<comp id="547" class="1004" name="compression_buffer_addr_1_gep_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="0" index="2" bw="32" slack="0"/>
<pin id="551" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compression_buffer_addr_1/21 "/>
</bind>
</comp>

<comp id="554" class="1004" name="delay_buffer_addr_1_gep_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="0" index="2" bw="17" slack="0"/>
<pin id="558" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_buffer_addr_1/150 "/>
</bind>
</comp>

<comp id="561" class="1004" name="delay_buffer_addr_2_gep_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="0" index="2" bw="32" slack="0"/>
<pin id="565" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_buffer_addr_2/164 "/>
</bind>
</comp>

<comp id="568" class="1004" name="wah_values_buffer_addr_1_gep_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="0" index="2" bw="32" slack="0"/>
<pin id="572" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wah_values_buffer_addr_1/242 "/>
</bind>
</comp>

<comp id="575" class="1004" name="wah_values_buffer_addr_2_gep_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="0" index="2" bw="7" slack="0"/>
<pin id="579" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wah_values_buffer_addr_2/290 "/>
</bind>
</comp>

<comp id="582" class="1005" name="axilite_out_local_1_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="66"/>
<pin id="584" dir="1" index="1" bw="32" slack="66"/>
</pin_list>
<bind>
<opset="axilite_out_local_1 (phireg) "/>
</bind>
</comp>

<comp id="585" class="1004" name="axilite_out_local_1_phi_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="4"/>
<pin id="587" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="588" dir="0" index="2" bw="32" slack="4"/>
<pin id="589" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="590" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="591" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="592" dir="0" index="6" bw="32" slack="4"/>
<pin id="593" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="594" dir="1" index="8" bw="32" slack="66"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axilite_out_local_1/21 "/>
</bind>
</comp>

<comp id="596" class="1005" name="empty_80_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="38"/>
<pin id="598" dir="1" index="1" bw="32" slack="38"/>
</pin_list>
<bind>
<opset="empty_80 (phireg) "/>
</bind>
</comp>

<comp id="599" class="1004" name="empty_80_phi_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="4"/>
<pin id="601" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="602" dir="0" index="2" bw="32" slack="4"/>
<pin id="603" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="604" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="605" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="606" dir="0" index="6" bw="32" slack="4"/>
<pin id="607" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="608" dir="1" index="8" bw="32" slack="38"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_80/21 "/>
</bind>
</comp>

<comp id="610" class="1005" name="tmp_int_7_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="54"/>
<pin id="612" dir="1" index="1" bw="32" slack="54"/>
</pin_list>
<bind>
<opset="tmp_int_7 (phireg) "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_int_7_phi_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="1"/>
<pin id="615" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="616" dir="0" index="2" bw="32" slack="1"/>
<pin id="617" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="618" dir="0" index="4" bw="32" slack="4"/>
<pin id="619" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="620" dir="0" index="6" bw="32" slack="4"/>
<pin id="621" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="622" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_int_7/21 "/>
</bind>
</comp>

<comp id="624" class="1005" name="axilite_out_local_2_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="50"/>
<pin id="626" dir="1" index="1" bw="32" slack="50"/>
</pin_list>
<bind>
<opset="axilite_out_local_2 (phireg) "/>
</bind>
</comp>

<comp id="627" class="1004" name="axilite_out_local_2_phi_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="28"/>
<pin id="629" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="630" dir="0" index="2" bw="32" slack="28"/>
<pin id="631" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="632" dir="0" index="4" bw="32" slack="66"/>
<pin id="633" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="634" dir="0" index="6" bw="32" slack="28"/>
<pin id="635" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="636" dir="0" index="8" bw="32" slack="28"/>
<pin id="637" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="638" dir="1" index="10" bw="32" slack="50"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axilite_out_local_2/87 "/>
</bind>
</comp>

<comp id="641" class="1005" name="empty_81_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="50"/>
<pin id="643" dir="1" index="1" bw="32" slack="50"/>
</pin_list>
<bind>
<opset="empty_81 (phireg) "/>
</bind>
</comp>

<comp id="644" class="1004" name="empty_81_phi_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="28"/>
<pin id="646" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="647" dir="0" index="2" bw="32" slack="28"/>
<pin id="648" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="649" dir="0" index="4" bw="32" slack="66"/>
<pin id="650" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="651" dir="0" index="6" bw="32" slack="28"/>
<pin id="652" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="653" dir="0" index="8" bw="32" slack="28"/>
<pin id="654" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="655" dir="1" index="10" bw="32" slack="50"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_81/87 "/>
</bind>
</comp>

<comp id="658" class="1005" name="tmp_int_3_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="50"/>
<pin id="660" dir="1" index="1" bw="32" slack="50"/>
</pin_list>
<bind>
<opset="tmp_int_3 (phireg) "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_int_3_phi_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="0"/>
<pin id="663" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="664" dir="0" index="2" bw="32" slack="0"/>
<pin id="665" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="666" dir="0" index="4" bw="32" slack="66"/>
<pin id="667" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="668" dir="0" index="6" bw="32" slack="66"/>
<pin id="669" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="670" dir="0" index="8" bw="32" slack="66"/>
<pin id="671" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="672" dir="1" index="10" bw="32" slack="50"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_int_3/87 "/>
</bind>
</comp>

<comp id="677" class="1005" name="axilite_out_local_3_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="124"/>
<pin id="679" dir="1" index="1" bw="32" slack="124"/>
</pin_list>
<bind>
<opset="axilite_out_local_3 (phireg) "/>
</bind>
</comp>

<comp id="680" class="1004" name="axilite_out_local_3_phi_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="0"/>
<pin id="682" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="683" dir="0" index="2" bw="32" slack="50"/>
<pin id="684" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="685" dir="1" index="4" bw="32" slack="124"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axilite_out_local_3/164 "/>
</bind>
</comp>

<comp id="688" class="1005" name="empty_82_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="113"/>
<pin id="690" dir="1" index="1" bw="32" slack="113"/>
</pin_list>
<bind>
<opset="empty_82 (phireg) "/>
</bind>
</comp>

<comp id="691" class="1004" name="empty_82_phi_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="0"/>
<pin id="693" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="694" dir="0" index="2" bw="32" slack="50"/>
<pin id="695" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="696" dir="1" index="4" bw="32" slack="113"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_82/164 "/>
</bind>
</comp>

<comp id="699" class="1005" name="tmp_int_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="78"/>
<pin id="701" dir="1" index="1" bw="32" slack="78"/>
</pin_list>
<bind>
<opset="tmp_int (phireg) "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_int_phi_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="0"/>
<pin id="705" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="706" dir="0" index="2" bw="32" slack="50"/>
<pin id="707" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="708" dir="1" index="4" bw="32" slack="78"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_int/164 "/>
</bind>
</comp>

<comp id="711" class="1005" name="i_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="7" slack="1"/>
<pin id="713" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="715" class="1004" name="i_phi_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="7" slack="0"/>
<pin id="717" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="718" dir="0" index="2" bw="1" slack="1"/>
<pin id="719" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="720" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/278 "/>
</bind>
</comp>

<comp id="722" class="1005" name="result_2_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="23" slack="1"/>
<pin id="724" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="result_2 (phireg) "/>
</bind>
</comp>

<comp id="726" class="1004" name="result_2_phi_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="23" slack="1"/>
<pin id="728" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="729" dir="0" index="2" bw="1" slack="1"/>
<pin id="730" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="731" dir="1" index="4" bw="23" slack="9"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_2/278 "/>
</bind>
</comp>

<comp id="734" class="1005" name="axilite_out_local_4_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="736" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="axilite_out_local_4 (phireg) "/>
</bind>
</comp>

<comp id="737" class="1004" name="axilite_out_local_4_phi_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="11"/>
<pin id="739" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="740" dir="0" index="2" bw="32" slack="124"/>
<pin id="741" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="742" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axilite_out_local_4/304 "/>
</bind>
</comp>

<comp id="745" class="1005" name="empty_85_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="747" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_85 (phireg) "/>
</bind>
</comp>

<comp id="748" class="1004" name="empty_85_phi_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="11"/>
<pin id="750" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="751" dir="0" index="2" bw="32" slack="124"/>
<pin id="752" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="753" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_85/304 "/>
</bind>
</comp>

<comp id="755" class="1005" name="tmp_int_8_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="1"/>
<pin id="757" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_int_8 (phireg) "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_int_8_phi_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="23" slack="1"/>
<pin id="761" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="762" dir="0" index="2" bw="32" slack="124"/>
<pin id="763" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="764" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_int_8/304 "/>
</bind>
</comp>

<comp id="768" class="1004" name="grp_guitar_effects_Pipeline_LPF_Loop_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="0" slack="0"/>
<pin id="770" dir="0" index="1" bw="10" slack="1"/>
<pin id="771" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="772" dir="0" index="3" bw="32" slack="53"/>
<pin id="773" dir="0" index="4" bw="32" slack="0"/>
<pin id="774" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln65/57 "/>
</bind>
</comp>

<comp id="777" class="1004" name="grp_sin_or_cos_double_s_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="64" slack="0"/>
<pin id="779" dir="0" index="1" bw="64" slack="1"/>
<pin id="780" dir="0" index="2" bw="256" slack="0"/>
<pin id="781" dir="0" index="3" bw="59" slack="0"/>
<pin id="782" dir="0" index="4" bw="52" slack="0"/>
<pin id="783" dir="0" index="5" bw="44" slack="0"/>
<pin id="784" dir="0" index="6" bw="33" slack="0"/>
<pin id="785" dir="0" index="7" bw="25" slack="0"/>
<pin id="786" dir="1" index="8" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_2/243 "/>
</bind>
</comp>

<comp id="794" class="1004" name="grp_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="1"/>
<pin id="796" dir="0" index="1" bw="32" slack="1"/>
<pin id="797" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="dc_1/81 dc/109 dc_2/158 mul_i/23 "/>
</bind>
</comp>

<comp id="798" class="1004" name="grp_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="49"/>
<pin id="800" dir="0" index="1" bw="32" slack="1"/>
<pin id="801" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="compression_factor_1/65 compression_factor/93 "/>
</bind>
</comp>

<comp id="802" class="1004" name="grp_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="0"/>
<pin id="804" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv18_i/8 conv31_i/59 conv19_i/59 conv33_i/75 conv20_i/103 conv_i1/152 conv_i/17 conv8_i/20 "/>
</bind>
</comp>

<comp id="805" class="1004" name="grp_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="7"/>
<pin id="807" dir="1" index="1" bw="32" slack="49"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv30_i/8 "/>
</bind>
</comp>

<comp id="809" class="1004" name="grp_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="64" slack="1"/>
<pin id="811" dir="0" index="1" bw="64" slack="0"/>
<pin id="812" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add5_i/252 "/>
</bind>
</comp>

<comp id="814" class="1004" name="grp_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="64" slack="1"/>
<pin id="816" dir="0" index="1" bw="64" slack="0"/>
<pin id="817" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul1_i/170 mul3_i/177 mul4_i/245 dc_3/259 "/>
</bind>
</comp>

<comp id="821" class="1004" name="grp_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="64" slack="1"/>
<pin id="823" dir="0" index="1" bw="64" slack="0"/>
<pin id="824" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="x_assign/184 "/>
</bind>
</comp>

<comp id="826" class="1004" name="grp_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="0"/>
<pin id="828" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv2_i/8 conv_i2/164 "/>
</bind>
</comp>

<comp id="829" class="1005" name="reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="1"/>
<pin id="831" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv31_i conv33_i conv19_i conv20_i conv_i1 "/>
</bind>
</comp>

<comp id="835" class="1005" name="reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="1"/>
<pin id="837" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="compression_factor_1 compression_factor "/>
</bind>
</comp>

<comp id="840" class="1005" name="reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="1"/>
<pin id="842" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc_1 dc dc_2 "/>
</bind>
</comp>

<comp id="844" class="1005" name="reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="64" slack="1"/>
<pin id="846" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul1_i mul3_i mul4_i dc_3 "/>
</bind>
</comp>

<comp id="851" class="1005" name="reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="16" slack="1"/>
<pin id="853" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read gmem_addr_1_read_1 "/>
</bind>
</comp>

<comp id="855" class="1004" name="trunc_ln23_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="0"/>
<pin id="857" dir="1" index="1" bw="1" slack="133"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/1 "/>
</bind>
</comp>

<comp id="859" class="1004" name="store_ln64_store_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="0"/>
<pin id="861" dir="0" index="1" bw="9" slack="0"/>
<pin id="862" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="864" class="1004" name="p_load_load_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="9" slack="1"/>
<pin id="866" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="867" class="1004" name="p_cast_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="9" slack="0"/>
<pin id="869" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="872" class="1004" name="exitcond3618_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="9" slack="0"/>
<pin id="874" dir="0" index="1" bw="9" slack="0"/>
<pin id="875" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3618/2 "/>
</bind>
</comp>

<comp id="878" class="1004" name="empty_71_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="9" slack="0"/>
<pin id="880" dir="0" index="1" bw="1" slack="0"/>
<pin id="881" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_71/2 "/>
</bind>
</comp>

<comp id="884" class="1004" name="store_ln0_store_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="9" slack="0"/>
<pin id="886" dir="0" index="1" bw="9" slack="1"/>
<pin id="887" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="889" class="1004" name="store_ln0_store_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="0"/>
<pin id="891" dir="0" index="1" bw="17" slack="0"/>
<pin id="892" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="894" class="1004" name="p_load81_load_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="17" slack="1"/>
<pin id="896" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load81/3 "/>
</bind>
</comp>

<comp id="897" class="1004" name="p_cast5_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="17" slack="0"/>
<pin id="899" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast5/3 "/>
</bind>
</comp>

<comp id="902" class="1004" name="exitcond3565_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="17" slack="0"/>
<pin id="904" dir="0" index="1" bw="17" slack="0"/>
<pin id="905" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3565/3 "/>
</bind>
</comp>

<comp id="908" class="1004" name="empty_74_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="17" slack="0"/>
<pin id="910" dir="0" index="1" bw="1" slack="0"/>
<pin id="911" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_74/3 "/>
</bind>
</comp>

<comp id="914" class="1004" name="store_ln0_store_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="17" slack="0"/>
<pin id="916" dir="0" index="1" bw="17" slack="1"/>
<pin id="917" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="919" class="1004" name="store_ln0_store_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="0"/>
<pin id="921" dir="0" index="1" bw="7" slack="0"/>
<pin id="922" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="924" class="1004" name="p_load82_load_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="7" slack="1"/>
<pin id="926" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load82/4 "/>
</bind>
</comp>

<comp id="927" class="1004" name="p_cast6_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="7" slack="0"/>
<pin id="929" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast6/4 "/>
</bind>
</comp>

<comp id="932" class="1004" name="exitcond3554_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="7" slack="0"/>
<pin id="934" dir="0" index="1" bw="7" slack="0"/>
<pin id="935" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3554/4 "/>
</bind>
</comp>

<comp id="938" class="1004" name="empty_77_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="7" slack="0"/>
<pin id="940" dir="0" index="1" bw="1" slack="0"/>
<pin id="941" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_77/4 "/>
</bind>
</comp>

<comp id="944" class="1004" name="store_ln0_store_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="7" slack="0"/>
<pin id="946" dir="0" index="1" bw="7" slack="1"/>
<pin id="947" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="949" class="1004" name="tmp_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="0"/>
<pin id="951" dir="0" index="1" bw="8" slack="3"/>
<pin id="952" dir="0" index="2" bw="3" slack="0"/>
<pin id="953" dir="1" index="3" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="956" class="1004" name="tmp_11_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="0"/>
<pin id="958" dir="0" index="1" bw="8" slack="3"/>
<pin id="959" dir="0" index="2" bw="3" slack="0"/>
<pin id="960" dir="1" index="3" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="963" class="1004" name="tmp_13_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="0"/>
<pin id="965" dir="0" index="1" bw="8" slack="3"/>
<pin id="966" dir="0" index="2" bw="1" slack="0"/>
<pin id="967" dir="1" index="3" bw="1" slack="80"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="970" class="1004" name="store_ln88_store_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="1" slack="0"/>
<pin id="972" dir="0" index="1" bw="32" slack="0"/>
<pin id="973" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/4 "/>
</bind>
</comp>

<comp id="975" class="1004" name="store_ln88_store_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="0"/>
<pin id="977" dir="0" index="1" bw="32" slack="0"/>
<pin id="978" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/4 "/>
</bind>
</comp>

<comp id="980" class="1004" name="store_ln88_store_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="1" slack="0"/>
<pin id="982" dir="0" index="1" bw="32" slack="0"/>
<pin id="983" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/4 "/>
</bind>
</comp>

<comp id="985" class="1004" name="store_ln88_store_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="0"/>
<pin id="987" dir="0" index="1" bw="32" slack="0"/>
<pin id="988" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/4 "/>
</bind>
</comp>

<comp id="990" class="1004" name="store_ln88_store_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="0"/>
<pin id="992" dir="0" index="1" bw="32" slack="0"/>
<pin id="993" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/4 "/>
</bind>
</comp>

<comp id="995" class="1004" name="trunc_ln6_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="63" slack="0"/>
<pin id="997" dir="0" index="1" bw="64" slack="4"/>
<pin id="998" dir="0" index="2" bw="1" slack="0"/>
<pin id="999" dir="0" index="3" bw="7" slack="0"/>
<pin id="1000" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/5 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="sext_ln85_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="63" slack="0"/>
<pin id="1006" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln85/5 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="gmem_addr_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="64" slack="0"/>
<pin id="1010" dir="0" index="1" bw="64" slack="0"/>
<pin id="1011" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/5 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="negative_threshold_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="0"/>
<pin id="1017" dir="0" index="1" bw="32" slack="12"/>
<pin id="1018" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="negative_threshold/13 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="conv7_i_i_i_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="8" slack="12"/>
<pin id="1022" dir="1" index="1" bw="40" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv7_i_i_i/13 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="store_ln88_store_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="16" slack="1"/>
<pin id="1025" dir="0" index="1" bw="16" slack="9"/>
<pin id="1026" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/13 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="store_ln88_store_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1" slack="0"/>
<pin id="1029" dir="0" index="1" bw="32" slack="9"/>
<pin id="1030" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/13 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="current_sample_2_load_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="32" slack="10"/>
<pin id="1034" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_sample_2/14 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="p_load83_load_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="32" slack="10"/>
<pin id="1037" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load83/14 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="axilite_out_local_0_load_load_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="32" slack="10"/>
<pin id="1040" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axilite_out_local_0_load/14 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="tmp_data_V_1_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="54" slack="0"/>
<pin id="1043" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/14 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="tmp_keep_V_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="54" slack="0"/>
<pin id="1047" dir="1" index="1" bw="4" slack="244"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/14 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="tmp_strb_V_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="54" slack="0"/>
<pin id="1051" dir="1" index="1" bw="4" slack="244"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/14 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="tmp_user_V_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="54" slack="0"/>
<pin id="1055" dir="1" index="1" bw="2" slack="244"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/14 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="tmp_last_V_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="54" slack="0"/>
<pin id="1059" dir="1" index="1" bw="1" slack="244"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/14 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="tmp_id_V_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="54" slack="0"/>
<pin id="1063" dir="1" index="1" bw="5" slack="244"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/14 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="tmp_dest_V_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="54" slack="0"/>
<pin id="1067" dir="1" index="1" bw="6" slack="244"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/14 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="current_sample_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="32" slack="0"/>
<pin id="1071" dir="0" index="1" bw="1" slack="0"/>
<pin id="1072" dir="1" index="2" bw="32" slack="244"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_sample/14 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="or_ln96_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="32" slack="0"/>
<pin id="1077" dir="0" index="1" bw="32" slack="0"/>
<pin id="1078" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln96/14 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="icmp_ln141_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="32" slack="0"/>
<pin id="1083" dir="0" index="1" bw="32" slack="13"/>
<pin id="1084" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141/14 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="icmp_ln143_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="32" slack="0"/>
<pin id="1088" dir="0" index="1" bw="32" slack="1"/>
<pin id="1089" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143/14 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="r_V_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="32" slack="0"/>
<pin id="1093" dir="0" index="1" bw="32" slack="13"/>
<pin id="1094" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/14 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="r_V_22_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="32" slack="0"/>
<pin id="1098" dir="0" index="1" bw="32" slack="13"/>
<pin id="1099" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_22/14 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="sext_ln1317_1_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="32" slack="1"/>
<pin id="1103" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1317_1/15 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="grp_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="32" slack="0"/>
<pin id="1106" dir="0" index="1" bw="8" slack="2"/>
<pin id="1107" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_36/15 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="ret_V_9_cast_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="32" slack="0"/>
<pin id="1111" dir="0" index="1" bw="40" slack="0"/>
<pin id="1112" dir="0" index="2" bw="4" slack="0"/>
<pin id="1113" dir="0" index="3" bw="7" slack="0"/>
<pin id="1114" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_9_cast/16 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="trunc_ln1049_1_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="40" slack="0"/>
<pin id="1121" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1049_1/16 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="p_Result_29_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="1" slack="0"/>
<pin id="1125" dir="0" index="1" bw="40" slack="1"/>
<pin id="1126" dir="0" index="2" bw="7" slack="0"/>
<pin id="1127" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_29/17 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="icmp_ln1049_1_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="7" slack="1"/>
<pin id="1132" dir="0" index="1" bw="7" slack="0"/>
<pin id="1133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_1/17 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="ret_V_10_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="32" slack="1"/>
<pin id="1137" dir="0" index="1" bw="1" slack="0"/>
<pin id="1138" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_10/17 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="select_ln1048_1_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="1" slack="0"/>
<pin id="1142" dir="0" index="1" bw="32" slack="1"/>
<pin id="1143" dir="0" index="2" bw="32" slack="0"/>
<pin id="1144" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1048_1/17 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="ret_V_11_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="1" slack="0"/>
<pin id="1149" dir="0" index="1" bw="32" slack="0"/>
<pin id="1150" dir="0" index="2" bw="32" slack="1"/>
<pin id="1151" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_11/17 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="result_1_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="32" slack="0"/>
<pin id="1156" dir="0" index="1" bw="32" slack="16"/>
<pin id="1157" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_1/17 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="sext_ln1317_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="32" slack="1"/>
<pin id="1161" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1317/18 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="grp_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="32" slack="0"/>
<pin id="1164" dir="0" index="1" bw="8" slack="2"/>
<pin id="1165" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_35/18 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="ret_V_cast_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="32" slack="0"/>
<pin id="1169" dir="0" index="1" bw="40" slack="0"/>
<pin id="1170" dir="0" index="2" bw="4" slack="0"/>
<pin id="1171" dir="0" index="3" bw="7" slack="0"/>
<pin id="1172" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_cast/19 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="trunc_ln1049_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="40" slack="0"/>
<pin id="1179" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1049/19 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="p_Result_s_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="1" slack="0"/>
<pin id="1183" dir="0" index="1" bw="40" slack="1"/>
<pin id="1184" dir="0" index="2" bw="7" slack="0"/>
<pin id="1185" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/20 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="icmp_ln1049_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="7" slack="1"/>
<pin id="1190" dir="0" index="1" bw="7" slack="0"/>
<pin id="1191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049/20 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="ret_V_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="32" slack="1"/>
<pin id="1195" dir="0" index="1" bw="1" slack="0"/>
<pin id="1196" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/20 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="select_ln1048_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="1" slack="0"/>
<pin id="1200" dir="0" index="1" bw="32" slack="1"/>
<pin id="1201" dir="0" index="2" bw="32" slack="0"/>
<pin id="1202" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1048/20 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="ret_V_9_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="1" slack="0"/>
<pin id="1207" dir="0" index="1" bw="32" slack="0"/>
<pin id="1208" dir="0" index="2" bw="32" slack="1"/>
<pin id="1209" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_9/20 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="result_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="32" slack="0"/>
<pin id="1214" dir="0" index="1" bw="32" slack="16"/>
<pin id="1215" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result/20 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="compression_buffer_index_load_load_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="32" slack="14"/>
<pin id="1219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="compression_buffer_index_load/21 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="tmp_17_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="1" slack="0"/>
<pin id="1222" dir="0" index="1" bw="32" slack="0"/>
<pin id="1223" dir="0" index="2" bw="6" slack="0"/>
<pin id="1224" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/21 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="sub_ln159_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="1" slack="0"/>
<pin id="1230" dir="0" index="1" bw="32" slack="0"/>
<pin id="1231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln159/21 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="abs_in_1_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="1" slack="0"/>
<pin id="1236" dir="0" index="1" bw="32" slack="0"/>
<pin id="1237" dir="0" index="2" bw="32" slack="0"/>
<pin id="1238" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs_in_1/21 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="zext_ln163_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="32" slack="0"/>
<pin id="1245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln163/21 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="add_ln164_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="32" slack="0"/>
<pin id="1250" dir="0" index="1" bw="1" slack="0"/>
<pin id="1251" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln164/21 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="grp_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="32" slack="0"/>
<pin id="1256" dir="0" index="1" bw="10" slack="0"/>
<pin id="1257" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="compression_buffer_index_1/21 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="trunc_ln65_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="10" slack="0"/>
<pin id="1262" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65/56 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="icmp_ln174_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1266" dir="0" index="1" bw="32" slack="0"/>
<pin id="1267" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln174/58 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="or_ln101_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="32" slack="38"/>
<pin id="1271" dir="0" index="1" bw="32" slack="0"/>
<pin id="1272" dir="1" index="2" bw="32" slack="28"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln101/59 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="p_loc_load_load_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="32" slack="55"/>
<pin id="1277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/59 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="current_level_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="1" slack="1"/>
<pin id="1280" dir="0" index="1" bw="32" slack="55"/>
<pin id="1281" dir="0" index="2" bw="32" slack="0"/>
<pin id="1282" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_level/59 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="icmp_ln182_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="32" slack="0"/>
<pin id="1287" dir="0" index="1" bw="32" slack="55"/>
<pin id="1288" dir="1" index="2" bw="1" slack="28"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln182/59 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="icmp_ln192_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="32" slack="0"/>
<pin id="1292" dir="0" index="1" bw="32" slack="0"/>
<pin id="1293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln192/59 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="icmp_ln191_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="32" slack="0"/>
<pin id="1298" dir="0" index="1" bw="32" slack="55"/>
<pin id="1299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln191/59 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="icmp_ln191_1_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="32" slack="0"/>
<pin id="1303" dir="0" index="1" bw="32" slack="55"/>
<pin id="1304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln191_1/59 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="and_ln191_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="1" slack="0"/>
<pin id="1308" dir="0" index="1" bw="1" slack="0"/>
<pin id="1309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln191/59 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="and_ln191_1_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="1" slack="0"/>
<pin id="1314" dir="0" index="1" bw="1" slack="0"/>
<pin id="1315" dir="1" index="2" bw="1" slack="28"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln191_1/59 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="store_ln191_store_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="10" slack="3"/>
<pin id="1320" dir="0" index="1" bw="32" slack="52"/>
<pin id="1321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln191/59 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="store_ln195_store_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="10" slack="3"/>
<pin id="1324" dir="0" index="1" bw="32" slack="52"/>
<pin id="1325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln195/59 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="store_ln183_store_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="10" slack="3"/>
<pin id="1328" dir="0" index="1" bw="32" slack="52"/>
<pin id="1329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln183/59 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="store_ln187_store_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="10" slack="3"/>
<pin id="1332" dir="0" index="1" bw="32" slack="52"/>
<pin id="1333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/59 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="data_V_1_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="32" slack="1"/>
<pin id="1336" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_1/85 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="p_Result_45_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="1" slack="0"/>
<pin id="1340" dir="0" index="1" bw="32" slack="0"/>
<pin id="1341" dir="0" index="2" bw="6" slack="0"/>
<pin id="1342" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_45/85 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="xs_exp_V_1_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="8" slack="0"/>
<pin id="1348" dir="0" index="1" bw="32" slack="0"/>
<pin id="1349" dir="0" index="2" bw="6" slack="0"/>
<pin id="1350" dir="0" index="3" bw="6" slack="0"/>
<pin id="1351" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V_1/85 "/>
</bind>
</comp>

<comp id="1356" class="1004" name="p_Result_46_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="32" slack="0"/>
<pin id="1358" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_46/85 "/>
</bind>
</comp>

<comp id="1360" class="1004" name="zext_ln346_1_fu_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="8" slack="0"/>
<pin id="1362" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346_1/85 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="add_ln346_1_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="8" slack="0"/>
<pin id="1366" dir="0" index="1" bw="8" slack="0"/>
<pin id="1367" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346_1/85 "/>
</bind>
</comp>

<comp id="1370" class="1004" name="isNeg_2_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="1" slack="0"/>
<pin id="1372" dir="0" index="1" bw="9" slack="0"/>
<pin id="1373" dir="0" index="2" bw="5" slack="0"/>
<pin id="1374" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_2/85 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="sub_ln1512_4_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="8" slack="0"/>
<pin id="1380" dir="0" index="1" bw="8" slack="0"/>
<pin id="1381" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512_4/85 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="sext_ln1512_1_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="8" slack="0"/>
<pin id="1386" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512_1/85 "/>
</bind>
</comp>

<comp id="1388" class="1004" name="ush_2_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="1" slack="0"/>
<pin id="1390" dir="0" index="1" bw="9" slack="0"/>
<pin id="1391" dir="0" index="2" bw="9" slack="0"/>
<pin id="1392" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_2/85 "/>
</bind>
</comp>

<comp id="1396" class="1004" name="mantissa_1_fu_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="25" slack="0"/>
<pin id="1398" dir="0" index="1" bw="1" slack="0"/>
<pin id="1399" dir="0" index="2" bw="23" slack="1"/>
<pin id="1400" dir="0" index="3" bw="1" slack="0"/>
<pin id="1401" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_1/86 "/>
</bind>
</comp>

<comp id="1405" class="1004" name="zext_ln15_1_fu_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="25" slack="0"/>
<pin id="1407" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/86 "/>
</bind>
</comp>

<comp id="1409" class="1004" name="sext_ln1488_1_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="9" slack="1"/>
<pin id="1411" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488_1/86 "/>
</bind>
</comp>

<comp id="1412" class="1004" name="zext_ln1488_2_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="9" slack="0"/>
<pin id="1414" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_2/86 "/>
</bind>
</comp>

<comp id="1416" class="1004" name="r_V_27_fu_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="25" slack="0"/>
<pin id="1418" dir="0" index="1" bw="32" slack="0"/>
<pin id="1419" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_27/86 "/>
</bind>
</comp>

<comp id="1422" class="1004" name="r_V_28_fu_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="25" slack="0"/>
<pin id="1424" dir="0" index="1" bw="32" slack="0"/>
<pin id="1425" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_28/86 "/>
</bind>
</comp>

<comp id="1428" class="1004" name="tmp_26_fu_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="1" slack="0"/>
<pin id="1430" dir="0" index="1" bw="79" slack="0"/>
<pin id="1431" dir="0" index="2" bw="6" slack="0"/>
<pin id="1432" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/86 "/>
</bind>
</comp>

<comp id="1436" class="1004" name="zext_ln818_1_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="1" slack="0"/>
<pin id="1438" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818_1/86 "/>
</bind>
</comp>

<comp id="1440" class="1004" name="tmp_s_fu_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="32" slack="0"/>
<pin id="1442" dir="0" index="1" bw="79" slack="0"/>
<pin id="1443" dir="0" index="2" bw="6" slack="0"/>
<pin id="1444" dir="0" index="3" bw="7" slack="0"/>
<pin id="1445" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/86 "/>
</bind>
</comp>

<comp id="1450" class="1004" name="val_1_fu_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="1" slack="1"/>
<pin id="1452" dir="0" index="1" bw="32" slack="0"/>
<pin id="1453" dir="0" index="2" bw="32" slack="0"/>
<pin id="1454" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_1/86 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="result_V_6_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="1" slack="0"/>
<pin id="1459" dir="0" index="1" bw="32" slack="1"/>
<pin id="1460" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_6/87 "/>
</bind>
</comp>

<comp id="1462" class="1004" name="result_V_fu_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="1" slack="2"/>
<pin id="1464" dir="0" index="1" bw="32" slack="0"/>
<pin id="1465" dir="0" index="2" bw="32" slack="1"/>
<pin id="1466" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/87 "/>
</bind>
</comp>

<comp id="1469" class="1004" name="result_V_5_fu_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="1" slack="0"/>
<pin id="1471" dir="0" index="1" bw="32" slack="1"/>
<pin id="1472" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_5/87 "/>
</bind>
</comp>

<comp id="1474" class="1004" name="result_V_14_fu_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="1" slack="2"/>
<pin id="1476" dir="0" index="1" bw="32" slack="0"/>
<pin id="1477" dir="0" index="2" bw="32" slack="1"/>
<pin id="1478" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_14/87 "/>
</bind>
</comp>

<comp id="1481" class="1004" name="delay_buffer_index_load_load_fu_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="32" slack="80"/>
<pin id="1483" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="delay_buffer_index_load/87 "/>
</bind>
</comp>

<comp id="1484" class="1004" name="sub_ln210_fu_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="32" slack="0"/>
<pin id="1486" dir="0" index="1" bw="32" slack="83"/>
<pin id="1487" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln210/87 "/>
</bind>
</comp>

<comp id="1489" class="1004" name="grp_fu_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="32" slack="0"/>
<pin id="1491" dir="0" index="1" bw="18" slack="0"/>
<pin id="1492" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="srem_ln210/87 "/>
</bind>
</comp>

<comp id="1495" class="1004" name="add_ln214_fu_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="32" slack="0"/>
<pin id="1497" dir="0" index="1" bw="1" slack="0"/>
<pin id="1498" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214/87 "/>
</bind>
</comp>

<comp id="1501" class="1004" name="grp_fu_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="32" slack="0"/>
<pin id="1503" dir="0" index="1" bw="18" slack="0"/>
<pin id="1504" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="delay_buffer_index_1/87 "/>
</bind>
</comp>

<comp id="1507" class="1004" name="data_V_fu_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="32" slack="1"/>
<pin id="1509" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/113 "/>
</bind>
</comp>

<comp id="1511" class="1004" name="p_Result_43_fu_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="1" slack="0"/>
<pin id="1513" dir="0" index="1" bw="32" slack="0"/>
<pin id="1514" dir="0" index="2" bw="6" slack="0"/>
<pin id="1515" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_43/113 "/>
</bind>
</comp>

<comp id="1519" class="1004" name="xs_exp_V_fu_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="8" slack="0"/>
<pin id="1521" dir="0" index="1" bw="32" slack="0"/>
<pin id="1522" dir="0" index="2" bw="6" slack="0"/>
<pin id="1523" dir="0" index="3" bw="6" slack="0"/>
<pin id="1524" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V/113 "/>
</bind>
</comp>

<comp id="1529" class="1004" name="p_Result_44_fu_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="32" slack="0"/>
<pin id="1531" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_44/113 "/>
</bind>
</comp>

<comp id="1533" class="1004" name="zext_ln346_fu_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="8" slack="0"/>
<pin id="1535" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346/113 "/>
</bind>
</comp>

<comp id="1537" class="1004" name="add_ln346_fu_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="8" slack="0"/>
<pin id="1539" dir="0" index="1" bw="8" slack="0"/>
<pin id="1540" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346/113 "/>
</bind>
</comp>

<comp id="1543" class="1004" name="isNeg_fu_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="1" slack="0"/>
<pin id="1545" dir="0" index="1" bw="9" slack="0"/>
<pin id="1546" dir="0" index="2" bw="5" slack="0"/>
<pin id="1547" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/113 "/>
</bind>
</comp>

<comp id="1551" class="1004" name="sub_ln1512_3_fu_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="8" slack="0"/>
<pin id="1553" dir="0" index="1" bw="8" slack="0"/>
<pin id="1554" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512_3/113 "/>
</bind>
</comp>

<comp id="1557" class="1004" name="sext_ln1512_fu_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="8" slack="0"/>
<pin id="1559" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512/113 "/>
</bind>
</comp>

<comp id="1561" class="1004" name="ush_fu_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="1" slack="0"/>
<pin id="1563" dir="0" index="1" bw="9" slack="0"/>
<pin id="1564" dir="0" index="2" bw="9" slack="0"/>
<pin id="1565" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/113 "/>
</bind>
</comp>

<comp id="1569" class="1004" name="mantissa_fu_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="25" slack="0"/>
<pin id="1571" dir="0" index="1" bw="1" slack="0"/>
<pin id="1572" dir="0" index="2" bw="23" slack="1"/>
<pin id="1573" dir="0" index="3" bw="1" slack="0"/>
<pin id="1574" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/114 "/>
</bind>
</comp>

<comp id="1578" class="1004" name="zext_ln15_fu_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="25" slack="0"/>
<pin id="1580" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/114 "/>
</bind>
</comp>

<comp id="1582" class="1004" name="sext_ln1488_fu_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="9" slack="1"/>
<pin id="1584" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488/114 "/>
</bind>
</comp>

<comp id="1585" class="1004" name="zext_ln1488_fu_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="9" slack="0"/>
<pin id="1587" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/114 "/>
</bind>
</comp>

<comp id="1589" class="1004" name="r_V_25_fu_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="25" slack="0"/>
<pin id="1591" dir="0" index="1" bw="32" slack="0"/>
<pin id="1592" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_25/114 "/>
</bind>
</comp>

<comp id="1595" class="1004" name="r_V_26_fu_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="25" slack="0"/>
<pin id="1597" dir="0" index="1" bw="32" slack="0"/>
<pin id="1598" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_26/114 "/>
</bind>
</comp>

<comp id="1601" class="1004" name="tmp_22_fu_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="1" slack="0"/>
<pin id="1603" dir="0" index="1" bw="79" slack="0"/>
<pin id="1604" dir="0" index="2" bw="6" slack="0"/>
<pin id="1605" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/114 "/>
</bind>
</comp>

<comp id="1609" class="1004" name="zext_ln818_fu_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="1" slack="0"/>
<pin id="1611" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818/114 "/>
</bind>
</comp>

<comp id="1613" class="1004" name="tmp_9_fu_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="32" slack="0"/>
<pin id="1615" dir="0" index="1" bw="79" slack="0"/>
<pin id="1616" dir="0" index="2" bw="6" slack="0"/>
<pin id="1617" dir="0" index="3" bw="7" slack="0"/>
<pin id="1618" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/114 "/>
</bind>
</comp>

<comp id="1623" class="1004" name="val_fu_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="1" slack="1"/>
<pin id="1625" dir="0" index="1" bw="32" slack="0"/>
<pin id="1626" dir="0" index="2" bw="32" slack="0"/>
<pin id="1627" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/114 "/>
</bind>
</comp>

<comp id="1630" class="1004" name="store_ln108_store_fu_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="18" slack="0"/>
<pin id="1632" dir="0" index="1" bw="32" slack="115"/>
<pin id="1633" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/149 "/>
</bind>
</comp>

<comp id="1635" class="1004" name="trunc_ln210_fu_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="17" slack="1"/>
<pin id="1637" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln210/150 "/>
</bind>
</comp>

<comp id="1638" class="1004" name="zext_ln210_fu_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="17" slack="0"/>
<pin id="1640" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210/150 "/>
</bind>
</comp>

<comp id="1643" class="1004" name="data_V_2_fu_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="32" slack="1"/>
<pin id="1645" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_2/162 "/>
</bind>
</comp>

<comp id="1647" class="1004" name="xs_exp_V_3_fu_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="8" slack="0"/>
<pin id="1649" dir="0" index="1" bw="32" slack="0"/>
<pin id="1650" dir="0" index="2" bw="6" slack="0"/>
<pin id="1651" dir="0" index="3" bw="6" slack="0"/>
<pin id="1652" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V_3/162 "/>
</bind>
</comp>

<comp id="1657" class="1004" name="p_Result_48_fu_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="32" slack="0"/>
<pin id="1659" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_48/162 "/>
</bind>
</comp>

<comp id="1661" class="1004" name="zext_ln346_2_fu_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="8" slack="0"/>
<pin id="1663" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346_2/162 "/>
</bind>
</comp>

<comp id="1665" class="1004" name="add_ln346_2_fu_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="8" slack="0"/>
<pin id="1667" dir="0" index="1" bw="8" slack="0"/>
<pin id="1668" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346_2/162 "/>
</bind>
</comp>

<comp id="1671" class="1004" name="isNeg_3_fu_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="1" slack="0"/>
<pin id="1673" dir="0" index="1" bw="9" slack="0"/>
<pin id="1674" dir="0" index="2" bw="5" slack="0"/>
<pin id="1675" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_3/162 "/>
</bind>
</comp>

<comp id="1679" class="1004" name="sub_ln1512_fu_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="8" slack="0"/>
<pin id="1681" dir="0" index="1" bw="8" slack="0"/>
<pin id="1682" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512/162 "/>
</bind>
</comp>

<comp id="1685" class="1004" name="sext_ln1512_2_fu_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="8" slack="0"/>
<pin id="1687" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512_2/162 "/>
</bind>
</comp>

<comp id="1689" class="1004" name="ush_3_fu_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="1" slack="0"/>
<pin id="1691" dir="0" index="1" bw="9" slack="0"/>
<pin id="1692" dir="0" index="2" bw="9" slack="0"/>
<pin id="1693" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_3/162 "/>
</bind>
</comp>

<comp id="1697" class="1004" name="mantissa_2_fu_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="25" slack="0"/>
<pin id="1699" dir="0" index="1" bw="1" slack="0"/>
<pin id="1700" dir="0" index="2" bw="23" slack="1"/>
<pin id="1701" dir="0" index="3" bw="1" slack="0"/>
<pin id="1702" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_2/163 "/>
</bind>
</comp>

<comp id="1706" class="1004" name="zext_ln15_2_fu_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="25" slack="0"/>
<pin id="1708" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_2/163 "/>
</bind>
</comp>

<comp id="1710" class="1004" name="sext_ln1488_2_fu_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="9" slack="1"/>
<pin id="1712" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488_2/163 "/>
</bind>
</comp>

<comp id="1713" class="1004" name="zext_ln1488_3_fu_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="9" slack="0"/>
<pin id="1715" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_3/163 "/>
</bind>
</comp>

<comp id="1717" class="1004" name="r_V_29_fu_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="25" slack="0"/>
<pin id="1719" dir="0" index="1" bw="32" slack="0"/>
<pin id="1720" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_29/163 "/>
</bind>
</comp>

<comp id="1723" class="1004" name="r_V_30_fu_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="25" slack="0"/>
<pin id="1725" dir="0" index="1" bw="32" slack="0"/>
<pin id="1726" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_30/163 "/>
</bind>
</comp>

<comp id="1729" class="1004" name="tmp_30_fu_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="1" slack="0"/>
<pin id="1731" dir="0" index="1" bw="79" slack="0"/>
<pin id="1732" dir="0" index="2" bw="6" slack="0"/>
<pin id="1733" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/163 "/>
</bind>
</comp>

<comp id="1737" class="1004" name="zext_ln818_2_fu_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="1" slack="0"/>
<pin id="1739" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818_2/163 "/>
</bind>
</comp>

<comp id="1741" class="1004" name="tmp_3_fu_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="32" slack="0"/>
<pin id="1743" dir="0" index="1" bw="79" slack="0"/>
<pin id="1744" dir="0" index="2" bw="6" slack="0"/>
<pin id="1745" dir="0" index="3" bw="7" slack="0"/>
<pin id="1746" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/163 "/>
</bind>
</comp>

<comp id="1751" class="1004" name="val_2_fu_1751">
<pin_list>
<pin id="1752" dir="0" index="0" bw="1" slack="1"/>
<pin id="1753" dir="0" index="1" bw="32" slack="0"/>
<pin id="1754" dir="0" index="2" bw="32" slack="0"/>
<pin id="1755" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_2/163 "/>
</bind>
</comp>

<comp id="1758" class="1004" name="result_V_9_fu_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="1" slack="0"/>
<pin id="1760" dir="0" index="1" bw="32" slack="0"/>
<pin id="1761" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_9/163 "/>
</bind>
</comp>

<comp id="1764" class="1004" name="or_ln106_fu_1764">
<pin_list>
<pin id="1765" dir="0" index="0" bw="32" slack="50"/>
<pin id="1766" dir="0" index="1" bw="32" slack="0"/>
<pin id="1767" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln106/164 "/>
</bind>
</comp>

<comp id="1772" class="1004" name="p_Result_47_fu_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="1" slack="0"/>
<pin id="1774" dir="0" index="1" bw="32" slack="2"/>
<pin id="1775" dir="0" index="2" bw="6" slack="0"/>
<pin id="1776" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_47/164 "/>
</bind>
</comp>

<comp id="1779" class="1004" name="result_V_15_fu_1779">
<pin_list>
<pin id="1780" dir="0" index="0" bw="1" slack="0"/>
<pin id="1781" dir="0" index="1" bw="32" slack="1"/>
<pin id="1782" dir="0" index="2" bw="32" slack="1"/>
<pin id="1783" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_15/164 "/>
</bind>
</comp>

<comp id="1785" class="1004" name="output_fu_1785">
<pin_list>
<pin id="1786" dir="0" index="0" bw="32" slack="0"/>
<pin id="1787" dir="0" index="1" bw="32" slack="50"/>
<pin id="1788" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="output/164 "/>
</bind>
</comp>

<comp id="1793" class="1004" name="zext_ln213_fu_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="32" slack="50"/>
<pin id="1795" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln213/164 "/>
</bind>
</comp>

<comp id="1797" class="1004" name="shl_ln230_fu_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1799" dir="0" index="1" bw="1" slack="0"/>
<pin id="1800" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln230/164 "/>
</bind>
</comp>

<comp id="1803" class="1004" name="wah_buffer_index_load_load_fu_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="32" slack="208"/>
<pin id="1805" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wah_buffer_index_load/242 "/>
</bind>
</comp>

<comp id="1806" class="1004" name="zext_ln226_fu_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="32" slack="0"/>
<pin id="1808" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln226/242 "/>
</bind>
</comp>

<comp id="1811" class="1004" name="add_ln227_fu_1811">
<pin_list>
<pin id="1812" dir="0" index="0" bw="32" slack="0"/>
<pin id="1813" dir="0" index="1" bw="1" slack="0"/>
<pin id="1814" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln227/242 "/>
</bind>
</comp>

<comp id="1817" class="1004" name="grp_fu_1817">
<pin_list>
<pin id="1818" dir="0" index="0" bw="32" slack="0"/>
<pin id="1819" dir="0" index="1" bw="8" slack="0"/>
<pin id="1820" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="wah_buffer_index_1/242 "/>
</bind>
</comp>

<comp id="1823" class="1004" name="data_V_3_fu_1823">
<pin_list>
<pin id="1824" dir="0" index="0" bw="64" slack="1"/>
<pin id="1825" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_3/266 "/>
</bind>
</comp>

<comp id="1827" class="1004" name="p_Result_49_fu_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="1" slack="0"/>
<pin id="1829" dir="0" index="1" bw="64" slack="0"/>
<pin id="1830" dir="0" index="2" bw="7" slack="0"/>
<pin id="1831" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_49/266 "/>
</bind>
</comp>

<comp id="1835" class="1004" name="xs_exp_V_4_fu_1835">
<pin_list>
<pin id="1836" dir="0" index="0" bw="11" slack="0"/>
<pin id="1837" dir="0" index="1" bw="64" slack="0"/>
<pin id="1838" dir="0" index="2" bw="7" slack="0"/>
<pin id="1839" dir="0" index="3" bw="7" slack="0"/>
<pin id="1840" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V_4/266 "/>
</bind>
</comp>

<comp id="1845" class="1004" name="p_Result_50_fu_1845">
<pin_list>
<pin id="1846" dir="0" index="0" bw="64" slack="0"/>
<pin id="1847" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_50/266 "/>
</bind>
</comp>

<comp id="1849" class="1004" name="mantissa_3_fu_1849">
<pin_list>
<pin id="1850" dir="0" index="0" bw="54" slack="0"/>
<pin id="1851" dir="0" index="1" bw="1" slack="0"/>
<pin id="1852" dir="0" index="2" bw="52" slack="0"/>
<pin id="1853" dir="0" index="3" bw="1" slack="0"/>
<pin id="1854" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_3/266 "/>
</bind>
</comp>

<comp id="1859" class="1004" name="zext_ln15_3_fu_1859">
<pin_list>
<pin id="1860" dir="0" index="0" bw="54" slack="0"/>
<pin id="1861" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_3/266 "/>
</bind>
</comp>

<comp id="1863" class="1004" name="zext_ln515_fu_1863">
<pin_list>
<pin id="1864" dir="0" index="0" bw="11" slack="0"/>
<pin id="1865" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515/266 "/>
</bind>
</comp>

<comp id="1867" class="1004" name="add_ln515_fu_1867">
<pin_list>
<pin id="1868" dir="0" index="0" bw="11" slack="0"/>
<pin id="1869" dir="0" index="1" bw="11" slack="0"/>
<pin id="1870" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln515/266 "/>
</bind>
</comp>

<comp id="1873" class="1004" name="isNeg_4_fu_1873">
<pin_list>
<pin id="1874" dir="0" index="0" bw="1" slack="0"/>
<pin id="1875" dir="0" index="1" bw="12" slack="0"/>
<pin id="1876" dir="0" index="2" bw="5" slack="0"/>
<pin id="1877" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_4/266 "/>
</bind>
</comp>

<comp id="1881" class="1004" name="sub_ln1512_2_fu_1881">
<pin_list>
<pin id="1882" dir="0" index="0" bw="11" slack="0"/>
<pin id="1883" dir="0" index="1" bw="11" slack="0"/>
<pin id="1884" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512_2/266 "/>
</bind>
</comp>

<comp id="1887" class="1004" name="sext_ln1512_3_fu_1887">
<pin_list>
<pin id="1888" dir="0" index="0" bw="11" slack="0"/>
<pin id="1889" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512_3/266 "/>
</bind>
</comp>

<comp id="1891" class="1004" name="ush_4_fu_1891">
<pin_list>
<pin id="1892" dir="0" index="0" bw="1" slack="0"/>
<pin id="1893" dir="0" index="1" bw="12" slack="0"/>
<pin id="1894" dir="0" index="2" bw="12" slack="0"/>
<pin id="1895" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_4/266 "/>
</bind>
</comp>

<comp id="1899" class="1004" name="sext_ln1488_3_fu_1899">
<pin_list>
<pin id="1900" dir="0" index="0" bw="12" slack="0"/>
<pin id="1901" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488_3/266 "/>
</bind>
</comp>

<comp id="1903" class="1004" name="zext_ln1488_4_fu_1903">
<pin_list>
<pin id="1904" dir="0" index="0" bw="12" slack="0"/>
<pin id="1905" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_4/266 "/>
</bind>
</comp>

<comp id="1907" class="1004" name="r_V_31_fu_1907">
<pin_list>
<pin id="1908" dir="0" index="0" bw="54" slack="0"/>
<pin id="1909" dir="0" index="1" bw="32" slack="0"/>
<pin id="1910" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_31/266 "/>
</bind>
</comp>

<comp id="1913" class="1004" name="r_V_32_fu_1913">
<pin_list>
<pin id="1914" dir="0" index="0" bw="54" slack="0"/>
<pin id="1915" dir="0" index="1" bw="32" slack="0"/>
<pin id="1916" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_32/266 "/>
</bind>
</comp>

<comp id="1919" class="1004" name="tmp_34_fu_1919">
<pin_list>
<pin id="1920" dir="0" index="0" bw="1" slack="0"/>
<pin id="1921" dir="0" index="1" bw="137" slack="0"/>
<pin id="1922" dir="0" index="2" bw="7" slack="0"/>
<pin id="1923" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_34/266 "/>
</bind>
</comp>

<comp id="1927" class="1004" name="zext_ln818_3_fu_1927">
<pin_list>
<pin id="1928" dir="0" index="0" bw="1" slack="0"/>
<pin id="1929" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818_3/266 "/>
</bind>
</comp>

<comp id="1931" class="1004" name="tmp_4_fu_1931">
<pin_list>
<pin id="1932" dir="0" index="0" bw="32" slack="0"/>
<pin id="1933" dir="0" index="1" bw="137" slack="0"/>
<pin id="1934" dir="0" index="2" bw="7" slack="0"/>
<pin id="1935" dir="0" index="3" bw="8" slack="0"/>
<pin id="1936" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/266 "/>
</bind>
</comp>

<comp id="1941" class="1004" name="val_3_fu_1941">
<pin_list>
<pin id="1942" dir="0" index="0" bw="1" slack="0"/>
<pin id="1943" dir="0" index="1" bw="32" slack="0"/>
<pin id="1944" dir="0" index="2" bw="32" slack="0"/>
<pin id="1945" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_3/266 "/>
</bind>
</comp>

<comp id="1949" class="1004" name="result_V_12_fu_1949">
<pin_list>
<pin id="1950" dir="0" index="0" bw="1" slack="0"/>
<pin id="1951" dir="0" index="1" bw="32" slack="1"/>
<pin id="1952" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_12/267 "/>
</bind>
</comp>

<comp id="1954" class="1004" name="result_V_16_fu_1954">
<pin_list>
<pin id="1955" dir="0" index="0" bw="1" slack="1"/>
<pin id="1956" dir="0" index="1" bw="32" slack="0"/>
<pin id="1957" dir="0" index="2" bw="32" slack="1"/>
<pin id="1958" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_16/267 "/>
</bind>
</comp>

<comp id="1960" class="1004" name="sext_ln238_1_fu_1960">
<pin_list>
<pin id="1961" dir="0" index="0" bw="32" slack="1"/>
<pin id="1962" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln238_1/268 "/>
</bind>
</comp>

<comp id="1963" class="1004" name="grp_fu_1963">
<pin_list>
<pin id="1964" dir="0" index="0" bw="32" slack="0"/>
<pin id="1965" dir="0" index="1" bw="9" slack="0"/>
<pin id="1966" dir="1" index="2" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln238/268 "/>
</bind>
</comp>

<comp id="1969" class="1004" name="sext_ln238_2_fu_1969">
<pin_list>
<pin id="1970" dir="0" index="0" bw="41" slack="1"/>
<pin id="1971" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln238_2/270 "/>
</bind>
</comp>

<comp id="1972" class="1004" name="add_ln238_fu_1972">
<pin_list>
<pin id="1973" dir="0" index="0" bw="41" slack="0"/>
<pin id="1974" dir="0" index="1" bw="64" slack="239"/>
<pin id="1975" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln238/270 "/>
</bind>
</comp>

<comp id="1977" class="1004" name="trunc_ln_fu_1977">
<pin_list>
<pin id="1978" dir="0" index="0" bw="63" slack="0"/>
<pin id="1979" dir="0" index="1" bw="64" slack="0"/>
<pin id="1980" dir="0" index="2" bw="1" slack="0"/>
<pin id="1981" dir="0" index="3" bw="7" slack="0"/>
<pin id="1982" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/270 "/>
</bind>
</comp>

<comp id="1987" class="1004" name="sext_ln238_fu_1987">
<pin_list>
<pin id="1988" dir="0" index="0" bw="63" slack="0"/>
<pin id="1989" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln238/270 "/>
</bind>
</comp>

<comp id="1991" class="1004" name="gmem_addr_1_fu_1991">
<pin_list>
<pin id="1992" dir="0" index="0" bw="64" slack="0"/>
<pin id="1993" dir="0" index="1" bw="64" slack="0"/>
<pin id="1994" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/270 "/>
</bind>
</comp>

<comp id="1997" class="1004" name="or_ln111_fu_1997">
<pin_list>
<pin id="1998" dir="0" index="0" bw="32" slack="113"/>
<pin id="1999" dir="0" index="1" bw="32" slack="0"/>
<pin id="2000" dir="1" index="2" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln111/277 "/>
</bind>
</comp>

<comp id="2003" class="1004" name="trunc_ln77_fu_2003">
<pin_list>
<pin id="2004" dir="0" index="0" bw="8" slack="0"/>
<pin id="2005" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/277 "/>
</bind>
</comp>

<comp id="2007" class="1004" name="sext_ln77_fu_2007">
<pin_list>
<pin id="2008" dir="0" index="0" bw="8" slack="0"/>
<pin id="2009" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77/277 "/>
</bind>
</comp>

<comp id="2011" class="1004" name="icmp_ln238_fu_2011">
<pin_list>
<pin id="2012" dir="0" index="0" bw="7" slack="0"/>
<pin id="2013" dir="0" index="1" bw="7" slack="0"/>
<pin id="2014" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln238/278 "/>
</bind>
</comp>

<comp id="2017" class="1004" name="add_ln238_1_fu_2017">
<pin_list>
<pin id="2018" dir="0" index="0" bw="7" slack="0"/>
<pin id="2019" dir="0" index="1" bw="1" slack="0"/>
<pin id="2020" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln238_1/278 "/>
</bind>
</comp>

<comp id="2023" class="1004" name="zext_ln240_fu_2023">
<pin_list>
<pin id="2024" dir="0" index="0" bw="7" slack="0"/>
<pin id="2025" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln240/278 "/>
</bind>
</comp>

<comp id="2027" class="1004" name="sub_ln240_fu_2027">
<pin_list>
<pin id="2028" dir="0" index="0" bw="8" slack="1"/>
<pin id="2029" dir="0" index="1" bw="7" slack="0"/>
<pin id="2030" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln240/278 "/>
</bind>
</comp>

<comp id="2032" class="1004" name="grp_fu_2032">
<pin_list>
<pin id="2033" dir="0" index="0" bw="9" slack="0"/>
<pin id="2034" dir="0" index="1" bw="8" slack="0"/>
<pin id="2035" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="coeff_index/278 "/>
</bind>
</comp>

<comp id="2038" class="1004" name="store_ln113_store_fu_2038">
<pin_list>
<pin id="2039" dir="0" index="0" bw="8" slack="1"/>
<pin id="2040" dir="0" index="1" bw="32" slack="244"/>
<pin id="2041" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/278 "/>
</bind>
</comp>

<comp id="2042" class="1004" name="trunc_ln241_fu_2042">
<pin_list>
<pin id="2043" dir="0" index="0" bw="7" slack="0"/>
<pin id="2044" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln241/290 "/>
</bind>
</comp>

<comp id="2046" class="1004" name="zext_ln241_fu_2046">
<pin_list>
<pin id="2047" dir="0" index="0" bw="7" slack="0"/>
<pin id="2048" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln241/290 "/>
</bind>
</comp>

<comp id="2051" class="1004" name="sext_ln1317_2_fu_2051">
<pin_list>
<pin id="2052" dir="0" index="0" bw="32" slack="1"/>
<pin id="2053" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1317_2/292 "/>
</bind>
</comp>

<comp id="2054" class="1004" name="sext_ln1319_fu_2054">
<pin_list>
<pin id="2055" dir="0" index="0" bw="16" slack="1"/>
<pin id="2056" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319/292 "/>
</bind>
</comp>

<comp id="2058" class="1004" name="grp_fu_2058">
<pin_list>
<pin id="2059" dir="0" index="0" bw="32" slack="0"/>
<pin id="2060" dir="0" index="1" bw="16" slack="0"/>
<pin id="2061" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_37/292 "/>
</bind>
</comp>

<comp id="2064" class="1004" name="ret_V_12_fu_2064">
<pin_list>
<pin id="2065" dir="0" index="0" bw="16" slack="0"/>
<pin id="2066" dir="0" index="1" bw="48" slack="0"/>
<pin id="2067" dir="0" index="2" bw="7" slack="0"/>
<pin id="2068" dir="0" index="3" bw="7" slack="0"/>
<pin id="2069" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_12/293 "/>
</bind>
</comp>

<comp id="2074" class="1004" name="trunc_ln1049_2_fu_2074">
<pin_list>
<pin id="2075" dir="0" index="0" bw="48" slack="0"/>
<pin id="2076" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1049_2/293 "/>
</bind>
</comp>

<comp id="2078" class="1004" name="p_Result_42_fu_2078">
<pin_list>
<pin id="2079" dir="0" index="0" bw="1" slack="0"/>
<pin id="2080" dir="0" index="1" bw="48" slack="1"/>
<pin id="2081" dir="0" index="2" bw="7" slack="0"/>
<pin id="2082" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_42/294 "/>
</bind>
</comp>

<comp id="2085" class="1004" name="icmp_ln1049_2_fu_2085">
<pin_list>
<pin id="2086" dir="0" index="0" bw="32" slack="1"/>
<pin id="2087" dir="0" index="1" bw="32" slack="0"/>
<pin id="2088" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_2/294 "/>
</bind>
</comp>

<comp id="2090" class="1004" name="ret_V_13_fu_2090">
<pin_list>
<pin id="2091" dir="0" index="0" bw="16" slack="1"/>
<pin id="2092" dir="0" index="1" bw="1" slack="0"/>
<pin id="2093" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_13/294 "/>
</bind>
</comp>

<comp id="2095" class="1004" name="select_ln1048_2_fu_2095">
<pin_list>
<pin id="2096" dir="0" index="0" bw="1" slack="0"/>
<pin id="2097" dir="0" index="1" bw="16" slack="1"/>
<pin id="2098" dir="0" index="2" bw="16" slack="0"/>
<pin id="2099" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1048_2/294 "/>
</bind>
</comp>

<comp id="2102" class="1004" name="ret_V_14_fu_2102">
<pin_list>
<pin id="2103" dir="0" index="0" bw="1" slack="0"/>
<pin id="2104" dir="0" index="1" bw="16" slack="0"/>
<pin id="2105" dir="0" index="2" bw="16" slack="1"/>
<pin id="2106" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_14/294 "/>
</bind>
</comp>

<comp id="2109" class="1004" name="sext_ln241_fu_2109">
<pin_list>
<pin id="2110" dir="0" index="0" bw="16" slack="0"/>
<pin id="2111" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln241/294 "/>
</bind>
</comp>

<comp id="2113" class="1004" name="result_3_fu_2113">
<pin_list>
<pin id="2114" dir="0" index="0" bw="16" slack="0"/>
<pin id="2115" dir="0" index="1" bw="23" slack="16"/>
<pin id="2116" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_3/294 "/>
</bind>
</comp>

<comp id="2119" class="1004" name="sext_ln238_3_fu_2119">
<pin_list>
<pin id="2120" dir="0" index="0" bw="23" slack="9"/>
<pin id="2121" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln238_3/303 "/>
</bind>
</comp>

<comp id="2123" class="1004" name="store_ln113_store_fu_2123">
<pin_list>
<pin id="2124" dir="0" index="0" bw="16" slack="1"/>
<pin id="2125" dir="0" index="1" bw="16" slack="253"/>
<pin id="2126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/303 "/>
</bind>
</comp>

<comp id="2128" class="1004" name="store_ln88_store_fu_2128">
<pin_list>
<pin id="2129" dir="0" index="0" bw="32" slack="0"/>
<pin id="2130" dir="0" index="1" bw="32" slack="254"/>
<pin id="2131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/304 "/>
</bind>
</comp>

<comp id="2133" class="1004" name="store_ln88_store_fu_2133">
<pin_list>
<pin id="2134" dir="0" index="0" bw="32" slack="0"/>
<pin id="2135" dir="0" index="1" bw="32" slack="254"/>
<pin id="2136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/304 "/>
</bind>
</comp>

<comp id="2138" class="1004" name="store_ln88_store_fu_2138">
<pin_list>
<pin id="2139" dir="0" index="0" bw="32" slack="244"/>
<pin id="2140" dir="0" index="1" bw="32" slack="254"/>
<pin id="2141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/304 "/>
</bind>
</comp>

<comp id="2142" class="1004" name="debug_output_local_0_load_load_fu_2142">
<pin_list>
<pin id="2143" dir="0" index="0" bw="16" slack="254"/>
<pin id="2144" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="debug_output_local_0_load/304 "/>
</bind>
</comp>

<comp id="2146" class="1005" name="empty_reg_2146">
<pin_list>
<pin id="2147" dir="0" index="0" bw="9" slack="0"/>
<pin id="2148" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="2153" class="1005" name="wah_coeffs_read_reg_2153">
<pin_list>
<pin id="2154" dir="0" index="0" bw="64" slack="4"/>
<pin id="2155" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="wah_coeffs_read "/>
</bind>
</comp>

<comp id="2159" class="1005" name="tempo_read_reg_2159">
<pin_list>
<pin id="2160" dir="0" index="0" bw="32" slack="7"/>
<pin id="2161" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tempo_read "/>
</bind>
</comp>

<comp id="2164" class="1005" name="delay_samples_read_reg_2164">
<pin_list>
<pin id="2165" dir="0" index="0" bw="32" slack="83"/>
<pin id="2166" dir="1" index="1" bw="32" slack="83"/>
</pin_list>
<bind>
<opset="delay_samples_read "/>
</bind>
</comp>

<comp id="2169" class="1005" name="delay_mult_read_reg_2169">
<pin_list>
<pin id="2170" dir="0" index="0" bw="32" slack="127"/>
<pin id="2171" dir="1" index="1" bw="32" slack="127"/>
</pin_list>
<bind>
<opset="delay_mult_read "/>
</bind>
</comp>

<comp id="2174" class="1005" name="compression_zero_threshold_read_reg_2174">
<pin_list>
<pin id="2175" dir="0" index="0" bw="32" slack="55"/>
<pin id="2176" dir="1" index="1" bw="32" slack="55"/>
</pin_list>
<bind>
<opset="compression_zero_threshold_read "/>
</bind>
</comp>

<comp id="2179" class="1005" name="compression_max_threshold_read_reg_2179">
<pin_list>
<pin id="2180" dir="0" index="0" bw="32" slack="7"/>
<pin id="2181" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="compression_max_threshold_read "/>
</bind>
</comp>

<comp id="2185" class="1005" name="compression_min_threshold_read_reg_2185">
<pin_list>
<pin id="2186" dir="0" index="0" bw="32" slack="7"/>
<pin id="2187" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="compression_min_threshold_read "/>
</bind>
</comp>

<comp id="2192" class="1005" name="distortion_clip_factor_read_reg_2192">
<pin_list>
<pin id="2193" dir="0" index="0" bw="8" slack="12"/>
<pin id="2194" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opset="distortion_clip_factor_read "/>
</bind>
</comp>

<comp id="2197" class="1005" name="distortion_threshold_read_reg_2197">
<pin_list>
<pin id="2198" dir="0" index="0" bw="32" slack="12"/>
<pin id="2199" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="distortion_threshold_read "/>
</bind>
</comp>

<comp id="2207" class="1005" name="control_read_reg_2207">
<pin_list>
<pin id="2208" dir="0" index="0" bw="8" slack="3"/>
<pin id="2209" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="control_read "/>
</bind>
</comp>

<comp id="2214" class="1005" name="p_loc_reg_2214">
<pin_list>
<pin id="2215" dir="0" index="0" bw="32" slack="53"/>
<pin id="2216" dir="1" index="1" bw="32" slack="53"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="2220" class="1005" name="trunc_ln23_reg_2220">
<pin_list>
<pin id="2221" dir="0" index="0" bw="1" slack="133"/>
<pin id="2222" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="2227" class="1005" name="empty_72_reg_2227">
<pin_list>
<pin id="2228" dir="0" index="0" bw="17" slack="0"/>
<pin id="2229" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="empty_72 "/>
</bind>
</comp>

<comp id="2237" class="1005" name="empty_75_reg_2237">
<pin_list>
<pin id="2238" dir="0" index="0" bw="7" slack="0"/>
<pin id="2239" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="empty_75 "/>
</bind>
</comp>

<comp id="2247" class="1005" name="current_sample_1_reg_2247">
<pin_list>
<pin id="2248" dir="0" index="0" bw="32" slack="0"/>
<pin id="2249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="current_sample_1 "/>
</bind>
</comp>

<comp id="2254" class="1005" name="empty_78_reg_2254">
<pin_list>
<pin id="2255" dir="0" index="0" bw="32" slack="0"/>
<pin id="2256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_78 "/>
</bind>
</comp>

<comp id="2261" class="1005" name="wah_buffer_index_reg_2261">
<pin_list>
<pin id="2262" dir="0" index="0" bw="32" slack="0"/>
<pin id="2263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="wah_buffer_index "/>
</bind>
</comp>

<comp id="2268" class="1005" name="delay_buffer_index_reg_2268">
<pin_list>
<pin id="2269" dir="0" index="0" bw="32" slack="0"/>
<pin id="2270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="delay_buffer_index "/>
</bind>
</comp>

<comp id="2275" class="1005" name="compression_buffer_index_reg_2275">
<pin_list>
<pin id="2276" dir="0" index="0" bw="32" slack="9"/>
<pin id="2277" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="compression_buffer_index "/>
</bind>
</comp>

<comp id="2285" class="1005" name="debug_output_local_0_reg_2285">
<pin_list>
<pin id="2286" dir="0" index="0" bw="16" slack="9"/>
<pin id="2287" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="debug_output_local_0 "/>
</bind>
</comp>

<comp id="2292" class="1005" name="axilite_out_local_0_reg_2292">
<pin_list>
<pin id="2293" dir="0" index="0" bw="32" slack="0"/>
<pin id="2294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="axilite_out_local_0 "/>
</bind>
</comp>

<comp id="2299" class="1005" name="tmp_reg_2299">
<pin_list>
<pin id="2300" dir="0" index="0" bw="1" slack="10"/>
<pin id="2301" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="2303" class="1005" name="tmp_11_reg_2303">
<pin_list>
<pin id="2304" dir="0" index="0" bw="1" slack="14"/>
<pin id="2305" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="2307" class="1005" name="tmp_13_reg_2307">
<pin_list>
<pin id="2308" dir="0" index="0" bw="1" slack="80"/>
<pin id="2309" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="2311" class="1005" name="gmem_addr_reg_2311">
<pin_list>
<pin id="2312" dir="0" index="0" bw="16" slack="1"/>
<pin id="2313" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="2317" class="1005" name="gmem_addr_read_reg_2317">
<pin_list>
<pin id="2318" dir="0" index="0" bw="16" slack="1"/>
<pin id="2319" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="2322" class="1005" name="negative_threshold_reg_2322">
<pin_list>
<pin id="2323" dir="0" index="0" bw="32" slack="1"/>
<pin id="2324" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="negative_threshold "/>
</bind>
</comp>

<comp id="2327" class="1005" name="conv7_i_i_i_reg_2327">
<pin_list>
<pin id="2328" dir="0" index="0" bw="40" slack="2"/>
<pin id="2329" dir="1" index="1" bw="40" slack="2"/>
</pin_list>
<bind>
<opset="conv7_i_i_i "/>
</bind>
</comp>

<comp id="2333" class="1005" name="conv2_i_reg_2333">
<pin_list>
<pin id="2334" dir="0" index="0" bw="64" slack="134"/>
<pin id="2335" dir="1" index="1" bw="64" slack="134"/>
</pin_list>
<bind>
<opset="conv2_i "/>
</bind>
</comp>

<comp id="2338" class="1005" name="conv18_i_reg_2338">
<pin_list>
<pin id="2339" dir="0" index="0" bw="32" slack="49"/>
<pin id="2340" dir="1" index="1" bw="32" slack="49"/>
</pin_list>
<bind>
<opset="conv18_i "/>
</bind>
</comp>

<comp id="2343" class="1005" name="conv30_i_reg_2343">
<pin_list>
<pin id="2344" dir="0" index="0" bw="32" slack="49"/>
<pin id="2345" dir="1" index="1" bw="32" slack="49"/>
</pin_list>
<bind>
<opset="conv30_i "/>
</bind>
</comp>

<comp id="2357" class="1005" name="tmp_data_V_1_reg_2357">
<pin_list>
<pin id="2358" dir="0" index="0" bw="32" slack="4"/>
<pin id="2359" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="2363" class="1005" name="tmp_keep_V_reg_2363">
<pin_list>
<pin id="2364" dir="0" index="0" bw="4" slack="244"/>
<pin id="2365" dir="1" index="1" bw="4" slack="244"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="2368" class="1005" name="tmp_strb_V_reg_2368">
<pin_list>
<pin id="2369" dir="0" index="0" bw="4" slack="244"/>
<pin id="2370" dir="1" index="1" bw="4" slack="244"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="2373" class="1005" name="tmp_user_V_reg_2373">
<pin_list>
<pin id="2374" dir="0" index="0" bw="2" slack="244"/>
<pin id="2375" dir="1" index="1" bw="2" slack="244"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="2378" class="1005" name="tmp_last_V_reg_2378">
<pin_list>
<pin id="2379" dir="0" index="0" bw="1" slack="244"/>
<pin id="2380" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="2382" class="1005" name="tmp_id_V_reg_2382">
<pin_list>
<pin id="2383" dir="0" index="0" bw="5" slack="244"/>
<pin id="2384" dir="1" index="1" bw="5" slack="244"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="2387" class="1005" name="tmp_dest_V_reg_2387">
<pin_list>
<pin id="2388" dir="0" index="0" bw="6" slack="244"/>
<pin id="2389" dir="1" index="1" bw="6" slack="244"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="2392" class="1005" name="current_sample_reg_2392">
<pin_list>
<pin id="2393" dir="0" index="0" bw="32" slack="244"/>
<pin id="2394" dir="1" index="1" bw="32" slack="244"/>
</pin_list>
<bind>
<opset="current_sample "/>
</bind>
</comp>

<comp id="2397" class="1005" name="or_ln96_reg_2397">
<pin_list>
<pin id="2398" dir="0" index="0" bw="32" slack="4"/>
<pin id="2399" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="or_ln96 "/>
</bind>
</comp>

<comp id="2413" class="1005" name="r_V_reg_2413">
<pin_list>
<pin id="2414" dir="0" index="0" bw="32" slack="1"/>
<pin id="2415" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="2418" class="1005" name="r_V_22_reg_2418">
<pin_list>
<pin id="2419" dir="0" index="0" bw="32" slack="1"/>
<pin id="2420" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_22 "/>
</bind>
</comp>

<comp id="2423" class="1005" name="sext_ln1317_1_reg_2423">
<pin_list>
<pin id="2424" dir="0" index="0" bw="40" slack="1"/>
<pin id="2425" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1317_1 "/>
</bind>
</comp>

<comp id="2428" class="1005" name="r_V_36_reg_2428">
<pin_list>
<pin id="2429" dir="0" index="0" bw="40" slack="1"/>
<pin id="2430" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="r_V_36 "/>
</bind>
</comp>

<comp id="2433" class="1005" name="ret_V_9_cast_reg_2433">
<pin_list>
<pin id="2434" dir="0" index="0" bw="32" slack="1"/>
<pin id="2435" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_9_cast "/>
</bind>
</comp>

<comp id="2440" class="1005" name="trunc_ln1049_1_reg_2440">
<pin_list>
<pin id="2441" dir="0" index="0" bw="7" slack="1"/>
<pin id="2442" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1049_1 "/>
</bind>
</comp>

<comp id="2445" class="1005" name="result_1_reg_2445">
<pin_list>
<pin id="2446" dir="0" index="0" bw="32" slack="1"/>
<pin id="2447" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_1 "/>
</bind>
</comp>

<comp id="2450" class="1005" name="sext_ln1317_reg_2450">
<pin_list>
<pin id="2451" dir="0" index="0" bw="40" slack="1"/>
<pin id="2452" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1317 "/>
</bind>
</comp>

<comp id="2455" class="1005" name="r_V_35_reg_2455">
<pin_list>
<pin id="2456" dir="0" index="0" bw="40" slack="1"/>
<pin id="2457" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="r_V_35 "/>
</bind>
</comp>

<comp id="2460" class="1005" name="ret_V_cast_reg_2460">
<pin_list>
<pin id="2461" dir="0" index="0" bw="32" slack="1"/>
<pin id="2462" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_cast "/>
</bind>
</comp>

<comp id="2467" class="1005" name="trunc_ln1049_reg_2467">
<pin_list>
<pin id="2468" dir="0" index="0" bw="7" slack="1"/>
<pin id="2469" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1049 "/>
</bind>
</comp>

<comp id="2472" class="1005" name="result_reg_2472">
<pin_list>
<pin id="2473" dir="0" index="0" bw="32" slack="1"/>
<pin id="2474" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="2477" class="1005" name="add_ln164_reg_2477">
<pin_list>
<pin id="2478" dir="0" index="0" bw="32" slack="1"/>
<pin id="2479" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln164 "/>
</bind>
</comp>

<comp id="2482" class="1005" name="compression_buffer_index_1_reg_2482">
<pin_list>
<pin id="2483" dir="0" index="0" bw="32" slack="3"/>
<pin id="2484" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="compression_buffer_index_1 "/>
</bind>
</comp>

<comp id="2490" class="1005" name="trunc_ln65_reg_2490">
<pin_list>
<pin id="2491" dir="0" index="0" bw="10" slack="1"/>
<pin id="2492" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln65 "/>
</bind>
</comp>

<comp id="2495" class="1005" name="icmp_ln174_reg_2495">
<pin_list>
<pin id="2496" dir="0" index="0" bw="1" slack="1"/>
<pin id="2497" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln174 "/>
</bind>
</comp>

<comp id="2500" class="1005" name="or_ln101_reg_2500">
<pin_list>
<pin id="2501" dir="0" index="0" bw="32" slack="28"/>
<pin id="2502" dir="1" index="1" bw="32" slack="28"/>
</pin_list>
<bind>
<opset="or_ln101 "/>
</bind>
</comp>

<comp id="2512" class="1005" name="current_level_reg_2512">
<pin_list>
<pin id="2513" dir="0" index="0" bw="32" slack="1"/>
<pin id="2514" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_level "/>
</bind>
</comp>

<comp id="2517" class="1005" name="icmp_ln182_reg_2517">
<pin_list>
<pin id="2518" dir="0" index="0" bw="1" slack="28"/>
<pin id="2519" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln182 "/>
</bind>
</comp>

<comp id="2521" class="1005" name="icmp_ln192_reg_2521">
<pin_list>
<pin id="2522" dir="0" index="0" bw="1" slack="28"/>
<pin id="2523" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln192 "/>
</bind>
</comp>

<comp id="2525" class="1005" name="and_ln191_1_reg_2525">
<pin_list>
<pin id="2526" dir="0" index="0" bw="1" slack="28"/>
<pin id="2527" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln191_1 "/>
</bind>
</comp>

<comp id="2529" class="1005" name="p_Result_45_reg_2529">
<pin_list>
<pin id="2530" dir="0" index="0" bw="1" slack="2"/>
<pin id="2531" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_45 "/>
</bind>
</comp>

<comp id="2534" class="1005" name="p_Result_46_reg_2534">
<pin_list>
<pin id="2535" dir="0" index="0" bw="23" slack="1"/>
<pin id="2536" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_46 "/>
</bind>
</comp>

<comp id="2539" class="1005" name="isNeg_2_reg_2539">
<pin_list>
<pin id="2540" dir="0" index="0" bw="1" slack="1"/>
<pin id="2541" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg_2 "/>
</bind>
</comp>

<comp id="2544" class="1005" name="ush_2_reg_2544">
<pin_list>
<pin id="2545" dir="0" index="0" bw="9" slack="1"/>
<pin id="2546" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush_2 "/>
</bind>
</comp>

<comp id="2549" class="1005" name="val_1_reg_2549">
<pin_list>
<pin id="2550" dir="0" index="0" bw="32" slack="1"/>
<pin id="2551" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_1 "/>
</bind>
</comp>

<comp id="2555" class="1005" name="delay_buffer_index_load_reg_2555">
<pin_list>
<pin id="2556" dir="0" index="0" bw="32" slack="50"/>
<pin id="2557" dir="1" index="1" bw="32" slack="50"/>
</pin_list>
<bind>
<opset="delay_buffer_index_load "/>
</bind>
</comp>

<comp id="2560" class="1005" name="sub_ln210_reg_2560">
<pin_list>
<pin id="2561" dir="0" index="0" bw="32" slack="1"/>
<pin id="2562" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln210 "/>
</bind>
</comp>

<comp id="2565" class="1005" name="add_ln214_reg_2565">
<pin_list>
<pin id="2566" dir="0" index="0" bw="32" slack="1"/>
<pin id="2567" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln214 "/>
</bind>
</comp>

<comp id="2570" class="1005" name="p_Result_43_reg_2570">
<pin_list>
<pin id="2571" dir="0" index="0" bw="1" slack="2"/>
<pin id="2572" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_43 "/>
</bind>
</comp>

<comp id="2575" class="1005" name="p_Result_44_reg_2575">
<pin_list>
<pin id="2576" dir="0" index="0" bw="23" slack="1"/>
<pin id="2577" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_44 "/>
</bind>
</comp>

<comp id="2580" class="1005" name="isNeg_reg_2580">
<pin_list>
<pin id="2581" dir="0" index="0" bw="1" slack="1"/>
<pin id="2582" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="2585" class="1005" name="ush_reg_2585">
<pin_list>
<pin id="2586" dir="0" index="0" bw="9" slack="1"/>
<pin id="2587" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush "/>
</bind>
</comp>

<comp id="2590" class="1005" name="val_reg_2590">
<pin_list>
<pin id="2591" dir="0" index="0" bw="32" slack="1"/>
<pin id="2592" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="2596" class="1005" name="srem_ln210_reg_2596">
<pin_list>
<pin id="2597" dir="0" index="0" bw="17" slack="1"/>
<pin id="2598" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="srem_ln210 "/>
</bind>
</comp>

<comp id="2601" class="1005" name="delay_buffer_addr_1_reg_2601">
<pin_list>
<pin id="2602" dir="0" index="0" bw="17" slack="1"/>
<pin id="2603" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="delay_buffer_addr_1 "/>
</bind>
</comp>

<comp id="2606" class="1005" name="delay_buffer_load_reg_2606">
<pin_list>
<pin id="2607" dir="0" index="0" bw="32" slack="1"/>
<pin id="2608" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="delay_buffer_load "/>
</bind>
</comp>

<comp id="2611" class="1005" name="data_V_2_reg_2611">
<pin_list>
<pin id="2612" dir="0" index="0" bw="32" slack="2"/>
<pin id="2613" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="data_V_2 "/>
</bind>
</comp>

<comp id="2616" class="1005" name="p_Result_48_reg_2616">
<pin_list>
<pin id="2617" dir="0" index="0" bw="23" slack="1"/>
<pin id="2618" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_48 "/>
</bind>
</comp>

<comp id="2621" class="1005" name="isNeg_3_reg_2621">
<pin_list>
<pin id="2622" dir="0" index="0" bw="1" slack="1"/>
<pin id="2623" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg_3 "/>
</bind>
</comp>

<comp id="2626" class="1005" name="ush_3_reg_2626">
<pin_list>
<pin id="2627" dir="0" index="0" bw="9" slack="1"/>
<pin id="2628" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush_3 "/>
</bind>
</comp>

<comp id="2631" class="1005" name="val_2_reg_2631">
<pin_list>
<pin id="2632" dir="0" index="0" bw="32" slack="1"/>
<pin id="2633" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_2 "/>
</bind>
</comp>

<comp id="2636" class="1005" name="result_V_9_reg_2636">
<pin_list>
<pin id="2637" dir="0" index="0" bw="32" slack="1"/>
<pin id="2638" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_V_9 "/>
</bind>
</comp>

<comp id="2641" class="1005" name="shl_ln230_reg_2641">
<pin_list>
<pin id="2642" dir="0" index="0" bw="32" slack="1"/>
<pin id="2643" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln230 "/>
</bind>
</comp>

<comp id="2646" class="1005" name="conv_i2_reg_2646">
<pin_list>
<pin id="2647" dir="0" index="0" bw="64" slack="1"/>
<pin id="2648" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv_i2 "/>
</bind>
</comp>

<comp id="2651" class="1005" name="add_ln227_reg_2651">
<pin_list>
<pin id="2652" dir="0" index="0" bw="32" slack="1"/>
<pin id="2653" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln227 "/>
</bind>
</comp>

<comp id="2656" class="1005" name="x_assign_reg_2656">
<pin_list>
<pin id="2657" dir="0" index="0" bw="64" slack="1"/>
<pin id="2658" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign "/>
</bind>
</comp>

<comp id="2661" class="1005" name="tmp_2_reg_2661">
<pin_list>
<pin id="2662" dir="0" index="0" bw="64" slack="1"/>
<pin id="2663" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="2666" class="1005" name="add5_i_reg_2666">
<pin_list>
<pin id="2667" dir="0" index="0" bw="64" slack="1"/>
<pin id="2668" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add5_i "/>
</bind>
</comp>

<comp id="2671" class="1005" name="p_Result_49_reg_2671">
<pin_list>
<pin id="2672" dir="0" index="0" bw="1" slack="1"/>
<pin id="2673" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_49 "/>
</bind>
</comp>

<comp id="2676" class="1005" name="val_3_reg_2676">
<pin_list>
<pin id="2677" dir="0" index="0" bw="32" slack="1"/>
<pin id="2678" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_3 "/>
</bind>
</comp>

<comp id="2682" class="1005" name="result_V_16_reg_2682">
<pin_list>
<pin id="2683" dir="0" index="0" bw="32" slack="1"/>
<pin id="2684" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_V_16 "/>
</bind>
</comp>

<comp id="2687" class="1005" name="sext_ln238_1_reg_2687">
<pin_list>
<pin id="2688" dir="0" index="0" bw="41" slack="1"/>
<pin id="2689" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln238_1 "/>
</bind>
</comp>

<comp id="2692" class="1005" name="mul_ln238_reg_2692">
<pin_list>
<pin id="2693" dir="0" index="0" bw="41" slack="1"/>
<pin id="2694" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln238 "/>
</bind>
</comp>

<comp id="2697" class="1005" name="gmem_addr_1_reg_2697">
<pin_list>
<pin id="2698" dir="0" index="0" bw="16" slack="1"/>
<pin id="2699" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="2703" class="1005" name="or_ln111_reg_2703">
<pin_list>
<pin id="2704" dir="0" index="0" bw="32" slack="11"/>
<pin id="2705" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="or_ln111 "/>
</bind>
</comp>

<comp id="2709" class="1005" name="wah_buffer_index_1_reg_2709">
<pin_list>
<pin id="2710" dir="0" index="0" bw="32" slack="1"/>
<pin id="2711" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wah_buffer_index_1 "/>
</bind>
</comp>

<comp id="2714" class="1005" name="sext_ln77_reg_2714">
<pin_list>
<pin id="2715" dir="0" index="0" bw="9" slack="1"/>
<pin id="2716" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln77 "/>
</bind>
</comp>

<comp id="2722" class="1005" name="add_ln238_1_reg_2722">
<pin_list>
<pin id="2723" dir="0" index="0" bw="7" slack="0"/>
<pin id="2724" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln238_1 "/>
</bind>
</comp>

<comp id="2727" class="1005" name="sub_ln240_reg_2727">
<pin_list>
<pin id="2728" dir="0" index="0" bw="9" slack="1"/>
<pin id="2729" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln240 "/>
</bind>
</comp>

<comp id="2732" class="1005" name="wah_values_buffer_addr_2_reg_2732">
<pin_list>
<pin id="2733" dir="0" index="0" bw="7" slack="1"/>
<pin id="2734" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="wah_values_buffer_addr_2 "/>
</bind>
</comp>

<comp id="2737" class="1005" name="r_V_33_reg_2737">
<pin_list>
<pin id="2738" dir="0" index="0" bw="32" slack="1"/>
<pin id="2739" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_33 "/>
</bind>
</comp>

<comp id="2742" class="1005" name="sext_ln1317_2_reg_2742">
<pin_list>
<pin id="2743" dir="0" index="0" bw="48" slack="1"/>
<pin id="2744" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1317_2 "/>
</bind>
</comp>

<comp id="2747" class="1005" name="sext_ln1319_reg_2747">
<pin_list>
<pin id="2748" dir="0" index="0" bw="48" slack="1"/>
<pin id="2749" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1319 "/>
</bind>
</comp>

<comp id="2752" class="1005" name="r_V_37_reg_2752">
<pin_list>
<pin id="2753" dir="0" index="0" bw="48" slack="1"/>
<pin id="2754" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="r_V_37 "/>
</bind>
</comp>

<comp id="2757" class="1005" name="ret_V_12_reg_2757">
<pin_list>
<pin id="2758" dir="0" index="0" bw="16" slack="1"/>
<pin id="2759" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_12 "/>
</bind>
</comp>

<comp id="2764" class="1005" name="trunc_ln1049_2_reg_2764">
<pin_list>
<pin id="2765" dir="0" index="0" bw="32" slack="1"/>
<pin id="2766" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1049_2 "/>
</bind>
</comp>

<comp id="2769" class="1005" name="result_3_reg_2769">
<pin_list>
<pin id="2770" dir="0" index="0" bw="23" slack="1"/>
<pin id="2771" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="result_3 "/>
</bind>
</comp>

<comp id="2774" class="1005" name="sext_ln238_3_reg_2774">
<pin_list>
<pin id="2775" dir="0" index="0" bw="32" slack="1"/>
<pin id="2776" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln238_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="309"><net_src comp="68" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="78" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="78" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="78" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="78" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="68" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="68" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="68" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="68" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="68" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="68" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="68" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="68" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="68" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="70" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="50" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="72" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="48" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="72" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="46" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="74" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="44" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="72" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="42" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="72" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="40" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="72" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="38" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="76" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="36" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="72" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="34" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="76" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="32" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="180" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="68" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="433"><net_src comp="182" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="444"><net_src comp="188" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="445"><net_src comp="2" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="446"><net_src comp="4" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="447"><net_src comp="6" pin="0"/><net_sink comp="434" pin=3"/></net>

<net id="448"><net_src comp="8" pin="0"/><net_sink comp="434" pin=4"/></net>

<net id="449"><net_src comp="10" pin="0"/><net_sink comp="434" pin=5"/></net>

<net id="450"><net_src comp="12" pin="0"/><net_sink comp="434" pin=6"/></net>

<net id="451"><net_src comp="14" pin="0"/><net_sink comp="434" pin=7"/></net>

<net id="457"><net_src comp="280" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="244" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="463"><net_src comp="286" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="180" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="465"><net_src comp="68" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="466"><net_src comp="182" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="484"><net_src comp="300" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="485"><net_src comp="16" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="486"><net_src comp="18" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="487"><net_src comp="20" pin="0"/><net_sink comp="467" pin=3"/></net>

<net id="488"><net_src comp="22" pin="0"/><net_sink comp="467" pin=4"/></net>

<net id="489"><net_src comp="24" pin="0"/><net_sink comp="467" pin=5"/></net>

<net id="490"><net_src comp="26" pin="0"/><net_sink comp="467" pin=6"/></net>

<net id="491"><net_src comp="28" pin="0"/><net_sink comp="467" pin=7"/></net>

<net id="492"><net_src comp="228" pin="0"/><net_sink comp="467" pin=12"/></net>

<net id="493"><net_src comp="226" pin="0"/><net_sink comp="467" pin=12"/></net>

<net id="499"><net_src comp="302" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="30" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="506"><net_src comp="304" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="52" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="513"><net_src comp="152" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="519"><net_src comp="86" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="520"><net_src comp="508" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="526"><net_src comp="152" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="532"><net_src comp="86" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="533"><net_src comp="521" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="539"><net_src comp="152" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="545"><net_src comp="86" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="546"><net_src comp="534" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="552"><net_src comp="152" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="553"><net_src comp="547" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="559"><net_src comp="152" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="560"><net_src comp="554" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="566"><net_src comp="152" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="567"><net_src comp="561" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="573"><net_src comp="152" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="574"><net_src comp="568" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="580"><net_src comp="152" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="581"><net_src comp="575" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="595"><net_src comp="585" pin="8"/><net_sink comp="582" pin=0"/></net>

<net id="609"><net_src comp="599" pin="8"/><net_sink comp="596" pin=0"/></net>

<net id="623"><net_src comp="613" pin="8"/><net_sink comp="610" pin=0"/></net>

<net id="639"><net_src comp="582" pin="1"/><net_sink comp="627" pin=4"/></net>

<net id="640"><net_src comp="627" pin="10"/><net_sink comp="624" pin=0"/></net>

<net id="656"><net_src comp="596" pin="1"/><net_sink comp="644" pin=4"/></net>

<net id="657"><net_src comp="644" pin="10"/><net_sink comp="641" pin=0"/></net>

<net id="673"><net_src comp="610" pin="1"/><net_sink comp="661" pin=4"/></net>

<net id="674"><net_src comp="610" pin="1"/><net_sink comp="661" pin=6"/></net>

<net id="675"><net_src comp="610" pin="1"/><net_sink comp="661" pin=8"/></net>

<net id="676"><net_src comp="661" pin="10"/><net_sink comp="658" pin=0"/></net>

<net id="686"><net_src comp="624" pin="1"/><net_sink comp="680" pin=2"/></net>

<net id="687"><net_src comp="680" pin="4"/><net_sink comp="677" pin=0"/></net>

<net id="697"><net_src comp="641" pin="1"/><net_sink comp="691" pin=2"/></net>

<net id="698"><net_src comp="691" pin="4"/><net_sink comp="688" pin=0"/></net>

<net id="702"><net_src comp="699" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="709"><net_src comp="658" pin="1"/><net_sink comp="703" pin=2"/></net>

<net id="710"><net_src comp="703" pin="4"/><net_sink comp="699" pin=0"/></net>

<net id="714"><net_src comp="162" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="721"><net_src comp="711" pin="1"/><net_sink comp="715" pin=2"/></net>

<net id="725"><net_src comp="282" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="732"><net_src comp="722" pin="1"/><net_sink comp="726" pin=2"/></net>

<net id="733"><net_src comp="726" pin="4"/><net_sink comp="722" pin=0"/></net>

<net id="743"><net_src comp="677" pin="1"/><net_sink comp="737" pin=2"/></net>

<net id="744"><net_src comp="737" pin="4"/><net_sink comp="494" pin=2"/></net>

<net id="754"><net_src comp="688" pin="1"/><net_sink comp="748" pin=2"/></net>

<net id="758"><net_src comp="755" pin="1"/><net_sink comp="467" pin=8"/></net>

<net id="765"><net_src comp="699" pin="1"/><net_sink comp="759" pin=2"/></net>

<net id="766"><net_src comp="759" pin="4"/><net_sink comp="467" pin=8"/></net>

<net id="767"><net_src comp="759" pin="4"/><net_sink comp="755" pin=0"/></net>

<net id="775"><net_src comp="208" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="776"><net_src comp="54" pin="0"/><net_sink comp="768" pin=4"/></net>

<net id="787"><net_src comp="246" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="788"><net_src comp="56" pin="0"/><net_sink comp="777" pin=2"/></net>

<net id="789"><net_src comp="58" pin="0"/><net_sink comp="777" pin=3"/></net>

<net id="790"><net_src comp="60" pin="0"/><net_sink comp="777" pin=4"/></net>

<net id="791"><net_src comp="62" pin="0"/><net_sink comp="777" pin=5"/></net>

<net id="792"><net_src comp="64" pin="0"/><net_sink comp="777" pin=6"/></net>

<net id="793"><net_src comp="66" pin="0"/><net_sink comp="777" pin=7"/></net>

<net id="808"><net_src comp="610" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="813"><net_src comp="248" pin="0"/><net_sink comp="809" pin=1"/></net>

<net id="818"><net_src comp="240" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="819"><net_src comp="248" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="820"><net_src comp="250" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="825"><net_src comp="242" pin="0"/><net_sink comp="821" pin=1"/></net>

<net id="832"><net_src comp="802" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="834"><net_src comp="829" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="838"><net_src comp="798" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="843"><net_src comp="794" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="847"><net_src comp="814" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="849"><net_src comp="844" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="850"><net_src comp="844" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="854"><net_src comp="459" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="858"><net_src comp="416" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="863"><net_src comp="142" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="870"><net_src comp="864" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="876"><net_src comp="864" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="144" pin="0"/><net_sink comp="872" pin=1"/></net>

<net id="882"><net_src comp="864" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="150" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="888"><net_src comp="878" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="893"><net_src comp="154" pin="0"/><net_sink comp="889" pin=0"/></net>

<net id="900"><net_src comp="894" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="521" pin=2"/></net>

<net id="906"><net_src comp="894" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="907"><net_src comp="156" pin="0"/><net_sink comp="902" pin=1"/></net>

<net id="912"><net_src comp="894" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="160" pin="0"/><net_sink comp="908" pin=1"/></net>

<net id="918"><net_src comp="908" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="923"><net_src comp="162" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="930"><net_src comp="924" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="534" pin=2"/></net>

<net id="936"><net_src comp="924" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="164" pin="0"/><net_sink comp="932" pin=1"/></net>

<net id="942"><net_src comp="924" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="168" pin="0"/><net_sink comp="938" pin=1"/></net>

<net id="948"><net_src comp="938" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="954"><net_src comp="170" pin="0"/><net_sink comp="949" pin=0"/></net>

<net id="955"><net_src comp="172" pin="0"/><net_sink comp="949" pin=2"/></net>

<net id="961"><net_src comp="170" pin="0"/><net_sink comp="956" pin=0"/></net>

<net id="962"><net_src comp="174" pin="0"/><net_sink comp="956" pin=2"/></net>

<net id="968"><net_src comp="170" pin="0"/><net_sink comp="963" pin=0"/></net>

<net id="969"><net_src comp="68" pin="0"/><net_sink comp="963" pin=2"/></net>

<net id="974"><net_src comp="86" pin="0"/><net_sink comp="970" pin=0"/></net>

<net id="979"><net_src comp="86" pin="0"/><net_sink comp="975" pin=0"/></net>

<net id="984"><net_src comp="86" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="989"><net_src comp="86" pin="0"/><net_sink comp="985" pin=0"/></net>

<net id="994"><net_src comp="86" pin="0"/><net_sink comp="990" pin=0"/></net>

<net id="1001"><net_src comp="176" pin="0"/><net_sink comp="995" pin=0"/></net>

<net id="1002"><net_src comp="68" pin="0"/><net_sink comp="995" pin=2"/></net>

<net id="1003"><net_src comp="178" pin="0"/><net_sink comp="995" pin=3"/></net>

<net id="1007"><net_src comp="995" pin="4"/><net_sink comp="1004" pin=0"/></net>

<net id="1012"><net_src comp="0" pin="0"/><net_sink comp="1008" pin=0"/></net>

<net id="1013"><net_src comp="1004" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="1014"><net_src comp="1008" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="1019"><net_src comp="86" pin="0"/><net_sink comp="1015" pin=0"/></net>

<net id="1031"><net_src comp="86" pin="0"/><net_sink comp="1027" pin=0"/></net>

<net id="1044"><net_src comp="434" pin="8"/><net_sink comp="1041" pin=0"/></net>

<net id="1048"><net_src comp="434" pin="8"/><net_sink comp="1045" pin=0"/></net>

<net id="1052"><net_src comp="434" pin="8"/><net_sink comp="1049" pin=0"/></net>

<net id="1056"><net_src comp="434" pin="8"/><net_sink comp="1053" pin=0"/></net>

<net id="1060"><net_src comp="434" pin="8"/><net_sink comp="1057" pin=0"/></net>

<net id="1064"><net_src comp="434" pin="8"/><net_sink comp="1061" pin=0"/></net>

<net id="1068"><net_src comp="434" pin="8"/><net_sink comp="1065" pin=0"/></net>

<net id="1073"><net_src comp="1032" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1074"><net_src comp="68" pin="0"/><net_sink comp="1069" pin=1"/></net>

<net id="1079"><net_src comp="1035" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1080"><net_src comp="190" pin="0"/><net_sink comp="1075" pin=1"/></net>

<net id="1085"><net_src comp="1041" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1090"><net_src comp="1041" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1095"><net_src comp="1041" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1100"><net_src comp="1041" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1108"><net_src comp="1101" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1115"><net_src comp="192" pin="0"/><net_sink comp="1109" pin=0"/></net>

<net id="1116"><net_src comp="1104" pin="2"/><net_sink comp="1109" pin=1"/></net>

<net id="1117"><net_src comp="194" pin="0"/><net_sink comp="1109" pin=2"/></net>

<net id="1118"><net_src comp="196" pin="0"/><net_sink comp="1109" pin=3"/></net>

<net id="1122"><net_src comp="1104" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1128"><net_src comp="198" pin="0"/><net_sink comp="1123" pin=0"/></net>

<net id="1129"><net_src comp="200" pin="0"/><net_sink comp="1123" pin=2"/></net>

<net id="1134"><net_src comp="162" pin="0"/><net_sink comp="1130" pin=1"/></net>

<net id="1139"><net_src comp="68" pin="0"/><net_sink comp="1135" pin=1"/></net>

<net id="1145"><net_src comp="1130" pin="2"/><net_sink comp="1140" pin=0"/></net>

<net id="1146"><net_src comp="1135" pin="2"/><net_sink comp="1140" pin=2"/></net>

<net id="1152"><net_src comp="1123" pin="3"/><net_sink comp="1147" pin=0"/></net>

<net id="1153"><net_src comp="1140" pin="3"/><net_sink comp="1147" pin=1"/></net>

<net id="1158"><net_src comp="1147" pin="3"/><net_sink comp="1154" pin=0"/></net>

<net id="1166"><net_src comp="1159" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1173"><net_src comp="192" pin="0"/><net_sink comp="1167" pin=0"/></net>

<net id="1174"><net_src comp="1162" pin="2"/><net_sink comp="1167" pin=1"/></net>

<net id="1175"><net_src comp="194" pin="0"/><net_sink comp="1167" pin=2"/></net>

<net id="1176"><net_src comp="196" pin="0"/><net_sink comp="1167" pin=3"/></net>

<net id="1180"><net_src comp="1162" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1186"><net_src comp="198" pin="0"/><net_sink comp="1181" pin=0"/></net>

<net id="1187"><net_src comp="200" pin="0"/><net_sink comp="1181" pin=2"/></net>

<net id="1192"><net_src comp="162" pin="0"/><net_sink comp="1188" pin=1"/></net>

<net id="1197"><net_src comp="68" pin="0"/><net_sink comp="1193" pin=1"/></net>

<net id="1203"><net_src comp="1188" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1204"><net_src comp="1193" pin="2"/><net_sink comp="1198" pin=2"/></net>

<net id="1210"><net_src comp="1181" pin="3"/><net_sink comp="1205" pin=0"/></net>

<net id="1211"><net_src comp="1198" pin="3"/><net_sink comp="1205" pin=1"/></net>

<net id="1216"><net_src comp="1205" pin="3"/><net_sink comp="1212" pin=0"/></net>

<net id="1225"><net_src comp="202" pin="0"/><net_sink comp="1220" pin=0"/></net>

<net id="1226"><net_src comp="613" pin="8"/><net_sink comp="1220" pin=1"/></net>

<net id="1227"><net_src comp="204" pin="0"/><net_sink comp="1220" pin=2"/></net>

<net id="1232"><net_src comp="86" pin="0"/><net_sink comp="1228" pin=0"/></net>

<net id="1233"><net_src comp="613" pin="8"/><net_sink comp="1228" pin=1"/></net>

<net id="1239"><net_src comp="1220" pin="3"/><net_sink comp="1234" pin=0"/></net>

<net id="1240"><net_src comp="1228" pin="2"/><net_sink comp="1234" pin=1"/></net>

<net id="1241"><net_src comp="613" pin="8"/><net_sink comp="1234" pin=2"/></net>

<net id="1242"><net_src comp="1234" pin="3"/><net_sink comp="514" pin=1"/></net>

<net id="1246"><net_src comp="1217" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="547" pin=2"/></net>

<net id="1252"><net_src comp="1217" pin="1"/><net_sink comp="1248" pin=0"/></net>

<net id="1253"><net_src comp="68" pin="0"/><net_sink comp="1248" pin=1"/></net>

<net id="1258"><net_src comp="1248" pin="2"/><net_sink comp="1254" pin=0"/></net>

<net id="1259"><net_src comp="206" pin="0"/><net_sink comp="1254" pin=1"/></net>

<net id="1263"><net_src comp="1254" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1268"><net_src comp="206" pin="0"/><net_sink comp="1264" pin=1"/></net>

<net id="1273"><net_src comp="596" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1274"><net_src comp="210" pin="0"/><net_sink comp="1269" pin=1"/></net>

<net id="1283"><net_src comp="1275" pin="1"/><net_sink comp="1278" pin=2"/></net>

<net id="1284"><net_src comp="1278" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="1289"><net_src comp="1278" pin="3"/><net_sink comp="1285" pin=0"/></net>

<net id="1294"><net_src comp="1278" pin="3"/><net_sink comp="1290" pin=0"/></net>

<net id="1295"><net_src comp="86" pin="0"/><net_sink comp="1290" pin=1"/></net>

<net id="1300"><net_src comp="1278" pin="3"/><net_sink comp="1296" pin=0"/></net>

<net id="1305"><net_src comp="1278" pin="3"/><net_sink comp="1301" pin=0"/></net>

<net id="1310"><net_src comp="1301" pin="2"/><net_sink comp="1306" pin=0"/></net>

<net id="1311"><net_src comp="1290" pin="2"/><net_sink comp="1306" pin=1"/></net>

<net id="1316"><net_src comp="1306" pin="2"/><net_sink comp="1312" pin=0"/></net>

<net id="1317"><net_src comp="1296" pin="2"/><net_sink comp="1312" pin=1"/></net>

<net id="1337"><net_src comp="840" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1343"><net_src comp="202" pin="0"/><net_sink comp="1338" pin=0"/></net>

<net id="1344"><net_src comp="1334" pin="1"/><net_sink comp="1338" pin=1"/></net>

<net id="1345"><net_src comp="204" pin="0"/><net_sink comp="1338" pin=2"/></net>

<net id="1352"><net_src comp="212" pin="0"/><net_sink comp="1346" pin=0"/></net>

<net id="1353"><net_src comp="1334" pin="1"/><net_sink comp="1346" pin=1"/></net>

<net id="1354"><net_src comp="214" pin="0"/><net_sink comp="1346" pin=2"/></net>

<net id="1355"><net_src comp="216" pin="0"/><net_sink comp="1346" pin=3"/></net>

<net id="1359"><net_src comp="1334" pin="1"/><net_sink comp="1356" pin=0"/></net>

<net id="1363"><net_src comp="1346" pin="4"/><net_sink comp="1360" pin=0"/></net>

<net id="1368"><net_src comp="1360" pin="1"/><net_sink comp="1364" pin=0"/></net>

<net id="1369"><net_src comp="218" pin="0"/><net_sink comp="1364" pin=1"/></net>

<net id="1375"><net_src comp="220" pin="0"/><net_sink comp="1370" pin=0"/></net>

<net id="1376"><net_src comp="1364" pin="2"/><net_sink comp="1370" pin=1"/></net>

<net id="1377"><net_src comp="190" pin="0"/><net_sink comp="1370" pin=2"/></net>

<net id="1382"><net_src comp="222" pin="0"/><net_sink comp="1378" pin=0"/></net>

<net id="1383"><net_src comp="1346" pin="4"/><net_sink comp="1378" pin=1"/></net>

<net id="1387"><net_src comp="1378" pin="2"/><net_sink comp="1384" pin=0"/></net>

<net id="1393"><net_src comp="1370" pin="3"/><net_sink comp="1388" pin=0"/></net>

<net id="1394"><net_src comp="1384" pin="1"/><net_sink comp="1388" pin=1"/></net>

<net id="1395"><net_src comp="1364" pin="2"/><net_sink comp="1388" pin=2"/></net>

<net id="1402"><net_src comp="224" pin="0"/><net_sink comp="1396" pin=0"/></net>

<net id="1403"><net_src comp="226" pin="0"/><net_sink comp="1396" pin=1"/></net>

<net id="1404"><net_src comp="228" pin="0"/><net_sink comp="1396" pin=3"/></net>

<net id="1408"><net_src comp="1396" pin="4"/><net_sink comp="1405" pin=0"/></net>

<net id="1415"><net_src comp="1409" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1420"><net_src comp="1405" pin="1"/><net_sink comp="1416" pin=0"/></net>

<net id="1421"><net_src comp="1412" pin="1"/><net_sink comp="1416" pin=1"/></net>

<net id="1426"><net_src comp="1405" pin="1"/><net_sink comp="1422" pin=0"/></net>

<net id="1427"><net_src comp="1412" pin="1"/><net_sink comp="1422" pin=1"/></net>

<net id="1433"><net_src comp="230" pin="0"/><net_sink comp="1428" pin=0"/></net>

<net id="1434"><net_src comp="1416" pin="2"/><net_sink comp="1428" pin=1"/></net>

<net id="1435"><net_src comp="232" pin="0"/><net_sink comp="1428" pin=2"/></net>

<net id="1439"><net_src comp="1428" pin="3"/><net_sink comp="1436" pin=0"/></net>

<net id="1446"><net_src comp="234" pin="0"/><net_sink comp="1440" pin=0"/></net>

<net id="1447"><net_src comp="1422" pin="2"/><net_sink comp="1440" pin=1"/></net>

<net id="1448"><net_src comp="232" pin="0"/><net_sink comp="1440" pin=2"/></net>

<net id="1449"><net_src comp="236" pin="0"/><net_sink comp="1440" pin=3"/></net>

<net id="1455"><net_src comp="1436" pin="1"/><net_sink comp="1450" pin=1"/></net>

<net id="1456"><net_src comp="1440" pin="4"/><net_sink comp="1450" pin=2"/></net>

<net id="1461"><net_src comp="86" pin="0"/><net_sink comp="1457" pin=0"/></net>

<net id="1467"><net_src comp="1457" pin="2"/><net_sink comp="1462" pin=1"/></net>

<net id="1468"><net_src comp="1462" pin="3"/><net_sink comp="661" pin=2"/></net>

<net id="1473"><net_src comp="86" pin="0"/><net_sink comp="1469" pin=0"/></net>

<net id="1479"><net_src comp="1469" pin="2"/><net_sink comp="1474" pin=1"/></net>

<net id="1480"><net_src comp="1474" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="1488"><net_src comp="1481" pin="1"/><net_sink comp="1484" pin=0"/></net>

<net id="1493"><net_src comp="1484" pin="2"/><net_sink comp="1489" pin=0"/></net>

<net id="1494"><net_src comp="238" pin="0"/><net_sink comp="1489" pin=1"/></net>

<net id="1499"><net_src comp="1481" pin="1"/><net_sink comp="1495" pin=0"/></net>

<net id="1500"><net_src comp="68" pin="0"/><net_sink comp="1495" pin=1"/></net>

<net id="1505"><net_src comp="1495" pin="2"/><net_sink comp="1501" pin=0"/></net>

<net id="1506"><net_src comp="238" pin="0"/><net_sink comp="1501" pin=1"/></net>

<net id="1510"><net_src comp="840" pin="1"/><net_sink comp="1507" pin=0"/></net>

<net id="1516"><net_src comp="202" pin="0"/><net_sink comp="1511" pin=0"/></net>

<net id="1517"><net_src comp="1507" pin="1"/><net_sink comp="1511" pin=1"/></net>

<net id="1518"><net_src comp="204" pin="0"/><net_sink comp="1511" pin=2"/></net>

<net id="1525"><net_src comp="212" pin="0"/><net_sink comp="1519" pin=0"/></net>

<net id="1526"><net_src comp="1507" pin="1"/><net_sink comp="1519" pin=1"/></net>

<net id="1527"><net_src comp="214" pin="0"/><net_sink comp="1519" pin=2"/></net>

<net id="1528"><net_src comp="216" pin="0"/><net_sink comp="1519" pin=3"/></net>

<net id="1532"><net_src comp="1507" pin="1"/><net_sink comp="1529" pin=0"/></net>

<net id="1536"><net_src comp="1519" pin="4"/><net_sink comp="1533" pin=0"/></net>

<net id="1541"><net_src comp="1533" pin="1"/><net_sink comp="1537" pin=0"/></net>

<net id="1542"><net_src comp="218" pin="0"/><net_sink comp="1537" pin=1"/></net>

<net id="1548"><net_src comp="220" pin="0"/><net_sink comp="1543" pin=0"/></net>

<net id="1549"><net_src comp="1537" pin="2"/><net_sink comp="1543" pin=1"/></net>

<net id="1550"><net_src comp="190" pin="0"/><net_sink comp="1543" pin=2"/></net>

<net id="1555"><net_src comp="222" pin="0"/><net_sink comp="1551" pin=0"/></net>

<net id="1556"><net_src comp="1519" pin="4"/><net_sink comp="1551" pin=1"/></net>

<net id="1560"><net_src comp="1551" pin="2"/><net_sink comp="1557" pin=0"/></net>

<net id="1566"><net_src comp="1543" pin="3"/><net_sink comp="1561" pin=0"/></net>

<net id="1567"><net_src comp="1557" pin="1"/><net_sink comp="1561" pin=1"/></net>

<net id="1568"><net_src comp="1537" pin="2"/><net_sink comp="1561" pin=2"/></net>

<net id="1575"><net_src comp="224" pin="0"/><net_sink comp="1569" pin=0"/></net>

<net id="1576"><net_src comp="226" pin="0"/><net_sink comp="1569" pin=1"/></net>

<net id="1577"><net_src comp="228" pin="0"/><net_sink comp="1569" pin=3"/></net>

<net id="1581"><net_src comp="1569" pin="4"/><net_sink comp="1578" pin=0"/></net>

<net id="1588"><net_src comp="1582" pin="1"/><net_sink comp="1585" pin=0"/></net>

<net id="1593"><net_src comp="1578" pin="1"/><net_sink comp="1589" pin=0"/></net>

<net id="1594"><net_src comp="1585" pin="1"/><net_sink comp="1589" pin=1"/></net>

<net id="1599"><net_src comp="1578" pin="1"/><net_sink comp="1595" pin=0"/></net>

<net id="1600"><net_src comp="1585" pin="1"/><net_sink comp="1595" pin=1"/></net>

<net id="1606"><net_src comp="230" pin="0"/><net_sink comp="1601" pin=0"/></net>

<net id="1607"><net_src comp="1589" pin="2"/><net_sink comp="1601" pin=1"/></net>

<net id="1608"><net_src comp="232" pin="0"/><net_sink comp="1601" pin=2"/></net>

<net id="1612"><net_src comp="1601" pin="3"/><net_sink comp="1609" pin=0"/></net>

<net id="1619"><net_src comp="234" pin="0"/><net_sink comp="1613" pin=0"/></net>

<net id="1620"><net_src comp="1595" pin="2"/><net_sink comp="1613" pin=1"/></net>

<net id="1621"><net_src comp="232" pin="0"/><net_sink comp="1613" pin=2"/></net>

<net id="1622"><net_src comp="236" pin="0"/><net_sink comp="1613" pin=3"/></net>

<net id="1628"><net_src comp="1609" pin="1"/><net_sink comp="1623" pin=1"/></net>

<net id="1629"><net_src comp="1613" pin="4"/><net_sink comp="1623" pin=2"/></net>

<net id="1634"><net_src comp="1501" pin="2"/><net_sink comp="1630" pin=0"/></net>

<net id="1641"><net_src comp="1635" pin="1"/><net_sink comp="1638" pin=0"/></net>

<net id="1642"><net_src comp="1638" pin="1"/><net_sink comp="554" pin=2"/></net>

<net id="1646"><net_src comp="840" pin="1"/><net_sink comp="1643" pin=0"/></net>

<net id="1653"><net_src comp="212" pin="0"/><net_sink comp="1647" pin=0"/></net>

<net id="1654"><net_src comp="1643" pin="1"/><net_sink comp="1647" pin=1"/></net>

<net id="1655"><net_src comp="214" pin="0"/><net_sink comp="1647" pin=2"/></net>

<net id="1656"><net_src comp="216" pin="0"/><net_sink comp="1647" pin=3"/></net>

<net id="1660"><net_src comp="1643" pin="1"/><net_sink comp="1657" pin=0"/></net>

<net id="1664"><net_src comp="1647" pin="4"/><net_sink comp="1661" pin=0"/></net>

<net id="1669"><net_src comp="1661" pin="1"/><net_sink comp="1665" pin=0"/></net>

<net id="1670"><net_src comp="218" pin="0"/><net_sink comp="1665" pin=1"/></net>

<net id="1676"><net_src comp="220" pin="0"/><net_sink comp="1671" pin=0"/></net>

<net id="1677"><net_src comp="1665" pin="2"/><net_sink comp="1671" pin=1"/></net>

<net id="1678"><net_src comp="190" pin="0"/><net_sink comp="1671" pin=2"/></net>

<net id="1683"><net_src comp="222" pin="0"/><net_sink comp="1679" pin=0"/></net>

<net id="1684"><net_src comp="1647" pin="4"/><net_sink comp="1679" pin=1"/></net>

<net id="1688"><net_src comp="1679" pin="2"/><net_sink comp="1685" pin=0"/></net>

<net id="1694"><net_src comp="1671" pin="3"/><net_sink comp="1689" pin=0"/></net>

<net id="1695"><net_src comp="1685" pin="1"/><net_sink comp="1689" pin=1"/></net>

<net id="1696"><net_src comp="1665" pin="2"/><net_sink comp="1689" pin=2"/></net>

<net id="1703"><net_src comp="224" pin="0"/><net_sink comp="1697" pin=0"/></net>

<net id="1704"><net_src comp="226" pin="0"/><net_sink comp="1697" pin=1"/></net>

<net id="1705"><net_src comp="228" pin="0"/><net_sink comp="1697" pin=3"/></net>

<net id="1709"><net_src comp="1697" pin="4"/><net_sink comp="1706" pin=0"/></net>

<net id="1716"><net_src comp="1710" pin="1"/><net_sink comp="1713" pin=0"/></net>

<net id="1721"><net_src comp="1706" pin="1"/><net_sink comp="1717" pin=0"/></net>

<net id="1722"><net_src comp="1713" pin="1"/><net_sink comp="1717" pin=1"/></net>

<net id="1727"><net_src comp="1706" pin="1"/><net_sink comp="1723" pin=0"/></net>

<net id="1728"><net_src comp="1713" pin="1"/><net_sink comp="1723" pin=1"/></net>

<net id="1734"><net_src comp="230" pin="0"/><net_sink comp="1729" pin=0"/></net>

<net id="1735"><net_src comp="1717" pin="2"/><net_sink comp="1729" pin=1"/></net>

<net id="1736"><net_src comp="232" pin="0"/><net_sink comp="1729" pin=2"/></net>

<net id="1740"><net_src comp="1729" pin="3"/><net_sink comp="1737" pin=0"/></net>

<net id="1747"><net_src comp="234" pin="0"/><net_sink comp="1741" pin=0"/></net>

<net id="1748"><net_src comp="1723" pin="2"/><net_sink comp="1741" pin=1"/></net>

<net id="1749"><net_src comp="232" pin="0"/><net_sink comp="1741" pin=2"/></net>

<net id="1750"><net_src comp="236" pin="0"/><net_sink comp="1741" pin=3"/></net>

<net id="1756"><net_src comp="1737" pin="1"/><net_sink comp="1751" pin=1"/></net>

<net id="1757"><net_src comp="1741" pin="4"/><net_sink comp="1751" pin=2"/></net>

<net id="1762"><net_src comp="86" pin="0"/><net_sink comp="1758" pin=0"/></net>

<net id="1763"><net_src comp="1751" pin="3"/><net_sink comp="1758" pin=1"/></net>

<net id="1768"><net_src comp="641" pin="1"/><net_sink comp="1764" pin=0"/></net>

<net id="1769"><net_src comp="174" pin="0"/><net_sink comp="1764" pin=1"/></net>

<net id="1770"><net_src comp="1764" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="1771"><net_src comp="1764" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="1777"><net_src comp="202" pin="0"/><net_sink comp="1772" pin=0"/></net>

<net id="1778"><net_src comp="204" pin="0"/><net_sink comp="1772" pin=2"/></net>

<net id="1784"><net_src comp="1772" pin="3"/><net_sink comp="1779" pin=0"/></net>

<net id="1789"><net_src comp="1779" pin="3"/><net_sink comp="1785" pin=0"/></net>

<net id="1790"><net_src comp="658" pin="1"/><net_sink comp="1785" pin=1"/></net>

<net id="1791"><net_src comp="1785" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="1792"><net_src comp="1785" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="1796"><net_src comp="1793" pin="1"/><net_sink comp="561" pin=2"/></net>

<net id="1801"><net_src comp="68" pin="0"/><net_sink comp="1797" pin=1"/></net>

<net id="1802"><net_src comp="1797" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="1809"><net_src comp="1803" pin="1"/><net_sink comp="1806" pin=0"/></net>

<net id="1810"><net_src comp="1806" pin="1"/><net_sink comp="568" pin=2"/></net>

<net id="1815"><net_src comp="1803" pin="1"/><net_sink comp="1811" pin=0"/></net>

<net id="1816"><net_src comp="68" pin="0"/><net_sink comp="1811" pin=1"/></net>

<net id="1821"><net_src comp="1811" pin="2"/><net_sink comp="1817" pin=0"/></net>

<net id="1822"><net_src comp="244" pin="0"/><net_sink comp="1817" pin=1"/></net>

<net id="1826"><net_src comp="844" pin="1"/><net_sink comp="1823" pin=0"/></net>

<net id="1832"><net_src comp="252" pin="0"/><net_sink comp="1827" pin=0"/></net>

<net id="1833"><net_src comp="1823" pin="1"/><net_sink comp="1827" pin=1"/></net>

<net id="1834"><net_src comp="178" pin="0"/><net_sink comp="1827" pin=2"/></net>

<net id="1841"><net_src comp="254" pin="0"/><net_sink comp="1835" pin=0"/></net>

<net id="1842"><net_src comp="1823" pin="1"/><net_sink comp="1835" pin=1"/></net>

<net id="1843"><net_src comp="256" pin="0"/><net_sink comp="1835" pin=2"/></net>

<net id="1844"><net_src comp="258" pin="0"/><net_sink comp="1835" pin=3"/></net>

<net id="1848"><net_src comp="1823" pin="1"/><net_sink comp="1845" pin=0"/></net>

<net id="1855"><net_src comp="260" pin="0"/><net_sink comp="1849" pin=0"/></net>

<net id="1856"><net_src comp="226" pin="0"/><net_sink comp="1849" pin=1"/></net>

<net id="1857"><net_src comp="1845" pin="1"/><net_sink comp="1849" pin=2"/></net>

<net id="1858"><net_src comp="228" pin="0"/><net_sink comp="1849" pin=3"/></net>

<net id="1862"><net_src comp="1849" pin="4"/><net_sink comp="1859" pin=0"/></net>

<net id="1866"><net_src comp="1835" pin="4"/><net_sink comp="1863" pin=0"/></net>

<net id="1871"><net_src comp="1863" pin="1"/><net_sink comp="1867" pin=0"/></net>

<net id="1872"><net_src comp="262" pin="0"/><net_sink comp="1867" pin=1"/></net>

<net id="1878"><net_src comp="264" pin="0"/><net_sink comp="1873" pin=0"/></net>

<net id="1879"><net_src comp="1867" pin="2"/><net_sink comp="1873" pin=1"/></net>

<net id="1880"><net_src comp="266" pin="0"/><net_sink comp="1873" pin=2"/></net>

<net id="1885"><net_src comp="268" pin="0"/><net_sink comp="1881" pin=0"/></net>

<net id="1886"><net_src comp="1835" pin="4"/><net_sink comp="1881" pin=1"/></net>

<net id="1890"><net_src comp="1881" pin="2"/><net_sink comp="1887" pin=0"/></net>

<net id="1896"><net_src comp="1873" pin="3"/><net_sink comp="1891" pin=0"/></net>

<net id="1897"><net_src comp="1887" pin="1"/><net_sink comp="1891" pin=1"/></net>

<net id="1898"><net_src comp="1867" pin="2"/><net_sink comp="1891" pin=2"/></net>

<net id="1902"><net_src comp="1891" pin="3"/><net_sink comp="1899" pin=0"/></net>

<net id="1906"><net_src comp="1899" pin="1"/><net_sink comp="1903" pin=0"/></net>

<net id="1911"><net_src comp="1859" pin="1"/><net_sink comp="1907" pin=0"/></net>

<net id="1912"><net_src comp="1903" pin="1"/><net_sink comp="1907" pin=1"/></net>

<net id="1917"><net_src comp="1859" pin="1"/><net_sink comp="1913" pin=0"/></net>

<net id="1918"><net_src comp="1903" pin="1"/><net_sink comp="1913" pin=1"/></net>

<net id="1924"><net_src comp="270" pin="0"/><net_sink comp="1919" pin=0"/></net>

<net id="1925"><net_src comp="1907" pin="2"/><net_sink comp="1919" pin=1"/></net>

<net id="1926"><net_src comp="272" pin="0"/><net_sink comp="1919" pin=2"/></net>

<net id="1930"><net_src comp="1919" pin="3"/><net_sink comp="1927" pin=0"/></net>

<net id="1937"><net_src comp="274" pin="0"/><net_sink comp="1931" pin=0"/></net>

<net id="1938"><net_src comp="1913" pin="2"/><net_sink comp="1931" pin=1"/></net>

<net id="1939"><net_src comp="272" pin="0"/><net_sink comp="1931" pin=2"/></net>

<net id="1940"><net_src comp="276" pin="0"/><net_sink comp="1931" pin=3"/></net>

<net id="1946"><net_src comp="1873" pin="3"/><net_sink comp="1941" pin=0"/></net>

<net id="1947"><net_src comp="1927" pin="1"/><net_sink comp="1941" pin=1"/></net>

<net id="1948"><net_src comp="1931" pin="4"/><net_sink comp="1941" pin=2"/></net>

<net id="1953"><net_src comp="86" pin="0"/><net_sink comp="1949" pin=0"/></net>

<net id="1959"><net_src comp="1949" pin="2"/><net_sink comp="1954" pin=1"/></net>

<net id="1967"><net_src comp="1960" pin="1"/><net_sink comp="1963" pin=0"/></net>

<net id="1968"><net_src comp="278" pin="0"/><net_sink comp="1963" pin=1"/></net>

<net id="1976"><net_src comp="1969" pin="1"/><net_sink comp="1972" pin=0"/></net>

<net id="1983"><net_src comp="176" pin="0"/><net_sink comp="1977" pin=0"/></net>

<net id="1984"><net_src comp="1972" pin="2"/><net_sink comp="1977" pin=1"/></net>

<net id="1985"><net_src comp="68" pin="0"/><net_sink comp="1977" pin=2"/></net>

<net id="1986"><net_src comp="178" pin="0"/><net_sink comp="1977" pin=3"/></net>

<net id="1990"><net_src comp="1977" pin="4"/><net_sink comp="1987" pin=0"/></net>

<net id="1995"><net_src comp="0" pin="0"/><net_sink comp="1991" pin=0"/></net>

<net id="1996"><net_src comp="1987" pin="1"/><net_sink comp="1991" pin=1"/></net>

<net id="2001"><net_src comp="688" pin="1"/><net_sink comp="1997" pin=0"/></net>

<net id="2002"><net_src comp="68" pin="0"/><net_sink comp="1997" pin=1"/></net>

<net id="2006"><net_src comp="1817" pin="2"/><net_sink comp="2003" pin=0"/></net>

<net id="2010"><net_src comp="2003" pin="1"/><net_sink comp="2007" pin=0"/></net>

<net id="2015"><net_src comp="715" pin="4"/><net_sink comp="2011" pin=0"/></net>

<net id="2016"><net_src comp="164" pin="0"/><net_sink comp="2011" pin=1"/></net>

<net id="2021"><net_src comp="715" pin="4"/><net_sink comp="2017" pin=0"/></net>

<net id="2022"><net_src comp="168" pin="0"/><net_sink comp="2017" pin=1"/></net>

<net id="2026"><net_src comp="715" pin="4"/><net_sink comp="2023" pin=0"/></net>

<net id="2031"><net_src comp="2023" pin="1"/><net_sink comp="2027" pin=1"/></net>

<net id="2036"><net_src comp="2027" pin="2"/><net_sink comp="2032" pin=0"/></net>

<net id="2037"><net_src comp="284" pin="0"/><net_sink comp="2032" pin=1"/></net>

<net id="2045"><net_src comp="2032" pin="2"/><net_sink comp="2042" pin=0"/></net>

<net id="2049"><net_src comp="2042" pin="1"/><net_sink comp="2046" pin=0"/></net>

<net id="2050"><net_src comp="2046" pin="1"/><net_sink comp="575" pin=2"/></net>

<net id="2057"><net_src comp="851" pin="1"/><net_sink comp="2054" pin=0"/></net>

<net id="2062"><net_src comp="2051" pin="1"/><net_sink comp="2058" pin=0"/></net>

<net id="2063"><net_src comp="2054" pin="1"/><net_sink comp="2058" pin=1"/></net>

<net id="2070"><net_src comp="288" pin="0"/><net_sink comp="2064" pin=0"/></net>

<net id="2071"><net_src comp="2058" pin="2"/><net_sink comp="2064" pin=1"/></net>

<net id="2072"><net_src comp="290" pin="0"/><net_sink comp="2064" pin=2"/></net>

<net id="2073"><net_src comp="292" pin="0"/><net_sink comp="2064" pin=3"/></net>

<net id="2077"><net_src comp="2058" pin="2"/><net_sink comp="2074" pin=0"/></net>

<net id="2083"><net_src comp="296" pin="0"/><net_sink comp="2078" pin=0"/></net>

<net id="2084"><net_src comp="292" pin="0"/><net_sink comp="2078" pin=2"/></net>

<net id="2089"><net_src comp="86" pin="0"/><net_sink comp="2085" pin=1"/></net>

<net id="2094"><net_src comp="298" pin="0"/><net_sink comp="2090" pin=1"/></net>

<net id="2100"><net_src comp="2085" pin="2"/><net_sink comp="2095" pin=0"/></net>

<net id="2101"><net_src comp="2090" pin="2"/><net_sink comp="2095" pin=2"/></net>

<net id="2107"><net_src comp="2078" pin="3"/><net_sink comp="2102" pin=0"/></net>

<net id="2108"><net_src comp="2095" pin="3"/><net_sink comp="2102" pin=1"/></net>

<net id="2112"><net_src comp="2102" pin="3"/><net_sink comp="2109" pin=0"/></net>

<net id="2117"><net_src comp="2109" pin="1"/><net_sink comp="2113" pin=0"/></net>

<net id="2118"><net_src comp="722" pin="1"/><net_sink comp="2113" pin=1"/></net>

<net id="2122"><net_src comp="722" pin="1"/><net_sink comp="2119" pin=0"/></net>

<net id="2127"><net_src comp="851" pin="1"/><net_sink comp="2123" pin=0"/></net>

<net id="2132"><net_src comp="737" pin="4"/><net_sink comp="2128" pin=0"/></net>

<net id="2137"><net_src comp="748" pin="4"/><net_sink comp="2133" pin=0"/></net>

<net id="2145"><net_src comp="2142" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="2149"><net_src comp="306" pin="1"/><net_sink comp="2146" pin=0"/></net>

<net id="2150"><net_src comp="2146" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="2151"><net_src comp="2146" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="2152"><net_src comp="2146" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="2156"><net_src comp="362" pin="2"/><net_sink comp="2153" pin=0"/></net>

<net id="2157"><net_src comp="2153" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="2158"><net_src comp="2153" pin="1"/><net_sink comp="1972" pin=1"/></net>

<net id="2162"><net_src comp="368" pin="2"/><net_sink comp="2159" pin=0"/></net>

<net id="2163"><net_src comp="2159" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="2167"><net_src comp="374" pin="2"/><net_sink comp="2164" pin=0"/></net>

<net id="2168"><net_src comp="2164" pin="1"/><net_sink comp="1484" pin=1"/></net>

<net id="2172"><net_src comp="380" pin="2"/><net_sink comp="2169" pin=0"/></net>

<net id="2173"><net_src comp="2169" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="2177"><net_src comp="386" pin="2"/><net_sink comp="2174" pin=0"/></net>

<net id="2178"><net_src comp="2174" pin="1"/><net_sink comp="1301" pin=1"/></net>

<net id="2182"><net_src comp="392" pin="2"/><net_sink comp="2179" pin=0"/></net>

<net id="2183"><net_src comp="2179" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="2184"><net_src comp="2179" pin="1"/><net_sink comp="1285" pin=1"/></net>

<net id="2188"><net_src comp="398" pin="2"/><net_sink comp="2185" pin=0"/></net>

<net id="2189"><net_src comp="2185" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="2190"><net_src comp="2185" pin="1"/><net_sink comp="1278" pin=1"/></net>

<net id="2191"><net_src comp="2185" pin="1"/><net_sink comp="1296" pin=1"/></net>

<net id="2195"><net_src comp="404" pin="2"/><net_sink comp="2192" pin=0"/></net>

<net id="2196"><net_src comp="2192" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="2200"><net_src comp="410" pin="2"/><net_sink comp="2197" pin=0"/></net>

<net id="2201"><net_src comp="2197" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="2202"><net_src comp="2197" pin="1"/><net_sink comp="1081" pin=1"/></net>

<net id="2203"><net_src comp="2197" pin="1"/><net_sink comp="1091" pin=1"/></net>

<net id="2204"><net_src comp="2197" pin="1"/><net_sink comp="1096" pin=1"/></net>

<net id="2205"><net_src comp="2197" pin="1"/><net_sink comp="1154" pin=1"/></net>

<net id="2206"><net_src comp="2197" pin="1"/><net_sink comp="1212" pin=1"/></net>

<net id="2210"><net_src comp="416" pin="2"/><net_sink comp="2207" pin=0"/></net>

<net id="2211"><net_src comp="2207" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="2212"><net_src comp="2207" pin="1"/><net_sink comp="956" pin=1"/></net>

<net id="2213"><net_src comp="2207" pin="1"/><net_sink comp="963" pin=1"/></net>

<net id="2217"><net_src comp="310" pin="1"/><net_sink comp="2214" pin=0"/></net>

<net id="2218"><net_src comp="2214" pin="1"/><net_sink comp="768" pin=3"/></net>

<net id="2219"><net_src comp="2214" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="2223"><net_src comp="855" pin="1"/><net_sink comp="2220" pin=0"/></net>

<net id="2230"><net_src comp="326" pin="1"/><net_sink comp="2227" pin=0"/></net>

<net id="2231"><net_src comp="2227" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="2232"><net_src comp="2227" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="2233"><net_src comp="2227" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="2240"><net_src comp="330" pin="1"/><net_sink comp="2237" pin=0"/></net>

<net id="2241"><net_src comp="2237" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="2242"><net_src comp="2237" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="2243"><net_src comp="2237" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="2250"><net_src comp="334" pin="1"/><net_sink comp="2247" pin=0"/></net>

<net id="2251"><net_src comp="2247" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="2252"><net_src comp="2247" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="2253"><net_src comp="2247" pin="1"/><net_sink comp="2138" pin=1"/></net>

<net id="2257"><net_src comp="338" pin="1"/><net_sink comp="2254" pin=0"/></net>

<net id="2258"><net_src comp="2254" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="2259"><net_src comp="2254" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="2260"><net_src comp="2254" pin="1"/><net_sink comp="2133" pin=1"/></net>

<net id="2264"><net_src comp="342" pin="1"/><net_sink comp="2261" pin=0"/></net>

<net id="2265"><net_src comp="2261" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="2266"><net_src comp="2261" pin="1"/><net_sink comp="1803" pin=0"/></net>

<net id="2267"><net_src comp="2261" pin="1"/><net_sink comp="2038" pin=1"/></net>

<net id="2271"><net_src comp="346" pin="1"/><net_sink comp="2268" pin=0"/></net>

<net id="2272"><net_src comp="2268" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="2273"><net_src comp="2268" pin="1"/><net_sink comp="1481" pin=0"/></net>

<net id="2274"><net_src comp="2268" pin="1"/><net_sink comp="1630" pin=1"/></net>

<net id="2278"><net_src comp="350" pin="1"/><net_sink comp="2275" pin=0"/></net>

<net id="2279"><net_src comp="2275" pin="1"/><net_sink comp="1027" pin=1"/></net>

<net id="2280"><net_src comp="2275" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="2281"><net_src comp="2275" pin="1"/><net_sink comp="1318" pin=1"/></net>

<net id="2282"><net_src comp="2275" pin="1"/><net_sink comp="1322" pin=1"/></net>

<net id="2283"><net_src comp="2275" pin="1"/><net_sink comp="1326" pin=1"/></net>

<net id="2284"><net_src comp="2275" pin="1"/><net_sink comp="1330" pin=1"/></net>

<net id="2288"><net_src comp="354" pin="1"/><net_sink comp="2285" pin=0"/></net>

<net id="2289"><net_src comp="2285" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="2290"><net_src comp="2285" pin="1"/><net_sink comp="2123" pin=1"/></net>

<net id="2291"><net_src comp="2285" pin="1"/><net_sink comp="2142" pin=0"/></net>

<net id="2295"><net_src comp="358" pin="1"/><net_sink comp="2292" pin=0"/></net>

<net id="2296"><net_src comp="2292" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="2297"><net_src comp="2292" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="2298"><net_src comp="2292" pin="1"/><net_sink comp="2128" pin=1"/></net>

<net id="2302"><net_src comp="949" pin="3"/><net_sink comp="2299" pin=0"/></net>

<net id="2306"><net_src comp="956" pin="3"/><net_sink comp="2303" pin=0"/></net>

<net id="2310"><net_src comp="963" pin="3"/><net_sink comp="2307" pin=0"/></net>

<net id="2314"><net_src comp="1008" pin="2"/><net_sink comp="2311" pin=0"/></net>

<net id="2315"><net_src comp="2311" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="2316"><net_src comp="2311" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="2320"><net_src comp="429" pin="2"/><net_sink comp="2317" pin=0"/></net>

<net id="2321"><net_src comp="2317" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="2325"><net_src comp="1015" pin="2"/><net_sink comp="2322" pin=0"/></net>

<net id="2326"><net_src comp="2322" pin="1"/><net_sink comp="1086" pin=1"/></net>

<net id="2330"><net_src comp="1020" pin="1"/><net_sink comp="2327" pin=0"/></net>

<net id="2331"><net_src comp="2327" pin="1"/><net_sink comp="1104" pin=1"/></net>

<net id="2332"><net_src comp="2327" pin="1"/><net_sink comp="1162" pin=1"/></net>

<net id="2336"><net_src comp="826" pin="1"/><net_sink comp="2333" pin=0"/></net>

<net id="2337"><net_src comp="2333" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="2341"><net_src comp="802" pin="1"/><net_sink comp="2338" pin=0"/></net>

<net id="2342"><net_src comp="2338" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="2346"><net_src comp="805" pin="1"/><net_sink comp="2343" pin=0"/></net>

<net id="2347"><net_src comp="2343" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="2360"><net_src comp="1041" pin="1"/><net_sink comp="2357" pin=0"/></net>

<net id="2361"><net_src comp="2357" pin="1"/><net_sink comp="613" pin=4"/></net>

<net id="2362"><net_src comp="2357" pin="1"/><net_sink comp="613" pin=6"/></net>

<net id="2366"><net_src comp="1045" pin="1"/><net_sink comp="2363" pin=0"/></net>

<net id="2367"><net_src comp="2363" pin="1"/><net_sink comp="467" pin=9"/></net>

<net id="2371"><net_src comp="1049" pin="1"/><net_sink comp="2368" pin=0"/></net>

<net id="2372"><net_src comp="2368" pin="1"/><net_sink comp="467" pin=10"/></net>

<net id="2376"><net_src comp="1053" pin="1"/><net_sink comp="2373" pin=0"/></net>

<net id="2377"><net_src comp="2373" pin="1"/><net_sink comp="467" pin=11"/></net>

<net id="2381"><net_src comp="1057" pin="1"/><net_sink comp="2378" pin=0"/></net>

<net id="2385"><net_src comp="1061" pin="1"/><net_sink comp="2382" pin=0"/></net>

<net id="2386"><net_src comp="2382" pin="1"/><net_sink comp="467" pin=13"/></net>

<net id="2390"><net_src comp="1065" pin="1"/><net_sink comp="2387" pin=0"/></net>

<net id="2391"><net_src comp="2387" pin="1"/><net_sink comp="467" pin=14"/></net>

<net id="2395"><net_src comp="1069" pin="2"/><net_sink comp="2392" pin=0"/></net>

<net id="2396"><net_src comp="2392" pin="1"/><net_sink comp="2138" pin=0"/></net>

<net id="2400"><net_src comp="1075" pin="2"/><net_sink comp="2397" pin=0"/></net>

<net id="2401"><net_src comp="2397" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="2402"><net_src comp="2397" pin="1"/><net_sink comp="585" pin=2"/></net>

<net id="2403"><net_src comp="2397" pin="1"/><net_sink comp="585" pin=6"/></net>

<net id="2404"><net_src comp="2397" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="2405"><net_src comp="2397" pin="1"/><net_sink comp="599" pin=2"/></net>

<net id="2406"><net_src comp="2397" pin="1"/><net_sink comp="599" pin=6"/></net>

<net id="2416"><net_src comp="1091" pin="2"/><net_sink comp="2413" pin=0"/></net>

<net id="2417"><net_src comp="2413" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="2421"><net_src comp="1096" pin="2"/><net_sink comp="2418" pin=0"/></net>

<net id="2422"><net_src comp="2418" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="2426"><net_src comp="1101" pin="1"/><net_sink comp="2423" pin=0"/></net>

<net id="2427"><net_src comp="2423" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="2431"><net_src comp="1104" pin="2"/><net_sink comp="2428" pin=0"/></net>

<net id="2432"><net_src comp="2428" pin="1"/><net_sink comp="1123" pin=1"/></net>

<net id="2436"><net_src comp="1109" pin="4"/><net_sink comp="2433" pin=0"/></net>

<net id="2437"><net_src comp="2433" pin="1"/><net_sink comp="1135" pin=0"/></net>

<net id="2438"><net_src comp="2433" pin="1"/><net_sink comp="1140" pin=1"/></net>

<net id="2439"><net_src comp="2433" pin="1"/><net_sink comp="1147" pin=2"/></net>

<net id="2443"><net_src comp="1119" pin="1"/><net_sink comp="2440" pin=0"/></net>

<net id="2444"><net_src comp="2440" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="2448"><net_src comp="1154" pin="2"/><net_sink comp="2445" pin=0"/></net>

<net id="2449"><net_src comp="2445" pin="1"/><net_sink comp="613" pin=2"/></net>

<net id="2453"><net_src comp="1159" pin="1"/><net_sink comp="2450" pin=0"/></net>

<net id="2454"><net_src comp="2450" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="2458"><net_src comp="1162" pin="2"/><net_sink comp="2455" pin=0"/></net>

<net id="2459"><net_src comp="2455" pin="1"/><net_sink comp="1181" pin=1"/></net>

<net id="2463"><net_src comp="1167" pin="4"/><net_sink comp="2460" pin=0"/></net>

<net id="2464"><net_src comp="2460" pin="1"/><net_sink comp="1193" pin=0"/></net>

<net id="2465"><net_src comp="2460" pin="1"/><net_sink comp="1198" pin=1"/></net>

<net id="2466"><net_src comp="2460" pin="1"/><net_sink comp="1205" pin=2"/></net>

<net id="2470"><net_src comp="1177" pin="1"/><net_sink comp="2467" pin=0"/></net>

<net id="2471"><net_src comp="2467" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="2475"><net_src comp="1212" pin="2"/><net_sink comp="2472" pin=0"/></net>

<net id="2476"><net_src comp="2472" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="2480"><net_src comp="1248" pin="2"/><net_sink comp="2477" pin=0"/></net>

<net id="2481"><net_src comp="2477" pin="1"/><net_sink comp="1254" pin=0"/></net>

<net id="2485"><net_src comp="1254" pin="2"/><net_sink comp="2482" pin=0"/></net>

<net id="2486"><net_src comp="2482" pin="1"/><net_sink comp="1318" pin=0"/></net>

<net id="2487"><net_src comp="2482" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="2488"><net_src comp="2482" pin="1"/><net_sink comp="1326" pin=0"/></net>

<net id="2489"><net_src comp="2482" pin="1"/><net_sink comp="1330" pin=0"/></net>

<net id="2493"><net_src comp="1260" pin="1"/><net_sink comp="2490" pin=0"/></net>

<net id="2494"><net_src comp="2490" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="2498"><net_src comp="1264" pin="2"/><net_sink comp="2495" pin=0"/></net>

<net id="2499"><net_src comp="2495" pin="1"/><net_sink comp="1278" pin=0"/></net>

<net id="2503"><net_src comp="1269" pin="2"/><net_sink comp="2500" pin=0"/></net>

<net id="2504"><net_src comp="2500" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="2505"><net_src comp="2500" pin="1"/><net_sink comp="627" pin=2"/></net>

<net id="2506"><net_src comp="2500" pin="1"/><net_sink comp="627" pin=6"/></net>

<net id="2507"><net_src comp="2500" pin="1"/><net_sink comp="627" pin=8"/></net>

<net id="2508"><net_src comp="2500" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="2509"><net_src comp="2500" pin="1"/><net_sink comp="644" pin=2"/></net>

<net id="2510"><net_src comp="2500" pin="1"/><net_sink comp="644" pin=6"/></net>

<net id="2511"><net_src comp="2500" pin="1"/><net_sink comp="644" pin=8"/></net>

<net id="2515"><net_src comp="1278" pin="3"/><net_sink comp="2512" pin=0"/></net>

<net id="2516"><net_src comp="2512" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="2520"><net_src comp="1285" pin="2"/><net_sink comp="2517" pin=0"/></net>

<net id="2524"><net_src comp="1290" pin="2"/><net_sink comp="2521" pin=0"/></net>

<net id="2528"><net_src comp="1312" pin="2"/><net_sink comp="2525" pin=0"/></net>

<net id="2532"><net_src comp="1338" pin="3"/><net_sink comp="2529" pin=0"/></net>

<net id="2533"><net_src comp="2529" pin="1"/><net_sink comp="1462" pin=0"/></net>

<net id="2537"><net_src comp="1356" pin="1"/><net_sink comp="2534" pin=0"/></net>

<net id="2538"><net_src comp="2534" pin="1"/><net_sink comp="1396" pin=2"/></net>

<net id="2542"><net_src comp="1370" pin="3"/><net_sink comp="2539" pin=0"/></net>

<net id="2543"><net_src comp="2539" pin="1"/><net_sink comp="1450" pin=0"/></net>

<net id="2547"><net_src comp="1388" pin="3"/><net_sink comp="2544" pin=0"/></net>

<net id="2548"><net_src comp="2544" pin="1"/><net_sink comp="1409" pin=0"/></net>

<net id="2552"><net_src comp="1450" pin="3"/><net_sink comp="2549" pin=0"/></net>

<net id="2553"><net_src comp="2549" pin="1"/><net_sink comp="1457" pin=1"/></net>

<net id="2554"><net_src comp="2549" pin="1"/><net_sink comp="1462" pin=2"/></net>

<net id="2558"><net_src comp="1481" pin="1"/><net_sink comp="2555" pin=0"/></net>

<net id="2559"><net_src comp="2555" pin="1"/><net_sink comp="1793" pin=0"/></net>

<net id="2563"><net_src comp="1484" pin="2"/><net_sink comp="2560" pin=0"/></net>

<net id="2564"><net_src comp="2560" pin="1"/><net_sink comp="1489" pin=0"/></net>

<net id="2568"><net_src comp="1495" pin="2"/><net_sink comp="2565" pin=0"/></net>

<net id="2569"><net_src comp="2565" pin="1"/><net_sink comp="1501" pin=0"/></net>

<net id="2573"><net_src comp="1511" pin="3"/><net_sink comp="2570" pin=0"/></net>

<net id="2574"><net_src comp="2570" pin="1"/><net_sink comp="1474" pin=0"/></net>

<net id="2578"><net_src comp="1529" pin="1"/><net_sink comp="2575" pin=0"/></net>

<net id="2579"><net_src comp="2575" pin="1"/><net_sink comp="1569" pin=2"/></net>

<net id="2583"><net_src comp="1543" pin="3"/><net_sink comp="2580" pin=0"/></net>

<net id="2584"><net_src comp="2580" pin="1"/><net_sink comp="1623" pin=0"/></net>

<net id="2588"><net_src comp="1561" pin="3"/><net_sink comp="2585" pin=0"/></net>

<net id="2589"><net_src comp="2585" pin="1"/><net_sink comp="1582" pin=0"/></net>

<net id="2593"><net_src comp="1623" pin="3"/><net_sink comp="2590" pin=0"/></net>

<net id="2594"><net_src comp="2590" pin="1"/><net_sink comp="1469" pin=1"/></net>

<net id="2595"><net_src comp="2590" pin="1"/><net_sink comp="1474" pin=2"/></net>

<net id="2599"><net_src comp="1489" pin="2"/><net_sink comp="2596" pin=0"/></net>

<net id="2600"><net_src comp="2596" pin="1"/><net_sink comp="1635" pin=0"/></net>

<net id="2604"><net_src comp="554" pin="3"/><net_sink comp="2601" pin=0"/></net>

<net id="2605"><net_src comp="2601" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="2609"><net_src comp="527" pin="3"/><net_sink comp="2606" pin=0"/></net>

<net id="2610"><net_src comp="2606" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="2614"><net_src comp="1643" pin="1"/><net_sink comp="2611" pin=0"/></net>

<net id="2615"><net_src comp="2611" pin="1"/><net_sink comp="1772" pin=1"/></net>

<net id="2619"><net_src comp="1657" pin="1"/><net_sink comp="2616" pin=0"/></net>

<net id="2620"><net_src comp="2616" pin="1"/><net_sink comp="1697" pin=2"/></net>

<net id="2624"><net_src comp="1671" pin="3"/><net_sink comp="2621" pin=0"/></net>

<net id="2625"><net_src comp="2621" pin="1"/><net_sink comp="1751" pin=0"/></net>

<net id="2629"><net_src comp="1689" pin="3"/><net_sink comp="2626" pin=0"/></net>

<net id="2630"><net_src comp="2626" pin="1"/><net_sink comp="1710" pin=0"/></net>

<net id="2634"><net_src comp="1751" pin="3"/><net_sink comp="2631" pin=0"/></net>

<net id="2635"><net_src comp="2631" pin="1"/><net_sink comp="1779" pin=2"/></net>

<net id="2639"><net_src comp="1758" pin="2"/><net_sink comp="2636" pin=0"/></net>

<net id="2640"><net_src comp="2636" pin="1"/><net_sink comp="1779" pin=1"/></net>

<net id="2644"><net_src comp="1797" pin="2"/><net_sink comp="2641" pin=0"/></net>

<net id="2645"><net_src comp="2641" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="2649"><net_src comp="826" pin="1"/><net_sink comp="2646" pin=0"/></net>

<net id="2650"><net_src comp="2646" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="2654"><net_src comp="1811" pin="2"/><net_sink comp="2651" pin=0"/></net>

<net id="2655"><net_src comp="2651" pin="1"/><net_sink comp="1817" pin=0"/></net>

<net id="2659"><net_src comp="821" pin="2"/><net_sink comp="2656" pin=0"/></net>

<net id="2660"><net_src comp="2656" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="2664"><net_src comp="777" pin="8"/><net_sink comp="2661" pin=0"/></net>

<net id="2665"><net_src comp="2661" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="2669"><net_src comp="809" pin="2"/><net_sink comp="2666" pin=0"/></net>

<net id="2670"><net_src comp="2666" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="2674"><net_src comp="1827" pin="3"/><net_sink comp="2671" pin=0"/></net>

<net id="2675"><net_src comp="2671" pin="1"/><net_sink comp="1954" pin=0"/></net>

<net id="2679"><net_src comp="1941" pin="3"/><net_sink comp="2676" pin=0"/></net>

<net id="2680"><net_src comp="2676" pin="1"/><net_sink comp="1949" pin=1"/></net>

<net id="2681"><net_src comp="2676" pin="1"/><net_sink comp="1954" pin=2"/></net>

<net id="2685"><net_src comp="1954" pin="3"/><net_sink comp="2682" pin=0"/></net>

<net id="2686"><net_src comp="2682" pin="1"/><net_sink comp="1960" pin=0"/></net>

<net id="2690"><net_src comp="1960" pin="1"/><net_sink comp="2687" pin=0"/></net>

<net id="2691"><net_src comp="2687" pin="1"/><net_sink comp="1963" pin=0"/></net>

<net id="2695"><net_src comp="1963" pin="2"/><net_sink comp="2692" pin=0"/></net>

<net id="2696"><net_src comp="2692" pin="1"/><net_sink comp="1969" pin=0"/></net>

<net id="2700"><net_src comp="1991" pin="2"/><net_sink comp="2697" pin=0"/></net>

<net id="2701"><net_src comp="2697" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="2702"><net_src comp="2697" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="2706"><net_src comp="1997" pin="2"/><net_sink comp="2703" pin=0"/></net>

<net id="2707"><net_src comp="2703" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="2708"><net_src comp="2703" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="2712"><net_src comp="1817" pin="2"/><net_sink comp="2709" pin=0"/></net>

<net id="2713"><net_src comp="2709" pin="1"/><net_sink comp="2038" pin=0"/></net>

<net id="2717"><net_src comp="2007" pin="1"/><net_sink comp="2714" pin=0"/></net>

<net id="2718"><net_src comp="2714" pin="1"/><net_sink comp="2027" pin=0"/></net>

<net id="2725"><net_src comp="2017" pin="2"/><net_sink comp="2722" pin=0"/></net>

<net id="2726"><net_src comp="2722" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="2730"><net_src comp="2027" pin="2"/><net_sink comp="2727" pin=0"/></net>

<net id="2731"><net_src comp="2727" pin="1"/><net_sink comp="2032" pin=0"/></net>

<net id="2735"><net_src comp="575" pin="3"/><net_sink comp="2732" pin=0"/></net>

<net id="2736"><net_src comp="2732" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="2740"><net_src comp="540" pin="3"/><net_sink comp="2737" pin=0"/></net>

<net id="2741"><net_src comp="2737" pin="1"/><net_sink comp="2051" pin=0"/></net>

<net id="2745"><net_src comp="2051" pin="1"/><net_sink comp="2742" pin=0"/></net>

<net id="2746"><net_src comp="2742" pin="1"/><net_sink comp="2058" pin=0"/></net>

<net id="2750"><net_src comp="2054" pin="1"/><net_sink comp="2747" pin=0"/></net>

<net id="2751"><net_src comp="2747" pin="1"/><net_sink comp="2058" pin=1"/></net>

<net id="2755"><net_src comp="2058" pin="2"/><net_sink comp="2752" pin=0"/></net>

<net id="2756"><net_src comp="2752" pin="1"/><net_sink comp="2078" pin=1"/></net>

<net id="2760"><net_src comp="2064" pin="4"/><net_sink comp="2757" pin=0"/></net>

<net id="2761"><net_src comp="2757" pin="1"/><net_sink comp="2090" pin=0"/></net>

<net id="2762"><net_src comp="2757" pin="1"/><net_sink comp="2095" pin=1"/></net>

<net id="2763"><net_src comp="2757" pin="1"/><net_sink comp="2102" pin=2"/></net>

<net id="2767"><net_src comp="2074" pin="1"/><net_sink comp="2764" pin=0"/></net>

<net id="2768"><net_src comp="2764" pin="1"/><net_sink comp="2085" pin=0"/></net>

<net id="2772"><net_src comp="2113" pin="2"/><net_sink comp="2769" pin=0"/></net>

<net id="2773"><net_src comp="2769" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="2777"><net_src comp="2119" pin="1"/><net_sink comp="2774" pin=0"/></net>

<net id="2778"><net_src comp="2774" pin="1"/><net_sink comp="759" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUTPUT_r_V_data_V | {305 306 }
	Port: OUTPUT_r_V_keep_V | {305 306 }
	Port: OUTPUT_r_V_strb_V | {305 306 }
	Port: OUTPUT_r_V_user_V | {305 306 }
	Port: OUTPUT_r_V_last_V | {305 306 }
	Port: OUTPUT_r_V_id_V | {305 306 }
	Port: OUTPUT_r_V_dest_V | {305 306 }
	Port: axilite_out | {304 }
	Port: debug_output | {304 }
 - Input state : 
	Port: guitar_effects : gmem | {5 6 7 8 9 10 11 12 271 272 273 274 275 276 277 291 295 296 297 298 299 300 301 302 }
	Port: guitar_effects : INPUT_r_V_data_V | {14 }
	Port: guitar_effects : INPUT_r_V_keep_V | {14 }
	Port: guitar_effects : INPUT_r_V_strb_V | {14 }
	Port: guitar_effects : INPUT_r_V_user_V | {14 }
	Port: guitar_effects : INPUT_r_V_last_V | {14 }
	Port: guitar_effects : INPUT_r_V_id_V | {14 }
	Port: guitar_effects : INPUT_r_V_dest_V | {14 }
	Port: guitar_effects : control | {1 }
	Port: guitar_effects : distortion_threshold | {1 }
	Port: guitar_effects : distortion_clip_factor | {1 }
	Port: guitar_effects : compression_min_threshold | {1 }
	Port: guitar_effects : compression_max_threshold | {1 }
	Port: guitar_effects : compression_zero_threshold | {1 }
	Port: guitar_effects : delay_mult | {1 }
	Port: guitar_effects : delay_samples | {1 }
	Port: guitar_effects : tempo | {1 }
	Port: guitar_effects : wah_coeffs | {1 }
	Port: guitar_effects : lpf_coefficients | {57 58 }
	Port: guitar_effects : ref_4oPi_table_256_V | {243 244 }
	Port: guitar_effects : fourth_order_double_sin_cos_K0_V | {243 244 }
	Port: guitar_effects : fourth_order_double_sin_cos_K1_V | {243 244 }
	Port: guitar_effects : fourth_order_double_sin_cos_K2_V | {243 244 }
	Port: guitar_effects : fourth_order_double_sin_cos_K3_V | {243 244 }
	Port: guitar_effects : fourth_order_double_sin_cos_K4_V | {243 244 }
  - Chain level:
	State 1
		store_ln64 : 1
	State 2
		p_cast : 1
		exitcond3618 : 1
		empty_71 : 1
		br_ln0 : 2
		compression_buffer_addr : 2
		store_ln0 : 3
		store_ln0 : 2
		store_ln0 : 1
	State 3
		p_cast5 : 1
		exitcond3565 : 1
		empty_74 : 1
		br_ln0 : 2
		delay_buffer_addr : 2
		store_ln0 : 3
		store_ln0 : 2
		store_ln0 : 1
	State 4
		p_cast6 : 1
		exitcond3554 : 1
		empty_77 : 1
		br_ln0 : 2
		wah_values_buffer_addr : 2
		store_ln0 : 3
		store_ln0 : 2
		store_ln88 : 1
		store_ln88 : 1
		store_ln88 : 1
		store_ln88 : 1
		store_ln88 : 1
	State 5
		sext_ln85 : 1
		gmem_addr : 2
		gmem_load_req : 3
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		current_sample : 1
		or_ln96 : 1
		icmp_ln141 : 1
		br_ln141 : 2
		icmp_ln143 : 1
		br_ln143 : 2
		r_V : 1
		r_V_22 : 1
	State 15
		r_V_36 : 1
	State 16
		ret_V_9_cast : 1
		trunc_ln1049_1 : 1
	State 17
		select_ln1048_1 : 1
		ret_V_11 : 2
		result_1 : 3
	State 18
		r_V_35 : 1
	State 19
		ret_V_cast : 1
		trunc_ln1049 : 1
	State 20
		select_ln1048 : 1
		ret_V_9 : 2
		result : 3
	State 21
		tmp_17 : 1
		sub_ln159 : 1
		abs_in_1 : 2
		zext_ln163 : 1
		compression_buffer_addr_1 : 2
		store_ln163 : 3
		add_ln164 : 1
		compression_buffer_index_1 : 2
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
		trunc_ln65 : 1
	State 57
	State 58
	State 59
		current_level : 1
		icmp_ln182 : 2
		icmp_ln192 : 2
		br_ln182 : 3
		icmp_ln191 : 2
		icmp_ln191_1 : 2
		and_ln191 : 3
		and_ln191_1 : 3
		br_ln191 : 3
		conv31_i : 2
		br_ln183 : 3
		conv19_i : 2
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
		p_Result_45 : 1
		xs_exp_V_1 : 1
		p_Result_46 : 1
		zext_ln346_1 : 2
		add_ln346_1 : 3
		isNeg_2 : 4
		sub_ln1512_4 : 2
		sext_ln1512_1 : 3
		ush_2 : 5
	State 86
		zext_ln15_1 : 1
		zext_ln1488_2 : 1
		r_V_27 : 2
		r_V_28 : 2
		tmp_26 : 3
		zext_ln818_1 : 4
		tmp_s : 3
		val_1 : 5
	State 87
		result_V : 1
		result_V_14 : 1
		axilite_out_local_2 : 1
		empty_81 : 1
		tmp_int_3 : 2
		sub_ln210 : 1
		srem_ln210 : 2
		add_ln214 : 1
		delay_buffer_index_1 : 2
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
		p_Result_43 : 1
		xs_exp_V : 1
		p_Result_44 : 1
		zext_ln346 : 2
		add_ln346 : 3
		isNeg : 4
		sub_ln1512_3 : 2
		sext_ln1512 : 3
		ush : 5
	State 114
		zext_ln15 : 1
		zext_ln1488 : 1
		r_V_25 : 2
		r_V_26 : 2
		tmp_22 : 3
		zext_ln818 : 4
		tmp_9 : 3
		val : 5
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
		store_ln108 : 1
	State 150
		zext_ln210 : 1
		delay_buffer_addr_1 : 2
		delay_buffer_load : 3
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
		xs_exp_V_3 : 1
		p_Result_48 : 1
		zext_ln346_2 : 2
		add_ln346_2 : 3
		isNeg_3 : 4
		sub_ln1512 : 2
		sext_ln1512_2 : 3
		ush_3 : 5
	State 163
		zext_ln15_2 : 1
		zext_ln1488_3 : 1
		r_V_29 : 2
		r_V_30 : 2
		tmp_30 : 3
		zext_ln818_2 : 4
		tmp_3 : 3
		val_2 : 5
		result_V_9 : 6
	State 164
		result_V_15 : 1
		output : 2
		delay_buffer_addr_2 : 1
		store_ln213 : 3
		axilite_out_local_3 : 1
		empty_82 : 1
		tmp_int : 3
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
		zext_ln226 : 1
		wah_values_buffer_addr_1 : 2
		store_ln226 : 3
		add_ln227 : 1
		wah_buffer_index_1 : 2
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
		p_Result_49 : 1
		xs_exp_V_4 : 1
		p_Result_50 : 1
		mantissa_3 : 2
		zext_ln15_3 : 3
		zext_ln515 : 2
		add_ln515 : 3
		isNeg_4 : 4
		sub_ln1512_2 : 2
		sext_ln1512_3 : 3
		ush_4 : 5
		sext_ln1488_3 : 6
		zext_ln1488_4 : 7
		r_V_31 : 8
		r_V_32 : 8
		tmp_34 : 9
		zext_ln818_3 : 10
		tmp_4 : 9
		val_3 : 11
	State 267
		result_V_16 : 1
	State 268
		mul_ln238 : 1
	State 269
	State 270
		add_ln238 : 1
		trunc_ln : 2
		sext_ln238 : 3
		gmem_addr_1 : 4
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
		trunc_ln77 : 1
		sext_ln77 : 2
	State 278
		icmp_ln238 : 1
		add_ln238_1 : 1
		br_ln238 : 2
		zext_ln240 : 1
		sub_ln240 : 2
		coeff_index : 3
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
		trunc_ln241 : 1
		zext_ln241 : 2
		wah_values_buffer_addr_2 : 3
		r_V_33 : 4
	State 291
	State 292
		r_V_37 : 1
	State 293
		ret_V_12 : 1
		trunc_ln1049_2 : 1
	State 294
		select_ln1048_2 : 1
		ret_V_14 : 2
		sext_ln241 : 3
		result_3 : 4
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
		write_ln304 : 1
		store_ln88 : 1
		store_ln88 : 1
		write_ln304 : 1
		write_ln111 : 1
		write_ln0 : 1
	State 305
	State 306


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   call   | grp_guitar_effects_Pipeline_LPF_Loop_fu_768 |    5    |  6.4713 |   1058  |   1374  |
|          |        grp_sin_or_cos_double_s_fu_777       |    54   |  34.936 |   7236  |   5460  |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                 grp_fu_1254                 |    0    |    0    |   394   |   238   |
|          |                 grp_fu_1489                 |    0    |    0    |   394   |   238   |
|   srem   |                 grp_fu_1501                 |    0    |    0    |   394   |   238   |
|          |                 grp_fu_1817                 |    0    |    0    |   394   |   238   |
|          |                 grp_fu_2032                 |    0    |    0    |   118   |    53   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   dadd   |                  grp_fu_809                 |    3    |    0    |   630   |   1141  |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   dmul   |                  grp_fu_814                 |    11   |    0    |   342   |   586   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                 grp_fu_1104                 |    1    |    0    |   165   |    50   |
|    mul   |                 grp_fu_1162                 |    1    |    0    |   165   |    50   |
|          |                 grp_fu_1963                 |    1    |    0    |   165   |    50   |
|          |                 grp_fu_2058                 |    2    |    0    |   165   |    50   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               empty_71_fu_878               |    0    |    0    |    0    |    14   |
|          |               empty_74_fu_908               |    0    |    0    |    0    |    24   |
|          |               empty_77_fu_938               |    0    |    0    |    0    |    14   |
|          |            current_sample_fu_1069           |    0    |    0    |    0    |    39   |
|          |                 r_V_fu_1091                 |    0    |    0    |    0    |    39   |
|          |               ret_V_10_fu_1135              |    0    |    0    |    0    |    39   |
|          |                ret_V_fu_1193                |    0    |    0    |    0    |    39   |
|          |                result_fu_1212               |    0    |    0    |    0    |    39   |
|          |              add_ln164_fu_1248              |    0    |    0    |    0    |    39   |
|    add   |             add_ln346_1_fu_1364             |    0    |    0    |    0    |    15   |
|          |              add_ln214_fu_1495              |    0    |    0    |    0    |    39   |
|          |              add_ln346_fu_1537              |    0    |    0    |    0    |    15   |
|          |             add_ln346_2_fu_1665             |    0    |    0    |    0    |    15   |
|          |                output_fu_1785               |    0    |    0    |    0    |    39   |
|          |              add_ln227_fu_1811              |    0    |    0    |    0    |    39   |
|          |              add_ln515_fu_1867              |    0    |    0    |    0    |    12   |
|          |              add_ln238_fu_1972              |    0    |    0    |    0    |    71   |
|          |             add_ln238_1_fu_2017             |    0    |    0    |    0    |    14   |
|          |               ret_V_13_fu_2090              |    0    |    0    |    0    |    23   |
|          |               result_3_fu_2113              |    0    |    0    |    0    |    30   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |           select_ln1048_1_fu_1140           |    0    |    0    |    0    |    32   |
|          |               ret_V_11_fu_1147              |    0    |    0    |    0    |    32   |
|          |            select_ln1048_fu_1198            |    0    |    0    |    0    |    32   |
|          |               ret_V_9_fu_1205               |    0    |    0    |    0    |    32   |
|          |               abs_in_1_fu_1234              |    0    |    0    |    0    |    32   |
|          |            current_level_fu_1278            |    0    |    0    |    0    |    32   |
|          |                ush_2_fu_1388                |    0    |    0    |    0    |    9    |
|          |                val_1_fu_1450                |    0    |    0    |    0    |    32   |
|          |               result_V_fu_1462              |    0    |    0    |    0    |    32   |
|  select  |             result_V_14_fu_1474             |    0    |    0    |    0    |    32   |
|          |                 ush_fu_1561                 |    0    |    0    |    0    |    9    |
|          |                 val_fu_1623                 |    0    |    0    |    0    |    32   |
|          |                ush_3_fu_1689                |    0    |    0    |    0    |    9    |
|          |                val_2_fu_1751                |    0    |    0    |    0    |    32   |
|          |             result_V_15_fu_1779             |    0    |    0    |    0    |    32   |
|          |                ush_4_fu_1891                |    0    |    0    |    0    |    12   |
|          |                val_3_fu_1941                |    0    |    0    |    0    |    32   |
|          |             result_V_16_fu_1954             |    0    |    0    |    0    |    32   |
|          |           select_ln1048_2_fu_2095           |    0    |    0    |    0    |    16   |
|          |               ret_V_14_fu_2102              |    0    |    0    |    0    |    16   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   fmul   |                  grp_fu_794                 |    3    |    0    |   143   |   321   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                r_V_27_fu_1416               |    0    |    0    |    0    |   100   |
|   lshr   |                r_V_25_fu_1589               |    0    |    0    |    0    |   100   |
|          |                r_V_29_fu_1717               |    0    |    0    |    0    |   100   |
|          |                r_V_31_fu_1907               |    0    |    0    |    0    |   161   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                r_V_28_fu_1422               |    0    |    0    |    0    |   100   |
|          |                r_V_26_fu_1595               |    0    |    0    |    0    |   100   |
|    shl   |                r_V_30_fu_1723               |    0    |    0    |    0    |   100   |
|          |              shl_ln230_fu_1797              |    0    |    0    |    0    |    0    |
|          |                r_V_32_fu_1913               |    0    |    0    |    0    |   161   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |          negative_threshold_fu_1015         |    0    |    0    |    0    |    39   |
|          |                r_V_22_fu_1096               |    0    |    0    |    0    |    39   |
|          |               result_1_fu_1154              |    0    |    0    |    0    |    39   |
|          |              sub_ln159_fu_1228              |    0    |    0    |    0    |    39   |
|          |             sub_ln1512_4_fu_1378            |    0    |    0    |    0    |    15   |
|          |              result_V_6_fu_1457             |    0    |    0    |    0    |    39   |
|    sub   |              result_V_5_fu_1469             |    0    |    0    |    0    |    39   |
|          |              sub_ln210_fu_1484              |    0    |    0    |    0    |    39   |
|          |             sub_ln1512_3_fu_1551            |    0    |    0    |    0    |    15   |
|          |              sub_ln1512_fu_1679             |    0    |    0    |    0    |    15   |
|          |              result_V_9_fu_1758             |    0    |    0    |    0    |    39   |
|          |             sub_ln1512_2_fu_1881            |    0    |    0    |    0    |    12   |
|          |             result_V_12_fu_1949             |    0    |    0    |    0    |    39   |
|          |              sub_ln240_fu_2027              |    0    |    0    |    0    |    15   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |             exitcond3618_fu_872             |    0    |    0    |    0    |    11   |
|          |             exitcond3565_fu_902             |    0    |    0    |    0    |    13   |
|          |             exitcond3554_fu_932             |    0    |    0    |    0    |    10   |
|          |              icmp_ln141_fu_1081             |    0    |    0    |    0    |    18   |
|          |              icmp_ln143_fu_1086             |    0    |    0    |    0    |    18   |
|          |            icmp_ln1049_1_fu_1130            |    0    |    0    |    0    |    10   |
|   icmp   |             icmp_ln1049_fu_1188             |    0    |    0    |    0    |    10   |
|          |              icmp_ln174_fu_1264             |    0    |    0    |    0    |    18   |
|          |              icmp_ln182_fu_1285             |    0    |    0    |    0    |    18   |
|          |              icmp_ln192_fu_1290             |    0    |    0    |    0    |    18   |
|          |              icmp_ln191_fu_1296             |    0    |    0    |    0    |    18   |
|          |             icmp_ln191_1_fu_1301            |    0    |    0    |    0    |    18   |
|          |              icmp_ln238_fu_2011             |    0    |    0    |    0    |    10   |
|          |            icmp_ln1049_2_fu_2085            |    0    |    0    |    0    |    18   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    and   |              and_ln191_fu_1306              |    0    |    0    |    0    |    2    |
|          |             and_ln191_1_fu_1312             |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |         wah_coeffs_read_read_fu_362         |    0    |    0    |    0    |    0    |
|          |            tempo_read_read_fu_368           |    0    |    0    |    0    |    0    |
|          |        delay_samples_read_read_fu_374       |    0    |    0    |    0    |    0    |
|          |         delay_mult_read_read_fu_380         |    0    |    0    |    0    |    0    |
|          | compression_zero_threshold_read_read_fu_386 |    0    |    0    |    0    |    0    |
|          |  compression_max_threshold_read_read_fu_392 |    0    |    0    |    0    |    0    |
|   read   |  compression_min_threshold_read_read_fu_398 |    0    |    0    |    0    |    0    |
|          |   distortion_clip_factor_read_read_fu_404   |    0    |    0    |    0    |    0    |
|          |    distortion_threshold_read_read_fu_410    |    0    |    0    |    0    |    0    |
|          |           control_read_read_fu_416          |    0    |    0    |    0    |    0    |
|          |          gmem_addr_read_read_fu_429         |    0    |    0    |    0    |    0    |
|          |             empty_79_read_fu_434            |    0    |    0    |    0    |    0    |
|          |               grp_read_fu_459               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|  readreq |              grp_readreq_fu_422             |    0    |    0    |    0    |    0    |
|          |              grp_readreq_fu_452             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               grp_write_fu_467              |    0    |    0    |    0    |    0    |
|   write  |           write_ln111_write_fu_494          |    0    |    0    |    0    |    0    |
|          |            write_ln0_write_fu_501           |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   fdiv   |                  grp_fu_798                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|  sitofp  |                  grp_fu_802                 |    0    |    0    |    0    |    0    |
|          |                  grp_fu_805                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   ddiv   |                  grp_fu_821                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|  sitodp  |                  grp_fu_826                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              trunc_ln23_fu_855              |    0    |    0    |    0    |    0    |
|          |            trunc_ln1049_1_fu_1119           |    0    |    0    |    0    |    0    |
|          |             trunc_ln1049_fu_1177            |    0    |    0    |    0    |    0    |
|          |              trunc_ln65_fu_1260             |    0    |    0    |    0    |    0    |
|          |             p_Result_46_fu_1356             |    0    |    0    |    0    |    0    |
|   trunc  |             p_Result_44_fu_1529             |    0    |    0    |    0    |    0    |
|          |             trunc_ln210_fu_1635             |    0    |    0    |    0    |    0    |
|          |             p_Result_48_fu_1657             |    0    |    0    |    0    |    0    |
|          |             p_Result_50_fu_1845             |    0    |    0    |    0    |    0    |
|          |              trunc_ln77_fu_2003             |    0    |    0    |    0    |    0    |
|          |             trunc_ln241_fu_2042             |    0    |    0    |    0    |    0    |
|          |            trunc_ln1049_2_fu_2074           |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                p_cast_fu_867                |    0    |    0    |    0    |    0    |
|          |                p_cast5_fu_897               |    0    |    0    |    0    |    0    |
|          |                p_cast6_fu_927               |    0    |    0    |    0    |    0    |
|          |              zext_ln163_fu_1243             |    0    |    0    |    0    |    0    |
|          |             zext_ln346_1_fu_1360            |    0    |    0    |    0    |    0    |
|          |             zext_ln15_1_fu_1405             |    0    |    0    |    0    |    0    |
|          |            zext_ln1488_2_fu_1412            |    0    |    0    |    0    |    0    |
|          |             zext_ln818_1_fu_1436            |    0    |    0    |    0    |    0    |
|          |              zext_ln346_fu_1533             |    0    |    0    |    0    |    0    |
|          |              zext_ln15_fu_1578              |    0    |    0    |    0    |    0    |
|          |             zext_ln1488_fu_1585             |    0    |    0    |    0    |    0    |
|          |              zext_ln818_fu_1609             |    0    |    0    |    0    |    0    |
|   zext   |              zext_ln210_fu_1638             |    0    |    0    |    0    |    0    |
|          |             zext_ln346_2_fu_1661            |    0    |    0    |    0    |    0    |
|          |             zext_ln15_2_fu_1706             |    0    |    0    |    0    |    0    |
|          |            zext_ln1488_3_fu_1713            |    0    |    0    |    0    |    0    |
|          |             zext_ln818_2_fu_1737            |    0    |    0    |    0    |    0    |
|          |              zext_ln213_fu_1793             |    0    |    0    |    0    |    0    |
|          |              zext_ln226_fu_1806             |    0    |    0    |    0    |    0    |
|          |             zext_ln15_3_fu_1859             |    0    |    0    |    0    |    0    |
|          |              zext_ln515_fu_1863             |    0    |    0    |    0    |    0    |
|          |            zext_ln1488_4_fu_1903            |    0    |    0    |    0    |    0    |
|          |             zext_ln818_3_fu_1927            |    0    |    0    |    0    |    0    |
|          |              zext_ln240_fu_2023             |    0    |    0    |    0    |    0    |
|          |              zext_ln241_fu_2046             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                  tmp_fu_949                 |    0    |    0    |    0    |    0    |
|          |                tmp_11_fu_956                |    0    |    0    |    0    |    0    |
|          |                tmp_13_fu_963                |    0    |    0    |    0    |    0    |
|          |             p_Result_29_fu_1123             |    0    |    0    |    0    |    0    |
|          |              p_Result_s_fu_1181             |    0    |    0    |    0    |    0    |
|          |                tmp_17_fu_1220               |    0    |    0    |    0    |    0    |
|          |             p_Result_45_fu_1338             |    0    |    0    |    0    |    0    |
|          |               isNeg_2_fu_1370               |    0    |    0    |    0    |    0    |
|          |                tmp_26_fu_1428               |    0    |    0    |    0    |    0    |
| bitselect|             p_Result_43_fu_1511             |    0    |    0    |    0    |    0    |
|          |                isNeg_fu_1543                |    0    |    0    |    0    |    0    |
|          |                tmp_22_fu_1601               |    0    |    0    |    0    |    0    |
|          |               isNeg_3_fu_1671               |    0    |    0    |    0    |    0    |
|          |                tmp_30_fu_1729               |    0    |    0    |    0    |    0    |
|          |             p_Result_47_fu_1772             |    0    |    0    |    0    |    0    |
|          |             p_Result_49_fu_1827             |    0    |    0    |    0    |    0    |
|          |               isNeg_4_fu_1873               |    0    |    0    |    0    |    0    |
|          |                tmp_34_fu_1919               |    0    |    0    |    0    |    0    |
|          |             p_Result_42_fu_2078             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               trunc_ln6_fu_995              |    0    |    0    |    0    |    0    |
|          |             ret_V_9_cast_fu_1109            |    0    |    0    |    0    |    0    |
|          |              ret_V_cast_fu_1167             |    0    |    0    |    0    |    0    |
|          |              xs_exp_V_1_fu_1346             |    0    |    0    |    0    |    0    |
|          |                tmp_s_fu_1440                |    0    |    0    |    0    |    0    |
|          |               xs_exp_V_fu_1519              |    0    |    0    |    0    |    0    |
|partselect|                tmp_9_fu_1613                |    0    |    0    |    0    |    0    |
|          |              xs_exp_V_3_fu_1647             |    0    |    0    |    0    |    0    |
|          |                tmp_3_fu_1741                |    0    |    0    |    0    |    0    |
|          |              xs_exp_V_4_fu_1835             |    0    |    0    |    0    |    0    |
|          |                tmp_4_fu_1931                |    0    |    0    |    0    |    0    |
|          |               trunc_ln_fu_1977              |    0    |    0    |    0    |    0    |
|          |               ret_V_12_fu_2064              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              sext_ln85_fu_1004              |    0    |    0    |    0    |    0    |
|          |             conv7_i_i_i_fu_1020             |    0    |    0    |    0    |    0    |
|          |            sext_ln1317_1_fu_1101            |    0    |    0    |    0    |    0    |
|          |             sext_ln1317_fu_1159             |    0    |    0    |    0    |    0    |
|          |            sext_ln1512_1_fu_1384            |    0    |    0    |    0    |    0    |
|          |            sext_ln1488_1_fu_1409            |    0    |    0    |    0    |    0    |
|          |             sext_ln1512_fu_1557             |    0    |    0    |    0    |    0    |
|          |             sext_ln1488_fu_1582             |    0    |    0    |    0    |    0    |
|          |            sext_ln1512_2_fu_1685            |    0    |    0    |    0    |    0    |
|   sext   |            sext_ln1488_2_fu_1710            |    0    |    0    |    0    |    0    |
|          |            sext_ln1512_3_fu_1887            |    0    |    0    |    0    |    0    |
|          |            sext_ln1488_3_fu_1899            |    0    |    0    |    0    |    0    |
|          |             sext_ln238_1_fu_1960            |    0    |    0    |    0    |    0    |
|          |             sext_ln238_2_fu_1969            |    0    |    0    |    0    |    0    |
|          |              sext_ln238_fu_1987             |    0    |    0    |    0    |    0    |
|          |              sext_ln77_fu_2007              |    0    |    0    |    0    |    0    |
|          |            sext_ln1317_2_fu_2051            |    0    |    0    |    0    |    0    |
|          |             sext_ln1319_fu_2054             |    0    |    0    |    0    |    0    |
|          |              sext_ln241_fu_2109             |    0    |    0    |    0    |    0    |
|          |             sext_ln238_3_fu_2119            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |             tmp_data_V_1_fu_1041            |    0    |    0    |    0    |    0    |
|          |              tmp_keep_V_fu_1045             |    0    |    0    |    0    |    0    |
|          |              tmp_strb_V_fu_1049             |    0    |    0    |    0    |    0    |
|extractvalue|              tmp_user_V_fu_1053             |    0    |    0    |    0    |    0    |
|          |              tmp_last_V_fu_1057             |    0    |    0    |    0    |    0    |
|          |               tmp_id_V_fu_1061              |    0    |    0    |    0    |    0    |
|          |              tmp_dest_V_fu_1065             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               or_ln96_fu_1075               |    0    |    0    |    0    |    0    |
|    or    |               or_ln101_fu_1269              |    0    |    0    |    0    |    0    |
|          |               or_ln106_fu_1764              |    0    |    0    |    0    |    0    |
|          |               or_ln111_fu_1997              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              mantissa_1_fu_1396             |    0    |    0    |    0    |    0    |
|bitconcatenate|               mantissa_fu_1569              |    0    |    0    |    0    |    0    |
|          |              mantissa_2_fu_1697             |    0    |    0    |    0    |    0    |
|          |              mantissa_3_fu_1849             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |    81   | 41.4073 |  11763  |  12761  |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
+--------------------------------+--------+--------+--------+--------+
|                                |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------------------+--------+--------+--------+--------+
|       compression_buffer       |    1   |    0   |    0   |    0   |
|          delay_buffer          |   256  |    0   |    0   |    0   |
|fourth_order_double_sin_cos_K0_V|    -   |   59   |   236  |    -   |
|fourth_order_double_sin_cos_K1_V|    -   |   52   |   208  |    -   |
|fourth_order_double_sin_cos_K2_V|    -   |   44   |   176  |    -   |
|fourth_order_double_sin_cos_K3_V|    -   |   33   |   132  |    -   |
|fourth_order_double_sin_cos_K4_V|    -   |   25   |   100  |    -   |
|        lpf_coefficients        |    1   |    0   |    0   |    -   |
|      ref_4oPi_table_256_V      |    8   |    0   |    0   |    -   |
|        wah_values_buffer       |    1   |    0   |    0   |    0   |
+--------------------------------+--------+--------+--------+--------+
|              Total             |   267  |   213  |   852  |    0   |
+--------------------------------+--------+--------+--------+--------+

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|             add5_i_reg_2666            |   64   |
|           add_ln164_reg_2477           |   32   |
|           add_ln214_reg_2565           |   32   |
|           add_ln227_reg_2651           |   32   |
|          add_ln238_1_reg_2722          |    7   |
|          and_ln191_1_reg_2525          |    1   |
|      axilite_out_local_0_reg_2292      |   32   |
|       axilite_out_local_1_reg_582      |   32   |
|       axilite_out_local_2_reg_624      |   32   |
|       axilite_out_local_3_reg_677      |   32   |
|       axilite_out_local_4_reg_734      |   32   |
|   compression_buffer_index_1_reg_2482  |   32   |
|    compression_buffer_index_reg_2275   |   32   |
| compression_max_threshold_read_reg_2179|   32   |
| compression_min_threshold_read_reg_2185|   32   |
|compression_zero_threshold_read_reg_2174|   32   |
|          control_read_reg_2207         |    8   |
|            conv18_i_reg_2338           |   32   |
|            conv2_i_reg_2333            |   64   |
|            conv30_i_reg_2343           |   32   |
|          conv7_i_i_i_reg_2327          |   40   |
|            conv_i2_reg_2646            |   64   |
|         current_level_reg_2512         |   32   |
|        current_sample_1_reg_2247       |   32   |
|         current_sample_reg_2392        |   32   |
|            data_V_2_reg_2611           |   32   |
|      debug_output_local_0_reg_2285     |   16   |
|      delay_buffer_addr_1_reg_2601      |   17   |
|    delay_buffer_index_load_reg_2555    |   32   |
|       delay_buffer_index_reg_2268      |   32   |
|       delay_buffer_load_reg_2606       |   32   |
|        delay_mult_read_reg_2169        |   32   |
|       delay_samples_read_reg_2164      |   32   |
|  distortion_clip_factor_read_reg_2192  |    8   |
|   distortion_threshold_read_reg_2197   |   32   |
|            empty_72_reg_2227           |   17   |
|            empty_75_reg_2237           |    7   |
|            empty_78_reg_2254           |   32   |
|            empty_80_reg_596            |   32   |
|            empty_81_reg_641            |   32   |
|            empty_82_reg_688            |   32   |
|            empty_85_reg_745            |   32   |
|             empty_reg_2146             |    9   |
|          gmem_addr_1_reg_2697          |   16   |
|         gmem_addr_read_reg_2317        |   16   |
|           gmem_addr_reg_2311           |   16   |
|                i_reg_711               |    7   |
|           icmp_ln174_reg_2495          |    1   |
|           icmp_ln182_reg_2517          |    1   |
|           icmp_ln192_reg_2521          |    1   |
|            isNeg_2_reg_2539            |    1   |
|            isNeg_3_reg_2621            |    1   |
|             isNeg_reg_2580             |    1   |
|           mul_ln238_reg_2692           |   41   |
|       negative_threshold_reg_2322      |   32   |
|            or_ln101_reg_2500           |   32   |
|            or_ln111_reg_2703           |   32   |
|            or_ln96_reg_2397            |   32   |
|          p_Result_43_reg_2570          |    1   |
|          p_Result_44_reg_2575          |   23   |
|          p_Result_45_reg_2529          |    1   |
|          p_Result_46_reg_2534          |   23   |
|          p_Result_48_reg_2616          |   23   |
|          p_Result_49_reg_2671          |    1   |
|             p_loc_reg_2214             |   32   |
|             r_V_22_reg_2418            |   32   |
|             r_V_33_reg_2737            |   32   |
|             r_V_35_reg_2455            |   40   |
|             r_V_36_reg_2428            |   40   |
|             r_V_37_reg_2752            |   48   |
|              r_V_reg_2413              |   32   |
|                 reg_829                |   32   |
|                 reg_835                |   32   |
|                 reg_840                |   32   |
|                 reg_844                |   64   |
|                 reg_851                |   16   |
|            result_1_reg_2445           |   32   |
|            result_2_reg_722            |   23   |
|            result_3_reg_2769           |   23   |
|          result_V_16_reg_2682          |   32   |
|           result_V_9_reg_2636          |   32   |
|             result_reg_2472            |   32   |
|            ret_V_12_reg_2757           |   16   |
|          ret_V_9_cast_reg_2433         |   32   |
|           ret_V_cast_reg_2460          |   32   |
|         sext_ln1317_1_reg_2423         |   40   |
|         sext_ln1317_2_reg_2742         |   48   |
|          sext_ln1317_reg_2450          |   40   |
|          sext_ln1319_reg_2747          |   48   |
|          sext_ln238_1_reg_2687         |   41   |
|          sext_ln238_3_reg_2774         |   32   |
|           sext_ln77_reg_2714           |    9   |
|           shl_ln230_reg_2641           |   32   |
|           srem_ln210_reg_2596          |   17   |
|           sub_ln210_reg_2560           |   32   |
|           sub_ln240_reg_2727           |    9   |
|           tempo_read_reg_2159          |   32   |
|             tmp_11_reg_2303            |    1   |
|             tmp_13_reg_2307            |    1   |
|             tmp_2_reg_2661             |   64   |
|          tmp_data_V_1_reg_2357         |   32   |
|           tmp_dest_V_reg_2387          |    6   |
|            tmp_id_V_reg_2382           |    5   |
|            tmp_int_3_reg_658           |   32   |
|            tmp_int_7_reg_610           |   32   |
|            tmp_int_8_reg_755           |   32   |
|             tmp_int_reg_699            |   32   |
|           tmp_keep_V_reg_2363          |    4   |
|           tmp_last_V_reg_2378          |    1   |
|              tmp_reg_2299              |    1   |
|           tmp_strb_V_reg_2368          |    4   |
|           tmp_user_V_reg_2373          |    2   |
|         trunc_ln1049_1_reg_2440        |    7   |
|         trunc_ln1049_2_reg_2764        |   32   |
|          trunc_ln1049_reg_2467         |    7   |
|           trunc_ln23_reg_2220          |    1   |
|           trunc_ln65_reg_2490          |   10   |
|             ush_2_reg_2544             |    9   |
|             ush_3_reg_2626             |    9   |
|              ush_reg_2585              |    9   |
|             val_1_reg_2549             |   32   |
|             val_2_reg_2631             |   32   |
|             val_3_reg_2676             |   32   |
|              val_reg_2590              |   32   |
|       wah_buffer_index_1_reg_2709      |   32   |
|        wah_buffer_index_reg_2261       |   32   |
|        wah_coeffs_read_reg_2153        |   64   |
|    wah_values_buffer_addr_2_reg_2732   |    7   |
|            x_assign_reg_2656           |   64   |
+----------------------------------------+--------+
|                  Total                 |  3310  |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_422 |  p1  |   2  |  16  |   32   ||    9    |
| grp_readreq_fu_452 |  p0  |   2  |   1  |    2   |
| grp_readreq_fu_452 |  p2  |   2  |   8  |   16   |
|   grp_read_fu_459  |  p0  |   2  |  16  |   32   |
|  grp_write_fu_467  |  p8  |   2  |  32  |   64   ||    9    |
|  grp_write_fu_467  |  p12 |   2  |   1  |    2   |
|  grp_access_fu_514 |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_514 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_527 |  p0  |   4  |  17  |   68   ||    20   |
|  grp_access_fu_527 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_540 |  p0  |   4  |   7  |   28   ||    20   |
|  grp_access_fu_540 |  p1  |   2  |  32  |   64   ||    9    |
|  result_2_reg_722  |  p0  |   2  |  23  |   46   ||    9    |
|     grp_fu_794     |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_798     |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_802     |  p0  |   5  |  32  |   160  ||    25   |
|     grp_fu_814     |  p0  |   4  |  64  |   256  ||    20   |
|     grp_fu_814     |  p1  |   4  |  64  |   256  ||    9    |
|     grp_fu_826     |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_1104    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1162    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1254    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1489    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1501    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1817    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1963    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_2032    |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_2058    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_2058    |  p1  |   2  |  16  |   32   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |  1958  || 47.4836 ||   279   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   81   |   41   |  11763 |  12761 |    -   |
|   Memory  |   267  |    -   |    -   |   213  |   852  |    0   |
|Multiplexer|    -   |    -   |   47   |    -   |   279  |    -   |
|  Register |    -   |    -   |    -   |  3310  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   267  |   81   |   88   |  15286 |  13892 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
