#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fe43e5059a0 .scope module, "rs_tb" "rs_tb" 2 4;
 .timescale -9 -12;
v0x7fe43e617030_0 .var "CLOCK_50", 0 0;
v0x7fe43e6170c0_0 .var/i "high", 31 0;
v0x7fe43e617150_0 .var/i "low", 31 0;
v0x7fe43e6171e0_0 .net "q", 0 0, v0x7fe43e616050_0;  1 drivers
v0x7fe43e617270_0 .net "qb", 0 0, v0x7fe43e615b90_0;  1 drivers
v0x7fe43e617340_0 .var "r", 0 0;
v0x7fe43e617410_0 .var "s", 0 0;
E_0x7fe43e4009d0 .event posedge, v0x7fe43e616440_0;
S_0x7fe43e400a50 .scope module, "rs0" "rs" 2 47, 3 3 0, S_0x7fe43e5059a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "r"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "qb"
v0x7fe43e616a90_0 .net "clk", 0 0, v0x7fe43e617030_0;  1 drivers
v0x7fe43e616b60_0 .net "q", 0 0, v0x7fe43e616050_0;  alias, 1 drivers
v0x7fe43e616c30_0 .net "qb", 0 0, v0x7fe43e615b90_0;  alias, 1 drivers
v0x7fe43e616d00_0 .net "r", 0 0, v0x7fe43e617410_0;  1 drivers
v0x7fe43e616d90_0 .net "rd", 0 0, v0x7fe43e6164e0_0;  1 drivers
v0x7fe43e616ea0_0 .net "s", 0 0, v0x7fe43e617340_0;  1 drivers
v0x7fe43e616f30_0 .net "sd", 0 0, v0x7fe43e6169a0_0;  1 drivers
S_0x7fe43e400cb0 .scope module, "g1" "isnand" 3 15, 4 1 0, S_0x7fe43e400a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
v0x7fe43e400f00_0 .net "a", 0 0, v0x7fe43e6169a0_0;  alias, 1 drivers
v0x7fe43e615ae0_0 .net "b", 0 0, v0x7fe43e616050_0;  alias, 1 drivers
v0x7fe43e615b90_0 .var "c", 0 0;
E_0x7fe43e400eb0 .event edge, v0x7fe43e400f00_0, v0x7fe43e615ae0_0;
S_0x7fe43e615c60 .scope module, "g2" "isnand" 3 16, 4 1 0, S_0x7fe43e400a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
v0x7fe43e615ee0_0 .net "a", 0 0, v0x7fe43e6164e0_0;  alias, 1 drivers
v0x7fe43e615f90_0 .net "b", 0 0, v0x7fe43e615b90_0;  alias, 1 drivers
v0x7fe43e616050_0 .var "c", 0 0;
E_0x7fe43e615e90 .event edge, v0x7fe43e615ee0_0, v0x7fe43e615b90_0;
S_0x7fe43e616140 .scope module, "rd1" "isnand" 3 14, 4 1 0, S_0x7fe43e400a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
v0x7fe43e616390_0 .net "a", 0 0, v0x7fe43e617410_0;  alias, 1 drivers
v0x7fe43e616440_0 .net "b", 0 0, v0x7fe43e617030_0;  alias, 1 drivers
v0x7fe43e6164e0_0 .var "c", 0 0;
E_0x7fe43e616360 .event edge, v0x7fe43e616390_0, v0x7fe43e616440_0;
S_0x7fe43e6165e0 .scope module, "sd1" "isnand" 3 13, 4 1 0, S_0x7fe43e400a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
v0x7fe43e616830_0 .net "a", 0 0, v0x7fe43e617340_0;  alias, 1 drivers
v0x7fe43e6168e0_0 .net "b", 0 0, v0x7fe43e617030_0;  alias, 1 drivers
v0x7fe43e6169a0_0 .var "c", 0 0;
E_0x7fe43e6167e0 .event edge, v0x7fe43e616830_0, v0x7fe43e616440_0;
    .scope S_0x7fe43e6165e0;
T_0 ;
    %wait E_0x7fe43e6167e0;
    %load/vec4 v0x7fe43e616830_0;
    %load/vec4 v0x7fe43e6168e0_0;
    %or;
    %inv;
    %assign/vec4 v0x7fe43e6169a0_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fe43e616140;
T_1 ;
    %wait E_0x7fe43e616360;
    %load/vec4 v0x7fe43e616390_0;
    %load/vec4 v0x7fe43e616440_0;
    %or;
    %inv;
    %assign/vec4 v0x7fe43e6164e0_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fe43e400cb0;
T_2 ;
    %wait E_0x7fe43e400eb0;
    %load/vec4 v0x7fe43e400f00_0;
    %load/vec4 v0x7fe43e615ae0_0;
    %or;
    %inv;
    %assign/vec4 v0x7fe43e615b90_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fe43e615c60;
T_3 ;
    %wait E_0x7fe43e615e90;
    %load/vec4 v0x7fe43e615ee0_0;
    %load/vec4 v0x7fe43e615f90_0;
    %or;
    %inv;
    %assign/vec4 v0x7fe43e616050_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fe43e5059a0;
T_4 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fe43e6170c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe43e617150_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x7fe43e5059a0;
T_5 ;
    %wait E_0x7fe43e4009d0;
    %delay 10000, 0;
    %load/vec4 v0x7fe43e617150_0;
    %pad/s 1;
    %assign/vec4 v0x7fe43e617410_0, 0;
    %load/vec4 v0x7fe43e6170c0_0;
    %pad/s 1;
    %assign/vec4 v0x7fe43e617340_0, 0;
    %delay 10000, 0;
    %load/vec4 v0x7fe43e617150_0;
    %pad/s 1;
    %assign/vec4 v0x7fe43e617410_0, 0;
    %load/vec4 v0x7fe43e617150_0;
    %pad/s 1;
    %assign/vec4 v0x7fe43e617340_0, 0;
    %delay 10000, 0;
    %load/vec4 v0x7fe43e6170c0_0;
    %pad/s 1;
    %assign/vec4 v0x7fe43e617410_0, 0;
    %load/vec4 v0x7fe43e617150_0;
    %pad/s 1;
    %assign/vec4 v0x7fe43e617340_0, 0;
    %delay 10000, 0;
    %load/vec4 v0x7fe43e6170c0_0;
    %pad/s 1;
    %assign/vec4 v0x7fe43e617410_0, 0;
    %load/vec4 v0x7fe43e6170c0_0;
    %pad/s 1;
    %assign/vec4 v0x7fe43e617340_0, 0;
    %delay 10000, 0;
    %load/vec4 v0x7fe43e617150_0;
    %pad/s 1;
    %assign/vec4 v0x7fe43e617410_0, 0;
    %load/vec4 v0x7fe43e6170c0_0;
    %pad/s 1;
    %assign/vec4 v0x7fe43e617340_0, 0;
    %delay 10000, 0;
    %load/vec4 v0x7fe43e617150_0;
    %pad/s 1;
    %assign/vec4 v0x7fe43e617410_0, 0;
    %load/vec4 v0x7fe43e617150_0;
    %pad/s 1;
    %assign/vec4 v0x7fe43e617340_0, 0;
    %delay 10000, 0;
    %load/vec4 v0x7fe43e6170c0_0;
    %pad/s 1;
    %assign/vec4 v0x7fe43e617410_0, 0;
    %load/vec4 v0x7fe43e617150_0;
    %pad/s 1;
    %assign/vec4 v0x7fe43e617340_0, 0;
    %delay 10000, 0;
    %load/vec4 v0x7fe43e6170c0_0;
    %pad/s 1;
    %assign/vec4 v0x7fe43e617410_0, 0;
    %load/vec4 v0x7fe43e6170c0_0;
    %pad/s 1;
    %assign/vec4 v0x7fe43e617340_0, 0;
    %delay 10000, 0;
    %load/vec4 v0x7fe43e617150_0;
    %pad/s 1;
    %assign/vec4 v0x7fe43e617410_0, 0;
    %load/vec4 v0x7fe43e6170c0_0;
    %pad/s 1;
    %assign/vec4 v0x7fe43e617340_0, 0;
    %delay 10000, 0;
    %load/vec4 v0x7fe43e6170c0_0;
    %pad/s 1;
    %assign/vec4 v0x7fe43e617410_0, 0;
    %load/vec4 v0x7fe43e6170c0_0;
    %pad/s 1;
    %assign/vec4 v0x7fe43e617340_0, 0;
    %delay 10000, 0;
    %load/vec4 v0x7fe43e617150_0;
    %pad/s 1;
    %assign/vec4 v0x7fe43e617410_0, 0;
    %load/vec4 v0x7fe43e617150_0;
    %pad/s 1;
    %assign/vec4 v0x7fe43e617340_0, 0;
    %delay 10000, 0;
    %load/vec4 v0x7fe43e617150_0;
    %pad/s 1;
    %assign/vec4 v0x7fe43e617410_0, 0;
    %load/vec4 v0x7fe43e617150_0;
    %pad/s 1;
    %assign/vec4 v0x7fe43e617340_0, 0;
    %end;
    .thread T_5;
    .scope S_0x7fe43e5059a0;
T_6 ;
    %vpi_call 2 36 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fe43e5059a0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe43e617030_0, 0, 1;
T_6.0 ;
    %delay 10000, 0;
    %load/vec4 v0x7fe43e617030_0;
    %inv;
    %store/vec4 v0x7fe43e617030_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x7fe43e5059a0;
T_7 ;
    %delay 130000, 0;
    %vpi_call 2 44 "$stop" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "rs_tb.v";
    "./rs.v";
    "./nand.v";
