Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Mar 17 11:09:13 2023
| Host         : Mommy-New-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: wj/audio_out/clk_counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: wj/clk50M/my_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.898        0.000                      0                  358        0.239        0.000                      0                  358        4.500        0.000                       0                   169  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.898        0.000                      0                  358        0.239        0.000                      0                  358        4.500        0.000                       0                   169  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 wj/clk20k/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wj/clk20k/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 0.890ns (19.590%)  route 3.653ns (80.410%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.549     5.070    wj/clk20k/CLOCK_IBUF_BUFG
    SLICE_X42Y64         FDRE                                         r  wj/clk20k/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  wj/clk20k/count_reg[31]/Q
                         net (fo=2, routed)           0.677     6.265    wj/clk20k/count_reg[31]
    SLICE_X43Y64         LUT3 (Prop_lut3_I2_O)        0.124     6.389 r  wj/clk20k/count[0]_i_11__0/O
                         net (fo=2, routed)           1.154     7.543    wj/clk20k/count[0]_i_11__0_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.667 r  wj/clk20k/count[0]_i_4__0/O
                         net (fo=1, routed)           0.574     8.241    wj/clk20k/count[0]_i_4__0_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.365 r  wj/clk20k/count[0]_i_1__0/O
                         net (fo=32, routed)          1.248     9.613    wj/clk20k/count[0]_i_1__0_n_0
    SLICE_X42Y64         FDRE                                         r  wj/clk20k/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.432    14.773    wj/clk20k/CLOCK_IBUF_BUFG
    SLICE_X42Y64         FDRE                                         r  wj/clk20k/count_reg[28]/C
                         clock pessimism              0.297    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X42Y64         FDRE (Setup_fdre_C_R)       -0.524    14.511    wj/clk20k/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                  4.898    

Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 wj/clk20k/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wj/clk20k/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 0.890ns (19.590%)  route 3.653ns (80.410%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.549     5.070    wj/clk20k/CLOCK_IBUF_BUFG
    SLICE_X42Y64         FDRE                                         r  wj/clk20k/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  wj/clk20k/count_reg[31]/Q
                         net (fo=2, routed)           0.677     6.265    wj/clk20k/count_reg[31]
    SLICE_X43Y64         LUT3 (Prop_lut3_I2_O)        0.124     6.389 r  wj/clk20k/count[0]_i_11__0/O
                         net (fo=2, routed)           1.154     7.543    wj/clk20k/count[0]_i_11__0_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.667 r  wj/clk20k/count[0]_i_4__0/O
                         net (fo=1, routed)           0.574     8.241    wj/clk20k/count[0]_i_4__0_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.365 r  wj/clk20k/count[0]_i_1__0/O
                         net (fo=32, routed)          1.248     9.613    wj/clk20k/count[0]_i_1__0_n_0
    SLICE_X42Y64         FDRE                                         r  wj/clk20k/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.432    14.773    wj/clk20k/CLOCK_IBUF_BUFG
    SLICE_X42Y64         FDRE                                         r  wj/clk20k/count_reg[29]/C
                         clock pessimism              0.297    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X42Y64         FDRE (Setup_fdre_C_R)       -0.524    14.511    wj/clk20k/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                  4.898    

Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 wj/clk20k/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wj/clk20k/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 0.890ns (19.590%)  route 3.653ns (80.410%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.549     5.070    wj/clk20k/CLOCK_IBUF_BUFG
    SLICE_X42Y64         FDRE                                         r  wj/clk20k/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  wj/clk20k/count_reg[31]/Q
                         net (fo=2, routed)           0.677     6.265    wj/clk20k/count_reg[31]
    SLICE_X43Y64         LUT3 (Prop_lut3_I2_O)        0.124     6.389 r  wj/clk20k/count[0]_i_11__0/O
                         net (fo=2, routed)           1.154     7.543    wj/clk20k/count[0]_i_11__0_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.667 r  wj/clk20k/count[0]_i_4__0/O
                         net (fo=1, routed)           0.574     8.241    wj/clk20k/count[0]_i_4__0_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.365 r  wj/clk20k/count[0]_i_1__0/O
                         net (fo=32, routed)          1.248     9.613    wj/clk20k/count[0]_i_1__0_n_0
    SLICE_X42Y64         FDRE                                         r  wj/clk20k/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.432    14.773    wj/clk20k/CLOCK_IBUF_BUFG
    SLICE_X42Y64         FDRE                                         r  wj/clk20k/count_reg[30]/C
                         clock pessimism              0.297    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X42Y64         FDRE (Setup_fdre_C_R)       -0.524    14.511    wj/clk20k/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                  4.898    

Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 wj/clk20k/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wj/clk20k/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 0.890ns (19.590%)  route 3.653ns (80.410%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.549     5.070    wj/clk20k/CLOCK_IBUF_BUFG
    SLICE_X42Y64         FDRE                                         r  wj/clk20k/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  wj/clk20k/count_reg[31]/Q
                         net (fo=2, routed)           0.677     6.265    wj/clk20k/count_reg[31]
    SLICE_X43Y64         LUT3 (Prop_lut3_I2_O)        0.124     6.389 r  wj/clk20k/count[0]_i_11__0/O
                         net (fo=2, routed)           1.154     7.543    wj/clk20k/count[0]_i_11__0_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.667 r  wj/clk20k/count[0]_i_4__0/O
                         net (fo=1, routed)           0.574     8.241    wj/clk20k/count[0]_i_4__0_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.365 r  wj/clk20k/count[0]_i_1__0/O
                         net (fo=32, routed)          1.248     9.613    wj/clk20k/count[0]_i_1__0_n_0
    SLICE_X42Y64         FDRE                                         r  wj/clk20k/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.432    14.773    wj/clk20k/CLOCK_IBUF_BUFG
    SLICE_X42Y64         FDRE                                         r  wj/clk20k/count_reg[31]/C
                         clock pessimism              0.297    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X42Y64         FDRE (Setup_fdre_C_R)       -0.524    14.511    wj/clk20k/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                  4.898    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 wj/clk20k/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wj/clk20k/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 0.890ns (20.206%)  route 3.515ns (79.794%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.549     5.070    wj/clk20k/CLOCK_IBUF_BUFG
    SLICE_X42Y64         FDRE                                         r  wj/clk20k/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  wj/clk20k/count_reg[31]/Q
                         net (fo=2, routed)           0.677     6.265    wj/clk20k/count_reg[31]
    SLICE_X43Y64         LUT3 (Prop_lut3_I2_O)        0.124     6.389 r  wj/clk20k/count[0]_i_11__0/O
                         net (fo=2, routed)           1.154     7.543    wj/clk20k/count[0]_i_11__0_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.667 r  wj/clk20k/count[0]_i_4__0/O
                         net (fo=1, routed)           0.574     8.241    wj/clk20k/count[0]_i_4__0_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.365 r  wj/clk20k/count[0]_i_1__0/O
                         net (fo=32, routed)          1.109     9.474    wj/clk20k/count[0]_i_1__0_n_0
    SLICE_X42Y63         FDRE                                         r  wj/clk20k/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.432    14.773    wj/clk20k/CLOCK_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  wj/clk20k/count_reg[24]/C
                         clock pessimism              0.272    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X42Y63         FDRE (Setup_fdre_C_R)       -0.524    14.486    wj/clk20k/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 wj/clk20k/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wj/clk20k/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 0.890ns (20.206%)  route 3.515ns (79.794%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.549     5.070    wj/clk20k/CLOCK_IBUF_BUFG
    SLICE_X42Y64         FDRE                                         r  wj/clk20k/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  wj/clk20k/count_reg[31]/Q
                         net (fo=2, routed)           0.677     6.265    wj/clk20k/count_reg[31]
    SLICE_X43Y64         LUT3 (Prop_lut3_I2_O)        0.124     6.389 r  wj/clk20k/count[0]_i_11__0/O
                         net (fo=2, routed)           1.154     7.543    wj/clk20k/count[0]_i_11__0_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.667 r  wj/clk20k/count[0]_i_4__0/O
                         net (fo=1, routed)           0.574     8.241    wj/clk20k/count[0]_i_4__0_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.365 r  wj/clk20k/count[0]_i_1__0/O
                         net (fo=32, routed)          1.109     9.474    wj/clk20k/count[0]_i_1__0_n_0
    SLICE_X42Y63         FDRE                                         r  wj/clk20k/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.432    14.773    wj/clk20k/CLOCK_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  wj/clk20k/count_reg[25]/C
                         clock pessimism              0.272    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X42Y63         FDRE (Setup_fdre_C_R)       -0.524    14.486    wj/clk20k/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 wj/clk20k/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wj/clk20k/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 0.890ns (20.206%)  route 3.515ns (79.794%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.549     5.070    wj/clk20k/CLOCK_IBUF_BUFG
    SLICE_X42Y64         FDRE                                         r  wj/clk20k/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  wj/clk20k/count_reg[31]/Q
                         net (fo=2, routed)           0.677     6.265    wj/clk20k/count_reg[31]
    SLICE_X43Y64         LUT3 (Prop_lut3_I2_O)        0.124     6.389 r  wj/clk20k/count[0]_i_11__0/O
                         net (fo=2, routed)           1.154     7.543    wj/clk20k/count[0]_i_11__0_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.667 r  wj/clk20k/count[0]_i_4__0/O
                         net (fo=1, routed)           0.574     8.241    wj/clk20k/count[0]_i_4__0_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.365 r  wj/clk20k/count[0]_i_1__0/O
                         net (fo=32, routed)          1.109     9.474    wj/clk20k/count[0]_i_1__0_n_0
    SLICE_X42Y63         FDRE                                         r  wj/clk20k/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.432    14.773    wj/clk20k/CLOCK_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  wj/clk20k/count_reg[26]/C
                         clock pessimism              0.272    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X42Y63         FDRE (Setup_fdre_C_R)       -0.524    14.486    wj/clk20k/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 wj/clk20k/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wj/clk20k/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 0.890ns (20.206%)  route 3.515ns (79.794%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.549     5.070    wj/clk20k/CLOCK_IBUF_BUFG
    SLICE_X42Y64         FDRE                                         r  wj/clk20k/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  wj/clk20k/count_reg[31]/Q
                         net (fo=2, routed)           0.677     6.265    wj/clk20k/count_reg[31]
    SLICE_X43Y64         LUT3 (Prop_lut3_I2_O)        0.124     6.389 r  wj/clk20k/count[0]_i_11__0/O
                         net (fo=2, routed)           1.154     7.543    wj/clk20k/count[0]_i_11__0_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.667 r  wj/clk20k/count[0]_i_4__0/O
                         net (fo=1, routed)           0.574     8.241    wj/clk20k/count[0]_i_4__0_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.365 r  wj/clk20k/count[0]_i_1__0/O
                         net (fo=32, routed)          1.109     9.474    wj/clk20k/count[0]_i_1__0_n_0
    SLICE_X42Y63         FDRE                                         r  wj/clk20k/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.432    14.773    wj/clk20k/CLOCK_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  wj/clk20k/count_reg[27]/C
                         clock pessimism              0.272    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X42Y63         FDRE (Setup_fdre_C_R)       -0.524    14.486    wj/clk20k/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.160ns  (required time - arrival time)
  Source:                 wj/clk20k/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wj/clk20k/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.890ns (20.910%)  route 3.366ns (79.090%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.549     5.070    wj/clk20k/CLOCK_IBUF_BUFG
    SLICE_X42Y64         FDRE                                         r  wj/clk20k/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  wj/clk20k/count_reg[31]/Q
                         net (fo=2, routed)           0.677     6.265    wj/clk20k/count_reg[31]
    SLICE_X43Y64         LUT3 (Prop_lut3_I2_O)        0.124     6.389 r  wj/clk20k/count[0]_i_11__0/O
                         net (fo=2, routed)           1.154     7.543    wj/clk20k/count[0]_i_11__0_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.667 r  wj/clk20k/count[0]_i_4__0/O
                         net (fo=1, routed)           0.574     8.241    wj/clk20k/count[0]_i_4__0_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.365 r  wj/clk20k/count[0]_i_1__0/O
                         net (fo=32, routed)          0.961     9.326    wj/clk20k/count[0]_i_1__0_n_0
    SLICE_X42Y62         FDRE                                         r  wj/clk20k/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.433    14.774    wj/clk20k/CLOCK_IBUF_BUFG
    SLICE_X42Y62         FDRE                                         r  wj/clk20k/count_reg[20]/C
                         clock pessimism              0.272    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X42Y62         FDRE (Setup_fdre_C_R)       -0.524    14.487    wj/clk20k/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  5.160    

Slack (MET) :             5.160ns  (required time - arrival time)
  Source:                 wj/clk20k/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wj/clk20k/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.890ns (20.910%)  route 3.366ns (79.090%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.549     5.070    wj/clk20k/CLOCK_IBUF_BUFG
    SLICE_X42Y64         FDRE                                         r  wj/clk20k/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  wj/clk20k/count_reg[31]/Q
                         net (fo=2, routed)           0.677     6.265    wj/clk20k/count_reg[31]
    SLICE_X43Y64         LUT3 (Prop_lut3_I2_O)        0.124     6.389 r  wj/clk20k/count[0]_i_11__0/O
                         net (fo=2, routed)           1.154     7.543    wj/clk20k/count[0]_i_11__0_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.667 r  wj/clk20k/count[0]_i_4__0/O
                         net (fo=1, routed)           0.574     8.241    wj/clk20k/count[0]_i_4__0_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.365 r  wj/clk20k/count[0]_i_1__0/O
                         net (fo=32, routed)          0.961     9.326    wj/clk20k/count[0]_i_1__0_n_0
    SLICE_X42Y62         FDRE                                         r  wj/clk20k/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.433    14.774    wj/clk20k/CLOCK_IBUF_BUFG
    SLICE_X42Y62         FDRE                                         r  wj/clk20k/count_reg[21]/C
                         clock pessimism              0.272    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X42Y62         FDRE (Setup_fdre_C_R)       -0.524    14.487    wj/clk20k/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  5.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 wj/nolabel_line28/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wj/nolabel_line28/isBlocked_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.811%)  route 0.160ns (46.189%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.562     1.445    wj/nolabel_line28/CLOCK_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  wj/nolabel_line28/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  wj/nolabel_line28/counter_reg[5]/Q
                         net (fo=3, routed)           0.160     1.746    wj/nolabel_line28/counter[5]
    SLICE_X37Y52         LUT6 (Prop_lut6_I0_O)        0.045     1.791 r  wj/nolabel_line28/isBlocked_i_1/O
                         net (fo=1, routed)           0.000     1.791    wj/nolabel_line28/isBlocked_i_1_n_0
    SLICE_X37Y52         FDRE                                         r  wj/nolabel_line28/isBlocked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.830     1.958    wj/nolabel_line28/CLOCK_IBUF_BUFG
    SLICE_X37Y52         FDRE                                         r  wj/nolabel_line28/isBlocked_reg/C
                         clock pessimism             -0.497     1.461    
    SLICE_X37Y52         FDRE (Hold_fdre_C_D)         0.091     1.552    wj/nolabel_line28/isBlocked_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 wj/clk50M/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wj/clk50M/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.558     1.441    wj/clk50M/CLOCK_IBUF_BUFG
    SLICE_X45Y63         FDRE                                         r  wj/clk50M/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  wj/clk50M/count_reg[27]/Q
                         net (fo=2, routed)           0.117     1.699    wj/clk50M/count_reg[27]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  wj/clk50M/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    wj/clk50M/count_reg[24]_i_1_n_4
    SLICE_X45Y63         FDRE                                         r  wj/clk50M/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.826     1.954    wj/clk50M/CLOCK_IBUF_BUFG
    SLICE_X45Y63         FDRE                                         r  wj/clk50M/count_reg[27]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X45Y63         FDRE (Hold_fdre_C_D)         0.105     1.546    wj/clk50M/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 wj/clk50M/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wj/clk50M/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.560     1.443    wj/clk50M/CLOCK_IBUF_BUFG
    SLICE_X45Y60         FDRE                                         r  wj/clk50M/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  wj/clk50M/count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.701    wj/clk50M/count_reg[15]
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  wj/clk50M/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    wj/clk50M/count_reg[12]_i_1_n_4
    SLICE_X45Y60         FDRE                                         r  wj/clk50M/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.830     1.957    wj/clk50M/CLOCK_IBUF_BUFG
    SLICE_X45Y60         FDRE                                         r  wj/clk50M/count_reg[15]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X45Y60         FDRE (Hold_fdre_C_D)         0.105     1.548    wj/clk50M/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 wj/clk20k/my_clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wj/clk20k/my_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.559     1.442    wj/clk20k/CLOCK_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  wj/clk20k/my_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  wj/clk20k/my_clock_reg/Q
                         net (fo=3, routed)           0.168     1.752    wj/clk20k/clock20k
    SLICE_X43Y60         LUT4 (Prop_lut4_I3_O)        0.045     1.797 r  wj/clk20k/my_clock_i_1__1/O
                         net (fo=1, routed)           0.000     1.797    wj/clk20k/my_clock_i_1__1_n_0
    SLICE_X43Y60         FDRE                                         r  wj/clk20k/my_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.829     1.956    wj/clk20k/CLOCK_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  wj/clk20k/my_clock_reg/C
                         clock pessimism             -0.514     1.442    
    SLICE_X43Y60         FDRE (Hold_fdre_C_D)         0.091     1.533    wj/clk20k/my_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 wj/clk50M/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wj/clk50M/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.561     1.444    wj/clk50M/CLOCK_IBUF_BUFG
    SLICE_X45Y58         FDRE                                         r  wj/clk50M/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  wj/clk50M/count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.706    wj/clk50M/count_reg[7]
    SLICE_X45Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  wj/clk50M/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    wj/clk50M/count_reg[4]_i_1_n_4
    SLICE_X45Y58         FDRE                                         r  wj/clk50M/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.831     1.958    wj/clk50M/CLOCK_IBUF_BUFG
    SLICE_X45Y58         FDRE                                         r  wj/clk50M/count_reg[7]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X45Y58         FDRE (Hold_fdre_C_D)         0.105     1.549    wj/clk50M/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 wj/clk50M/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wj/clk50M/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.560     1.443    wj/clk50M/CLOCK_IBUF_BUFG
    SLICE_X45Y61         FDRE                                         r  wj/clk50M/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  wj/clk50M/count_reg[19]/Q
                         net (fo=2, routed)           0.120     1.705    wj/clk50M/count_reg[19]
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  wj/clk50M/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    wj/clk50M/count_reg[16]_i_1_n_4
    SLICE_X45Y61         FDRE                                         r  wj/clk50M/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.830     1.957    wj/clk50M/CLOCK_IBUF_BUFG
    SLICE_X45Y61         FDRE                                         r  wj/clk50M/count_reg[19]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X45Y61         FDRE (Hold_fdre_C_D)         0.105     1.548    wj/clk50M/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 wj/clk50M/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wj/clk50M/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.559     1.442    wj/clk50M/CLOCK_IBUF_BUFG
    SLICE_X45Y62         FDRE                                         r  wj/clk50M/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  wj/clk50M/count_reg[23]/Q
                         net (fo=2, routed)           0.120     1.704    wj/clk50M/count_reg[23]
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  wj/clk50M/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    wj/clk50M/count_reg[20]_i_1_n_4
    SLICE_X45Y62         FDRE                                         r  wj/clk50M/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.827     1.955    wj/clk50M/CLOCK_IBUF_BUFG
    SLICE_X45Y62         FDRE                                         r  wj/clk50M/count_reg[23]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X45Y62         FDRE (Hold_fdre_C_D)         0.105     1.547    wj/clk50M/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 wj/clk50M/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wj/clk50M/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.561     1.444    wj/clk50M/CLOCK_IBUF_BUFG
    SLICE_X45Y57         FDRE                                         r  wj/clk50M/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  wj/clk50M/count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.706    wj/clk50M/count_reg[3]
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  wj/clk50M/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.814    wj/clk50M/count_reg[0]_i_2_n_4
    SLICE_X45Y57         FDRE                                         r  wj/clk50M/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.831     1.958    wj/clk50M/CLOCK_IBUF_BUFG
    SLICE_X45Y57         FDRE                                         r  wj/clk50M/count_reg[3]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X45Y57         FDRE (Hold_fdre_C_D)         0.105     1.549    wj/clk50M/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 wj/clk190/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wj/clk190/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.557     1.440    wj/clk190/CLOCK_IBUF_BUFG
    SLICE_X37Y63         FDRE                                         r  wj/clk190/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  wj/clk190/count_reg[31]/Q
                         net (fo=4, routed)           0.120     1.702    wj/clk190/count_reg[31]
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  wj/clk190/count_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.810    wj/clk190/count_reg[28]_i_1__0_n_4
    SLICE_X37Y63         FDRE                                         r  wj/clk190/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.824     1.952    wj/clk190/CLOCK_IBUF_BUFG
    SLICE_X37Y63         FDRE                                         r  wj/clk190/count_reg[31]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X37Y63         FDRE (Hold_fdre_C_D)         0.105     1.545    wj/clk190/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 wj/clk50M/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wj/clk50M/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.558     1.441    wj/clk50M/CLOCK_IBUF_BUFG
    SLICE_X45Y64         FDRE                                         r  wj/clk50M/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  wj/clk50M/count_reg[31]/Q
                         net (fo=2, routed)           0.120     1.703    wj/clk50M/count_reg[31]
    SLICE_X45Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  wj/clk50M/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    wj/clk50M/count_reg[28]_i_1_n_4
    SLICE_X45Y64         FDRE                                         r  wj/clk50M/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.826     1.954    wj/clk50M/CLOCK_IBUF_BUFG
    SLICE_X45Y64         FDRE                                         r  wj/clk50M/count_reg[31]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X45Y64         FDRE (Hold_fdre_C_D)         0.105     1.546    wj/clk50M/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y58   wj/clk190/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y58   wj/clk190/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y59   wj/clk190/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y59   wj/clk190/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y59   wj/clk190/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y59   wj/clk190/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y60   wj/clk190/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y60   wj/clk190/count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y60   wj/clk190/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y59   wj/clk190/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y59   wj/clk190/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y59   wj/clk190/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y59   wj/clk190/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y60   wj/clk190/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y60   wj/clk190/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y60   wj/clk190/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y60   wj/clk190/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y61   wj/clk190/count_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y62   wj/clk190/count_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y56   wj/clk190/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y56   wj/clk190/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y56   wj/clk190/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y59   wj/clk50M/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y59   wj/clk50M/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y60   wj/clk50M/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y60   wj/clk50M/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y60   wj/clk50M/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y60   wj/clk50M/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y61   wj/clk50M/count_reg[16]/C



