# SingleCycleRISCProcessor
My implementation of the RV32I processor based on the Textbook - Digital Design and Computer Architecture: RISC-V Edition by Sarah Harris and David Harris

Microarchitecture:
![processor](https://github.com/PankajNair/Single-Cycle-RISC-Processor/blob/main/processor.png)
