lab2_simple_arm_processing_system7_0_0_sim_netlist.v,verilog,xil_defaultlib,../../../bd/lab2_simple_arm/ip/lab2_simple_arm_processing_system7_0_0/lab2_simple_arm_processing_system7_0_0_sim_netlist.v,incdir="$ref_dir/../../../../lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/7e3a/hdl"incdir="../../../../lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/7dd0/hdl"incdir="../../../../lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/7e3a/hdl"
lab2_simple_arm_axi_gpio_0_0_sim_netlist.v,verilog,xil_defaultlib,../../../bd/lab2_simple_arm/ip/lab2_simple_arm_axi_gpio_0_0/lab2_simple_arm_axi_gpio_0_0_sim_netlist.v,incdir="$ref_dir/../../../../lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/7e3a/hdl"incdir="../../../../lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/7dd0/hdl"incdir="../../../../lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/7e3a/hdl"
lab2_simple_arm_rst_ps7_0_100M_0_sim_netlist.v,verilog,xil_defaultlib,../../../bd/lab2_simple_arm/ip/lab2_simple_arm_rst_ps7_0_100M_0/lab2_simple_arm_rst_ps7_0_100M_0_sim_netlist.v,incdir="$ref_dir/../../../../lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/7e3a/hdl"incdir="../../../../lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/7dd0/hdl"incdir="../../../../lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/7e3a/hdl"
lab2_simple_arm_axi_gpio_0_1_sim_netlist.v,verilog,xil_defaultlib,../../../bd/lab2_simple_arm/ip/lab2_simple_arm_axi_gpio_0_1/lab2_simple_arm_axi_gpio_0_1_sim_netlist.v,incdir="$ref_dir/../../../../lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/7e3a/hdl"incdir="../../../../lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/7dd0/hdl"incdir="../../../../lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/7e3a/hdl"
lab2_simple_arm_xbar_0.v,verilog,xil_defaultlib,../../../bd/lab2_simple_arm/ip/lab2_simple_arm_xbar_0/sim/lab2_simple_arm_xbar_0.v,incdir="$ref_dir/../../../../lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/7e3a/hdl"incdir="../../../../lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/7dd0/hdl"incdir="../../../../lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/7e3a/hdl"
lab2_simple_arm.v,verilog,xil_defaultlib,../../../bd/lab2_simple_arm/hdl/lab2_simple_arm.v,incdir="$ref_dir/../../../../lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/7e3a/hdl"incdir="../../../../lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/7dd0/hdl"incdir="../../../../lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/7e3a/hdl"
led_ip_v1_0_S_AXI.v,verilog,xil_defaultlib,../../../bd/lab2_simple_arm/ipshared/7d2f/hdl/led_ip_v1_0_S_AXI.v,incdir="$ref_dir/../../../../lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/7e3a/hdl"incdir="../../../../lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/7dd0/hdl"incdir="../../../../lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/7e3a/hdl"
led_ip_v1_0.v,verilog,xil_defaultlib,../../../bd/lab2_simple_arm/ipshared/7d2f/hdl/led_ip_v1_0.v,incdir="$ref_dir/../../../../lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/7e3a/hdl"incdir="../../../../lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/7dd0/hdl"incdir="../../../../lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/7e3a/hdl"
lab2_simple_arm_led_ip_0_1.v,verilog,xil_defaultlib,../../../bd/lab2_simple_arm/ip/lab2_simple_arm_led_ip_0_1/sim/lab2_simple_arm_led_ip_0_1.v,incdir="$ref_dir/../../../../lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/7e3a/hdl"incdir="../../../../lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/7dd0/hdl"incdir="../../../../lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/7e3a/hdl"
lab2_simple_arm_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/lab2_simple_arm/ip/lab2_simple_arm_auto_pc_0/sim/lab2_simple_arm_auto_pc_0.v,incdir="$ref_dir/../../../../lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/7e3a/hdl"incdir="../../../../lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/7dd0/hdl"incdir="../../../../lab3_customIP.srcs/sources_1/bd/lab2_simple_arm/ipshared/7e3a/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
