Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,34
design__inferred_latch__count,0
design__instance__count,3856
design__instance__area,30748.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,4
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,3
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0005055711953900754
power__switching__total,0.00016958282503765076
power__leakage__total,3.288148420210746e-08
power__total,0.0006751869223080575
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.540805
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.540805
timing__hold__ws__corner:nom_tt_025C_1v80,0.331107
timing__setup__ws__corner:nom_tt_025C_1v80,9.063522
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.331107
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,9.063522
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,24
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,3
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.981398
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.981398
timing__hold__ws__corner:nom_ss_100C_1v60,0.902686
timing__setup__ws__corner:nom_ss_100C_1v60,-1.21911
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-6.183298
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,-1.21911
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.902686
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,6
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-1.21911
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,6
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,3
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.362234
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.362234
timing__hold__ws__corner:nom_ff_n40C_1v95,0.123979
timing__setup__ws__corner:nom_ff_n40C_1v95,13.030424
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.123979
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,13.030424
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,39
design__max_fanout_violation__count,3
design__max_cap_violation__count,1
clock__skew__worst_hold,1.007838
clock__skew__worst_setup,0.354194
timing__hold__ws,0.121478
timing__setup__ws,-1.44354
timing__hold__tns,0.0
timing__setup__tns,-7.568824
timing__hold__wns,0.0
timing__setup__wns,-1.44354
timing__hold_vio__count,0
timing__hold_r2r__ws,0.121478
timing__hold_r2r_vio__count,0
timing__setup_vio__count,18
timing__setup_r2r__ws,-1.44354
timing__setup_r2r_vio__count,18
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,3856
design__instance__area__stdcell,30748.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.897619
design__instance__utilization__stdcell,0.897619
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,73691.6
design__violations,0
design__instance__count__setup_buffer,3
design__instance__count__hold_buffer,114
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
route__net,3419
route__net__special,2
route__drc_errors__iter:1,3041
route__wirelength__iter:1,84185
route__drc_errors__iter:2,1706
route__wirelength__iter:2,82806
route__drc_errors__iter:3,1515
route__wirelength__iter:3,82475
route__drc_errors__iter:4,381
route__wirelength__iter:4,82434
route__drc_errors__iter:5,144
route__wirelength__iter:5,82442
route__drc_errors__iter:6,80
route__wirelength__iter:6,82445
route__drc_errors__iter:7,60
route__wirelength__iter:7,82446
route__drc_errors__iter:8,34
route__wirelength__iter:8,82445
route__drc_errors__iter:9,12
route__wirelength__iter:9,82447
route__drc_errors__iter:10,5
route__wirelength__iter:10,82457
route__drc_errors__iter:11,5
route__wirelength__iter:11,82476
route__drc_errors__iter:12,0
route__wirelength__iter:12,82475
route__drc_errors,0
route__wirelength,82475
route__vias,25523
route__vias__singlecut,25523
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,307.55
timing__unannotated_net__count__corner:nom_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,4
design__max_fanout_violation__count__corner:min_tt_025C_1v80,3
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.528387
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.528387
timing__hold__ws__corner:min_tt_025C_1v80,0.326024
timing__setup__ws__corner:min_tt_025C_1v80,9.187001
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.326024
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,9.187001
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,11
design__max_fanout_violation__count__corner:min_ss_100C_1v60,3
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.960543
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.960543
timing__hold__ws__corner:min_ss_100C_1v60,0.894668
timing__setup__ws__corner:min_ss_100C_1v60,-1.014254
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-4.929111
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,-1.014254
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.894668
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,6
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-1.014254
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,6
timing__unannotated_net__count__corner:min_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,3
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.354194
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.354194
timing__hold__ws__corner:min_ff_n40C_1v95,0.121478
timing__setup__ws__corner:min_ff_n40C_1v95,13.109998
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.121478
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,13.109998
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,4
design__max_fanout_violation__count__corner:max_tt_025C_1v80,3
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.5566
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.5566
timing__hold__ws__corner:max_tt_025C_1v80,0.338111
timing__setup__ws__corner:max_tt_025C_1v80,8.914066
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.338111
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,8.914066
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,39
design__max_fanout_violation__count__corner:max_ss_100C_1v60,3
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,1.007838
clock__skew__worst_setup__corner:max_ss_100C_1v60,1.007838
timing__hold__ws__corner:max_ss_100C_1v60,0.914581
timing__setup__ws__corner:max_ss_100C_1v60,-1.44354
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-7.568824
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,-1.44354
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.914581
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,6
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-1.44354
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,6
timing__unannotated_net__count__corner:max_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,3
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.372427
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.372427
timing__hold__ws__corner:max_ff_n40C_1v95,0.127592
timing__setup__ws__corner:max_ff_n40C_1v95,12.918012
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.127592
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,12.918012
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,32
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79994
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000585014
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000601395
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000548148
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000601395
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000055099999999999997612500080013120395960868336260318756103515625
ir__drop__worst,0.000058499999999999998940951317916159268861520104110240936279296875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
