Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Jun 21 09:08:55 2024
| Host         : nothon-Swift-SF314-57 running 64-bit Ubuntu 24.04 LTS
| Command      : report_control_sets -verbose -file noip_lvds_stream_control_sets_placed.rpt
| Design       : noip_lvds_stream
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               2 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+----------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+----------------+--------------+
|       Clock Signal       |                             Enable Signal                            |                               Set/Reset Signal                              | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+----------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+----------------+--------------+
|  s00_axis_aclk_IBUF_BUFG |                                                                      |                                                                             |                1 |              1 |         1.00 |
|  s00_axis_aclk_IBUF_BUFG | noip_lvds_stream_slave_stream_v1_0_S00_AXIS_inst/writes_done_i_2_n_0 | noip_lvds_stream_slave_stream_v1_0_S00_AXIS_inst/p_0_in                     |                1 |              1 |         1.00 |
|  m00_axis_aclk_IBUF_BUFG |                                                                      | noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/axis_tvalid_delay_i_1_n_0 |                1 |              2 |         2.00 |
|  m00_axis_aclk_IBUF_BUFG | noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/tx_en              | noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/axis_tvalid_delay_i_1_n_0 |                1 |              4 |         4.00 |
|  m00_axis_aclk_IBUF_BUFG |                                                                      |                                                                             |                1 |              5 |         5.00 |
|  m00_axis_aclk_IBUF_BUFG | noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/count              | noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst/axis_tvalid_delay_i_1_n_0 |                1 |              5 |         5.00 |
+--------------------------+----------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+----------------+--------------+


