
---------- Begin Simulation Statistics ----------
simSeconds                                   0.065720                       # Number of seconds simulated (Second)
simTicks                                  65720487304                       # Number of ticks simulated (Tick)
finalTick                                1702891886208664                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1647.57                       # Real time elapsed on the host (Second)
hostTickRate                                 39889272                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    3567468                       # Number of bytes of host memory used (Byte)
simInsts                                   8459746266                       # Number of instructions simulated (Count)
simOps                                     8925186451                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  5134671                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    5417171                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.demandHits::processor.switch.core.mmu.dtb.walker        63382                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches.demandHits::total        63382                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches.overallHits::processor.switch.core.mmu.dtb.walker        63382                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches.overallHits::total        63382                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches.demandMisses::processor.switch.core.mmu.dtb.walker         1583                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches.demandMisses::total         1583                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches.overallMisses::processor.switch.core.mmu.dtb.walker         1583                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches.overallMisses::total         1583                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches.demandMissLatency::processor.switch.core.mmu.dtb.walker     56296493                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMissLatency::total     56296493                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMissLatency::processor.switch.core.mmu.dtb.walker     56296493                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMissLatency::total     56296493                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandAccesses::processor.switch.core.mmu.dtb.walker        64965                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.demandAccesses::total        64965                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.overallAccesses::processor.switch.core.mmu.dtb.walker        64965                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.overallAccesses::total        64965                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.demandMissRate::processor.switch.core.mmu.dtb.walker     0.024367                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandMissRate::total     0.024367                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMissRate::processor.switch.core.mmu.dtb.walker     0.024367                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMissRate::total     0.024367                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandAvgMissLatency::processor.switch.core.mmu.dtb.walker 35563.166772                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches.demandAvgMissLatency::total 35563.166772                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMissLatency::processor.switch.core.mmu.dtb.walker 35563.166772                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMissLatency::total 35563.166772                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.demandMshrMisses::processor.switch.core.mmu.dtb.walker         1583                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches.demandMshrMisses::total         1583                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches.overallMshrMisses::processor.switch.core.mmu.dtb.walker         1583                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches.overallMshrMisses::total         1583                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches.demandMshrMissLatency::processor.switch.core.mmu.dtb.walker     55801014                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMshrMissLatency::total     55801014                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMshrMissLatency::processor.switch.core.mmu.dtb.walker     55801014                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMshrMissLatency::total     55801014                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMshrMissRate::processor.switch.core.mmu.dtb.walker     0.024367                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandMshrMissRate::total     0.024367                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMshrMissRate::processor.switch.core.mmu.dtb.walker     0.024367                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMshrMissRate::total     0.024367                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 35250.166772                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::total 35250.166772                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 35250.166772                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::total 35250.166772                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.replacements         1442                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches.ReadReq.hits::processor.switch.core.mmu.dtb.walker        63382                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches.ReadReq.hits::total        63382                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches.ReadReq.misses::processor.switch.core.mmu.dtb.walker         1583                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.misses::total         1583                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.missLatency::processor.switch.core.mmu.dtb.walker     56296493                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.missLatency::total     56296493                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.accesses::processor.switch.core.mmu.dtb.walker        64965                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches.ReadReq.accesses::total        64965                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches.ReadReq.missRate::processor.switch.core.mmu.dtb.walker     0.024367                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.missRate::total     0.024367                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::processor.switch.core.mmu.dtb.walker 35563.166772                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::total 35563.166772                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::processor.switch.core.mmu.dtb.walker         1583                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::total         1583                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::processor.switch.core.mmu.dtb.walker     55801014                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::total     55801014                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::processor.switch.core.mmu.dtb.walker     0.024367                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::total     0.024367                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::processor.switch.core.mmu.dtb.walker 35250.166772                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::total 35250.166772                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.tags.tagsInUse    95.817580                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches.tags.totalRefs        39362                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.sampledRefs         1460                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.avgRefs    26.960274                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches.tags.warmupTick 1702827194426165                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches.tags.occupancies::processor.switch.core.mmu.dtb.walker    95.817580                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.dptw_caches.tags.avgOccs::processor.switch.core.mmu.dtb.walker     0.748575                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches.tags.avgOccs::total     0.748575                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches.tags.occupanciesTaskId::1024          123                       # Occupied blocks per task id (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::2           39                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::3           42                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::4           42                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ratioOccsTaskId::1024     0.960938                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.dptw_caches.tags.tagAccesses       261443                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches.tags.dataAccesses       261443                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.demandMisses::pc.south_bridge.ide         2822                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.iocache.demandMisses::total         2822                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.iocache.overallMisses::pc.south_bridge.ide         2822                       # number of overall misses (Count)
board.cache_hierarchy.iocache.overallMisses::total         2822                       # number of overall misses (Count)
board.cache_hierarchy.iocache.demandMissLatency::pc.south_bridge.ide    122653051                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.iocache.demandMissLatency::total    122653051                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.iocache.overallMissLatency::pc.south_bridge.ide    122653051                       # number of overall miss ticks (Tick)
board.cache_hierarchy.iocache.overallMissLatency::total    122653051                       # number of overall miss ticks (Tick)
board.cache_hierarchy.iocache.demandAccesses::pc.south_bridge.ide         2822                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iocache.demandAccesses::total         2822                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iocache.overallAccesses::pc.south_bridge.ide         2822                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iocache.overallAccesses::total         2822                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iocache.demandMissRate::pc.south_bridge.ide            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.iocache.demandMissRate::total            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.iocache.overallMissRate::pc.south_bridge.ide            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.iocache.overallMissRate::total            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.iocache.demandAvgMissLatency::pc.south_bridge.ide 43463.164777                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.iocache.demandAvgMissLatency::total 43463.164777                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.iocache.overallAvgMissLatency::pc.south_bridge.ide 43463.164777                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.iocache.overallAvgMissLatency::total 43463.164777                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.iocache.blockedCycles::no_mshrs           54                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCauses::no_mshrs            5                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.avgBlocked::no_mshrs    10.800000                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.writebacks::writebacks         2800                       # number of writebacks (Count)
board.cache_hierarchy.iocache.writebacks::total         2800                       # number of writebacks (Count)
board.cache_hierarchy.iocache.demandMshrMisses::pc.south_bridge.ide         2822                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.iocache.demandMshrMisses::total         2822                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.iocache.overallMshrMisses::pc.south_bridge.ide         2822                       # number of overall MSHR misses (Count)
board.cache_hierarchy.iocache.overallMshrMisses::total         2822                       # number of overall MSHR misses (Count)
board.cache_hierarchy.iocache.demandMshrMissLatency::pc.south_bridge.ide     78450142                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.demandMshrMissLatency::total     78450142                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.overallMshrMissLatency::pc.south_bridge.ide     78450142                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.overallMshrMissLatency::total     78450142                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.demandMshrMissRate::pc.south_bridge.ide            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.iocache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.iocache.overallMshrMissRate::pc.south_bridge.ide            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.iocache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.iocache.demandAvgMshrMissLatency::pc.south_bridge.ide 27799.483345                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.demandAvgMshrMissLatency::total 27799.483345                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.overallAvgMshrMissLatency::pc.south_bridge.ide 27799.483345                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.overallAvgMshrMissLatency::total 27799.483345                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.replacements         2806                       # number of replacements (Count)
board.cache_hierarchy.iocache.ReadReq.misses::pc.south_bridge.ide            6                       # number of ReadReq misses (Count)
board.cache_hierarchy.iocache.ReadReq.misses::total            6                       # number of ReadReq misses (Count)
board.cache_hierarchy.iocache.ReadReq.missLatency::pc.south_bridge.ide       228488                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.iocache.ReadReq.missLatency::total       228488                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.iocache.ReadReq.accesses::pc.south_bridge.ide            6                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iocache.ReadReq.accesses::total            6                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iocache.ReadReq.missRate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iocache.ReadReq.missRate::total            1                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iocache.ReadReq.avgMissLatency::pc.south_bridge.ide 38081.333333                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.iocache.ReadReq.avgMissLatency::total 38081.333333                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.iocache.ReadReq.mshrMisses::pc.south_bridge.ide            6                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.iocache.ReadReq.mshrMisses::total            6                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.iocache.ReadReq.mshrMissLatency::pc.south_bridge.ide       134588                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.ReadReq.mshrMissLatency::total       134588                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.ReadReq.mshrMissRate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iocache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iocache.ReadReq.avgMshrMissLatency::pc.south_bridge.ide 22431.333333                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.ReadReq.avgMshrMissLatency::total 22431.333333                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.WriteLineReq.misses::pc.south_bridge.ide         2816                       # number of WriteLineReq misses (Count)
board.cache_hierarchy.iocache.WriteLineReq.misses::total         2816                       # number of WriteLineReq misses (Count)
board.cache_hierarchy.iocache.WriteLineReq.missLatency::pc.south_bridge.ide    122424563                       # number of WriteLineReq miss ticks (Tick)
board.cache_hierarchy.iocache.WriteLineReq.missLatency::total    122424563                       # number of WriteLineReq miss ticks (Tick)
board.cache_hierarchy.iocache.WriteLineReq.accesses::pc.south_bridge.ide         2816                       # number of WriteLineReq accesses(hits+misses) (Count)
board.cache_hierarchy.iocache.WriteLineReq.accesses::total         2816                       # number of WriteLineReq accesses(hits+misses) (Count)
board.cache_hierarchy.iocache.WriteLineReq.missRate::pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses (Ratio)
board.cache_hierarchy.iocache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
board.cache_hierarchy.iocache.WriteLineReq.avgMissLatency::pc.south_bridge.ide 43474.631747                       # average WriteLineReq miss latency ((Tick/Count))
board.cache_hierarchy.iocache.WriteLineReq.avgMissLatency::total 43474.631747                       # average WriteLineReq miss latency ((Tick/Count))
board.cache_hierarchy.iocache.WriteLineReq.mshrMisses::pc.south_bridge.ide         2816                       # number of WriteLineReq MSHR misses (Count)
board.cache_hierarchy.iocache.WriteLineReq.mshrMisses::total         2816                       # number of WriteLineReq MSHR misses (Count)
board.cache_hierarchy.iocache.WriteLineReq.mshrMissLatency::pc.south_bridge.ide     78315554                       # number of WriteLineReq MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.WriteLineReq.mshrMissLatency::total     78315554                       # number of WriteLineReq MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.WriteLineReq.mshrMissRate::pc.south_bridge.ide            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
board.cache_hierarchy.iocache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
board.cache_hierarchy.iocache.WriteLineReq.avgMshrMissLatency::pc.south_bridge.ide 27810.921165                       # average WriteLineReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.WriteLineReq.avgMshrMissLatency::total 27810.921165                       # average WriteLineReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.tags.tagsInUse    15.660729                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iocache.tags.totalRefs         2806                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.sampledRefs         2806                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.avgRefs            1                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iocache.tags.warmupTick 1702827558304628                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iocache.tags.occupancies::pc.south_bridge.ide    15.660729                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.iocache.tags.avgOccs::pc.south_bridge.ide     0.978796                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iocache.tags.avgOccs::total     0.978796                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
board.cache_hierarchy.iocache.tags.ageTaskId_1023::4           16                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.iocache.tags.tagAccesses        25398                       # Number of tag accesses (Count)
board.cache_hierarchy.iocache.tags.dataAccesses        25398                       # Number of data accesses (Count)
board.cache_hierarchy.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.demandHits::processor.switch.core.mmu.itb.walker          891                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches.demandHits::total          891                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches.overallHits::processor.switch.core.mmu.itb.walker          891                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches.overallHits::total          891                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches.demandMisses::processor.switch.core.mmu.itb.walker           86                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.iptw_caches.demandMisses::total           86                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.iptw_caches.overallMisses::processor.switch.core.mmu.itb.walker           86                       # number of overall misses (Count)
board.cache_hierarchy.iptw_caches.overallMisses::total           86                       # number of overall misses (Count)
board.cache_hierarchy.iptw_caches.demandMissLatency::processor.switch.core.mmu.itb.walker      2911526                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.iptw_caches.demandMissLatency::total      2911526                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.iptw_caches.overallMissLatency::processor.switch.core.mmu.itb.walker      2911526                       # number of overall miss ticks (Tick)
board.cache_hierarchy.iptw_caches.overallMissLatency::total      2911526                       # number of overall miss ticks (Tick)
board.cache_hierarchy.iptw_caches.demandAccesses::processor.switch.core.mmu.itb.walker          977                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.demandAccesses::total          977                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.overallAccesses::processor.switch.core.mmu.itb.walker          977                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.overallAccesses::total          977                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.demandMissRate::processor.switch.core.mmu.itb.walker     0.088025                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches.demandMissRate::total     0.088025                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches.overallMissRate::processor.switch.core.mmu.itb.walker     0.088025                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches.overallMissRate::total     0.088025                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches.demandAvgMissLatency::processor.switch.core.mmu.itb.walker 33854.953488                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.iptw_caches.demandAvgMissLatency::total 33854.953488                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.iptw_caches.overallAvgMissLatency::processor.switch.core.mmu.itb.walker 33854.953488                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.overallAvgMissLatency::total 33854.953488                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.demandMshrMisses::processor.switch.core.mmu.itb.walker           86                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.iptw_caches.demandMshrMisses::total           86                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.iptw_caches.overallMshrMisses::processor.switch.core.mmu.itb.walker           86                       # number of overall MSHR misses (Count)
board.cache_hierarchy.iptw_caches.overallMshrMisses::total           86                       # number of overall MSHR misses (Count)
board.cache_hierarchy.iptw_caches.demandMshrMissLatency::processor.switch.core.mmu.itb.walker      2884608                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches.demandMshrMissLatency::total      2884608                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches.overallMshrMissLatency::processor.switch.core.mmu.itb.walker      2884608                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches.overallMshrMissLatency::total      2884608                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches.demandMshrMissRate::processor.switch.core.mmu.itb.walker     0.088025                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches.demandMshrMissRate::total     0.088025                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches.overallMshrMissRate::processor.switch.core.mmu.itb.walker     0.088025                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches.overallMshrMissRate::total     0.088025                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches.demandAvgMshrMissLatency::processor.switch.core.mmu.itb.walker 33541.953488                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.demandAvgMshrMissLatency::total 33541.953488                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.overallAvgMshrMissLatency::processor.switch.core.mmu.itb.walker 33541.953488                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.overallAvgMshrMissLatency::total 33541.953488                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.replacements            4                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches.ReadReq.hits::processor.switch.core.mmu.itb.walker          891                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches.ReadReq.hits::total          891                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches.ReadReq.misses::processor.switch.core.mmu.itb.walker           86                       # number of ReadReq misses (Count)
board.cache_hierarchy.iptw_caches.ReadReq.misses::total           86                       # number of ReadReq misses (Count)
board.cache_hierarchy.iptw_caches.ReadReq.missLatency::processor.switch.core.mmu.itb.walker      2911526                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.iptw_caches.ReadReq.missLatency::total      2911526                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.iptw_caches.ReadReq.accesses::processor.switch.core.mmu.itb.walker          977                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches.ReadReq.accesses::total          977                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches.ReadReq.missRate::processor.switch.core.mmu.itb.walker     0.088025                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches.ReadReq.missRate::total     0.088025                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches.ReadReq.avgMissLatency::processor.switch.core.mmu.itb.walker 33854.953488                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.ReadReq.avgMissLatency::total 33854.953488                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.ReadReq.mshrMisses::processor.switch.core.mmu.itb.walker           86                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.iptw_caches.ReadReq.mshrMisses::total           86                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.iptw_caches.ReadReq.mshrMissLatency::processor.switch.core.mmu.itb.walker      2884608                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches.ReadReq.mshrMissLatency::total      2884608                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches.ReadReq.mshrMissRate::processor.switch.core.mmu.itb.walker     0.088025                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches.ReadReq.mshrMissRate::total     0.088025                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches.ReadReq.avgMshrMissLatency::processor.switch.core.mmu.itb.walker 33541.953488                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.ReadReq.avgMshrMissLatency::total 33541.953488                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.tags.tagsInUse    19.229157                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches.tags.totalRefs           36                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.sampledRefs            6                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.avgRefs            6                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches.tags.warmupTick 1702827194273108                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches.tags.occupancies::processor.switch.core.mmu.itb.walker    19.229157                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.iptw_caches.tags.avgOccs::processor.switch.core.mmu.itb.walker     0.150228                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches.tags.avgOccs::total     0.150228                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches.tags.occupanciesTaskId::1024           80                       # Occupied blocks per task id (Count)
board.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::2           12                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::3           58                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::4           10                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.iptw_caches.tags.ratioOccsTaskId::1024     0.625000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.iptw_caches.tags.tagAccesses         3994                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches.tags.dataAccesses         3994                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.demandHits::processor.switch.core.data    174151436                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.demandHits::total    174151436                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::processor.switch.core.data    174151455                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::total    174151455                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.demandMisses::processor.switch.core.data       397886                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.demandMisses::total       397886                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::processor.switch.core.data       397936                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::total       397936                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.demandMissLatency::processor.switch.core.data   6791623927                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMissLatency::total   6791623927                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMissLatency::processor.switch.core.data   6791623927                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMissLatency::total   6791623927                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandAccesses::processor.switch.core.data    174549322                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandAccesses::total    174549322                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::processor.switch.core.data    174549391                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::total    174549391                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandMissRate::processor.switch.core.data     0.002280                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandMissRate::total     0.002280                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::processor.switch.core.data     0.002280                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::total     0.002280                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandAvgMissLatency::processor.switch.core.data 17069.270914                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches.demandAvgMissLatency::total 17069.270914                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMissLatency::processor.switch.core.data 17067.126189                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMissLatency::total 17067.126189                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCycles::no_targets          844                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.blockedCauses::no_targets            9                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.avgBlocked::no_targets    93.777778                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.writebacks::writebacks       114123                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.writebacks::total       114123                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.demandMshrHits::processor.switch.core.data        10594                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches.demandMshrHits::total        10594                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches.overallMshrHits::processor.switch.core.data        10594                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches.overallMshrHits::total        10594                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches.demandMshrMisses::processor.switch.core.data       387292                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches.demandMshrMisses::total       387292                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher       357309                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::processor.switch.core.data       387342                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::total       744651                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrUncacheable::processor.switch.core.data         1482                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrUncacheable::total         1482                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches.demandMshrMissLatency::processor.switch.core.data   6471315690                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMshrMissLatency::total   6471315690                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher  12992195162                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::processor.switch.core.data   6472193029                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::total  19464388191                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::processor.switch.core.data    218282444                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::total    218282444                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMshrMissRate::processor.switch.core.data     0.002219                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandMshrMissRate::total     0.002219                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::processor.switch.core.data     0.002219                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::total     0.004266                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::processor.switch.core.data 16709.138557                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::total 16709.138557                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 36361.231209                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::processor.switch.core.data 16709.246684                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::total 26138.940512                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::processor.switch.core.data 147289.098516                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::total 147289.098516                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.replacements       744386                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher       357309                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::total       357309                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher  12992195162                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::total  12992195162                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 36361.231209                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::total 36361.231209                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.hits::processor.switch.core.data         4165                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.hits::total         4165                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.misses::processor.switch.core.data           11                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.misses::total           11                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.missLatency::processor.switch.core.data       349621                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.missLatency::total       349621                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.accesses::processor.switch.core.data         4176                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.accesses::total         4176                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.missRate::processor.switch.core.data     0.002634                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.missRate::total     0.002634                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.avgMissLatency::processor.switch.core.data 31783.727273                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.avgMissLatency::total 31783.727273                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMisses::processor.switch.core.data           11                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMisses::total           11                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMissLatency::processor.switch.core.data     10457330                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMissLatency::total     10457330                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMissRate::processor.switch.core.data     0.002634                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMissRate::total     0.002634                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.avgMshrMissLatency::processor.switch.core.data 950666.363636                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.avgMshrMissLatency::total 950666.363636                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.hits::processor.switch.core.data         4176                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.hits::total         4176                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.accesses::processor.switch.core.data         4176                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.accesses::total         4176                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.hits::processor.switch.core.data    140506396                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.hits::total    140506396                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::processor.switch.core.data       340459                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::total       340459                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.missLatency::processor.switch.core.data   5920403138                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.missLatency::total   5920403138                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::processor.switch.core.data    140846855                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::total    140846855                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::processor.switch.core.data     0.002417                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::total     0.002417                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::processor.switch.core.data 17389.474615                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::total 17389.474615                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.mshrHits::processor.switch.core.data        10168                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrHits::total        10168                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::processor.switch.core.data       330291                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::total       330291                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::processor.switch.core.data         1044                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::total         1044                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::processor.switch.core.data   5624753980                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::total   5624753980                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::processor.switch.core.data    218282444                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::total    218282444                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::processor.switch.core.data     0.002345                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::total     0.002345                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::processor.switch.core.data 17029.691938                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::total 17029.691938                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::processor.switch.core.data 209082.800766                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::total 209082.800766                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.SoftPFReq.hits::processor.switch.core.data           19                       # number of SoftPFReq hits (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.hits::total           19                       # number of SoftPFReq hits (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.misses::processor.switch.core.data           50                       # number of SoftPFReq misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.misses::total           50                       # number of SoftPFReq misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.accesses::processor.switch.core.data           69                       # number of SoftPFReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.accesses::total           69                       # number of SoftPFReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.missRate::processor.switch.core.data     0.724638                       # miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.missRate::total     0.724638                       # miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMisses::processor.switch.core.data           50                       # number of SoftPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMisses::total           50                       # number of SoftPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissLatency::processor.switch.core.data       877339                       # number of SoftPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissLatency::total       877339                       # number of SoftPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissRate::processor.switch.core.data     0.724638                       # mshr miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissRate::total     0.724638                       # mshr miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.avgMshrMissLatency::processor.switch.core.data 17546.780000                       # average SoftPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.SoftPFReq.avgMshrMissLatency::total 17546.780000                       # average SoftPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.hits::processor.switch.core.data     33645040                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.hits::total     33645040                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::processor.switch.core.data        57427                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::total        57427                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.missLatency::processor.switch.core.data    871220789                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.missLatency::total    871220789                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::processor.switch.core.data     33702467                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::total     33702467                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::processor.switch.core.data     0.001704                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::total     0.001704                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::processor.switch.core.data 15170.926376                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::total 15170.926376                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.mshrHits::processor.switch.core.data          426                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrHits::total          426                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::processor.switch.core.data        57001                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::total        57001                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::processor.switch.core.data          438                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::total          438                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::processor.switch.core.data    846561710                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::total    846561710                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::processor.switch.core.data     0.001691                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::total     0.001691                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::processor.switch.core.data 14851.699268                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::total 14851.699268                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.prefetcher.demandMshrMisses       387292                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIssued       359876                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUnused          766                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUseful       356066                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches.prefetcher.accuracy     0.989413                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.coverage     0.478997                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInCache          681                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInMSHR         1886                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfLate         2567                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIdentified       361244                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfBufferHit         1123                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedDemand           13                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfSpanPage         3392                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.tags.tagsInUse   250.756901                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches.tags.totalRefs    174848974                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.sampledRefs       744386                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.avgRefs   234.890197                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches.tags.warmupTick 1702827194577970                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher   112.860065                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches.tags.occupancies::processor.switch.core.data   137.896836                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.440860                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::processor.switch.core.data     0.538660                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::total     0.979519                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1022           23                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1024          233                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::0            4                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::1           19                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::0            8                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::1          208                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::2           16                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1022     0.089844                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1024     0.910156                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches.tags.tagAccesses   1397206586                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches.tags.dataAccesses   1397206586                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.demandHits::processor.switch.core.inst     69125871                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.demandHits::total     69125871                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.overallHits::processor.switch.core.inst     69125871                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.overallHits::total     69125871                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.demandMisses::processor.switch.core.inst        62896                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.demandMisses::total        62896                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::processor.switch.core.inst        62896                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::total        62896                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.demandMissLatency::processor.switch.core.inst   1011825397                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMissLatency::total   1011825397                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMissLatency::processor.switch.core.inst   1011825397                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMissLatency::total   1011825397                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandAccesses::processor.switch.core.inst     69188767                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandAccesses::total     69188767                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::processor.switch.core.inst     69188767                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::total     69188767                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandMissRate::processor.switch.core.inst     0.000909                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.demandMissRate::total     0.000909                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::processor.switch.core.inst     0.000909                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::total     0.000909                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.demandAvgMissLatency::processor.switch.core.inst 16087.277363                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches.demandAvgMissLatency::total 16087.277363                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMissLatency::processor.switch.core.inst 16087.277363                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMissLatency::total 16087.277363                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.demandMshrHits::processor.switch.core.inst         5284                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches.demandMshrHits::total         5284                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches.overallMshrHits::processor.switch.core.inst         5284                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches.overallMshrHits::total         5284                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches.demandMshrMisses::processor.switch.core.inst        57612                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches.demandMshrMisses::total        57612                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches.overallMshrMisses::processor.switch.core.inst        57612                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches.overallMshrMisses::total        57612                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches.demandMshrMissLatency::processor.switch.core.inst    868903337                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMshrMissLatency::total    868903337                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMshrMissLatency::processor.switch.core.inst    868903337                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMshrMissLatency::total    868903337                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMshrMissRate::processor.switch.core.inst     0.000833                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.demandMshrMissRate::total     0.000833                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMshrMissRate::processor.switch.core.inst     0.000833                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMshrMissRate::total     0.000833                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::processor.switch.core.inst 15081.985298                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::total 15081.985298                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::processor.switch.core.inst 15081.985298                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::total 15081.985298                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.replacements        57356                       # number of replacements (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::processor.switch.core.inst     69125871                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::total     69125871                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::processor.switch.core.inst        62896                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::total        62896                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.missLatency::processor.switch.core.inst   1011825397                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.missLatency::total   1011825397                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.accesses::processor.switch.core.inst     69188767                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.accesses::total     69188767                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.missRate::processor.switch.core.inst     0.000909                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.missRate::total     0.000909                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::processor.switch.core.inst 16087.277363                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::total 16087.277363                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.mshrHits::processor.switch.core.inst         5284                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrHits::total         5284                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMisses::processor.switch.core.inst        57612                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMisses::total        57612                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::processor.switch.core.inst    868903337                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::total    868903337                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::processor.switch.core.inst     0.000833                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::total     0.000833                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::processor.switch.core.inst 15081.985298                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::total 15081.985298                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.prefetcher.demandMshrMisses        57612                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.tags.tagsInUse   251.018022                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches.tags.totalRefs     69165253                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.sampledRefs        57356                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.avgRefs  1205.893943                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches.tags.warmupTick 1702827194386727                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches.tags.occupancies::processor.switch.core.inst   251.018022                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::processor.switch.core.inst     0.980539                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::total     0.980539                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::0           33                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::1          223                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches.tags.tagAccesses    553567748                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches.tags.dataAccesses    553567748                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2bus.transDist::ReadReq         1045                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadResp       747980                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::WriteReq          438                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::WriteResp          438                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::WritebackDirty       222057                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::CleanEvict      1331015                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::HardPFReq      1099498                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::UpgradeReq           20                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::UpgradeResp           20                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadExReq        56993                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadExResp        56993                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadSharedReq       746936                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port       172580                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port      2236678                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.iptw_caches.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port          173                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.dptw_caches.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         4588                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount::total      2414019                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port      3687168                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port     54962848                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.iptw_caches.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         5312                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.dptw_caches.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port       100032                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize::total     58755360                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.snoops            1849419                       # Total snoops (Count)
board.cache_hierarchy.l2bus.snoopTraffic      6909696                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2bus.snoopFanout::samples      2654954                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::mean     0.005112                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::stdev     0.072608                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::0      2641627     99.50%     99.50% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::1        13084      0.49%     99.99% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::2          241      0.01%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::3            2      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::max_value            3                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::total      2654954                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2bus.reqLayer0.occupancy    602781817                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer0.occupancy     54115764                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer1.occupancy    700021352                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer2.occupancy        80754                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer3.occupancy      1486749                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.snoopLayer0.occupancy         5760                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.snoop_filter.totRequests      1616296                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitSingleRequests       812169                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitMultiRequests          427                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2bus.snoop_filter.totSnoops        12943                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitSingleSnoops        12762                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitMultiSnoops          181                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2cache.demandHits::cache_hierarchy.l1dcaches.prefetcher       129911                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.switch.core.mmu.dtb.walker          177                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.switch.core.mmu.itb.walker            9                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.switch.core.inst        39082                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.switch.core.data       271574                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::total       440753                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.overallHits::cache_hierarchy.l1dcaches.prefetcher       129911                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.switch.core.mmu.dtb.walker          177                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.switch.core.mmu.itb.walker            9                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.switch.core.inst        39082                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.switch.core.data       271574                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::total       440753                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.demandMisses::cache_hierarchy.l1dcaches.prefetcher       227398                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.switch.core.mmu.dtb.walker         1386                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.switch.core.mmu.itb.walker           74                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.switch.core.inst        18530                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.switch.core.data       115757                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::total       363145                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.overallMisses::cache_hierarchy.l1dcaches.prefetcher       227398                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.switch.core.mmu.dtb.walker         1386                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.switch.core.mmu.itb.walker           74                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.switch.core.inst        18530                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.switch.core.data       115757                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::total       363145                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher  11958130649                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.switch.core.mmu.dtb.walker     54151817                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.switch.core.mmu.itb.walker      2794464                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.switch.core.inst    697844142                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.switch.core.data   5004615218                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::total  17717536290                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher  11958130649                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.switch.core.mmu.dtb.walker     54151817                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.switch.core.mmu.itb.walker      2794464                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.switch.core.inst    697844142                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.switch.core.data   5004615218                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::total  17717536290                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.demandAccesses::cache_hierarchy.l1dcaches.prefetcher       357309                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.switch.core.mmu.dtb.walker         1563                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.switch.core.mmu.itb.walker           83                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.switch.core.inst        57612                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.switch.core.data       387331                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::total       803898                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::cache_hierarchy.l1dcaches.prefetcher       357309                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.switch.core.mmu.dtb.walker         1563                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.switch.core.mmu.itb.walker           83                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.switch.core.inst        57612                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.switch.core.data       387331                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::total       803898                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandMissRate::cache_hierarchy.l1dcaches.prefetcher     0.636418                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.switch.core.mmu.dtb.walker     0.886756                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.switch.core.mmu.itb.walker     0.891566                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.switch.core.inst     0.321634                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.switch.core.data     0.298858                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::total     0.451730                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::cache_hierarchy.l1dcaches.prefetcher     0.636418                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.switch.core.mmu.dtb.walker     0.886756                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.switch.core.mmu.itb.walker     0.891566                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.switch.core.inst     0.321634                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.switch.core.data     0.298858                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::total     0.451730                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 52586.789017                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.switch.core.mmu.dtb.walker 39070.575036                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.switch.core.mmu.itb.walker 37763.027027                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.switch.core.inst 37660.234323                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.switch.core.data 43233.801999                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::total 48789.151138                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 52586.789017                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.switch.core.mmu.dtb.walker 39070.575036                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.switch.core.mmu.itb.walker 37763.027027                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.switch.core.inst 37660.234323                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.switch.core.data 43233.801999                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::total 48789.151138                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2cache.writebacks::writebacks       107934                       # number of writebacks (Count)
board.cache_hierarchy.l2cache.writebacks::total       107934                       # number of writebacks (Count)
board.cache_hierarchy.l2cache.demandMshrHits::cache_hierarchy.l1dcaches.prefetcher        12077                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.switch.core.data           16                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::total        12093                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::cache_hierarchy.l1dcaches.prefetcher        12077                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.switch.core.data           16                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::total        12093                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher       215321                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.switch.core.mmu.dtb.walker         1386                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.switch.core.mmu.itb.walker           74                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.switch.core.inst        18530                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.switch.core.data       115741                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::total       351052                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher       215321                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::cache_hierarchy.l2cache.prefetcher       400704                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.switch.core.mmu.dtb.walker         1386                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.switch.core.mmu.itb.walker           74                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.switch.core.inst        18530                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.switch.core.data       115741                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::total       751756                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrUncacheable::processor.switch.core.data         1482                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2cache.overallMshrUncacheable::total         1482                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2cache.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher  11621459825                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.switch.core.mmu.dtb.walker     53717999                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.switch.core.mmu.itb.walker      2771302                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.switch.core.inst    692044252                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.switch.core.data   4968268719                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::total  17338262097                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher  11621459825                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::cache_hierarchy.l2cache.prefetcher  14408042723                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.switch.core.mmu.dtb.walker     53717999                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.switch.core.mmu.itb.walker      2771302                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.switch.core.inst    692044252                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.switch.core.data   4968268719                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::total  31746304820                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrUncacheableLatency::processor.switch.core.data    216975356                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrUncacheableLatency::total    216975356                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.602618                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.switch.core.mmu.dtb.walker     0.886756                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.switch.core.mmu.itb.walker     0.891566                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.switch.core.inst     0.321634                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.switch.core.data     0.298817                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::total     0.436687                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.602618                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::cache_hierarchy.l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.switch.core.mmu.dtb.walker     0.886756                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.switch.core.mmu.itb.walker     0.891566                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.switch.core.inst     0.321634                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.switch.core.data     0.298817                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::total     0.935139                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 53972.718987                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 38757.575036                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.switch.core.mmu.itb.walker 37450.027027                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.switch.core.inst 37347.234323                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.switch.core.data 42925.745578                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::total 49389.441157                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 53972.718987                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::cache_hierarchy.l2cache.prefetcher 35956.822799                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 38757.575036                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.switch.core.mmu.itb.walker 37450.027027                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.switch.core.inst 37347.234323                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.switch.core.data 42925.745578                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::total 42229.533013                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrUncacheableLatency::processor.switch.core.data 146407.122807                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrUncacheableLatency::total 146407.122807                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2cache.replacements       749884                       # number of replacements (Count)
board.cache_hierarchy.l2cache.CleanEvict.mshrMisses::writebacks         8599                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2cache.CleanEvict.mshrMisses::total         8599                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2cache.HardPFReq.mshrMisses::cache_hierarchy.l2cache.prefetcher       400704                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2cache.HardPFReq.mshrMisses::total       400704                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2cache.HardPFReq.mshrMissLatency::cache_hierarchy.l2cache.prefetcher  14408042723                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.HardPFReq.mshrMissLatency::total  14408042723                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.HardPFReq.mshrMissRate::cache_hierarchy.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.l2cache.prefetcher 35956.822799                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.HardPFReq.avgMshrMissLatency::total 35956.822799                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.hits::processor.switch.core.data        39537                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.hits::total        39537                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.switch.core.data        17456                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::total        17456                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.switch.core.data    674963842                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::total    674963842                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.switch.core.data        56993                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::total        56993                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.switch.core.data     0.306283                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::total     0.306283                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.switch.core.data 38666.581233                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::total 38666.581233                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.mshrHits::processor.switch.core.data           15                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrHits::total           15                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.switch.core.data        17441                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::total        17441                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.switch.core.data    669388686                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::total    669388686                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.switch.core.data     0.306020                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::total     0.306020                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.switch.core.data 38380.178086                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::total 38380.178086                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadReq.mshrUncacheable::processor.switch.core.data         1044                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l2cache.ReadReq.mshrUncacheable::total         1044                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l2cache.ReadReq.mshrUncacheableLatency::processor.switch.core.data    216975356                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2cache.ReadReq.mshrUncacheableLatency::total    216975356                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2cache.ReadReq.avgMshrUncacheableLatency::processor.switch.core.data 207830.800766                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadReq.avgMshrUncacheableLatency::total 207830.800766                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher       129911                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.switch.core.mmu.dtb.walker          177                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.switch.core.mmu.itb.walker            9                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.switch.core.inst        39082                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.switch.core.data       232037                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::total       401216                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher       227398                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.switch.core.mmu.dtb.walker         1386                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.switch.core.mmu.itb.walker           74                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.switch.core.inst        18530                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.switch.core.data        98301                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::total       345689                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher  11958130649                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.switch.core.mmu.dtb.walker     54151817                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.switch.core.mmu.itb.walker      2794464                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.switch.core.inst    697844142                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.switch.core.data   4329651376                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::total  17042572448                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher       357309                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.switch.core.mmu.dtb.walker         1563                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.switch.core.mmu.itb.walker           83                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.switch.core.inst        57612                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.switch.core.data       330338                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::total       746905                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.636418                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.switch.core.mmu.dtb.walker     0.886756                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.switch.core.mmu.itb.walker     0.891566                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.switch.core.inst     0.321634                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.switch.core.data     0.297577                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::total     0.462829                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 52586.789017                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.switch.core.mmu.dtb.walker 39070.575036                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.switch.core.mmu.itb.walker 37763.027027                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.switch.core.inst 37660.234323                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.switch.core.data 44044.835515                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::total 49300.303012                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches.prefetcher        12077                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.switch.core.data            1                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::total        12078                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher       215321                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.switch.core.mmu.dtb.walker         1386                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.switch.core.mmu.itb.walker           74                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.switch.core.inst        18530                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.switch.core.data        98300                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::total       333611                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher  11621459825                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.switch.core.mmu.dtb.walker     53717999                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.switch.core.mmu.itb.walker      2771302                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.switch.core.inst    692044252                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.switch.core.data   4298880033                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::total  16668873411                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.602618                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.switch.core.mmu.dtb.walker     0.886756                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.switch.core.mmu.itb.walker     0.891566                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.switch.core.inst     0.321634                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.switch.core.data     0.297574                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::total     0.446658                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 53972.718987                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.mmu.dtb.walker 38757.575036                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.mmu.itb.walker 37450.027027                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.inst 37347.234323                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.data 43732.248555                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::total 49964.999389                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.UpgradeReq.hits::processor.switch.core.data           15                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2cache.UpgradeReq.hits::total           15                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2cache.UpgradeReq.misses::processor.switch.core.data            4                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.l2cache.UpgradeReq.misses::total            4                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.l2cache.UpgradeReq.missLatency::processor.switch.core.data        26292                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.l2cache.UpgradeReq.missLatency::total        26292                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.l2cache.UpgradeReq.accesses::processor.switch.core.data           19                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.UpgradeReq.accesses::total           19                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.UpgradeReq.missRate::processor.switch.core.data     0.210526                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2cache.UpgradeReq.missRate::total     0.210526                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2cache.UpgradeReq.avgMissLatency::processor.switch.core.data         6573                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.UpgradeReq.avgMissLatency::total         6573                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.UpgradeReq.mshrMisses::processor.switch.core.data            4                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.l2cache.UpgradeReq.mshrMisses::total            4                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.l2cache.UpgradeReq.mshrMissLatency::processor.switch.core.data        25040                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.UpgradeReq.mshrMissLatency::total        25040                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.UpgradeReq.mshrMissRate::processor.switch.core.data     0.210526                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2cache.UpgradeReq.mshrMissRate::total     0.210526                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2cache.UpgradeReq.avgMshrMissLatency::processor.switch.core.data         6260                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.UpgradeReq.avgMshrMissLatency::total         6260                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.WriteReq.mshrUncacheable::processor.switch.core.data          438                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2cache.WriteReq.mshrUncacheable::total          438                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2cache.WritebackDirty.hits::writebacks       114123                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2cache.WritebackDirty.hits::total       114123                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2cache.WritebackDirty.accesses::writebacks       114123                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.WritebackDirty.accesses::total       114123                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2cache.prefetcher.demandMshrMisses       351052                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2cache.prefetcher.pfIssued       533199                       # number of hwpf issued (Count)
board.cache_hierarchy.l2cache.prefetcher.pfUnused         1633                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l2cache.prefetcher.pfUseful       386972                       # number of useful prefetch (Count)
board.cache_hierarchy.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2cache.prefetcher.accuracy     0.725755                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2cache.prefetcher.coverage     0.524335                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2cache.prefetcher.pfHitInCache       124523                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2cache.prefetcher.pfHitInMSHR         7972                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2cache.prefetcher.pfLate       132495                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2cache.prefetcher.pfIdentified       869447                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2cache.prefetcher.pfBufferHit       181219                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2cache.prefetcher.pfRemovedDemand        79148                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2cache.prefetcher.pfRemovedFull        11844                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2cache.prefetcher.pfSpanPage       121289                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2cache.tags.tagsInUse  2005.039785                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2cache.tags.totalRefs      1918530                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2cache.tags.sampledRefs       749884                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2cache.tags.avgRefs     2.558436                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2cache.tags.warmupTick 1702827194272482                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2cache.tags.occupancies::writebacks     0.792424                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher   581.153000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::cache_hierarchy.l2cache.prefetcher  1065.580901                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.switch.core.mmu.dtb.walker     2.478592                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.switch.core.mmu.itb.walker     0.098065                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.switch.core.inst    47.068508                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.switch.core.data   307.868296                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::writebacks     0.000387                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.283766                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::cache_hierarchy.l2cache.prefetcher     0.520303                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.switch.core.mmu.dtb.walker     0.001210                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.switch.core.mmu.itb.walker     0.000048                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.switch.core.inst     0.022983                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.switch.core.data     0.150326                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::total     0.979023                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.occupanciesTaskId::1022          329                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2cache.tags.occupanciesTaskId::1024         1719                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1022::1           74                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1022::2          249                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1022::3            6                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1024::1           80                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1024::2         1594                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1024::3           44                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ratioOccsTaskId::1022     0.160645                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2cache.tags.ratioOccsTaskId::1024     0.839355                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2cache.tags.tagAccesses     26460748                       # Number of tag accesses (Count)
board.cache_hierarchy.l2cache.tags.dataAccesses     26460748                       # Number of data accesses (Count)
board.cache_hierarchy.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.transDist::ReadReq         1045                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadResp       735364                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteReq          783                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteResp          783                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackDirty       110734                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanEvict       641433                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::UpgradeReq            5                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq        17442                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp        17442                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq       734319                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::InvalidateReq         2816                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.apicbridge.mem_side_port::board.processor.start.core.interrupts.int_responder          690                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.apicbridge.mem_side_port::total          690                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.iocache.mem_side_port::board.memory.module.port         5628                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.iocache.mem_side_port::total         5628                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2cache.mem_side_port::board.bridge.cpu_side_port         2828                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2cache.mem_side_port::board.memory.module.port      2252876                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2cache.mem_side_port::board.processor.start.core.interrupts.pio          138                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2cache.mem_side_port::total      2255842                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total      2262160                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.apicbridge.mem_side_port::board.processor.start.core.interrupts.int_responder         1380                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.apicbridge.mem_side_port::total         1380                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.iocache.mem_side_port::board.memory.module.port       179200                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.iocache.mem_side_port::total       179200                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2cache.mem_side_port::board.bridge.cpu_side_port         1420                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2cache.mem_side_port::board.memory.module.port     55020096                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2cache.mem_side_port::board.processor.start.core.interrupts.pio          276                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2cache.mem_side_port::total     55021792                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total     55202372                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                 7                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic          384                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples      1413384                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean     0.000004                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev     0.002060                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0      1413378    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            6      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total      1413384                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy       557766                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer1.occupancy    841381295                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer2.occupancy        43538                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer3.occupancy       220894                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer0.occupancy       168109                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer2.occupancy         4354                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer4.occupancy    507484548                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer4.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests      2222023                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests       810690                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            313                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.iobus.transDist::ReadReq                   1051                       # Transaction distribution (Count)
board.iobus.transDist::ReadResp                  1051                       # Transaction distribution (Count)
board.iobus.transDist::WriteReq                  3530                       # Transaction distribution (Count)
board.iobus.transDist::WriteResp                 3530                       # Transaction distribution (Count)
board.iobus.pktCount_board.bridge.mem_side_port::board.pc.south_bridge.ide.pio           78                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.bridge.mem_side_port::board.pc.com_1.pio         2750                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.bridge.mem_side_port::total         2828                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.ide.dma::board.cache_hierarchy.iocache.cpu_side_port         5644                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.ide.dma::total         5644                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::board.apicbridge.cpu_side_port          690                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::total          690                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount::total                      9162                       # Packet count per connected requestor and responder (Count)
board.iobus.pktSize_board.bridge.mem_side_port::board.pc.south_bridge.ide.pio           45                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.bridge.mem_side_port::board.pc.com_1.pio         1375                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.bridge.mem_side_port::total         1420                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.ide.dma::board.cache_hierarchy.iocache.cpu_side_port       180272                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.ide.dma::total       180272                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::board.apicbridge.cpu_side_port         1380                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::total         1380                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize::total                     183072                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.reqLayer0.occupancy                319031                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer0.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer10.occupancy               537734                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer10.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer16.occupancy              4611361                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer16.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer3.occupancy                 20032                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer3.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.respLayer0.occupancy               990753                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer0.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer1.occupancy               885164                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer1.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer2.occupancy               107985                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer2.utilization                0.0                       # Layer utilization (Ratio)
board.memory.module.bytesRead::cache_hierarchy.l1dcaches.prefetcher     14024000                       # Number of bytes read from this memory (Byte)
board.memory.module.bytesRead::cache_hierarchy.l2cache.prefetcher     25401472                       # Number of bytes read from this memory (Byte)
board.memory.module.bytesRead::processor.switch.core.mmu.dtb.walker        88704                       # Number of bytes read from this memory (Byte)
board.memory.module.bytesRead::processor.switch.core.mmu.itb.walker         4736                       # Number of bytes read from this memory (Byte)
board.memory.module.bytesRead::processor.switch.core.inst      1185920                       # Number of bytes read from this memory (Byte)
board.memory.module.bytesRead::processor.switch.core.data      7407488                       # Number of bytes read from this memory (Byte)
board.memory.module.bytesRead::total         48112320                       # Number of bytes read from this memory (Byte)
board.memory.module.bytesInstRead::processor.switch.core.inst      1185920                       # Number of instructions bytes read from this memory (Byte)
board.memory.module.bytesInstRead::total      1185920                       # Number of instructions bytes read from this memory (Byte)
board.memory.module.bytesWritten::writebacks      7086976                       # Number of bytes written to this memory (Byte)
board.memory.module.bytesWritten::total       7086976                       # Number of bytes written to this memory (Byte)
board.memory.module.numReads::cache_hierarchy.l1dcaches.prefetcher       219125                       # Number of read requests responded to by this memory (Count)
board.memory.module.numReads::cache_hierarchy.l2cache.prefetcher       396898                       # Number of read requests responded to by this memory (Count)
board.memory.module.numReads::processor.switch.core.mmu.dtb.walker         1386                       # Number of read requests responded to by this memory (Count)
board.memory.module.numReads::processor.switch.core.mmu.itb.walker           74                       # Number of read requests responded to by this memory (Count)
board.memory.module.numReads::processor.switch.core.inst        18530                       # Number of read requests responded to by this memory (Count)
board.memory.module.numReads::processor.switch.core.data       115742                       # Number of read requests responded to by this memory (Count)
board.memory.module.numReads::total            751755                       # Number of read requests responded to by this memory (Count)
board.memory.module.numWrites::writebacks       110734                       # Number of write requests responded to by this memory (Count)
board.memory.module.numWrites::total           110734                       # Number of write requests responded to by this memory (Count)
board.memory.module.bwRead::cache_hierarchy.l1dcaches.prefetcher    213388558                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.module.bwRead::cache_hierarchy.l2cache.prefetcher    386507664                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.module.bwRead::processor.switch.core.mmu.dtb.walker      1349716                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.module.bwRead::processor.switch.core.mmu.itb.walker        72063                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.module.bwRead::processor.switch.core.inst     18044906                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.module.bwRead::processor.switch.core.data    112712007                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.module.bwRead::total           732074913                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.module.bwInstRead::processor.switch.core.inst     18044906                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.module.bwInstRead::total        18044906                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.module.bwWrite::writebacks     107835110                       # Write bandwidth from this memory ((Byte/Second))
board.memory.module.bwWrite::total          107835110                       # Write bandwidth from this memory ((Byte/Second))
board.memory.module.bwTotal::writebacks     107835110                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.module.bwTotal::cache_hierarchy.l1dcaches.prefetcher    213388558                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.module.bwTotal::cache_hierarchy.l2cache.prefetcher    386507664                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.module.bwTotal::processor.switch.core.mmu.dtb.walker      1349716                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.module.bwTotal::processor.switch.core.mmu.itb.walker        72063                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.module.bwTotal::processor.switch.core.inst     18044906                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.module.bwTotal::processor.switch.core.data    112712007                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.module.bwTotal::total          839910023                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.module.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages           44                       # Number of full page size DMA writes. (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes       180224                       # Number of bytes transfered via DMA writes. (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs           44                       # Number of DMA write transactions. (Count)
board.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.numCycles                0                       # Number of cpu cycles simulated (Cycle)
board.processor.start.core.cpi                    nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.start.core.ipc                    nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.start.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.start.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.start.core.numVMExits               1                       # total number of KVM exits (Count)
board.processor.start.core.numVMHalfEntries            1                       # number of KVM entries to finalize pending operations (Count)
board.processor.start.core.numExitSignal            1                       # exits due to signal delivery (Count)
board.processor.start.core.numMMIO                  0                       # number of VM exits due to memory mapped IO (Count)
board.processor.start.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.start.core.numIO                    1                       # number of VM exits due to legacy IO (Count)
board.processor.start.core.numHalt                  0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.start.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.start.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.start.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.start.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.start.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.start.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.start.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.start.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.start.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.start.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.start.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.start.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.start.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.start.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.start.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.start.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.start.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.start.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.start.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.start.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.start.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.start.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.start.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.start.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.start.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.start.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.start.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.start.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.start.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.start.core.interrupts.clk_domain.clock         5008                       # Clock period in ticks (Tick)
board.processor.start.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.power_state.numTransitions            1                       # Number of power state transitions (Count)
board.processor.start.core.power_state.pwrStateResidencyTicks::ON 1702827194234978                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.power_state.pwrStateResidencyTicks::OFF  64691973686                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.start.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.start.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.switch.core.numCycles       206674058                       # Number of cpu cycles simulated (Cycle)
board.processor.switch.core.cpi              0.376116                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.switch.core.ipc              2.658757                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.switch.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.switch.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.switch.core.instsAdded     1065329646                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.switch.core.nonSpecInstsAdded        28161                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.switch.core.instsIssued    1057894721                       # Number of instructions issued (Count)
board.processor.switch.core.squashedInstsIssued       579988                       # Number of squashed instructions issued (Count)
board.processor.switch.core.squashedInstsExamined     50421433                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.switch.core.squashedOperandsExamined     65251422                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.switch.core.squashedNonSpecRemoved         3541                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.switch.core.numIssuedDist::samples    205376122                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::mean     5.151011                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::stdev     2.686376                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::0     19560332      9.52%      9.52% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::1      6100462      2.97%     12.49% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::2     14696932      7.16%     19.65% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::3     17501969      8.52%     28.17% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::4     20434857      9.95%     38.12% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::5     22713300     11.06%     49.18% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::6     19973443      9.73%     58.91% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::7     20410714      9.94%     68.85% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::8     63984113     31.15%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::total    205376122                       # Number of insts issued each cycle (Count)
board.processor.switch.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntAlu       622626      1.63%      1.63% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntMult            0      0.00%      1.63% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntDiv            0      0.00%      1.63% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatAdd       885927      2.32%      3.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatCmp            0      0.00%      3.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatCvt            0      0.00%      3.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMult            0      0.00%      3.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMultAcc            0      0.00%      3.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatDiv            0      0.00%      3.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMisc            0      0.00%      3.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatSqrt            0      0.00%      3.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAdd            0      0.00%      3.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAddAcc            0      0.00%      3.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAlu     25846105     67.77%     71.72% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdCmp            0      0.00%     71.72% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdCvt            3      0.00%     71.72% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMisc       291769      0.77%     72.49% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMult            0      0.00%     72.49% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMultAcc            0      0.00%     72.49% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMatMultAcc            0      0.00%     72.49% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShift            0      0.00%     72.49% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShiftAcc            0      0.00%     72.49% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdDiv            0      0.00%     72.49% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSqrt            0      0.00%     72.49% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatAdd      2893505      7.59%     80.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatAlu            0      0.00%     80.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatCmp            0      0.00%     80.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatCvt      5213208     13.67%     93.74% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatDiv            4      0.00%     93.74% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMisc            0      0.00%     93.74% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMult      1547674      4.06%     97.80% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMultAcc            0      0.00%     97.80% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     97.80% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatSqrt            0      0.00%     97.80% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceAdd            0      0.00%     97.80% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceAlu            0      0.00%     97.80% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceCmp            0      0.00%     97.80% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.80% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.80% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAes            0      0.00%     97.80% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAesMix            0      0.00%     97.80% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha1Hash            0      0.00%     97.80% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha1Hash2            0      0.00%     97.80% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha256Hash            0      0.00%     97.80% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha256Hash2            0      0.00%     97.80% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShaSigma2            0      0.00%     97.80% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShaSigma3            0      0.00%     97.80% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdPredAlu            0      0.00%     97.80% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::Matrix            0      0.00%     97.80% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MatrixMov            0      0.00%     97.80% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MatrixOP            0      0.00%     97.80% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MemRead       506537      1.33%     99.13% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MemWrite        36461      0.10%     99.22% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMemRead       287484      0.75%     99.98% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMemWrite         8109      0.02%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statIssuedInstType_0::No_OpClass        32597      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntAlu    381669478     36.08%     36.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntMult        42008      0.00%     36.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntDiv        73149      0.01%     36.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatAdd     96353077      9.11%     45.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatCmp            0      0.00%     45.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatCvt          156      0.00%     45.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMult            0      0.00%     45.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     45.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatDiv            0      0.00%     45.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMisc            0      0.00%     45.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatSqrt            0      0.00%     45.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAdd           99      0.00%     45.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     45.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAlu    121317462     11.47%     56.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdCmp            0      0.00%     56.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdCvt        19955      0.00%     56.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMisc     19646827      1.86%     58.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMult            0      0.00%     58.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     58.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShift          102      0.00%     58.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdDiv            0      0.00%     58.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSqrt            0      0.00%     58.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatAdd     65364984      6.18%     64.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatCvt     64203343      6.07%     70.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatDiv      6553744      0.62%     71.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMult     95975543      9.07%     80.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatSqrt      1642263      0.16%     80.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAes            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAesMix            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::Matrix            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MatrixMov            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MatrixOP            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MemRead     34167576      3.23%     83.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MemWrite     13959403      1.32%     85.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMemRead    136278744     12.88%     98.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMemWrite     20594211      1.95%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::total   1057894721                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.issueRate        5.118662                       # Inst issue rate ((Count/Cycle))
board.processor.switch.core.fuBusy           38139412                       # FU busy when requested (Count)
board.processor.switch.core.fuBusyRate       0.036052                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.switch.core.intInstQueueReads    945639570                       # Number of integer instruction queue reads (Count)
board.processor.switch.core.intInstQueueWrites    394916851                       # Number of integer instruction queue writes (Count)
board.processor.switch.core.intInstQueueWakeupAccesses    368516449                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.switch.core.fpInstQueueReads   1414245387                       # Number of floating instruction queue reads (Count)
board.processor.switch.core.fpInstQueueWrites    720868498                       # Number of floating instruction queue writes (Count)
board.processor.switch.core.fpInstQueueWakeupAccesses    677209879                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.switch.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.switch.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.switch.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.switch.core.intAluAccesses    370567074                       # Number of integer alu accesses (Count)
board.processor.switch.core.fpAluAccesses    725434462                       # Number of floating point alu accesses (Count)
board.processor.switch.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch.core.numSquashedInsts      2268732                       # Number of squashed instructions skipped in execute (Count)
board.processor.switch.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.switch.core.timesIdled          14943                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.switch.core.idleCycles        1297936                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.switch.core.quiesceCycles         9563                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.switch.core.MemDepUnit__0.insertedLoads    162938197                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__0.insertedStores     35657122                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__0.conflictingLoads     12885295                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__0.conflictingStores      6503250                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.branchPred.lookups     44272428                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.condPredicted     21544975                       # Number of conditional branches predicted (Count)
board.processor.switch.core.branchPred.condIncorrect       596055                       # Number of conditional branches incorrect (Count)
board.processor.switch.core.branchPred.BTBLookups     14575432                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.BTBUpdates       311548                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.BTBHits     14530836                       # Number of BTB hits (Count)
board.processor.switch.core.branchPred.BTBHitRatio     0.996940                       # BTB Hit Ratio (Ratio)
board.processor.switch.core.branchPred.RASUsed      7207694                       # Number of times the RAS was used to get a target. (Count)
board.processor.switch.core.branchPred.RASIncorrect          241                       # Number of incorrect RAS predictions. (Count)
board.processor.switch.core.branchPred.indirectLookups      7076541                       # Number of indirect predictor lookups. (Count)
board.processor.switch.core.branchPred.indirectHits      7065080                       # Number of indirect target hits. (Count)
board.processor.switch.core.branchPred.indirectMisses        11461                       # Number of indirect misses. (Count)
board.processor.switch.core.branchPred.indirectMispredicted         1052                       # Number of mispredicted indirect branches. (Count)
board.processor.switch.core.commit.commitSquashedInsts     50416909                       # The number of squashed insts skipped by commit (Count)
board.processor.switch.core.commit.commitNonSpecStalls        24620                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.switch.core.commit.branchMispredicts       586272                       # The number of times a branch was mispredicted (Count)
board.processor.switch.core.commit.numCommittedDist::samples    198794912                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::mean     5.105444                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::stdev     3.379381                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::0     35951646     18.08%     18.08% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::1     20916423     10.52%     28.61% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::2      3567734      1.79%     30.40% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::3     11041394      5.55%     35.96% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::4      7557679      3.80%     39.76% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::5      6622172      3.33%     43.09% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::6      5192642      2.61%     45.70% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::7      4299002      2.16%     47.86% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::8    103646220     52.14%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::total    198794912                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.switch.core.commit.membars        11178                       # Number of memory barriers committed (Count)
board.processor.switch.core.commit.functionCalls      6672471                       # Number of function calls committed. (Count)
board.processor.switch.core.commit.committedInstType_0::No_OpClass        26065      0.00%      0.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntAlu    367010769     36.16%     36.16% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntMult        40443      0.00%     36.17% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntDiv        72123      0.01%     36.17% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatAdd     91671735      9.03%     45.21% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatCmp            0      0.00%     45.21% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatCvt          144      0.00%     45.21% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMult            0      0.00%     45.21% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     45.21% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatDiv            0      0.00%     45.21% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMisc            0      0.00%     45.21% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatSqrt            0      0.00%     45.21% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAdd           74      0.00%     45.21% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     45.21% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAlu    116279519     11.46%     56.66% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdCmp            0      0.00%     56.66% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdCvt        19864      0.00%     56.67% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMisc     19127748      1.88%     58.55% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMult            0      0.00%     58.55% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.55% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     58.55% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShift           38      0.00%     58.55% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.55% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdDiv            0      0.00%     58.55% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSqrt            0      0.00%     58.55% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatAdd     64999801      6.40%     64.95% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.95% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.95% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatCvt     63948311      6.30%     71.26% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatDiv      6553599      0.65%     71.90% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.90% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMult     94848001      9.35%     81.25% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.25% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     81.25% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatSqrt      1638399      0.16%     81.41% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAes            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAesMix            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::Matrix            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MatrixMov            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MatrixOP            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MemRead     32622309      3.21%     84.62% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MemWrite     13518878      1.33%     85.95% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMemRead    122370502     12.06%     98.01% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMemWrite     20187953      1.99%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::total   1014936275                       # Class of committed instruction (Count)
board.processor.switch.core.commit.commitEligibleSamples    103646220                       # number cycles where commit BW limit reached (Cycle)
board.processor.switch.core.commitStats0.numInsts    549496090                       # Number of instructions committed (thread level) (Count)
board.processor.switch.core.commitStats0.numOps   1014936275                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.switch.core.commitStats0.numInstsNotNOP    549496090                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.switch.core.commitStats0.numOpsNotNOP   1014936275                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.switch.core.commitStats0.cpi     0.376116                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.switch.core.commitStats0.ipc     2.658757                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.switch.core.commitStats0.numMemRefs    188699642                       # Number of memory references committed (Count)
board.processor.switch.core.commitStats0.numFpInsts    660619464                       # Number of float instructions (Count)
board.processor.switch.core.commitStats0.numIntInsts    515889558                       # Number of integer instructions (Count)
board.processor.switch.core.commitStats0.numLoadInsts    154992811                       # Number of load instructions (Count)
board.processor.switch.core.commitStats0.numStoreInsts     33706831                       # Number of store instructions (Count)
board.processor.switch.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.switch.core.commitStats0.committedInstType::No_OpClass        26065      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntAlu    367010769     36.16%     36.16% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntMult        40443      0.00%     36.17% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntDiv        72123      0.01%     36.17% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatAdd     91671735      9.03%     45.21% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatCmp            0      0.00%     45.21% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatCvt          144      0.00%     45.21% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMult            0      0.00%     45.21% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.21% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatDiv            0      0.00%     45.21% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMisc            0      0.00%     45.21% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.21% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAdd           74      0.00%     45.21% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.21% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAlu    116279519     11.46%     56.66% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdCmp            0      0.00%     56.66% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdCvt        19864      0.00%     56.67% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMisc     19127748      1.88%     58.55% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMult            0      0.00%     58.55% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.55% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.55% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShift           38      0.00%     58.55% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.55% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdDiv            0      0.00%     58.55% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.55% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatAdd     64999801      6.40%     64.95% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     64.95% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     64.95% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatCvt     63948311      6.30%     71.26% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatDiv      6553599      0.65%     71.90% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.90% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMult     94848001      9.35%     81.25% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.25% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.25% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatSqrt      1638399      0.16%     81.41% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.41% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.41% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.41% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.41% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.41% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAes            0      0.00%     81.41% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.41% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.41% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.41% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.41% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.41% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.41% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.41% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.41% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::Matrix            0      0.00%     81.41% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MatrixMov            0      0.00%     81.41% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MatrixOP            0      0.00%     81.41% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MemRead     32622309      3.21%     84.62% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MemWrite     13518878      1.33%     85.95% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMemRead    122370502     12.06%     98.01% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMemWrite     20187953      1.99%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::total   1014936275                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedControl::IsControl     41425404                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsDirectControl     28170150                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsIndirectControl     13255012                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsCondControl     20394504                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsUncondControl     21030890                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsCall      6672471                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsReturn      6672080                       # Class of control type instructions committed (Count)
board.processor.switch.core.decode.idleCycles     14340019                       # Number of cycles decode is idle (Cycle)
board.processor.switch.core.decode.blockedCycles     39034979                       # Number of cycles decode is blocked (Cycle)
board.processor.switch.core.decode.runCycles    134561136                       # Number of cycles decode is running (Cycle)
board.processor.switch.core.decode.unblockCycles     16847871                       # Number of cycles decode is unblocking (Cycle)
board.processor.switch.core.decode.squashCycles       592049                       # Number of cycles decode is squashing (Cycle)
board.processor.switch.core.decode.branchResolved     14498332                       # Number of times decode resolved a branch (Count)
board.processor.switch.core.decode.branchMispred        10804                       # Number of times decode detected a branch misprediction (Count)
board.processor.switch.core.decode.decodedInsts   1075545016                       # Number of instructions handled by decode (Count)
board.processor.switch.core.decode.squashedInsts        58349                       # Number of squashed instructions handled by decode (Count)
board.processor.switch.core.executeStats0.numInsts   1055608455                       # Number of executed instructions (Count)
board.processor.switch.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.switch.core.executeStats0.numBranches     42879730                       # Number of branches executed (Count)
board.processor.switch.core.executeStats0.numLoadInsts    169817662                       # Number of load instructions executed (Count)
board.processor.switch.core.executeStats0.numStoreInsts     34478039                       # Number of stores executed (Count)
board.processor.switch.core.executeStats0.instRate     5.107600                       # Inst execution rate ((Count/Cycle))
board.processor.switch.core.executeStats0.numCCRegReads    148726007                       # Number of times the CC registers were read (Count)
board.processor.switch.core.executeStats0.numCCRegWrites    117942471                       # Number of times the CC registers were written (Count)
board.processor.switch.core.executeStats0.numFpRegReads   1038560341                       # Number of times the floating registers were read (Count)
board.processor.switch.core.executeStats0.numFpRegWrites    633440577                       # Number of times the floating registers were written (Count)
board.processor.switch.core.executeStats0.numIntRegReads    504849609                       # Number of times the integer registers were read (Count)
board.processor.switch.core.executeStats0.numIntRegWrites    315085746                       # Number of times the integer registers were written (Count)
board.processor.switch.core.executeStats0.numMemRefs    204295701                       # Number of memory refs (Count)
board.processor.switch.core.executeStats0.numMiscRegReads    384320771                       # Number of times the Misc registers were read (Count)
board.processor.switch.core.executeStats0.numMiscRegWrites         5724                       # Number of times the Misc registers were written (Count)
board.processor.switch.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.switch.core.fetch.predictedBranches     28803610                       # Number of branches that fetch has predicted taken (Count)
board.processor.switch.core.fetch.cycles    203038764                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.switch.core.fetch.squashCycles      1205118                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.switch.core.fetch.tlbCycles         3453                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.switch.core.fetch.miscStallCycles         2108                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.switch.core.fetch.pendingTrapStallCycles        14119                       # Number of stall cycles due to pending traps (Cycle)
board.processor.switch.core.fetch.pendingQuiesceStallCycles           66                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.switch.core.fetch.cacheLines     69188767                       # Number of cache lines fetched (Count)
board.processor.switch.core.fetch.icacheSquashes        12449                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.switch.core.fetch.tlbSquashes           22                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.switch.core.fetch.nisnDist::samples    205376122                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::mean     5.289330                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::stdev     3.236082                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::0     38629320     18.81%     18.81% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::1      7997027      3.89%     22.70% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::2      3357777      1.63%     24.34% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::3     17788056      8.66%     33.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::4      5955669      2.90%     35.90% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::5     10346387      5.04%     40.94% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::6      6964980      3.39%     44.33% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::7     13814499      6.73%     51.05% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::8    100522407     48.95%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::total    205376122                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetchStats0.numInsts    587719635                       # Number of instructions fetched (thread level) (Count)
board.processor.switch.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.switch.core.fetchStats0.fetchRate     2.843703                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.switch.core.fetchStats0.numBranches     44272428                       # Number of branches fetched (Count)
board.processor.switch.core.fetchStats0.branchRate     0.214214                       # Number of branch fetches per cycle (Ratio)
board.processor.switch.core.fetchStats0.icacheStallCycles      1715053                       # ICache total stall cycles (Cycle)
board.processor.switch.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.switch.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.switch.core.iew.squashCycles       592049                       # Number of cycles IEW is squashing (Cycle)
board.processor.switch.core.iew.blockCycles     12020548                       # Number of cycles IEW is blocking (Cycle)
board.processor.switch.core.iew.unblockCycles       123141                       # Number of cycles IEW is unblocking (Cycle)
board.processor.switch.core.iew.dispatchedInsts   1065357807                       # Number of instructions dispatched to IQ (Count)
board.processor.switch.core.iew.dispSquashedInsts         3336                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.switch.core.iew.dispLoadInsts    162938197                       # Number of dispatched load instructions (Count)
board.processor.switch.core.iew.dispStoreInsts     35657122                       # Number of dispatched store instructions (Count)
board.processor.switch.core.iew.dispNonSpecInsts        12559                       # Number of dispatched non-speculative instructions (Count)
board.processor.switch.core.iew.iqFullEvents        74510                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.switch.core.iew.lsqFullEvents         6585                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.switch.core.iew.memOrderViolationEvents         6158                       # Number of memory order violations (Count)
board.processor.switch.core.iew.predictedTakenIncorrect       294449                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.switch.core.iew.predictedNotTakenIncorrect       305658                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.switch.core.iew.branchMispredicts       600107                       # Number of branch mispredicts detected at execute (Count)
board.processor.switch.core.iew.instsToCommit   1046206212                       # Cumulative count of insts sent to commit (Count)
board.processor.switch.core.iew.writebackCount   1045726328                       # Cumulative count of insts written-back (Count)
board.processor.switch.core.iew.producerInst    736809340                       # Number of instructions producing a value (Count)
board.processor.switch.core.iew.consumerInst   1186820286                       # Number of instructions consuming a value (Count)
board.processor.switch.core.iew.wbRate       5.059785                       # Insts written-back per cycle ((Count/Cycle))
board.processor.switch.core.iew.wbFanout     0.620826                       # Average fanout of values written-back ((Count/Count))
board.processor.switch.core.lsq0.forwLoads     19751148                       # Number of loads that had data forwarded from stores (Count)
board.processor.switch.core.lsq0.squashedLoads      7945371                       # Number of loads squashed (Count)
board.processor.switch.core.lsq0.ignoredResponses          199                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.switch.core.lsq0.memOrderViolation         6158                       # Number of memory ordering violations (Count)
board.processor.switch.core.lsq0.squashedStores      1950285                       # Number of stores squashed (Count)
board.processor.switch.core.lsq0.rescheduledLoads      9214108                       # Number of loads that were rescheduled (Count)
board.processor.switch.core.lsq0.blockedByCache            8                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.switch.core.lsq0.loadToUse::samples    154992745                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::mean     3.087237                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::stdev     5.951024                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::0-9    150287281     96.96%     96.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::10-19      3973113      2.56%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::20-29       486931      0.31%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::30-39         8565      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::40-49        14709      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::50-59         1664      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::60-69          446      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::70-79          148      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::80-89          167      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::90-99          296      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::100-109         1990      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::110-119        17336      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::120-129        66565      0.04%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::130-139        59639      0.04%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::140-149        33644      0.02%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::150-159        12455      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::160-169         8076      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::170-179         8135      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::180-189         4922      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::190-199         2131      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::200-209         1431      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::210-219           86      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::220-229          584      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::230-239           13      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::240-249          216      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::250-259          210      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::260-269          122      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::270-279          148      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::280-289           87      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::290-299           15      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::overflows         1620      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::max_value          936                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::total    154992745                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.mmu.dtb.rdAccesses    169830037                       # TLB accesses on read requests (Count)
board.processor.switch.core.mmu.dtb.wrAccesses     34482038                       # TLB accesses on write requests (Count)
board.processor.switch.core.mmu.dtb.rdMisses        13525                       # TLB misses on read requests (Count)
board.processor.switch.core.mmu.dtb.wrMisses         4011                       # TLB misses on write requests (Count)
board.processor.switch.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch.core.mmu.itb.wrAccesses     69190021                       # TLB accesses on write requests (Count)
board.processor.switch.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch.core.mmu.itb.wrMisses          519                       # TLB misses on write requests (Count)
board.processor.switch.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1702891886208664                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.power_state.numTransitions            4                       # Number of power state transitions (Count)
board.processor.switch.core.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
board.processor.switch.core.power_state.ticksClkGated::mean 1496861.500000                       # Distribution of time spent in the clock gated state (Tick)
board.processor.switch.core.power_state.ticksClkGated::stdev 133458.626774                       # Distribution of time spent in the clock gated state (Tick)
board.processor.switch.core.power_state.ticksClkGated::1000-5e+10            2    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.switch.core.power_state.ticksClkGated::min_value      1402492                       # Distribution of time spent in the clock gated state (Tick)
board.processor.switch.core.power_state.ticksClkGated::max_value      1591231                       # Distribution of time spent in the clock gated state (Tick)
board.processor.switch.core.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
board.processor.switch.core.power_state.pwrStateResidencyTicks::ON  64313442619                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.power_state.pwrStateResidencyTicks::CLK_GATED      2993723                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.power_state.pwrStateResidencyTicks::OFF 1702827569772322                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.rename.squashCycles       592049                       # Number of cycles rename is squashing (Cycle)
board.processor.switch.core.rename.idleCycles     21966884                       # Number of cycles rename is idle (Cycle)
board.processor.switch.core.rename.blockCycles     13506600                       # Number of cycles rename is blocking (Cycle)
board.processor.switch.core.rename.serializeStallCycles      1133645                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.switch.core.rename.runCycles    143724276                       # Number of cycles rename is running (Cycle)
board.processor.switch.core.rename.unblockCycles     24452602                       # Number of cycles rename is unblocking (Cycle)
board.processor.switch.core.rename.renamedInsts   1071731613                       # Number of instructions processed by rename (Count)
board.processor.switch.core.rename.ROBFullEvents        27564                       # Number of times rename has blocked due to ROB full (Count)
board.processor.switch.core.rename.IQFullEvents     17611572                       # Number of times rename has blocked due to IQ full (Count)
board.processor.switch.core.rename.LQFullEvents         1271                       # Number of times rename has blocked due to LQ full (Count)
board.processor.switch.core.rename.SQFullEvents       113054                       # Number of times rename has blocked due to SQ full (Count)
board.processor.switch.core.rename.renamedOperands   1281887211                       # Number of destination operands rename has renamed (Count)
board.processor.switch.core.rename.lookups   2560603877                       # Number of register rename lookups that rename has made (Count)
board.processor.switch.core.rename.intLookups    513521499                       # Number of integer rename lookups (Count)
board.processor.switch.core.rename.fpLookups   1070024770                       # Number of floating rename lookups (Count)
board.processor.switch.core.rename.committedMaps   1211875901                       # Number of HB maps that are committed (Count)
board.processor.switch.core.rename.undoneMaps     70011134                       # Number of HB maps that are undone due to squashing (Count)
board.processor.switch.core.rename.serializing        10993                       # count of serializing insts renamed (Count)
board.processor.switch.core.rename.tempSerializing        11091                       # count of temporary serializing insts renamed (Count)
board.processor.switch.core.rename.skidInsts     71698264                       # count of insts added to the skid buffer (Count)
board.processor.switch.core.rob.reads      1160500383                       # The number of ROB reads (Count)
board.processor.switch.core.rob.writes     2137288458                       # The number of ROB writes (Count)
board.processor.switch.core.thread_0.numInsts    549496090                       # Number of Instructions committed (Count)
board.processor.switch.core.thread_0.numOps   1014936275                       # Number of Ops committed (Count)
board.processor.switch.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
