// Seed: 2380712639
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5 = id_6;
  wire id_8;
  ;
endmodule
macromodule module_1 (
    input wand id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri0 id_3,
    inout wor id_4,
    input wire id_5
);
  assign id_4 = 1'h0;
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  wire id_8, id_9;
endmodule
