# ì¤‘ê°„

2ì£¼ 1ì°¨ì‹œ

**í”„ë¡œì„¸ì„œ** : ì»¨íŠ¸ë¡¤ëŸ¬+ ë°ì´í„°íŒ¨ìŠ¤

**ISA** 

í•˜ë“œì›¨ì–´ì˜ ìµœìƒìœ„ë‹¨ê³¼ ì†Œí”„íŠ¸ì›¨ì–´ì˜ ìµœí•˜ìœ„ë‹¨ì˜ ì¶”ìƒí™”ëœ interface

ëª…ë ¹ì–´,ë ˆì§€ìŠ¤í„°,ë©”ëª¨ë¦¬ ì ‘ê·¼, I/O ë“±ì˜ ê¸°ê³„ì–´ë¥¼ ì‘ì„±í•˜ëŠ”ë° í•„ìš”í•œ ëª¨ë“  ì •ë³´ë¥¼ ê°€ì§

******ABI******

ISAì™€ OS interfaceë¥¼ ë”í•œ ê²ƒ

user portion of the ëª…ë ¹ì–´ set

ì‹œìŠ¤í…œ ì¸í„°í˜ì´ìŠ¤ë¥¼ operating

Like API above OS

## Performanceì— ì˜í–¥

- ****Algorithm****
    - ì‹¤í–‰ë˜ëŠ” number of operation ê²°ì •
- ********************************************************************************Programming language, compiler, architecture********************************************************************************
    - machine ëª…ë ¹ì–´ì˜ ìˆ˜ë¥¼ ê²°ì •
- ********************************Operating system********************************
- ******************************************************************************Processor, memory system and I/O system******************************************************************************

# 1ì¥

### CPU timeì´ ë” ì¤‘ìš”í•œ ì²™ë„ than elapsed time

â†’ elapsed timeì€ I/Oì™€ ê°™ì´ device-dependent

**Response time vs. Throughput (p.71)**

- **Response time (execution time)**
    - ì‹œì‘ë¶€í„° task ì™„ë£Œê¹Œì§€
    - ì‚¬ìš©ì ê´€ì 
- **Throughput (bandwidth)**
    - ì£¼ì–´ì§„ ì‹œê°„ë™ì•ˆ ì™„ë£Œë˜ëŠ” ì‘ì—…ì˜ ì–‘
    - ì‹œìŠ¤í…œ ê´€ì 
    - data centerì˜ ê´€ë¦¬ê°€ ì¤‘ìš”
    

embeddedë‚˜ desktopì— ë”°ë¼ performance metricì´ ë‹¬ë¼ì§ˆ ìˆ˜ ìˆìŒ

### Defining Performance

performanceë¥¼ ìµœëŒ€í™”í•˜ê¸° ìœ„í•´ì„  execution timeì„ ìµœì†Œí™”í•´ì•¼í•¨

![Untitled](2023-02-18-Computer Architecture/Untitled.png)

Xê°€ Yë³´ë‹¤ në°° ë¹ ë¥´ë‹¤ê³  í•  ë•Œ

![Untitled](2023-02-18-Computer Architecture/Untitled%201.png)

### Execution Time ì¸¡ì •

**Elapsed time**

ì „ì²´ ê²½ê³¼ëœ ì‹œê°„ (total reponse time, including processing, scheduling, i/o time,â€¦)

System Performanceë¥¼ ì •ì˜í•¨

**CPU time**

ì£¼ì–´ì§„ ì‘ì—…ì„ processingí•˜ëŠ”ë° ë“œëŠ” ì‹œê°„

![Untitled](2023-02-18-Computer Architecture/Untitled%202.png)

â†’      $clock\_cycle\_time = 1/clock\_rate$ (Time = 1/frequency)

â†’ **CPU time is more important than elapsed time.**

Execution timeì´ ì¤„ì–´ë“¤ë©´ clock cycleì´ê°€ ì¦ê°€í•¨??

number of **CPU clock cycles**

ëª…ë ¹ì–´ë§ˆë‹¤ ì‹¤í–‰ ì‹œê°„ì´ ë‹¬ë¼ì„œ í‰ê· ìœ¼ë¡œ

![Untitled](2023-02-18-Computer Architecture/Untitled%203.png)

![Untitled](2023-02-18-Computer Architecture/Untitled%204.png)

clock ìˆ˜ = IC*CPI

**Clock cycles Per Instruction (CPI)**

í”„ë¡œê·¸ë¨ì˜ IC

CPI(í‰ê· )

************************ì•Œê³ ë¦¬ì¦˜ : ICì— ì˜í–¥,************************ CPIë„ ê°€ëŠ¥

**************************************ì–¸ì–´ : ICì— ì˜í–¥,************************************** CPIë„ ê°€ëŠ¥

**ì»´íŒŒì¼ëŸ¬ : IC, CPIì— ì˜í–¥**

******************ISA : IC, CPI, clock cycle timeì— ì˜í–¥******************

****Core organization : CPI, clock cycle timeì— ì˜í–¥****

****************************************Technology : affects clock cycle time****************************************

ê°™ì€ í”„ë¡œê·¸ë¨, ë‹¤ë¥¸ CPU(ISA)ë©´ IC, CPI, Clock cycle time(clock_rate)ë‹¤ë¦„

ë‹¤ë¥¸ í”„ë¡œê·¸ë¨, ê°™ì€ CPU(ISA)ë©´ IC ë‹¤ë¥´ê³ , CPI, clock cycle time(clock_rate)ê°™ìŒ

ê°™ì€ í”„ë¡œê·¸ë¨,CPU, ë‹¤ë¥¸ ì»´íŒŒì¼ëŸ¬ â†’ IC ë‹¤ë¥´ê³ , í‰ê·  CPIë°”ë€Œë‚˜?

---

![Untitled](2023-02-18-Computer Architecture/Untitled%205.png)

![Untitled](2023-02-18-Computer Architecture/Untitled%206.png)

![Untitled](2023-02-18-Computer Architecture/Untitled%207.png)

![Untitled](2023-02-18-Computer Architecture/Untitled%208.png)

******ISA******

í•˜ë“œì›¨ì–´ ìµœìƒë‹¨ê³¼ ì†Œí”„íŠ¸ì›¨ì–´ ìµœí•˜ë‹¨ì„ ì—°ê²°í•´ì£¼ëŠ” ì¶”ìƒí™”ëœ ì¸í„°í˜ì´ìŠ¤

ì–¼ë§ˆë‚˜ ì»´íŒŒì¼ëŸ¬ê°€ íš¨ìœ¨ì ìœ¼ë¡œ ì‚¬ìš©í• ì§€ (not programmers)

**ë‹¨ìˆœí•¨ì€ ê·œì¹™ì„±ì„ ì„ í˜¸í•œë‹¤.**

ê³ ì • ì‚¬ì´ì¦ˆ ëª…ë ¹ì–´
**ì ì€ ìˆ˜ì˜ ëª…ë ¹ í˜•ì‹**
opcodeëŠ” í•­ìƒ ì²˜ìŒ 6ë¹„íŠ¸ì…ë‹ˆë‹¤

**ì‘ì€ ê²ƒì´ ë” ë¹ ë¦…ë‹ˆë‹¤.**

ì œí•œëœ ëª…ë ¹ ì§‘í•©

ë ˆì§€ìŠ¤í„° íŒŒì¼ì˜ ì œí•œëœ ë ˆì§€ìŠ¤í„° ìˆ˜

ì œí•œëœ ì£¼ì†Œ ì§€ì • ëª¨ë“œ ìˆ˜

**common caseë¥¼ ë¹ ë¥´ê²Œ**

ë ˆì§€ìŠ¤í„° íŒŒì¼ì—ì„œ operand ê°€ì ¸ì˜´(ë©”ëª¨ë¦¬ì—ì„œ X,load store system

ëª…ë ¹ì–´ì— Immediate í”¼ì—°ì‚°ìë¥¼ í¬í•¨ì‹œí‚¤ë‹¤.

notì„ norë¡œ

**ì¢‹ì€ ë””ìì¸ì€ ì¢‹ì€ íƒ€í˜‘ì„ ìš”êµ¬í•œë‹¤.**

ì œí•œëœ 3ê°€ì§€ ëª…ë ¹ í˜•ì‹

![Untitled](2023-02-18-Computer Architecture/Untitled%209.png)

ì•Œê³ ë¦¬ì¦˜ì€ operation ê°œìˆ˜ ê²°ì •

Programming languageëŠ” machine instructionì˜ ìˆ˜ ê²°ì •

---

# ISA for MIPS (2ì¥) 9ì›” 21ì¼

**ì„œë¡œ ë‹¤ë¥¸ ì»´í“¨í„°(CPU)ëŠ” ë‹¤ë¥¸ ISAë¥¼ ê°€ì§**

- ìœ ì‚¬í•œ ì¸¡ë©´ë„ ë‹¤ìˆ˜

ISAê°€ ë³µì¡í•˜ë©´ í•˜ë“œì›¨ì–´, ì»´íŒŒì¼ëŸ¬ ì²˜ë¦¬ ê³¼ì •ë„ ë³µì¡í•´ì§

**Stored program (í° ë…¸ì´ë§Œ von Neumann)**

- **ë©”ëª¨ë¦¬ì— ì €ì¥ë¼ìˆëŠ” ëª…ë ¹ì–´** í•˜ë‚˜ë¥¼ CPUê°€ ê°€ì ¸ê°€ì„œ ê³„ì‚°

 

**MIPS ISA**

- used by Broadcom, Cisco, ë“±
- **RISC philosophy**ë¥¼ ë”°ë¦„
    - ê³ ì •ëœ ëª…ë ¹ì–´ ê¸¸ì´ (32bit = 4byte = 1word)
        - ëª…ë ¹ì–´ ê°€ì ¸ì˜¤ëŠ” ë¡œì§ë„ ë‹¨ìˆœí•¨
        - CISCëŠ” ëª…ë ¹ì–´ ê¸¸ì´ ë‹¤ì–‘í•¨
    - load-store ëª…ë ¹ì–´ë§Œ ë©”ëª¨ë¦¬ì— ì ‘ê·¼
        - RISCì—ì„œëŠ” load, store ì—„ê²©í•˜ê²Œ ì œí•œ
    - addressing modes(ì£¼ì†Œ ì§€ì • ë°©ì‹) ì¢…ë¥˜ ì œí•œ - **5ê°€ì§€**
    - ì—°ì‚°(operation)ì˜ ê°œìˆ˜ì—ë„ ì œí•œ

**ë””ìì¸ ëª©í‘œ**

- **maximizing performance, minimizing cost**
- **reduce design time**
- **minimize memory space(**ì„ë² ë””ë“œ)
- **minimize power consumption**

**ISAì˜ íš¨ìœ¨ì„±ì€ ì–¼ë§ˆë‚˜ ì»´íŒŒì¼ëŸ¬ê°€ íš¨ìœ¨ì ìœ¼ë¡œ ì‚¬ìš©í•˜ëŠ” ì§€ë¡œ ì¸¡ì •**

í”„ë¡œê·¸ë˜ë¨¸ê°€ íš¨ìœ¨ì ìœ¼ë¡œ ì‚¬ìš©í•˜ëŠ” ê²ƒì€ ì•„ë‹˜

### ì¼ë°˜ì  4ê°€ì§€ ì„¤ê³„ ì›ì¹™

- **ì •í˜•ì ìœ¼ë¡œ(regularity)ì„¤ê³„í•˜ê¸° ìœ„í•´ ë‹¨ìˆœí•˜ê²Œ**
- **ì‘ì•„ì•¼ ë” faster**
- **common caseë¥¼ ë” ë¹ ë¥´ê²Œ**
    - ìì£¼ ì‚¬ìš©í•˜ëŠ” ëª…ë ¹ì–´ë¥¼ ë¹ ë¥´ê²Œí•´ì•¼ ë¹¨ë¼ì§€ëŠ” ê²ƒ
- **ì¢‹ì€ ì„¤ê³„ëŠ” ì¢‹ì€ íƒ€í˜‘ì„ ìš”êµ¬í•¨**

### ì„¤ê³„ì˜ ë‘ ê°€ì§€ ì›ì¹™

- **ëª…ë ¹ì–´ë‚˜ ë°ì´í„°**ëŠ” **ìˆ«ì**(i.e. 010110)ë¡œ ì´ë£¨ì–´ì ¸ ìˆê³ , ë°ì´í„°ì™€ **êµ¬ë¶„í•  ìˆ˜ ì—†ìŒ**
- í”„ë¡œê·¸ë¨ì€ **alterable(ë³€ê²½ ê°€ëŠ¥í•œ) ë©”ëª¨ë¦¬**ì— ì €ì¥ë˜ì–´ìˆìŒ (ë°ì´í„°ì™€ ìœ ì‚¬í•˜ê²Œ)

# MIPS-32 ISA

### MIPSì—ì„œ 4ê°€ì§€ ì„¤ê³„ ì›ì¹™

- **ì •í˜•ì ìœ¼ë¡œ(regularity)ì„¤ê³„í•˜ê¸° ìœ„í•´ ë‹¨ìˆœí•˜ê²Œ**
    - **ê³ ì • ì‚¬ì´ì¦ˆ ëª…ë ¹ì–´** (i.e. 32bit)
    - ì ì€ ìˆ˜ì˜ ëª…ë ¹ì–´ í¬ë§· (R, I, J type ì´ 3ê°€ì§€)
    - ì²˜ìŒ 6bitëŠ” í•­ìƒ ëª…ë ¹ì–´
- **ì‘ì•„ì•¼ ë” faster**
    - ëª…ë ¹ì–´ ì§‘í•©ì˜ ìˆ˜ê°€ ì ìŒ(ëª…ë ¹ì–´ ìˆ˜)
    - registerì— register fileë„ ì œí•œë¼ìˆìŒ (R0 ~ R31, +íŠ¹ìˆ˜ëª©ì  ë ˆì§€ìŠ¤í„°
    - addressing mode(ì£¼ì†Œ ì§€ì • ë°©ì‹)ì´ ì œí•œë˜ì–´ ìˆìŒ
- **common caseë¥¼ ë” ë¹ ë¥´ê²Œ**
    - ìì£¼ ì‚¬ìš©í•˜ëŠ” ëª…ë ¹ì–´ë¥¼ ë¹ ë¥´ê²Œí•´ì•¼ ë¹¨ë¼ì§€ëŠ” ê²ƒ
    - **register fileì—ì„œ ì˜¨ arithmetic í”¼ì—°ì‚°ì(**common case)
    â†’ **ìœ„ operandë¡œ load-store machineì´ë¼ ë¶ˆë¦¼
    â†’** ë©”ëª¨ë¦¬ì—ì„œ ê°€ì ¸ì˜¤ë©´ ì•ˆ ë¨
    - **ì‘ì€ ì •ìˆ˜ë¥¼ ë”í•˜ëŠ” ì—°ì‚°**ì´ ë§ì€ ê²½í–¥ì´ ìˆìŒ
        
        â†’ register fileê¹Œì§€ ê°€ì§€ë„ ì•Šê³  16bit ì´í•˜? ì¦‰ê° ì—°ì‚° (**ADDi - Add immediately**
        
- **ì¢‹ì€ ì„¤ê³„ëŠ” ì¢‹ì€ íƒ€í˜‘ì„ ìš”êµ¬í•¨**
    - 3ê°€ì§€ì˜ ëª…ë ¹ì–´ formatì„ ê°€ì§ (ìµœì†Œí™”)

## MIPS Arithmetic Instruction

![Untitled](2023-02-18-Computer Architecture/Untitled%2010.png)

- ê° ì‚°ìˆ ì—°ì‚° ëª…ë ¹ì–´ëŠ” í•˜ë‚˜ì˜ ëª…ë ¹ì–´ ì—°ì‚°ì„ ì‚¬ìš© - RISC
- ê° í”¼ì—°ì‚°**(operand)**ëŠ” **datapathì˜ register file**ì— í¬í•¨ë˜ì–´ ìˆìŒ
    
    â†’register fileì€ registerë¥¼ ëª¨ì•„ë‘” ë©”ëª¨ë¦¬
    â†’ ex) $t0, $s1, $s2ëŠ” datapath ìƒì— ì¡´ì¬
    
    CPUëŠ” datapathì™€ controlì£¼ì²´?ì´ë‹¤????
    
    <aside>
    ğŸ’¡ **CPU
    - Control : processor controllerëŠ” ëª…ë ¹ì–´ë¥¼ decodeí•´ì„œ datapathê°€ ë¬´ì—‡ì„ í•´ì•¼í•˜ëŠ” ì§€ ì•Œë ¤ì¤Œ**
    
    - **Datapath : datapathì˜ operationì€ processorì˜ controllerì— ì˜í•´ control ë¨**
    
    </aside>
    

![Untitled](2023-02-18-Computer Architecture/Untitled%2011.png)

- Arithmetic Instructionì€ **ëª…ë ¹ì–´ í¬ë§· R**ì— í•´ë‹¹í•¨

![Untitled](2023-02-18-Computer Architecture/Untitled%2012.png)

- **ì‚°ìˆ  ì—°ì‚°ì˜ opcode : 0**

 

## MIPS ëª…ë ¹ì–´ í•„ë“œ (R type)

![Untitled](2023-02-18-Computer Architecture/Untitled%2013.png)

ë ˆì§€ìŠ¤í„° R0 ~ R31 : 32ê°œ

**op :** 6-bits, opcode

ì–´ë– í•œ operationì¸ì§€ ê²°ì •í•˜ëŠ” field

**rs, rt, rd :** each 5-bits, regitser file address **source (2ê°œ), destination..**

I-typeì—ì„œëŠ” rt fieldê°€ register targetì„

**shamt :** 5-bits, shift amount (for shift instructions)

**funct :** 6-bits, function code   

opcodeì— augmenting(ë§ë¶™ì—¬ì§)

## MIPS ë ˆì§€ìŠ¤í„° íŒŒì¼

**ë ˆì§€ìŠ¤í„° íŒŒì¼**

- ë ˆì§€ìŠ¤í„°ë¥¼ ëª¨ì•„ë†“ì€ ì €ì¥ì†Œ (R0 ~ R31) (32bit ë ˆì§€ìŠ¤í„° 32ê°œ)

![Untitled](2023-02-18-Computer Architecture/Untitled%2014.png)

ë™ì‹œì— **ë‘ ê°œì˜ ë ˆì§€ìŠ¤í„°ë¥¼ ì½ì„ ìˆ˜ ìˆê³ **, **í•˜ë‚˜ì˜ ë ˆì§€ìŠ¤í„°ì— ì“¸ ìˆ˜ ìˆìŒ (read port, write port)**

- ë©”ì¸ ë©”ëª¨ë¦¬ë³´ë‹¤ ë¹ ë¦„
- ë ˆì§€ìŠ¤í„° í¬ê¸°ë¥¼ í‚¤ìš°ë©´ ëŠë ¤ì§ (32 locaton â†’ 64, 50% slower)
- **read/write port**ê°€ **ì¦ê°€**í•˜ë©´ **ì‹œìŠ¤í…œ**ì´ **ë³µì¡**í•˜ê³ , **ëŠë ¤ì§**
- **ìŠ¤íƒì„ ì‚¬ìš©í•˜ëŠ” ê²ƒ ë³´ë‹¤ ì»´íŒŒì¼ëŸ¬**ê°€ ì‚¬ìš©í•˜ê¸° **ì‰¬ì›Œì§**
    - ex) (A*B)-(C*D)-(E*F)ì—ì„œ any order vs. stack

<aside>
ğŸ’¡ ë ˆì§€ìŠ¤í„°ëŠ” 5bitë¡œ+ ì ‘ê·¼ ê°€ëŠ¥, memoryëŠ” 32bitê°€ í•„ìš”í•¨ (addressing ì‹œì— code density í–¥ìƒ)

</aside>

20ë¶„ 

## MIPS ë ˆì§€ìŠ¤í„° convention

0,1ì€ ì‚¬ìš© ë¹ˆë„ê°€ ë†’ê¸° ë•Œë¬¸ì— íŠ¹ì„± ë ˆì§€ìŠ¤í„°ëŠ” í•´ë‹¹ ê°’ì„ ê°€ì§€ë„ë¡ ë§Œë“¤ì–´ë‘ 

![Untitled](2023-02-18-Computer Architecture/Untitled%2015.png)

## ë ˆì§€ìŠ¤í„° vs. ë©”ëª¨ë¦¬

**ì‚°ìˆ  ì—°ì‚° í”¼ì—°ì‚°ìëŠ” must be in registers**

![Untitled](2023-02-18-Computer Architecture/Untitled%2016.png)

## í”„ë¡œì„¸ì„œ - ë©”ëª¨ë¦¬ Interconnection

ë©”ëª¨ë¦¬

ë‹¨ìˆœ 1ì°¨ì› ë°°ì—´

ì£¼ì†Œê°€ index ì—­í• 

 

![Untitled](2023-02-18-Computer Architecture/Untitled%2017.png)

4byte = 1 words, 1 word ë‹¨ìœ„ë¡œ ì½ê³  ì“°ê¸°ë¥¼ í•¨

locationì€ 2^32 Bytes = 4 GB, 2^30 Words (1 GW)

## MIPS ë©”ëª¨ë¦¬ ì ‘ê·¼ ëª…ë ¹ì–´ (I-type)

**I-typeì˜ í•˜ìœ„ 16ë¹„íŠ¸**

ë©”ëª¨ë¦¬ ì£¼ì†Œ offset

ìƒìˆ˜ê°’ ì €ì¥

branch target ì €ì¥

 

MIPSëŠ” **load word(lw)**, **store word(sw)**ë¼ëŠ” **data transfer** ê¸°ë³¸ ëª…ë ¹ì–´ê°€ ì¡´ì¬

- 5-bit addressë¡œ load into or store from register
    - ë ˆì§€ìŠ¤í„°ëŠ” ì´ 32ê°œê°€ ìˆê¸° ë•Œë¬¸ì— 5ë¹„íŠ¸ë§Œìœ¼ë¡œ addressing ê°€
- load word from memory
- store word to memory

memory base address ì£¼ì†Œ **A**

offset value **B** â†’ **A + B**

![Untitled](2023-02-18-Computer Architecture/Untitled%2018.png)

offset : 16bit

![Untitled](2023-02-18-Computer Architecture/Untitled%2019.png)

16-bit offsetì€ base ì£¼ì†Œì—ì„œ ìœ„ë¡œ 2^15ê°œ, ì•„ë˜ë¡œ 2^15ê°œë¡œ í•˜ì—¬ ì ‘ê·¼

â†’ ê·¸ëŸ¬ë©´ ë©”ëª¨ë¦¬ëŠ” ì›ë˜ 2^30word ë²”ìœ„ì¸ë°, ë°°ì—´ ê¸¸ì´ì— í•œê³„ê°€ ìˆëŠ”ê±´ê°€? â†’ A[8]ì´ê±¸ ë°°ì—´ë¡œ ìƒê°í•˜ë©´ ì•ˆë˜ë‚˜?

## MIPS ë©”ëª¨ë¦¬ Addressing

![Untitled](2023-02-18-Computer Architecture/Untitled%2020.png)

![Untitled](2023-02-18-Computer Architecture/Untitled%2021.png)

$s3ì˜ ê²½ìš° ì§ì ‘ ì£¼ì†Œê°€ ì•„ë‹ˆë¼ í¬ì¸í„° ì²˜ëŸ¼ ê°„ì£¼ë˜ëŠ” ê²ƒ ê°™ìŒ??

![Untitled](2023-02-18-Computer Architecture/Untitled%2022.png)

# 9ì›” 28ì¼

## Compiling with  Loads and Stores

## ê°€ë³€ Array Index

![Untitled](2023-02-18-Computer Architecture/Untitled%2023.png)

indexê°€ 1 ì¦ê°€í•  ë•Œë§ˆë‹¤ 4ì”© ì»¤ì§ â†’

c = A[i] -b = 4*i +$s4 -b($s1)

![Untitled](2023-02-18-Computer Architecture/Untitled%2024.png)

ë”í•˜ê¸° ì—°ì‚°ì 2ê°œë¥¼ ì´ìš©í•˜ì—¬ ê³±í•˜ê¸° ì—°ì‚°ìë¥¼ êµ¬í˜„

ëŒ€ë¶€ë¶„ì˜ ì»´í“¨í„°ëŠ” 8-bit byte to represent characters

characterëŠ” ascii, 1byte ë°ì´í„°ë¥¼ ì˜®ê¸¸ ë•Œ store word, wordëŠ” 4-byte

â†’ byteë‹¨ìœ„ë¡œ ë°ì´í„°ë¥¼ ì´ë™í•´ì•¼í•  í•„ìš”ê°€ ìˆìŒ

**Alignment restriction** 

ë©”ëª¨ë¦¬ ì£¼ì†Œ alignment 4ì˜ ë°°ìˆ˜ë¡œ ì •ë ¬?

ëìë¦¬ 0, 4, 8, 12..ì´ ë˜ê¸¸ í¬ë§ â†’ ì£¼ì†Œ ë ˆì§€ìŠ¤í„° ë§ˆì§€ë§‰ ìë¦¬ëŠ” í•­ìƒ 00? 0000 0100 1000 1100

- **not-aligned formatì—ì„œëŠ”?**
    
    í•œ wordì— ì ‘ê·¼í•˜ê¸° ìœ„í•´ 2ê°œì˜ ë©”ëª¨ë¦¬ lineì„ ì ‘ê·¼í•´ì•¼í•  ìˆ˜ë„ ìˆìŒ â†’ ë¹„íš¨ìœ¨ì 
    

## Byte Addresses

### Little Endian

Intel, ARM, â€¦

**ì‹œì‘ ì£¼ì†Œë¥¼ LSBë¡œ**

 ì‘ì€ ìë¦¿ìˆ˜ë¶€í„° ì“°ëŠ” ê±°

### Big Endian

MIPS, HP PA-RISC, â€¦

**ì‹œì‘ ì£¼ì†Œë¥¼ MSBë¡œ**

í° ìë¦¿ìˆ˜ë¶€í„° ì“°ëŠ” ê±°(ì¼ìƒì ìœ¼ë¡œ ì“°ëŠ” ìˆœì„œ)

![Untitled](2023-02-18-Computer Architecture/Untitled%2025.png)

![Untitled](2023-02-18-Computer Architecture/Untitled%2026.png)

## Loading and Storing â€˜Bytesâ€™

![Untitled](2023-02-18-Computer Architecture/Untitled%2027.png)

![Untitled](2023-02-18-Computer Architecture/Untitled%2028.png)

word ë‹¨ìœ„ê°€ ì•„ë‹ˆê³  byte ë‹¨ìœ„ì´ê¸° ë•Œë¬¸ì—

offsetì´ 4ì˜ ë°°ìˆ˜ì¼ í•„ìš” ì—†ìŒ

byte = 8 biit,

$t0ëŠ” 32bit ë ˆì§€ìŠ¤í„°

<aside>
ğŸ’¡ registerì˜ rightmost 8bitì— loadë˜ê±°ë‚˜ rightmost 8bitê°€ memoryì˜ íŠ¹ì • ìë¦¬ì— storeë¨

</aside>

<aside>
ğŸ’¡ other bitê°€ registerì— ìˆìœ¼ë©´ zero-extend (or sign-extendì€ ì•ˆë¨?????ã„¹ã…‡ëª¨ë¥´ê² ë„¤)
ë©”ëª¨ë¦¬ì— ìˆëŠ” other bitëŠ” ë°”ë€Œì§€ ì•Š

</aside>

![Untitled](2023-02-18-Computer Architecture/Untitled%2029.png)

ì•ì— 24bitëŠ”? zero-extends, or ë¶€í˜¸ ê³ ë ¤

offset 6ì¸ ê²½ìš°ì—ëŠ”?

![Untitled](2023-02-18-Computer Architecture/Untitled%2030.png)

**MIPSì—ì„œ ë ˆì§€ìŠ¤í„° 0ìœ¼ë¡œ ì´ˆê¸°í™”í• ë•Œ add $s3, $zero, $zero ì‚¬ìš© ($zero, 0ë²ˆ ë ˆì§€ìŠ¤í„°ëŠ” 0 hard wired)**

## Loading and Storing â€˜Half Wordsâ€™

![Untitled](2023-02-18-Computer Architecture/Untitled%2031.png)

rightmost 16ë¹„íŠ¸ì— loadí•˜ê³  store, ë‚˜ë¨¸ì§€ëŠ” ì† ëŒ€ì§€ ì•ŠëŠ”ë‹¤

 

### I-íƒ€ì…ì˜ ë‹¤ë¥¸ ëª©ì 

Small constants(ì‘ì€ ìƒìˆ˜) ì—°ì‚°ì´ ë¹ˆë²ˆíˆ ì‚¬ìš©ë¨

- ë‹¤ìˆ˜ì˜ í”„ë¡œê·¸ë¨ì—ì„œ ì—°ì‚°ì˜ 50%ì •ë„ë¥¼ ì°¨ì§€ - Common case

![Untitled](2023-02-18-Computer Architecture/Untitled%2032.png)

**Solutions??**

ìì£¼ ë‚˜ì˜¤ëŠ” ìƒìˆ˜ë¥¼ ë©”ëª¨ë¦¬ì— ì €ì¥í•´ë‘ê³ , load

ë ˆì§€ìŠ¤í„° ëª‡ ê°œë¥¼ hard-wiredí•´ì„œ 1,2,4,10,.. $zeroì²˜ëŸ¼

ìƒìˆ˜ë¥¼ ëª…ë ¹ì–´ì— ë„£ì–´ë‘ê¸°?

![Untitled](2023-02-18-Computer Architecture/Untitled%2033.png)

### ìƒìˆ˜ í¬í•¨ ëª…ë ¹ì–´

ëª…ë ¹ì–´ ì•ˆì— ìƒìˆ˜ë¥¼ í¬í•¨ì‹œí‚¤ì â†’ much faster than loaded from memory

- instructionê³¼ í•¨ê»˜ ë”°ë¼ì˜´

![Untitled](2023-02-18-Computer Architecture/Untitled%2034.png)

ì‚°ìˆ  ì—°ì‚°ì„ ìœ„í•´ **sign extension**

### sign extensionì´ í•„ìš”í•œ ê²½ìš°

- **I-formatì˜ Immediate ê°’ í™•ì¥**
    - immediate ëª…ë ¹ì–´ë¥¼ ì‚¬ìš©í•  ë•Œ immediate ê°’ì„ 32ë¹„íŠ¸ë¡œ í™•ì¥
- **Arithmetic Shift ì—°ì‚°**
    - sraê³¼ ê°™ì€ ëª…ë ¹ì–´ë¡œ, 32ë¹„íŠ¸ë¡œ í™•ì¥í•˜ëŠ”ë° ì‚¬ìš©
- **beq, bneì™€ ê°™ì€ branch ëª…ë ¹ì–´ì—ì„œ distanceë¥¼ 32bitë¡œ ë§Œë“œëŠ”ë° ì‚¬ìš©**
    - beq, bneì™€ ê°™ì€ branchì—ì„œ distanceë¥¼ 32ë¹„íŠ¸ë¡œ ë§Œë“œëŠ”ë°
- **********lw, sw ì‹œì— ë©”ëª¨ë¦¬ offset í™•ì¥ì„ ìœ„**********

â†’ sign extensionì€ ì›ë³¸ ê·¸ëŒ€ë¡œì˜ ê°’ì„ ìœ ì§€í•˜ëŠ” íŠ¹ì„±, offsetì´ë‚˜ ì‚°ìˆ  ê³„ì‚°ì— ì´ìš©

### MIPS Immediate Instruction

![Untitled](2023-02-18-Computer Architecture/Untitled%2035.png)

16bit Immediate í¬ë§· limit ê°’ì€ 2^15-1 to -2^15

<aside>
ğŸ’¡ **slti** = set less than immediate

</aside>

<aside>
ğŸ’¡ **subi** ëª…ë ¹ì€ ì—†ëŠ”ë°, ì´ ì´ìœ ëŠ”
Adding 2â€™s complementëŠ” subtractì™€ ê°™ì€ ë™ì‘ì„

</aside>

### Larger ìƒìˆ˜ë¥¼ loadë¥¼ í•  ë•Œì— ëŒ€í•´ì„œëŠ”?

**ë‘ ê°œì˜ instructionì„ í•¨ê»˜ ì‚¬ìš©**

**lui**(load upper immediate) **+ ori**

loadëŠ” ì›ë˜ rightmost, ì¦‰ í•˜ìœ„ì— n bitì— ë„£ì§€ë§Œ

load upperëŠ” ìƒìœ„ n bitì— load

oriëŠ” or immediate

ìƒìœ„ bitëŠ” zero extension ì´í›„ orì—°ì‚°

(Loadë¥¼ ì•ˆ ì“°ëŠ” ì´ìœ ëŠ”, ì•„ë§ˆ loadí•˜ë©´ zero extensionì„ í•˜ì—¬ ì €ì¥í•˜ê¸° ë•Œë¬¸ì´ ì•„ë‹ê¹Œ?)

![Untitled](2023-02-18-Computer Architecture/Untitled%2036.png)

---

## Shift ì—°ì‚°

### logical shift (sll, srl)

8-bit char/number/dataë¥¼ 32bitë¡œ í™•ì¥í•˜ê±°ë‚˜ í•  ë•Œ(pack/unpack)

ìƒìˆ˜ëŠ” ìˆì§€ë§Œ, **R type format** (shamt ìë¦¬ì— ë“¤ì–´ê°)

![Untitled](2023-02-18-Computer Architecture/Untitled%2037.png)

shamt fieldëŠ” 5-bitë¡œ ì¶©ë¶„, 2^5 = 32, 32bitë§Œí¼ ì´ë™í•  ìˆ˜ ìˆìŒ

does not use rs field, 

### arithmetic shift

**sll (shift left logical)ì€ ìˆì§€ë§Œ, sla(shift left arithmetic)ì€ ì—†ìŒ**

â†’ sraì™€ ë‹¬ë¦¬ **slaëŠ” sllê³¼ ê¸°ëŠ¥ì´ ê°™ìŒ** (sLA í•„ìš” ì—†ìŒ)

sign bitê°€ shiftë˜ì–´ ë“¤ì–´ì˜´ (MSB bitê°€ shifted inë¨)

![Untitled](2023-02-18-Computer Architecture/Untitled%2038.png)

### and/or/nor (bit-wise)

**AND**

maskingí•  ë•Œ ì‚¬ìš©

**OR**

bitë¥¼ ì¶”ê°€í•  ë•Œ,

**NOR(NOT)**

invert bits

a NOR b == NOT(a OR b)

**0ê³¼ NORí•˜ë©´ same as NOT operation**

![Untitled](2023-02-18-Computer Architecture/Untitled%2039.png)

NOT operationì“°ëŠ” ê²ƒ ë³´ë‹¤ $zeroë¥¼ ì‚¬ìš©í•˜ëŠ” ê²Œ ë” ë¹ ë¦„

---

## Branch (Instructios for making decision) - I format

íë¦„(control flow)ë¥¼ ë°”ê¾¸ëŠ”

bne : branch not equal ê°™ì§€ ì•Šìœ¼ë©´ branch

beq : branch equal ê°™ìœ¼ë©´ branch

![Untitled](2023-02-18-Computer Architecture/Untitled%2040.png)

**labelì€ ì£¼ì†Œ ê°’ì„ ê°€ì§€ê³  ìˆëŠ” ê²ƒì„(ë²ˆì§€ ê¸°ì¤€ offset ì–¼ë§ˆ ë”í•  ì§€ì— ëŒ€í•´)**

![Untitled](2023-02-18-Computer Architecture/Untitled%2041.png)

**Label field is immediate**

branch destination (ì£¼ì†Œ, 16bit offsetìœ¼ë¡œ ë‚˜íƒ€ëƒ„)

 **16bit offset**ëŠ” used for **branch distance**(address)

I-typeì˜ offset fieldì˜ ì‚¬ìš©ì˜ˆ (ì‚°ìˆ  ê³„ì‚°)

- Memory address offset for lw & sw
- Immediate constant value (which is contained in instruction itself)
- Branch offset for target (branch distance)

![Untitled](2023-02-18-Computer Architecture/Untitled%2042.png)

â†’ **ì´ 3ê°€ì§€ ì¼€ì´ìŠ¤ëŠ” sign extensionì„ í•„ìš”ë¡œí•¨**

---

10/7

### Branch offset details

pc = instruction address register (MIPS : ë‹¤ìŒì— ì‹¤í–‰ë  ëª…ë ¹ì–´ (pc+4))

**branch distance limitì€ -2^15 to 2^15-1 instruction (word) -** ë’¤ì— ë‘ ìë¦¬ 00ì´ë‹ˆê¹ ê·¸ ì•ì—ë¶€í„° offsetì— ì ì–´ì£¼ë©´ë¨

branch offsetì— 32bit sign extensionì´í›„ pcì™€ ê³„ì‚°

â†’ë§¤ìš° ì ì€ ì¶”ê°€ì ì¸ í•˜ë“œì›¨ì–´ cost, and no impact on the clock cycle time

### In Support of other Branch Instruction

**Set on less than instruction - slt**

![Untitled](2023-02-18-Computer Architecture/Untitled%2043.png)

 

## (Pseudo) Implementation of more branch Instruction - (blt, ble, bgt, bge)

![Untitled](2023-02-18-Computer Architecture/Untitled%2044.png)

ì´ê±°ë‘ ë‹¬ë¦¬ ê´€ê³„ beq bne ë°˜ëŒ€ë¡œ í•´ì•¼ ifë¬¸ ì¡°ê±´ ìˆ˜í–‰í•˜ê¸° í¸í•œë“¯?

### ì—°ìŠµìš©

if(i<j)

h = i+j;

slt $at $s0 $s1

beq $at $zero Lb1

h = i+j

Lb1

if(iâ‰¤j)

h = i + j;

slt $at $s1 $s0

bne $sat $zero Lb1

h=i+j

Lb1

## Unconditional Jump

unconditional branch

j Lbl #go to Lb1

<aside>
ğŸ’¡ **if, while,switch â†’ conditional branch ê°€ ì–´ì©” ìˆ˜ ì—†ì´ í•„ìš”í•¨(jump)**

</aside>

### J format

![Untitled](2023-02-18-Computer Architecture/Untitled%2045.png)

Jump ëª©ì ì§€ ì£¼ì†ŒëŠ” ì–´ë–»ê²Œ?

branch offsetì²˜ëŸ¼ ë’¤ì— 00 (word ë‹¨ìœ„ë¡œ jumpí•˜ë‹ˆê¹)

shift ë‘ ì¹¸ í•œ ë’¤ì—

branchì²˜ëŸ¼ ë”í•˜ê³  ëº´ê³ ê°€ ì•„ë‹ˆë¼ **í•´ë‹¹ ì£¼ì†Œë¡œ ê°€ëŠ” ê²ƒ** 

![Untitled](2023-02-18-Computer Architecture/Untitled%2046.png)

ì•ì— 4ë¹„íŠ¸ëŠ” ì œì™¸í•˜ê³  ì•„ë˜ì—ëŠ” override

â†’ 2^28 ì£¼ì†Œê¹Œì§€ jump ê°€ëŠ¥í•œ ê²ƒ

### ë” ë©€ë¦¬ branch(Jump)í•  ë•Œì—ëŠ” Jumpì‚¬ìš©

branchí•  ë•Œ 16bit offsetìœ¼ë¡œ ëª» ê°ˆ ë•Œì—ë„ J typeì„ ì‚¬ìš©í•  ìˆ˜ ìˆìŒ

![Untitled](2023-02-18-Computer Architecture/Untitled%2047.png)

ëŒ€ì‹  ICëŠ” ì¦ê°€

<aside>
ğŸ’¡ common caseë¥¼ ë¹ ë¥´ê²Œ í•œ ê²ƒë“¤ì˜ ì˜ˆëŠ”?

</aside>

 

![Untitled](2023-02-18-Computer Architecture/Untitled%2048.png)

Branchí•  ë–„ offset ì„¤ì • ë¶€ë¶„ì—ì„œ

branch ì¡°ê±´ì´ trueì´ë©´, PCì— resultê°€ ì“°ì—¬ì§(ë‹¤ìŒ cycle ì „ì—)

branchë“¤ì–´ê°ˆ ë•Œ PCëŠ” ë‹¤ìŒ ëª…ë ¹ì–´ë¥¼ ê°€ë¦¬í‚¤ê³  ìˆìŒ

ë”°ë¼ì„œ Elseê¹Œì§€ì˜ offsetì€ add instructionì„ ê¸°ì¤€ìœ¼ë¡œ 2ê°€ëœë‹¤.

### Jump Register - jr

$t1 ë ˆì§€ìŠ¤í„°ì— ìˆëŠ” ê°’ (ì£¼ì†Œ) ë¡œ jumpí•¨

ì¼ë°˜ jumpëŠ” pcì— offsetì„ overrideí–ˆì§€ë§Œ, 

![Untitled](2023-02-18-Computer Architecture/Untitled%2049.png)

jr : jump register (register is 32bit) - R format

---

## í”„ë¡œê·¸ë˜ë° ìŠ¤íƒ€ì¼

**Procedures(í•¨ìˆ˜)**ëŠ” 

í”„ë¡œê·¸ë¨ì„ êµ¬ì¡°í™”í•˜ëŠ”ë° ë„ì›€ì„ ì¤Œ

- ì´í•´í•˜ê³  debugí•˜ê¸° ì‰¬ì›€
- codeë¥¼ ì¬ì‚¬ìš©í•  ìˆ˜ ìˆê²Œ
- íŠ¹ì • ì‹œì , íŠ¹ì • ë¶€ë¶„ì—ë§Œ ì§‘ì¤‘í•  ìˆ˜ ìˆê²Œ ( ëª¨ë“ˆí™” )
    
    íŒŒë¼ë¯¸í„°ëŠ” ë² ë¦¬ì–´ ì—­í•  procedureê³¼ í”„ë¡œê·¸ë¨ê³¼ ë°ì´í„° ë‚˜ë¨¸ì§€ ì‚¬ì´ì˜
    

### **Caller, Callee**

mainí•¨ìˆ˜ê°€ func aë¥¼ í˜¸ì¶œí•˜ë©´ â†’ mainì´ **caller**, aê°€ **callee**

1. **Caller**ê°€ íŒŒë¼ë¯¸í„°ë¥¼ **callee**ê°€ ì ‘ê·¼í•  ìˆ˜ ìˆëŠ” ë ˆì§€ìŠ¤í„°ì— ì €ì¥
    1. $a0 - $a3 : 4ê°œì˜ argument ë ˆì§€ìŠ¤í„°
2. **Caller**ê°€ **callee**ì—ê²Œ ì œì–´ê¶Œ ë„˜ê¹€
3. **Callee** ëŠ” í•„ìš”í•œ ì €ì¥ ìì›ì„ ì–»ìŒ
4. **Callee**ê°€ task ìˆ˜í–‰ 
5. **Callee**ëŠ” ìˆ˜í–‰ ê²°ê³¼ë¥¼ **Caller**ê°€ ì ‘ê·¼í•  ìˆ˜ ìˆëŠ” ë ˆì§€ìŠ¤í„°ì— ì €ì¥
    1. $v0 ~ $v1ê¹Œì§€ ë‘ ê°œì˜ value ë ˆì§€ìŠ¤í„°
6. **Callee**ëŠ” **Caller**ì—ê²Œ ì œì–´ê¶Œì„ ë‹¤ì‹œ ë„˜ê²¨ì¤Œ
    1. ì´ë•Œ **$ra ë ˆì§€ìŠ¤í„°**ë¥¼ ì´ìš©í•˜ì—¬ **ì›ë˜ ìœ„ì¹˜(ëŒì•„ê°ˆ ì£¼ì†Œ)**ë¥¼ ì•Œë ¤ì¤Œ

**Preserved on call**

í•¨ìˆ˜ í˜¸ì¶œì´ ì¼ì–´ë‚ ë•Œ ì–‘ìª½ì—ì„œ ë ˆì§€ìŠ¤í„° ì“¸ ìˆ˜ ìˆëŠ”ë°, ê±´ë“œë¦´ ë•Œ **ë³´ê´€**í•´ì•¼ í•˜ëŠëƒ ì•ˆ í•´ì•¼ í•˜ëŠëƒì— ëŒ€í•´

**yes** : (**callee-saved**, ì‚¬ìš©í•˜ê³  ì›ë˜ ê°’ìœ¼ë¡œ ë³µêµ¬í•´ì„œ ëŒë ¤ì¤Œ???)

**no** : (**caller-saved**, í˜¸ì¶œìê°€ ì €ì¥í•´ì•¼í•¨, ë³µì›í•´ì„œ ì¨ì•¼í•¨)

â†’ $të ˆì§€ìŠ¤í„°ë¥¼ ì‚¬ìš©í•´ì•¼ í•  ê²½ìš°ì—ë„ ìœ„ì²˜ëŸ¼ í˜¸ì¶œìê°€ ì €ì¥

ì €ì¥í•´ë‘” ë’¤ ë‹¤ë¥¸ í•¨ìˆ˜ í˜¸ì¶œí•˜ëŠ” ê°œë…ì„

- $s ë ˆì§€ìŠ¤í„°ë¥¼ ì‚¬ìš©í•  ë–„ëŠ” ê°’ì„ stackì— ë„£ì–´ë†“ë“  í•´ì•¼í•¨

---

### ëª…ë ¹ì–´ ê´€ì ì—ì„œëŠ”

**jump and link**

![Untitled](2023-02-18-Computer Architecture/Untitled%2050.png)

**$ra**ëŠ” **ë³µê·€ì£¼ì†Œ**ë¥¼ ê°€ì§€ê³  ìˆëŠ” **ë ˆì§€ìŠ¤í„°**

1. **PC + 4**ë¥¼ **$ra**ì— ì €ì¥ â€” **link**
2. **ProcedureAddress**ë¡œ **Jump â€” jump**

ëŒì•„ì˜¬ ë•ŒëŠ”

**jump and return**

![Untitled](2023-02-18-Computer Architecture/Untitled%2051.png)

**$ra**ê°€ ë¶™ì–´ì„œ ë“¤ì–´ê° (31) rs fieldë§Œ ì“°ëŠ”ë“¯?

---

### ìµœëŒ€ê³µì•½ìˆ˜ í•¨ìˆ˜ë¥¼ ì‹¤í–‰í•˜ëŠ” ìƒí™©ì˜ ì˜ˆ

1. gcd(i, j);
2. **Caller**ëŠ” **i**ì™€ **j**ë¥¼ argument register **$a0**ì™€ **$a1**ì— ë„£ì–´ì¤Œ
3. jal gcd #jump and link, set $ra = PC+4, jump
4. **callee**ëŠ” gcd ìˆ˜í–‰ í›„, ê²°ê³¼ë¥¼ $v0ì— ë„£ê³ , callerë¥¼ jrì„ ì‚¬ìš©í•˜ì—¬ controlì„ returní•¨
5. jr $ra

### ë§Œì•½ calleeê°€ $a ë ˆì§€ìŠ¤í„° ì™¸ì— ë” í•„ìš”í•˜ë‹¤ë©´

ex) 4 arguments  and 2 return valueê°€ í•„ìš”í•œ ìƒí™©

**callee**ëŠ” **ë©”ëª¨ë¦¬ì˜ stack**ì„ ì‚¬ìš©í•¨

**$sp**ëŠ” **stack**ì˜ **top**ì„ ê°€ë¦¬í‚¤ëŠ”ë°

high addrë¶€í„° low addrë¡œ grow to lower address

![Untitled](2023-02-18-Computer Architecture/Untitled%2052.png)

â†’ ê·¸ë˜ì„œ íŒŒë¼ë¯¸í„°ì˜ ìˆ˜ê°€ ì¦ê°€í•˜ë©´ execution timeì´ ì¦ê°€í•¨

### ì¢…ë‹¨ í•¨ìˆ˜ ì˜ˆì‹œ

addi 2wordë¥¼ ìœ„í•œ ê³µê°„ ë§ˆë ¨

$të ˆì§€ìŠ¤í„°ëŠ” êµ³ì´  preserved on call noë¼ì„œ calleeê°€ ì €ì¥í•  í•„ìš”ëŠ” ì—†ì§€ë§Œ ì˜ˆì‹œë¥¼ ìœ„í•´ í•œë“¯

$sê°€ ì•„ë˜ì™€ ê°™ì´ í•´ì•¼í•˜ëŠ” ë ˆì§€ìŠ¤í„°

![Untitled](2023-02-18-Computer Architecture/Untitled%2053.png)

### Stack

******Procedure frame******ì´ë‚˜ ********************************************activation record********************************************ë¼ê³  ë¶ˆë¦¼

$fpì™€ $sp ì‚¬ì´ë¥¼ í•´ë‹¹ í•¨ìˆ˜ ë²”ìœ„ë¥¼ ë‚˜íƒ€ë‚´ëŠ” ê¸°ì¤€

$fpëŠ” **base(ê±°ê¾¸ë¡œ ìë¼ë‹ˆê¹?),** $spëŠ” top

![Untitled](2023-02-18-Computer Architecture/Untitled%2054.png)

**Saved arguement registers(if any)**

**Saved return address**

**Saved Register (if any)**

$fpê°€ ì €ì¥ë¨,  ì´ì „ì˜ stack topìœ¼ë¡œ ëŒì•„ê°€ê¸° ìœ„í•´

**Local ë³€ìˆ˜** 

ìœ„ ìƒí™©ì—ì„œ i+jë¥¼ k ë¡œì»¬ ë³€ìˆ˜ì— ì €ì¥í•  ìˆ˜ë„ ìˆìœ¼ë‹ˆê¹?

![Untitled](2023-02-18-Computer Architecture/Untitled%2055.png)

**$fp**

**first word** of the í•¨ìˆ˜ì˜ í”„ë ˆì„ì„ ê°€ë¦¬í‚´, base register

í•¨ìˆ˜ í˜¸ì¶œë  ë–„ **$sp**ë¥¼ ì´ìš©í•˜ì—¬ ì´ˆê¸°í™”ë¨ ($fp = $sp)

restoreë  ë•ŒëŠ” $fpë¡œ **$sp**ë¥¼ ì´ˆê¸°í™”

í•¨ìˆ˜ì˜ local ë³€ìˆ˜ì™€ ë ˆì§€ìŠ¤í„°ë¥¼ ê°€ì§€ê³  ìˆìŒ 

â†’ procedure frame, activation record ë¼ê³  í•¨

**local ë³€ìˆ˜ê°€ pushë˜ë©´**

$spë¥¼ updateí•´ì•¼í•¨ (stack ì¦ê°€í•˜ë‹ˆê¹)

---

## $gp (global pointer - static, dynamic data)

![Untitled](2023-02-18-Computer Architecture/Untitled%2056.png)

**ìƒìˆ˜**ë‚˜ **ë°°ì—´**, **ì „ì—­ë³€ìˆ˜**ê³¼ ê°™ì€ static data segmentëŠ” static dataì— ì €ì¥ë¨($gpê°€ ë§ˆì§€ë§‰ ì£¼ì†Œë¥¼ ê°€ë¦¬í‚´)

**$gp**ëŠ” static data addressì˜ ë§ˆì§€ë§‰ ì£¼ì†Œ(ìµœìƒë‹¨)ë¥¼ ê°€ë¦¬í‚¤ê³  ìˆìŒ

 ë™ì‹œì— heapì˜ base ì£¼ì†Œ, (ìµœí•˜ë‹¨), stackê³¼ëŠ” ë°˜ëŒ€ë¡œ ìë¼ë‹ˆê¹

## MIPS ëª…ë ¹ì–´ ë¶„í¬

common caseëŠ” ë­”ì§€, 

---

## Addressing Mode (ì£¼ì†Œ ì§€ì • ëª¨ë“œ) 5ê°€ì§€

ë©”ëª¨ë¦¬ì—ì„œ ë°ì´í„°,ëª…ë ¹ì–´ë¥¼ ê°€ì§€ê³  ì˜¬ ë•Œ ì–´ë””ì— ìˆëŠ”ì§€ ì§€ì •ì„ í•´ì¤˜ì•¼í•¨, ì–´ë–»ê²Œ ì ‘ê·¼í•  ì§€ ëª…ì„¸

## Data addressing

- ì´ **ëª…ë ¹ì–´**ì˜ **í”¼ì—°ì‚°ìì˜ value**ë¥¼ ì°¾ëŠ” ë°©ë²•

### Immediate addressing

ìƒìˆ˜ëŠ” ëª…ë ¹ì–´ì— í¬í•¨ë˜ì–´ ìˆìŒ

ex) immediate instruction

### Register addressing

í”¼ì—°ì‚°ìëŠ” ë ˆì§€ìŠ¤í„°ì— ê°€ë©´ ìˆìŒ

![Untitled](2023-02-18-Computer Architecture/Untitled%2057.png)

### Base(ë³€ìœ„) addressing

base registerì— offsetë§Œí¼ ë”í•˜ì—¬ **ë©”ëª¨ë¦¬**ì— ì ‘ê·¼

ex) load/store ëª…ë ¹

![Untitled](2023-02-18-Computer Architecture/Untitled%2058.png)

rs : **base**

**offset**

<aside>
ğŸ’¡ **í”¼ì—°ì‚°ìê°€ ìˆëŠ” ê³³**

- ë ˆì§€ìŠ¤í„°
- ë©”ëª¨ë¦¬
- ëª…ë ¹ì–´ ìì²´ì—
</aside>

## Instruction addressing

- **ë‹¤ìŒ ì‹¤í–‰í•  ëª…ë ¹ì–´**ê°€ ì–´ë””ì— ìˆëŠ” ì§€ì— ëŒ€í•œ

### PC-relative addressing

ex) branch

PCì—ë‹¤ offsetì„ ë”í•˜ì—¬ (signed)

![Untitled](2023-02-18-Computer Architecture/Untitled%2059.png)

### Pseudo-direct addressing

ex) jump

2ë¹„íŠ¸ 0ë¶™ì´ê³ , ìœ„ì— 4ë¹„íŠ¸ëŠ” ê·¸ëŒ€ë¡œ ìˆê³  ë§‰ ê·¸ëŸ°

![Untitled](2023-02-18-Computer Architecture/Untitled%2060.png)

---

## Compiler Benefits

gcc ê°™ì€ ê±¸ ë´ë„ ì»´íŒŒì¼ëŸ¬ ìµœì í™” ì˜µì…˜ì„ ì¤„ ìˆ˜ ìˆëŠ”ë°

ëª…ë ¹ì–´ ìˆ˜ê°€ ê°€ì¥ ì ì€ ê²½ìš° â†’ ì„ë² ë””ë“œ ì‹œìŠ¤í…œê³¼ ê°™ì€ ë©”ëª¨ë¦¬ê°€ ì‘ì€ ì‹œìŠ¤í…œì—ì„œ ìœ ë¦¬í•¨

Clock cycleì˜ ìˆ˜ê°€ ê°€ì¥ ì ì€ ê²½ìš°, CPIê°€ ì ì€ ê²½ìš°ê°€ ìƒê¸¸ ìˆ˜ ìˆìŒ

ê²°êµ­ ì»´íŒŒì¼ëŸ¬ë„ í”„ë¡œê·¸ë¨ ì‹¤í–‰ ì‹œê°„ì— ë§ì€ ì˜í–¥ì„ ë¼ì¹¨

â†’ ICì™€ CPIëŠ” ë…ë¦½ì ìœ¼ë¡œ ì‚¬ìš©ëì„ ë•Œ ì¢‹ì€ performanceë¥¼ ë‚˜íƒ€ë‚´ëŠ” ì¢‹ì€ ì§€í‘œê°€ ë  ìˆ˜ëŠ” ì—†ë‹¤

ì–´ì…ˆë¸”ë¦¬ì–´, ISA = í”„ë¡œê·¸ë˜ë¨¸ ëª¨ë¸
