

================================================================
== Vitis HLS Report for 'nnlayer_Pipeline_VITIS_LOOP_45_1'
================================================================
* Date:           Tue Apr 12 22:38:26 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        Neuron_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.345 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      258|  20.000 ns|  2.580 us|    2|  258|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_45_1  |        0|      256|         3|          1|          1|  0 ~ 255|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%overflow_4 = alloca i32 1"   --->   Operation 6 'alloca' 'overflow_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%numOfOutputNeurons_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %numOfOutputNeurons"   --->   Operation 8 'read' 'numOfOutputNeurons_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %overflow_4"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_2 = load i8 %i" [Neuron_1/neural_layer.cpp:45]   --->   Operation 12 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.55ns)   --->   "%icmp_ln45 = icmp_eq  i8 %i_2, i8 %numOfOutputNeurons_read" [Neuron_1/neural_layer.cpp:45]   --->   Operation 14 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 255, i64 0"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.91ns)   --->   "%i_3 = add i8 %i_2, i8 1" [Neuron_1/neural_layer.cpp:45]   --->   Operation 16 'add' 'i_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i.split_ifconv, void %._crit_edge873.loopexit.exitStub" [Neuron_1/neural_layer.cpp:45]   --->   Operation 17 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i8 %i_2" [Neuron_1/neural_layer.cpp:46]   --->   Operation 18 'zext' 'zext_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr i16 %output_V, i64 0, i64 %zext_ln46"   --->   Operation 19 'getelementptr' 'output_V_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%lhs = load i7 %output_V_addr"   --->   Operation 20 'load' 'lhs' <Predicate = (!icmp_ln45)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln45 = store i8 %i_3, i8 %i" [Neuron_1/neural_layer.cpp:45]   --->   Operation 21 'store' 'store_ln45' <Predicate = (!icmp_ln45)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 22 [1/2] (3.25ns)   --->   "%lhs = load i7 %output_V_addr"   --->   Operation 22 'load' 'lhs' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%overflow_4_load = load i8 %overflow_4"   --->   Operation 37 'load' 'overflow_4_load' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %overflow_4_out, i8 %overflow_4_load"   --->   Operation 38 'write' 'write_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.34>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%overflow_4_load_1 = load i8 %overflow_4"   --->   Operation 23 'load' 'overflow_4_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [Neuron_1/neural_layer.cpp:43]   --->   Operation 24 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (2.42ns)   --->   "%icmp_ln1547 = icmp_sgt  i16 %lhs, i16 2816"   --->   Operation 25 'icmp' 'icmp_ln1547' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln1246 = zext i16 %lhs"   --->   Operation 26 'zext' 'zext_ln1246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (2.07ns)   --->   "%ret_V = add i17 %zext_ln1246, i17 128256"   --->   Operation 27 'add' 'ret_V' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %overflow_4_load_1, i8 0"   --->   Operation 28 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1547 = sext i16 %shl_ln"   --->   Operation 29 'sext' 'sext_ln1547' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.43ns)   --->   "%icmp_ln1547_1 = icmp_sgt  i17 %ret_V, i17 %sext_ln1547"   --->   Operation 30 'icmp' 'icmp_ln1547_1' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node overflow_2)   --->   "%overflow = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %ret_V, i32 8, i32 15"   --->   Operation 31 'partselect' 'overflow' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node overflow_2)   --->   "%and_ln1547 = and i1 %icmp_ln1547, i1 %icmp_ln1547_1"   --->   Operation 32 'and' 'and_ln1547' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node overflow_2)   --->   "%overflow_1 = select i1 %and_ln1547, i8 %overflow, i8 %overflow_4_load_1"   --->   Operation 33 'select' 'overflow_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (1.24ns) (out node of the LUT)   --->   "%overflow_2 = select i1 %icmp_ln1547, i8 %overflow_1, i8 %overflow_4_load_1"   --->   Operation 34 'select' 'overflow_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln1547 = store i8 %overflow_2, i8 %overflow_4"   --->   Operation 35 'store' 'store_ln1547' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ numOfOutputNeurons]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ overflow_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
overflow_4              (alloca           ) [ 0111]
i                       (alloca           ) [ 0100]
numOfOutputNeurons_read (read             ) [ 0000]
store_ln0               (store            ) [ 0000]
store_ln0               (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
i_2                     (load             ) [ 0000]
specpipeline_ln0        (specpipeline     ) [ 0000]
icmp_ln45               (icmp             ) [ 0110]
empty                   (speclooptripcount) [ 0000]
i_3                     (add              ) [ 0000]
br_ln45                 (br               ) [ 0000]
zext_ln46               (zext             ) [ 0000]
output_V_addr           (getelementptr    ) [ 0110]
store_ln45              (store            ) [ 0000]
lhs                     (load             ) [ 0101]
overflow_4_load_1       (load             ) [ 0000]
specloopname_ln43       (specloopname     ) [ 0000]
icmp_ln1547             (icmp             ) [ 0000]
zext_ln1246             (zext             ) [ 0000]
ret_V                   (add              ) [ 0000]
shl_ln                  (bitconcatenate   ) [ 0000]
sext_ln1547             (sext             ) [ 0000]
icmp_ln1547_1           (icmp             ) [ 0000]
overflow                (partselect       ) [ 0000]
and_ln1547              (and              ) [ 0000]
overflow_1              (select           ) [ 0000]
overflow_2              (select           ) [ 0000]
store_ln1547            (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
overflow_4_load         (load             ) [ 0000]
write_ln0               (write            ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="numOfOutputNeurons">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numOfOutputNeurons"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="overflow_4_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="overflow_4_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="overflow_4_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="overflow_4/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="numOfOutputNeurons_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="8" slack="0"/>
<pin id="57" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numOfOutputNeurons_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln0_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="0" index="2" bw="8" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="output_V_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="16" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="8" slack="0"/>
<pin id="71" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="7" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln0_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln0_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="8" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_2_load_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="icmp_ln45_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="0"/>
<pin id="95" dir="0" index="1" bw="8" slack="0"/>
<pin id="96" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="i_3_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="8" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="zext_ln46_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln45_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="overflow_4_load_1_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="2"/>
<pin id="117" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="overflow_4_load_1/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln1547_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="1"/>
<pin id="120" dir="0" index="1" bw="13" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1547/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="zext_ln1246_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="1"/>
<pin id="125" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1246/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="ret_V_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="13" slack="0"/>
<pin id="129" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="shl_ln_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sext_ln1547_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1547/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln1547_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="17" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1547_1/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="overflow_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="17" slack="0"/>
<pin id="153" dir="0" index="2" bw="5" slack="0"/>
<pin id="154" dir="0" index="3" bw="5" slack="0"/>
<pin id="155" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="overflow/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="and_ln1547_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1547/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="overflow_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="0"/>
<pin id="169" dir="0" index="2" bw="8" slack="0"/>
<pin id="170" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="overflow_1/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="overflow_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="0" index="2" bw="8" slack="0"/>
<pin id="178" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="overflow_2/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln1547_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="2"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1547/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="overflow_4_load_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="1"/>
<pin id="189" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="overflow_4_load/2 "/>
</bind>
</comp>

<comp id="191" class="1005" name="overflow_4_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="overflow_4 "/>
</bind>
</comp>

<comp id="199" class="1005" name="i_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="206" class="1005" name="icmp_ln45_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="210" class="1005" name="output_V_addr_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="7" slack="1"/>
<pin id="212" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="output_V_addr "/>
</bind>
</comp>

<comp id="215" class="1005" name="lhs_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="1"/>
<pin id="217" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="lhs "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="44" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="22" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="97"><net_src comp="90" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="54" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="90" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="108"><net_src comp="90" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="114"><net_src comp="99" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="123" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="34" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="115" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="143"><net_src comp="132" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="126" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="140" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="38" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="126" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="40" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="159"><net_src comp="42" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="164"><net_src comp="118" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="144" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="160" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="150" pin="4"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="115" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="179"><net_src comp="118" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="166" pin="3"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="115" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="186"><net_src comp="174" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="187" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="194"><net_src comp="46" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="196"><net_src comp="191" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="197"><net_src comp="191" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="198"><net_src comp="191" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="202"><net_src comp="50" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="204"><net_src comp="199" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="205"><net_src comp="199" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="209"><net_src comp="93" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="67" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="218"><net_src comp="74" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="220"><net_src comp="215" pin="1"/><net_sink comp="123" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: overflow_4_out | {2 }
 - Input state : 
	Port: nnlayer_Pipeline_VITIS_LOOP_45_1 : numOfOutputNeurons | {1 }
	Port: nnlayer_Pipeline_VITIS_LOOP_45_1 : output_V | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln45 : 2
		i_3 : 2
		br_ln45 : 3
		zext_ln46 : 2
		output_V_addr : 3
		lhs : 4
		store_ln45 : 3
	State 2
		write_ln0 : 1
	State 3
		ret_V : 1
		shl_ln : 1
		sext_ln1547 : 2
		icmp_ln1547_1 : 3
		overflow : 2
		and_ln1547 : 4
		overflow_1 : 4
		overflow_2 : 5
		store_ln1547 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|    add   |              i_3_fu_99             |    0    |    15   |
|          |            ret_V_fu_126            |    0    |    23   |
|----------|------------------------------------|---------|---------|
|          |           icmp_ln45_fu_93          |    0    |    11   |
|   icmp   |         icmp_ln1547_fu_118         |    0    |    13   |
|          |        icmp_ln1547_1_fu_144        |    0    |    13   |
|----------|------------------------------------|---------|---------|
|  select  |          overflow_1_fu_166         |    0    |    8    |
|          |          overflow_2_fu_174         |    0    |    8    |
|----------|------------------------------------|---------|---------|
|    and   |          and_ln1547_fu_160         |    0    |    2    |
|----------|------------------------------------|---------|---------|
|   read   | numOfOutputNeurons_read_read_fu_54 |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   write  |        write_ln0_write_fu_60       |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   zext   |          zext_ln46_fu_105          |    0    |    0    |
|          |         zext_ln1246_fu_123         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|bitconcatenate|            shl_ln_fu_132           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   sext   |         sext_ln1547_fu_140         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|partselect|           overflow_fu_150          |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |    93   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|      i_reg_199      |    8   |
|  icmp_ln45_reg_206  |    1   |
|     lhs_reg_215     |   16   |
|output_V_addr_reg_210|    7   |
|  overflow_4_reg_191 |    8   |
+---------------------+--------+
|        Total        |   40   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_74 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   14   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   93   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   40   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   40   |   102  |
+-----------+--------+--------+--------+
