// Seed: 3818591532
module module_0 (
    input tri1 id_0,
    output supply0 id_1,
    input wire id_2,
    output uwire id_3,
    output tri0 id_4
);
  wor id_6 = 1;
  module_2(
      id_6, id_6, id_6
  );
endmodule
module module_1 (
    input tri id_0,
    output logic id_1,
    input tri0 id_2,
    output supply1 id_3,
    input tri0 id_4,
    output wor id_5
);
  initial id_1 = #1 1;
  module_0(
      id_2, id_5, id_2, id_3, id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_4;
  assign id_2 = 1;
  wire id_5;
  assign id_4[1] = id_2;
endmodule
