  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_hls_component 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=lstm_new.cpp' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/lstm_new.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=updated_weights.cpp' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/updated_weights.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=weights_dimensions.h' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/weights_dimensions.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=new_updated_weights.h' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(15)
INFO: [HLS 200-10] Adding design file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/new_updated_weights.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=lstm_new.h' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(16)
INFO: [HLS 200-10] Adding design file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/lstm_new.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=block_circulant.cpp' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(17)
INFO: [HLS 200-10] Adding design file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/block_circulant.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=block_circulant.h' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(18)
INFO: [HLS 200-10] Adding design file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/block_circulant.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=lstm_tb.cpp' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/lstm_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=lstm_function' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7k160tfbg676-2L' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2L'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=1ns' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(8)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=0' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/Abbas_Sheik/Desktop/LSTM_FPGA/new_hls_component/hls_config.cfg(5)
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../lstm_new.cpp in debug mode
csim.mk:106: recipe for target 'obj/lstm_new.o' failed
In file included from ../../../../lstm_new.cpp:2:
In file included from D:/xilinx/Vitis/2024.2/include/ap_fixed.h:9:
In file included from D:/xilinx/Vitis/2024.2/include/etc/ap_common.h:658:
In file included from D:/xilinx/Vitis/2024.2/include/etc/ap_private.h:68:
In file included from D:/xilinx/Vitis/2024.2/include/hls_half.h:26:
In file included from D:/xilinx/Vitis/2024.2/include/etc/hls_half_fpo.h:19:
In file included from D:/xilinx/Vitis/2024.2/include/hls_fpo.h:140:
In file included from D:/xilinx/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:150:
D:/xilinx/Vitis/2024.2/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
D:/xilinx/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
../../../../lstm_new.cpp:14:23: error: use of overloaded operator '*' is ambiguous (with operand types 'double' and 'data_t' (aka 'ap_fixed<16, 8>'))
    return 0.5 + 0.25 * x;
                 ~~~~ ^ ~
D:/xilinx/Vitis/2024.2/include/etc/ap_fixed_base.h:2373:1: note: candidate function [with _AP_W = 16, _AP_I = 8, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]
ALL_AF_OP_WITH_INT(bool, 1, false)
^
D:/xilinx/Vitis/2024.2/include/etc/ap_fixed_base.h:2348:3: note: expanded from macro 'ALL_AF_OP_WITH_INT'
  AF_BIN_OP_WITH_INT(*, C_TYPE, (BITS), (SIGN), mult)     \
  ^
D:/xilinx/Vitis/2024.2/include/etc/ap_fixed_base.h:2303:3: note: expanded from macro 'AF_BIN_OP_WITH_INT'
  operator BIN_OP(                                                          \
  ^
D:/xilinx/Vitis/2024.2/include/etc/ap_fixed_base.h:2374:1: note: candidate function [with _AP_W = 16, _AP_I = 8, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]
ALL_AF_OP_WITH_INT(char, 8, CHAR_IS_SIGNED)
^
D:/xilinx/Vitis/2024.2/include/etc/ap_fixed_base.h:2348:3: note: expanded from macro 'ALL_AF_OP_WITH_INT'
  AF_BIN_OP_WITH_INT(*, C_TYPE, (BITS), (SIGN), mult)     \
  ^
D:/xilinx/Vitis/2024.2/include/etc/ap_fixed_base.h:2303:3: note: expanded from macro 'AF_BIN_OP_WITH_INT'
  operator BIN_OP(                                                          \
  ^
D:/xilinx/Vitis/2024.2/include/etc/ap_fixed_base.h:2375:1: note: candidate function [with _AP_W = 16, _AP_I = 8, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]
ALL_AF_OP_WITH_INT(signed char, 8, true)
^
D:/xilinx/Vitis/2024.2/include/etc/ap_fixed_base.h:2348:3: note: expanded from macro 'ALL_AF_OP_WITH_INT'
  AF_BIN_OP_WITH_INT(*, C_TYPE, (BITS), (SIGN), mult)     \
  ^
D:/xilinx/Vitis/2024.2/include/etc/ap_fixed_base.h:2303:3: note: expanded from macro 'AF_BIN_OP_WITH_INT'
  operator BIN_OP(                                                          \
  ^
D:/xilinx/Vitis/2024.2/include/etc/ap_fixed_base.h:2376:1: note: candidate function [with _AP_W = 16, _AP_I = 8, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]
ALL_AF_OP_WITH_INT(unsigned char, 8, false)
^
D:/xilinx/Vitis/2024.2/include/etc/ap_fixed_base.h:2348:3: note: expanded from macro 'ALL_AF_OP_WITH_INT'
  AF_BIN_OP_WITH_INT(*, C_TYPE, (BITS), (SIGN), mult)     \
  ^
D:/xilinx/Vitis/2024.2/include/etc/ap_fixed_base.h:2303:3: note: expanded from macro 'AF_BIN_OP_WITH_INT'
  operator BIN_OP(                                                          \
  ^
D:/xilinx/Vitis/2024.2/include/etc/ap_fixed_base.h:2377:1: note: candidate function [with _AP_W = 16, _AP_I = 8, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]
ALL_AF_OP_WITH_INT(short, _AP_SIZE_short, true)
^
D:/xilinx/Vitis/2024.2/include/etc/ap_fixed_base.h:2348:3: note: expanded from macro 'ALL_AF_OP_WITH_INT'
  AF_BIN_OP_WITH_INT(*, C_TYPE, (BITS), (SIGN), mult)     \
  ^
D:/xilinx/Vitis/2024.2/include/etc/ap_fixed_base.h:2303:3: note: expanded from macro 'AF_BIN_OP_WITH_INT'
  operator BIN_OP(                                                          \
  ^
D:/xilinx/Vitis/2024.2/include/etc/ap_fixed_base.h:2378:1: note: candidate function [with _AP_W = 16, _AP_I = 8, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]
ALL_AF_OP_WITH_INT(unsigned short, _AP_SIZE_short, false)
^
D:/xilinx/Vitis/2024.2/include/etc/ap_fixed_base.h:2348:3: note: expanded from macro 'ALL_AF_OP_WITH_INT'
  AF_BIN_OP_WITH_INT(*, C_TYPE, (BITS), (SIGN), mult)     \
  ^
D:/xilinx/Vitis/2024.2/include/etc/ap_fixed_base.h:2303:3: note: expanded from macro 'AF_BIN_OP_WITH_INT'
  operator BIN_OP(                                                          \
  ^
D:/xilinx/Vitis/2024.2/include/etc/ap_fixed_base.h:2379:1: note: candidate function [with _AP_W = 16, _AP_I = 8, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]
ALL_AF_OP_WITH_INT(int, _AP_SIZE_int, true)
^
D:/xilinx/Vitis/2024.2/include/etc/ap_fixed_base.h:2348:3: note: expanded from macro 'ALL_AF_OP_WITH_INT'
  AF_BIN_OP_WITH_INT(*, C_TYPE, (BITS), (SIGN), mult)     \
  ^
D:/xilinx/Vitis/2024.2/include/etc/ap_fixed_base.h:2303:3: note: expanded from macro 'AF_BIN_OP_WITH_INT'
  operator BIN_OP(                                                          \
  ^
D:/xilinx/Vitis/2024.2/include/etc/ap_fixed_base.h:2380:1: note: candidate function [with _AP_W = 16, _AP_I = 8, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]
ALL_AF_OP_WITH_INT(unsigned int, _AP_SIZE_int, false)
^
D:/xilinx/Vitis/2024.2/include/etc/ap_fixed_base.h:2348:3: note: expanded from macro 'ALL_AF_OP_WITH_INT'
  AF_BIN_OP_WITH_INT(*, C_TYPE, (BITS), (SIGN), mult)     \
  ^
D:/xilinx/Vitis/2024.2/include/etc/ap_fixed_base.h:2303:3: note: expanded from macro 'AF_BIN_OP_WITH_INT'
  operator BIN_OP(                                                          \
  ^
D:/xilinx/Vitis/2024.2/include/etc/ap_fixed_base.h:2381:1: note: candidate function [with _AP_W = 16, _AP_I = 8, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]
ALL_AF_OP_WITH_INT(long, _AP_SIZE_long, true)
^
D:/xilinx/Vitis/2024.2/include/etc/ap_fixed_base.h:2348:3: note: expanded from macro 'ALL_AF_OP_WITH_INT'
  AF_BIN_OP_WITH_INT(*, C_TYPE, (BITS), (SIGN), mult)     \
  ^
D:/xilinx/Vitis/2024.2/include/etc/ap_fixed_base.h:2303:3: note: expanded from macro 'AF_BIN_OP_WITH_INT'
  operator BIN_OP(                                                          \
  ^
D:/xilinx/Vitis/2024.2/include/etc/ap_fixed_base.h:2382:1: note: candidate function [with _AP_W = 16, _AP_I = 8, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]
ALL_AF_OP_WITH_INT(unsigned long, _AP_SIZE_long, false)
^
D:/xilinx/Vitis/2024.2/include/etc/ap_fixed_base.h:2348:3: note: expanded from macro 'ALL_AF_OP_WITH_INT'
  AF_BIN_OP_WITH_INT(*, C_TYPE, (BITS), (SIGN), mult)     \
  ^
D:/xilinx/Vitis/2024.2/include/etc/ap_fixed_base.h:2303:3: note: expanded from macro 'AF_BIN_OP_WITH_INT'
  operator BIN_OP(                                                          \
  ^
D:/xilinx/Vitis/2024.2/include/etc/ap_fixed_base.h:2383:1: note: candidate function [with _AP_W = 16, _AP_I = 8, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]
ALL_AF_OP_WITH_INT(ap_slong, _AP_SIZE_ap_slong, true)
^
D:/xilinx/Vitis/2024.2/include/etc/ap_fixed_base.h:2348:3: note: expanded from macro 'ALL_AF_OP_WITH_INT'
  AF_BIN_OP_WITH_INT(*, C_TYPE, (BITS), (SIGN), mult)     \
  ^
D:/xilinx/Vitis/2024.2/include/etc/ap_fixed_base.h:2303:3: note: expanded from macro 'AF_BIN_OP_WITH_INT'
  operator BIN_OP(                                                          \
  ^
D:/xilinx/Vitis/2024.2/include/etc/ap_fixed_base.h:2384:1: note: candidate function [with _AP_W = 16, _AP_I = 8, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0]
ALL_AF_OP_WITH_INT(ap_ulong, _AP_SIZE_ap_slong, false)
^
D:/xilinx/Vitis/2024.2/include/etc/ap_fixed_base.h:2348:3: note: expanded from macro 'ALL_AF_OP_WITH_INT'
  AF_BIN_OP_WITH_INT(*, C_TYPE, (BITS), (SIGN), mult)     \
  ^
D:/xilinx/Vitis/2024.2/include/etc/ap_fixed_base.h:2303:3: note: expanded from macro 'AF_BIN_OP_WITH_INT'
  operator BIN_OP(                                                          \
  ^
../../../../lstm_new.cpp:14:23: note: built-in candidate operator*(double, float)
    return 0.5 + 0.25 * x;
                      ^
../../../../lstm_new.cpp:14:23: note: built-in candidate operator*(double, double)
../../../../lstm_new.cpp:14:23: note: built-in candidate operator*(double, long double)
../../../../lstm_new.cpp:14:23: note: built-in candidate operator*(double, __float128)
../../../../lstm_new.cpp:14:23: note: built-in candidate operator*(double, int)
../../../../lstm_new.cpp:14:23: note: built-in candidate operator*(double, long)
../../../../lstm_new.cpp:14:23: note: built-in candidate operator*(double, long long)
../../../../lstm_new.cpp:14:23: note: built-in candidate operator*(double, __int128)
../../../../lstm_new.cpp:14:23: note: built-in candidate operator*(double, unsigned int)
../../../../lstm_new.cpp:14:23: note: built-in candidate operator*(double, unsigned long)
../../../../lstm_new.cpp:14:23: note: built-in candidate operator*(double, unsigned long long)
../../../../lstm_new.cpp:14:23: note: built-in candidate operator*(double, unsigned __int128)
1 warning and 1 error generated.
make: *** [obj/lstm_new.o] Error 1
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
ERROR: 4
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.055 seconds; peak allocated memory: 162.781 MB.
