$comment
	File created using the following command:
		vcd file LogicalStep_Lab3.msim.vcd -direction
$end
$date
	Sun Mar 12 16:05:14 2023
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module LogicalStep_Lab3_top_vlg_vec_tst $end
$var reg 1 ! clkin_50 $end
$var reg 4 " pb_n [3:0] $end
$var reg 8 # sw [7:0] $end
$var wire 1 $ leds [7] $end
$var wire 1 % leds [6] $end
$var wire 1 & leds [5] $end
$var wire 1 ' leds [4] $end
$var wire 1 ( leds [3] $end
$var wire 1 ) leds [2] $end
$var wire 1 * leds [1] $end
$var wire 1 + leds [0] $end
$var wire 1 , seg7_char1 $end
$var wire 1 - seg7_char2 $end
$var wire 1 . seg7_data [6] $end
$var wire 1 / seg7_data [5] $end
$var wire 1 0 seg7_data [4] $end
$var wire 1 1 seg7_data [3] $end
$var wire 1 2 seg7_data [2] $end
$var wire 1 3 seg7_data [1] $end
$var wire 1 4 seg7_data [0] $end

$scope module i1 $end
$var wire 1 5 gnd $end
$var wire 1 6 vcc $end
$var wire 1 7 unknown $end
$var tri1 1 8 devclrn $end
$var tri1 1 9 devpor $end
$var tri1 1 : devoe $end
$var wire 1 ; pb_n[1]~input_o $end
$var wire 1 < pb_n[2]~input_o $end
$var wire 1 = pb_n[3]~input_o $end
$var wire 1 > ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 ? ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 @ ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 A seg7_data[1]~output_o $end
$var wire 1 B seg7_data[5]~output_o $end
$var wire 1 C seg7_data[6]~output_o $end
$var wire 1 D leds[0]~output_o $end
$var wire 1 E leds[1]~output_o $end
$var wire 1 F leds[2]~output_o $end
$var wire 1 G leds[3]~output_o $end
$var wire 1 H leds[4]~output_o $end
$var wire 1 I leds[5]~output_o $end
$var wire 1 J leds[6]~output_o $end
$var wire 1 K leds[7]~output_o $end
$var wire 1 L seg7_data[0]~output_o $end
$var wire 1 M seg7_data[2]~output_o $end
$var wire 1 N seg7_data[3]~output_o $end
$var wire 1 O seg7_data[4]~output_o $end
$var wire 1 P seg7_char1~output_o $end
$var wire 1 Q seg7_char2~output_o $end
$var wire 1 R sw[6]~input_o $end
$var wire 1 S sw[4]~input_o $end
$var wire 1 T sw[7]~input_o $end
$var wire 1 U sw[5]~input_o $end
$var wire 1 V inst2|Mux5~0_combout $end
$var wire 1 W clkin_50~input_o $end
$var wire 1 X clkin_50~inputclkctrl_outclk $end
$var wire 1 Y inst3|clk_proc:COUNT[0]~0_combout $end
$var wire 1 Z inst3|clk_proc:COUNT[0]~q $end
$var wire 1 [ inst3|clk_proc:COUNT[1]~1_combout $end
$var wire 1 \ inst3|clk_proc:COUNT[1]~q $end
$var wire 1 ] inst3|clk_proc:COUNT[1]~2 $end
$var wire 1 ^ inst3|clk_proc:COUNT[2]~1_combout $end
$var wire 1 _ inst3|clk_proc:COUNT[2]~q $end
$var wire 1 ` inst3|clk_proc:COUNT[2]~2 $end
$var wire 1 a inst3|clk_proc:COUNT[3]~1_combout $end
$var wire 1 b inst3|clk_proc:COUNT[3]~q $end
$var wire 1 c inst3|clk_proc:COUNT[3]~2 $end
$var wire 1 d inst3|clk_proc:COUNT[4]~1_combout $end
$var wire 1 e inst3|clk_proc:COUNT[4]~q $end
$var wire 1 f inst3|clk_proc:COUNT[4]~2 $end
$var wire 1 g inst3|clk_proc:COUNT[5]~1_combout $end
$var wire 1 h inst3|clk_proc:COUNT[5]~q $end
$var wire 1 i inst3|clk_proc:COUNT[5]~2 $end
$var wire 1 j inst3|clk_proc:COUNT[6]~1_combout $end
$var wire 1 k inst3|clk_proc:COUNT[6]~q $end
$var wire 1 l inst3|clk_proc:COUNT[6]~2 $end
$var wire 1 m inst3|clk_proc:COUNT[7]~1_combout $end
$var wire 1 n inst3|clk_proc:COUNT[7]~q $end
$var wire 1 o inst3|clk_proc:COUNT[7]~2 $end
$var wire 1 p inst3|clk_proc:COUNT[8]~1_combout $end
$var wire 1 q inst3|clk_proc:COUNT[8]~q $end
$var wire 1 r inst3|clk_proc:COUNT[8]~2 $end
$var wire 1 s inst3|clk_proc:COUNT[9]~1_combout $end
$var wire 1 t inst3|clk_proc:COUNT[9]~q $end
$var wire 1 u inst3|clk_proc:COUNT[9]~2 $end
$var wire 1 v inst3|clk_proc:COUNT[10]~1_combout $end
$var wire 1 w inst3|clk_proc:COUNT[10]~q $end
$var wire 1 x sw[3]~input_o $end
$var wire 1 y sw[2]~input_o $end
$var wire 1 z sw[0]~input_o $end
$var wire 1 { sw[1]~input_o $end
$var wire 1 | inst1|Mux5~0_combout $end
$var wire 1 } inst3|DOUT_TEMP[1]~0_combout $end
$var wire 1 ~ inst1|Mux1~0_combout $end
$var wire 1 !! inst2|Mux1~0_combout $end
$var wire 1 "! inst3|DOUT_TEMP[5]~1_combout $end
$var wire 1 #! inst1|Mux0~0_combout $end
$var wire 1 $! inst2|Mux0~0_combout $end
$var wire 1 %! inst3|DOUT_TEMP[6]~2_combout $end
$var wire 1 &! pb_n[0]~input_o $end
$var wire 1 '! inst5|sreg~12_combout $end
$var wire 1 (! inst5|sreg~14_combout $end
$var wire 1 )! inst5|sreg~11_combout $end
$var wire 1 *! inst5|sreg~5_combout $end
$var wire 1 +! inst5|sreg~10_combout $end
$var wire 1 ,! inst5|sreg~9_combout $end
$var wire 1 -! inst5|sreg~8_combout $end
$var wire 1 .! inst5|sreg~7_combout $end
$var wire 1 /! inst5|sreg~6_combout $end
$var wire 1 0! inst5|sreg~4_combout $end
$var wire 1 1! inst5|sreg~13_combout $end
$var wire 1 2! inst1|Mux6~0_combout $end
$var wire 1 3! inst2|Mux6~0_combout $end
$var wire 1 4! inst3|DOUT[0]~0_combout $end
$var wire 1 5! inst2|Mux4~0_combout $end
$var wire 1 6! inst1|Mux4~0_combout $end
$var wire 1 7! inst3|DOUT[2]~2_combout $end
$var wire 1 8! inst1|Mux3~0_combout $end
$var wire 1 9! inst2|Mux3~0_combout $end
$var wire 1 :! inst3|DOUT[3]~3_combout $end
$var wire 1 ;! inst2|Mux2~0_combout $end
$var wire 1 <! inst1|Mux2~0_combout $end
$var wire 1 =! inst3|DOUT[4]~4_combout $end
$var wire 1 >! inst5|sreg [7] $end
$var wire 1 ?! inst5|sreg [6] $end
$var wire 1 @! inst5|sreg [5] $end
$var wire 1 A! inst5|sreg [4] $end
$var wire 1 B! inst5|sreg [3] $end
$var wire 1 C! inst5|sreg [2] $end
$var wire 1 D! inst5|sreg [1] $end
$var wire 1 E! inst5|sreg [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
bx0 "
bx11 #
0+
0*
0)
0(
0'
0&
0%
0$
1,
0-
x4
z3
x2
x1
x0
z/
z.
05
16
x7
18
19
1:
x;
x<
x=
0>
z?
z@
zA
zB
zC
0D
0E
0F
0G
0H
0I
0J
0K
xL
xM
xN
xO
1P
0Q
xR
xS
xT
xU
xV
0W
0X
1Y
0Z
0[
0\
0]
0^
0_
1`
0a
0b
0c
0d
0e
1f
0g
0h
0i
0j
0k
1l
0m
0n
0o
0p
0q
1r
0s
0t
0u
0v
0w
xx
xy
1z
1{
x|
x}
x~
x!!
x"!
x#!
x$!
x%!
0&!
0'!
0(!
0)!
1*!
0+!
0,!
0-!
0.!
0/!
00!
01!
x2!
x3!
x4!
x5!
x6!
x7!
x8!
x9!
x:!
x;!
x<!
x=!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
$end
#10000
1!
1W
1X
1Z
1[
0Y
#20000
0!
0W
0X
#30000
1!
1W
1X
1\
0Z
1Y
#40000
0!
0W
0X
#50000
1!
1W
1X
1Z
1]
0[
0Y
1^
#60000
bx1 "
0!
0W
1&!
0X
1'!
1(!
#70000
1!
1W
1X
1_
0\
0Z
1>!
1K
0`
0]
1$
0^
1Y
1)!
1`
1a
1^
0a
#80000
0!
0W
0X
#90000
1!
1W
1X
1Z
1?!
1J
1%
1[
0Y
1+!
#100000
0!
0W
0X
#110000
1!
1W
1X
1\
0Z
1@!
1I
1&
1Y
1,!
#120000
0!
0W
0X
#130000
1!
1W
1X
1Z
1A!
1H
1]
1'
0[
0Y
1-!
0`
0^
1a
#140000
0!
0W
0X
#150000
1!
1W
1X
1b
0_
0\
0Z
1B!
1G
1c
1`
0]
1(
0a
1^
1Y
1.!
0c
1d
1a
0^
0d
#160000
0!
0W
0X
#170000
1!
1W
1X
1Z
1C!
1F
1)
1[
0Y
1/!
#180000
0!
0W
0X
#190000
1!
1W
1X
1\
0Z
1D!
1E
10!
1*
1Y
11!
#200000
0!
0W
0X
#210000
1!
1W
1X
1Z
1E!
1D
1]
1+
0[
0Y
1^
#220000
0!
0W
0X
#230000
1!
1W
1X
1_
0\
0Z
0`
0]
0^
1Y
1c
1`
0a
1^
0c
1d
1a
0d
#240000
0!
0W
0X
#250000
1!
1W
1X
1Z
1[
0Y
#260000
0!
0W
0X
#270000
1!
1W
1X
1\
0Z
1Y
#280000
0!
0W
0X
#290000
1!
1W
1X
1Z
1]
0[
0Y
0`
0^
1c
0a
1d
#300000
0!
0W
0X
#310000
1!
1W
1X
1e
0b
0_
0\
0Z
0f
0c
1`
0]
0d
1a
1^
1Y
1f
1g
1d
0a
0^
0g
#320000
0!
0W
0X
#330000
1!
1W
1X
1Z
1[
0Y
#340000
0!
0W
0X
#350000
1!
1W
1X
1\
0Z
1Y
#360000
0!
0W
0X
#370000
1!
1W
1X
1Z
1]
0[
0Y
1^
#380000
0!
0W
0X
#390000
1!
1W
1X
1_
0\
0Z
0`
0]
0^
1Y
1`
1a
1^
0a
#400000
0!
0W
0X
#410000
1!
1W
1X
1Z
1[
0Y
#420000
0!
0W
0X
#430000
1!
1W
1X
1\
0Z
1Y
#440000
0!
0W
0X
#450000
1!
1W
1X
1Z
1]
0[
0Y
0`
0^
1a
#460000
0!
0W
0X
#470000
1!
1W
1X
1b
0_
0\
0Z
1c
1`
0]
0a
1^
1Y
0f
0c
0d
1a
0^
1f
1g
1d
0g
#480000
0!
0W
0X
#490000
1!
1W
1X
1Z
1[
0Y
#500000
0!
0W
0X
#510000
1!
1W
1X
1\
0Z
1Y
#520000
0!
0W
0X
#530000
1!
1W
1X
1Z
1]
0[
0Y
1^
#540000
0!
0W
0X
#550000
1!
1W
1X
1_
0\
0Z
0`
0]
0^
1Y
1c
1`
0a
1^
0f
0c
0d
1a
1f
1g
1d
0g
#560000
0!
0W
0X
#570000
1!
1W
1X
1Z
1[
0Y
#580000
0!
0W
0X
#590000
1!
1W
1X
1\
0Z
1Y
#600000
0!
0W
0X
#610000
1!
1W
1X
1Z
1]
0[
0Y
0`
0^
1c
0a
0f
0d
1g
#620000
0!
0W
0X
#630000
1!
1W
1X
1h
0e
0b
0_
0\
0Z
1i
1f
0c
1`
0]
0g
1d
1a
1^
1Y
0i
1j
1g
0d
0a
0^
0j
#640000
bx01 #
0!
0W
0{
0X
06!
00!
01!
#650000
1!
1W
1X
1Z
0E!
0D
0+
1[
0Y
0/!
#660000
0!
0W
0X
#670000
1!
1W
1X
1\
0Z
0D!
0E
0*
1Y
0.!
#680000
0!
0W
0X
#690000
1!
1W
1X
1Z
0C!
0F
1]
0)
0[
0Y
0-!
1^
#700000
0!
0W
0X
#710000
1!
1W
1X
1_
0\
0Z
0B!
0G
0`
0]
0(
0^
1Y
0,!
1`
1a
1^
0a
#720000
0!
0W
0X
#730000
1!
1W
1X
1Z
0A!
0H
0'
1[
0Y
0+!
#740000
0!
0W
0X
#750000
1!
1W
1X
1\
0Z
0@!
0I
0&
1Y
0)!
#760000
0!
0W
0X
#770000
1!
1W
1X
1Z
0?!
0J
1]
0'!
0%
0[
0Y
0`
0^
0(!
1a
#780000
0!
0W
0X
#790000
1!
1W
1X
1b
0_
0\
0Z
0>!
0K
1c
1`
0]
0$
0a
1^
1Y
0c
1d
1a
0^
0d
#800000
0!
0W
0X
#810000
1!
1W
1X
1Z
1[
0Y
#820000
0!
0W
0X
#830000
1!
1W
1X
1\
0Z
1Y
#840000
0!
0W
0X
#850000
1!
1W
1X
1Z
1]
0[
0Y
1^
#860000
0!
0W
0X
#870000
1!
1W
1X
1_
0\
0Z
0`
0]
0^
1Y
1c
1`
0a
1^
0c
1d
1a
0d
#880000
0!
0W
0X
#890000
1!
1W
1X
1Z
1[
0Y
#900000
0!
0W
0X
#910000
1!
1W
1X
1\
0Z
1Y
#920000
0!
0W
0X
#930000
1!
1W
1X
1Z
1]
0[
0Y
0`
0^
1c
0a
1d
#940000
0!
0W
0X
#950000
1!
1W
1X
1e
0b
0_
0\
0Z
0f
0c
1`
0]
0d
1a
1^
1Y
1i
1f
0g
1d
0a
0^
0i
1j
1g
0j
#960000
0!
0W
0X
#970000
1!
1W
1X
1Z
1[
0Y
#980000
0!
0W
0X
#990000
1!
1W
1X
1\
0Z
1Y
#1000000
