{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690797432133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690797432138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 31 17:57:12 2023 " "Processing started: Mon Jul 31 17:57:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690797432138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690797432138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off udp_rx -c udp_rx " "Command: quartus_map --read_settings_files=on --write_settings_files=off udp_rx -c udp_rx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690797432138 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1690797432381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1690797432381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/04_udp_rx/rtl/ip_checksum.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/04_udp_rx/rtl/ip_checksum.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_checksum " "Found entity 1: ip_checksum" {  } { { "../rtl/ip_checksum.v" "" { Text "H:/FPGA/cyclone source/04_udp_rx/rtl/ip_checksum.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690797439125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690797439125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/04_udp_rx/rtl/crc32_d8.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/04_udp_rx/rtl/crc32_d8.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32_d8 " "Found entity 1: crc32_d8" {  } { { "../rtl/crc32_d8.v" "" { Text "H:/FPGA/cyclone source/04_udp_rx/rtl/crc32_d8.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690797439127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690797439127 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB ../rtl/eth_udp_rx_gmii.v(35) " "Unrecognized synthesis attribute \"IOB\" at ../rtl/eth_udp_rx_gmii.v(35)" {  } { { "../rtl/eth_udp_rx_gmii.v" "" { Text "H:/FPGA/cyclone source/04_udp_rx/rtl/eth_udp_rx_gmii.v" 35 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690797439128 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB ../rtl/eth_udp_rx_gmii.v(36) " "Unrecognized synthesis attribute \"IOB\" at ../rtl/eth_udp_rx_gmii.v(36)" {  } { { "../rtl/eth_udp_rx_gmii.v" "" { Text "H:/FPGA/cyclone source/04_udp_rx/rtl/eth_udp_rx_gmii.v" 36 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690797439128 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "eth_udp_rx_gmii.v(290) " "Verilog HDL information at eth_udp_rx_gmii.v(290): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/eth_udp_rx_gmii.v" "" { Text "H:/FPGA/cyclone source/04_udp_rx/rtl/eth_udp_rx_gmii.v" 290 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1690797439129 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \"end\" eth_udp_rx_gmii.v(479) " "Verilog HDL syntax error at eth_udp_rx_gmii.v(479) near text: \"endmodule\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../rtl/eth_udp_rx_gmii.v" "" { Text "H:/FPGA/cyclone source/04_udp_rx/rtl/eth_udp_rx_gmii.v" 479 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1690797439129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/04_udp_rx/rtl/eth_udp_rx_gmii.v 0 0 " "Found 0 design units, including 0 entities, in source file /fpga/cyclone source/04_udp_rx/rtl/eth_udp_rx_gmii.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690797439129 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690797439201 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 31 17:57:19 2023 " "Processing ended: Mon Jul 31 17:57:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690797439201 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690797439201 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690797439201 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1690797439201 ""}
