
STM32F7_ADS1256_MultiCh.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c1d4  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000378  0800c3d8  0800c3d8  0001c3d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c750  0800c750  000201f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800c750  0800c750  0001c750  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c758  0800c758  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c758  0800c758  0001c758  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c75c  0800c75c  0001c75c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0800c760  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000aca0  20000200  0800c950  00020200  2**5
                  ALLOC
 10 ._user_heap_stack 00000600  2000aea0  0800c950  0002aea0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000184ba  00000000  00000000  0002021e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003684  00000000  00000000  000386d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000011c0  00000000  00000000  0003bd60  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001048  00000000  00000000  0003cf20  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000287e6  00000000  00000000  0003df68  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00010434  00000000  00000000  0006674e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0010382e  00000000  00000000  00076b82  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0017a3b0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000053fc  00000000  00000000  0017a42c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000200 	.word	0x20000200
 800021c:	00000000 	.word	0x00000000
 8000220:	0800c3bc 	.word	0x0800c3bc

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000204 	.word	0x20000204
 800023c:	0800c3bc 	.word	0x0800c3bc

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b972 	b.w	80005ec <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	4688      	mov	r8, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14b      	bne.n	80003c6 <__udivmoddi4+0xa6>
 800032e:	428a      	cmp	r2, r1
 8000330:	4615      	mov	r5, r2
 8000332:	d967      	bls.n	8000404 <__udivmoddi4+0xe4>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0720 	rsb	r7, r2, #32
 800033e:	fa01 f302 	lsl.w	r3, r1, r2
 8000342:	fa20 f707 	lsr.w	r7, r0, r7
 8000346:	4095      	lsls	r5, r2
 8000348:	ea47 0803 	orr.w	r8, r7, r3
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbb8 f7fe 	udiv	r7, r8, lr
 8000358:	fa1f fc85 	uxth.w	ip, r5
 800035c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000360:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000364:	fb07 f10c 	mul.w	r1, r7, ip
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18eb      	adds	r3, r5, r3
 800036e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000372:	f080 811b 	bcs.w	80005ac <__udivmoddi4+0x28c>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8118 	bls.w	80005ac <__udivmoddi4+0x28c>
 800037c:	3f02      	subs	r7, #2
 800037e:	442b      	add	r3, r5
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0fe 	udiv	r0, r3, lr
 8000388:	fb0e 3310 	mls	r3, lr, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fc0c 	mul.w	ip, r0, ip
 8000394:	45a4      	cmp	ip, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	192c      	adds	r4, r5, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8107 	bcs.w	80005b0 <__udivmoddi4+0x290>
 80003a2:	45a4      	cmp	ip, r4
 80003a4:	f240 8104 	bls.w	80005b0 <__udivmoddi4+0x290>
 80003a8:	3802      	subs	r0, #2
 80003aa:	442c      	add	r4, r5
 80003ac:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003b0:	eba4 040c 	sub.w	r4, r4, ip
 80003b4:	2700      	movs	r7, #0
 80003b6:	b11e      	cbz	r6, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c6 4300 	strd	r4, r3, [r6]
 80003c0:	4639      	mov	r1, r7
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0xbe>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80eb 	beq.w	80005a6 <__udivmoddi4+0x286>
 80003d0:	2700      	movs	r7, #0
 80003d2:	e9c6 0100 	strd	r0, r1, [r6]
 80003d6:	4638      	mov	r0, r7
 80003d8:	4639      	mov	r1, r7
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f783 	clz	r7, r3
 80003e2:	2f00      	cmp	r7, #0
 80003e4:	d147      	bne.n	8000476 <__udivmoddi4+0x156>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0xd0>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80fa 	bhi.w	80005e4 <__udivmoddi4+0x2c4>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0303 	sbc.w	r3, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	4698      	mov	r8, r3
 80003fa:	2e00      	cmp	r6, #0
 80003fc:	d0e0      	beq.n	80003c0 <__udivmoddi4+0xa0>
 80003fe:	e9c6 4800 	strd	r4, r8, [r6]
 8000402:	e7dd      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000404:	b902      	cbnz	r2, 8000408 <__udivmoddi4+0xe8>
 8000406:	deff      	udf	#255	; 0xff
 8000408:	fab2 f282 	clz	r2, r2
 800040c:	2a00      	cmp	r2, #0
 800040e:	f040 808f 	bne.w	8000530 <__udivmoddi4+0x210>
 8000412:	1b49      	subs	r1, r1, r5
 8000414:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000418:	fa1f f885 	uxth.w	r8, r5
 800041c:	2701      	movs	r7, #1
 800041e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000422:	0c23      	lsrs	r3, r4, #16
 8000424:	fb0e 111c 	mls	r1, lr, ip, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb08 f10c 	mul.w	r1, r8, ip
 8000430:	4299      	cmp	r1, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x124>
 8000434:	18eb      	adds	r3, r5, r3
 8000436:	f10c 30ff 	add.w	r0, ip, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4299      	cmp	r1, r3
 800043e:	f200 80cd 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 8000442:	4684      	mov	ip, r0
 8000444:	1a59      	subs	r1, r3, r1
 8000446:	b2a3      	uxth	r3, r4
 8000448:	fbb1 f0fe 	udiv	r0, r1, lr
 800044c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000450:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000454:	fb08 f800 	mul.w	r8, r8, r0
 8000458:	45a0      	cmp	r8, r4
 800045a:	d907      	bls.n	800046c <__udivmoddi4+0x14c>
 800045c:	192c      	adds	r4, r5, r4
 800045e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000462:	d202      	bcs.n	800046a <__udivmoddi4+0x14a>
 8000464:	45a0      	cmp	r8, r4
 8000466:	f200 80b6 	bhi.w	80005d6 <__udivmoddi4+0x2b6>
 800046a:	4618      	mov	r0, r3
 800046c:	eba4 0408 	sub.w	r4, r4, r8
 8000470:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000474:	e79f      	b.n	80003b6 <__udivmoddi4+0x96>
 8000476:	f1c7 0c20 	rsb	ip, r7, #32
 800047a:	40bb      	lsls	r3, r7
 800047c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000480:	ea4e 0e03 	orr.w	lr, lr, r3
 8000484:	fa01 f407 	lsl.w	r4, r1, r7
 8000488:	fa20 f50c 	lsr.w	r5, r0, ip
 800048c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000490:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000494:	4325      	orrs	r5, r4
 8000496:	fbb3 f9f8 	udiv	r9, r3, r8
 800049a:	0c2c      	lsrs	r4, r5, #16
 800049c:	fb08 3319 	mls	r3, r8, r9, r3
 80004a0:	fa1f fa8e 	uxth.w	sl, lr
 80004a4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004a8:	fb09 f40a 	mul.w	r4, r9, sl
 80004ac:	429c      	cmp	r4, r3
 80004ae:	fa02 f207 	lsl.w	r2, r2, r7
 80004b2:	fa00 f107 	lsl.w	r1, r0, r7
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1e 0303 	adds.w	r3, lr, r3
 80004bc:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c0:	f080 8087 	bcs.w	80005d2 <__udivmoddi4+0x2b2>
 80004c4:	429c      	cmp	r4, r3
 80004c6:	f240 8084 	bls.w	80005d2 <__udivmoddi4+0x2b2>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4473      	add	r3, lr
 80004d0:	1b1b      	subs	r3, r3, r4
 80004d2:	b2ad      	uxth	r5, r5
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3310 	mls	r3, r8, r0, r3
 80004dc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004e0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004e4:	45a2      	cmp	sl, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80004f0:	d26b      	bcs.n	80005ca <__udivmoddi4+0x2aa>
 80004f2:	45a2      	cmp	sl, r4
 80004f4:	d969      	bls.n	80005ca <__udivmoddi4+0x2aa>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4474      	add	r4, lr
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000502:	eba4 040a 	sub.w	r4, r4, sl
 8000506:	454c      	cmp	r4, r9
 8000508:	46c2      	mov	sl, r8
 800050a:	464b      	mov	r3, r9
 800050c:	d354      	bcc.n	80005b8 <__udivmoddi4+0x298>
 800050e:	d051      	beq.n	80005b4 <__udivmoddi4+0x294>
 8000510:	2e00      	cmp	r6, #0
 8000512:	d069      	beq.n	80005e8 <__udivmoddi4+0x2c8>
 8000514:	ebb1 050a 	subs.w	r5, r1, sl
 8000518:	eb64 0403 	sbc.w	r4, r4, r3
 800051c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000520:	40fd      	lsrs	r5, r7
 8000522:	40fc      	lsrs	r4, r7
 8000524:	ea4c 0505 	orr.w	r5, ip, r5
 8000528:	e9c6 5400 	strd	r5, r4, [r6]
 800052c:	2700      	movs	r7, #0
 800052e:	e747      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000530:	f1c2 0320 	rsb	r3, r2, #32
 8000534:	fa20 f703 	lsr.w	r7, r0, r3
 8000538:	4095      	lsls	r5, r2
 800053a:	fa01 f002 	lsl.w	r0, r1, r2
 800053e:	fa21 f303 	lsr.w	r3, r1, r3
 8000542:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000546:	4338      	orrs	r0, r7
 8000548:	0c01      	lsrs	r1, r0, #16
 800054a:	fbb3 f7fe 	udiv	r7, r3, lr
 800054e:	fa1f f885 	uxth.w	r8, r5
 8000552:	fb0e 3317 	mls	r3, lr, r7, r3
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb07 f308 	mul.w	r3, r7, r8
 800055e:	428b      	cmp	r3, r1
 8000560:	fa04 f402 	lsl.w	r4, r4, r2
 8000564:	d907      	bls.n	8000576 <__udivmoddi4+0x256>
 8000566:	1869      	adds	r1, r5, r1
 8000568:	f107 3cff 	add.w	ip, r7, #4294967295
 800056c:	d22f      	bcs.n	80005ce <__udivmoddi4+0x2ae>
 800056e:	428b      	cmp	r3, r1
 8000570:	d92d      	bls.n	80005ce <__udivmoddi4+0x2ae>
 8000572:	3f02      	subs	r7, #2
 8000574:	4429      	add	r1, r5
 8000576:	1acb      	subs	r3, r1, r3
 8000578:	b281      	uxth	r1, r0
 800057a:	fbb3 f0fe 	udiv	r0, r3, lr
 800057e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000582:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000586:	fb00 f308 	mul.w	r3, r0, r8
 800058a:	428b      	cmp	r3, r1
 800058c:	d907      	bls.n	800059e <__udivmoddi4+0x27e>
 800058e:	1869      	adds	r1, r5, r1
 8000590:	f100 3cff 	add.w	ip, r0, #4294967295
 8000594:	d217      	bcs.n	80005c6 <__udivmoddi4+0x2a6>
 8000596:	428b      	cmp	r3, r1
 8000598:	d915      	bls.n	80005c6 <__udivmoddi4+0x2a6>
 800059a:	3802      	subs	r0, #2
 800059c:	4429      	add	r1, r5
 800059e:	1ac9      	subs	r1, r1, r3
 80005a0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005a4:	e73b      	b.n	800041e <__udivmoddi4+0xfe>
 80005a6:	4637      	mov	r7, r6
 80005a8:	4630      	mov	r0, r6
 80005aa:	e709      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005ac:	4607      	mov	r7, r0
 80005ae:	e6e7      	b.n	8000380 <__udivmoddi4+0x60>
 80005b0:	4618      	mov	r0, r3
 80005b2:	e6fb      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b4:	4541      	cmp	r1, r8
 80005b6:	d2ab      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005b8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005bc:	eb69 020e 	sbc.w	r2, r9, lr
 80005c0:	3801      	subs	r0, #1
 80005c2:	4613      	mov	r3, r2
 80005c4:	e7a4      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c6:	4660      	mov	r0, ip
 80005c8:	e7e9      	b.n	800059e <__udivmoddi4+0x27e>
 80005ca:	4618      	mov	r0, r3
 80005cc:	e795      	b.n	80004fa <__udivmoddi4+0x1da>
 80005ce:	4667      	mov	r7, ip
 80005d0:	e7d1      	b.n	8000576 <__udivmoddi4+0x256>
 80005d2:	4681      	mov	r9, r0
 80005d4:	e77c      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d6:	3802      	subs	r0, #2
 80005d8:	442c      	add	r4, r5
 80005da:	e747      	b.n	800046c <__udivmoddi4+0x14c>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	442b      	add	r3, r5
 80005e2:	e72f      	b.n	8000444 <__udivmoddi4+0x124>
 80005e4:	4638      	mov	r0, r7
 80005e6:	e708      	b.n	80003fa <__udivmoddi4+0xda>
 80005e8:	4637      	mov	r7, r6
 80005ea:	e6e9      	b.n	80003c0 <__udivmoddi4+0xa0>

080005ec <__aeabi_idiv0>:
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop

080005f0 <arm_max_f32>:
void arm_max_f32(
  float32_t * pSrc,
  uint32_t blockSize,
  float32_t * pResult,
  uint32_t * pIndex)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b08b      	sub	sp, #44	; 0x2c
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	60f8      	str	r0, [r7, #12]
 80005f8:	60b9      	str	r1, [r7, #8]
 80005fa:	607a      	str	r2, [r7, #4]
 80005fc:	603b      	str	r3, [r7, #0]
  /* Run the below code for Cortex-M4 and Cortex-M3 */
  float32_t maxVal1, maxVal2, out;               /* Temporary variables to store the output value. */
  uint32_t blkCnt, outIndex, count;              /* loop counter */

  /* Initialise the count value. */
  count = 0u;
 80005fe:	2300      	movs	r3, #0
 8000600:	61bb      	str	r3, [r7, #24]
  /* Initialise the index value to zero. */
  outIndex = 0u;
 8000602:	2300      	movs	r3, #0
 8000604:	61fb      	str	r3, [r7, #28]
  /* Load first input value that act as reference value for comparision */
  out = *pSrc++;
 8000606:	68fb      	ldr	r3, [r7, #12]
 8000608:	1d1a      	adds	r2, r3, #4
 800060a:	60fa      	str	r2, [r7, #12]
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;
 8000610:	68bb      	ldr	r3, [r7, #8]
 8000612:	3b01      	subs	r3, #1
 8000614:	089b      	lsrs	r3, r3, #2
 8000616:	623b      	str	r3, [r7, #32]

  /* Run the below code for Cortex-M4 and Cortex-M3 */
  while(blkCnt > 0u)
 8000618:	e051      	b.n	80006be <arm_max_f32+0xce>
  {
    /* Initialize maxVal to the next consecutive values one by one */
    maxVal1 = *pSrc++;
 800061a:	68fb      	ldr	r3, [r7, #12]
 800061c:	1d1a      	adds	r2, r3, #4
 800061e:	60fa      	str	r2, [r7, #12]
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	617b      	str	r3, [r7, #20]

    maxVal2 = *pSrc++;
 8000624:	68fb      	ldr	r3, [r7, #12]
 8000626:	1d1a      	adds	r2, r3, #4
 8000628:	60fa      	str	r2, [r7, #12]
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	613b      	str	r3, [r7, #16]

    /* compare for the maximum value */
    if(out < maxVal1)
 800062e:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8000632:	edd7 7a05 	vldr	s15, [r7, #20]
 8000636:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800063a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800063e:	d504      	bpl.n	800064a <arm_max_f32+0x5a>
    {
      /* Update the maximum value and its index */
      out = maxVal1;
 8000640:	697b      	ldr	r3, [r7, #20]
 8000642:	627b      	str	r3, [r7, #36]	; 0x24
      outIndex = count + 1u;
 8000644:	69bb      	ldr	r3, [r7, #24]
 8000646:	3301      	adds	r3, #1
 8000648:	61fb      	str	r3, [r7, #28]
    }

    maxVal1 = *pSrc++;
 800064a:	68fb      	ldr	r3, [r7, #12]
 800064c:	1d1a      	adds	r2, r3, #4
 800064e:	60fa      	str	r2, [r7, #12]
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	617b      	str	r3, [r7, #20]

    /* compare for the maximum value */
    if(out < maxVal2)
 8000654:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8000658:	edd7 7a04 	vldr	s15, [r7, #16]
 800065c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000660:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000664:	d504      	bpl.n	8000670 <arm_max_f32+0x80>
    {
      /* Update the maximum value and its index */
      out = maxVal2;
 8000666:	693b      	ldr	r3, [r7, #16]
 8000668:	627b      	str	r3, [r7, #36]	; 0x24
      outIndex = count + 2u;
 800066a:	69bb      	ldr	r3, [r7, #24]
 800066c:	3302      	adds	r3, #2
 800066e:	61fb      	str	r3, [r7, #28]
    }

    maxVal2 = *pSrc++;
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	1d1a      	adds	r2, r3, #4
 8000674:	60fa      	str	r2, [r7, #12]
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	613b      	str	r3, [r7, #16]

    /* compare for the maximum value */
    if(out < maxVal1)
 800067a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800067e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000682:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000686:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800068a:	d504      	bpl.n	8000696 <arm_max_f32+0xa6>
    {
      /* Update the maximum value and its index */
      out = maxVal1;
 800068c:	697b      	ldr	r3, [r7, #20]
 800068e:	627b      	str	r3, [r7, #36]	; 0x24
      outIndex = count + 3u;
 8000690:	69bb      	ldr	r3, [r7, #24]
 8000692:	3303      	adds	r3, #3
 8000694:	61fb      	str	r3, [r7, #28]
    }

    /* compare for the maximum value */
    if(out < maxVal2)
 8000696:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800069a:	edd7 7a04 	vldr	s15, [r7, #16]
 800069e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80006a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006a6:	d504      	bpl.n	80006b2 <arm_max_f32+0xc2>
    {
      /* Update the maximum value and its index */
      out = maxVal2;
 80006a8:	693b      	ldr	r3, [r7, #16]
 80006aa:	627b      	str	r3, [r7, #36]	; 0x24
      outIndex = count + 4u;
 80006ac:	69bb      	ldr	r3, [r7, #24]
 80006ae:	3304      	adds	r3, #4
 80006b0:	61fb      	str	r3, [r7, #28]
    }

    count += 4u;
 80006b2:	69bb      	ldr	r3, [r7, #24]
 80006b4:	3304      	adds	r3, #4
 80006b6:	61bb      	str	r3, [r7, #24]

    /* Decrement the loop counter */
    blkCnt--;
 80006b8:	6a3b      	ldr	r3, [r7, #32]
 80006ba:	3b01      	subs	r3, #1
 80006bc:	623b      	str	r3, [r7, #32]
  while(blkCnt > 0u)
 80006be:	6a3b      	ldr	r3, [r7, #32]
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d1aa      	bne.n	800061a <arm_max_f32+0x2a>
  }

  /* if (blockSize - 1u) is not multiple of 4 */
  blkCnt = (blockSize - 1u) % 4u;
 80006c4:	68bb      	ldr	r3, [r7, #8]
 80006c6:	3b01      	subs	r3, #1
 80006c8:	f003 0303 	and.w	r3, r3, #3
 80006cc:	623b      	str	r3, [r7, #32]

  blkCnt = (blockSize - 1u);

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 80006ce:	e016      	b.n	80006fe <arm_max_f32+0x10e>
  {
    /* Initialize maxVal to the next consecutive values one by one */
    maxVal1 = *pSrc++;
 80006d0:	68fb      	ldr	r3, [r7, #12]
 80006d2:	1d1a      	adds	r2, r3, #4
 80006d4:	60fa      	str	r2, [r7, #12]
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	617b      	str	r3, [r7, #20]

    /* compare for the maximum value */
    if(out < maxVal1)
 80006da:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80006de:	edd7 7a05 	vldr	s15, [r7, #20]
 80006e2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80006e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006ea:	d505      	bpl.n	80006f8 <arm_max_f32+0x108>
    {
      /* Update the maximum value and it's index */
      out = maxVal1;
 80006ec:	697b      	ldr	r3, [r7, #20]
 80006ee:	627b      	str	r3, [r7, #36]	; 0x24
      outIndex = blockSize - blkCnt;
 80006f0:	68ba      	ldr	r2, [r7, #8]
 80006f2:	6a3b      	ldr	r3, [r7, #32]
 80006f4:	1ad3      	subs	r3, r2, r3
 80006f6:	61fb      	str	r3, [r7, #28]
    }


    /* Decrement the loop counter */
    blkCnt--;
 80006f8:	6a3b      	ldr	r3, [r7, #32]
 80006fa:	3b01      	subs	r3, #1
 80006fc:	623b      	str	r3, [r7, #32]
  while(blkCnt > 0u)
 80006fe:	6a3b      	ldr	r3, [r7, #32]
 8000700:	2b00      	cmp	r3, #0
 8000702:	d1e5      	bne.n	80006d0 <arm_max_f32+0xe0>

  }

  /* Store the maximum value and it's index into destination pointers */
  *pResult = out;
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000708:	601a      	str	r2, [r3, #0]
  *pIndex = outIndex;
 800070a:	683b      	ldr	r3, [r7, #0]
 800070c:	69fa      	ldr	r2, [r7, #28]
 800070e:	601a      	str	r2, [r3, #0]
}
 8000710:	bf00      	nop
 8000712:	372c      	adds	r7, #44	; 0x2c
 8000714:	46bd      	mov	sp, r7
 8000716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071a:	4770      	bx	lr

0800071c <setDIFFChannel>:
*	parameter:
*	The return value: val
*********************************************************************************************************
*/
void setDIFFChannel(uint8_t positiveCh, uint8_t NegativeCh)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b082      	sub	sp, #8
 8000720:	af00      	add	r7, sp, #0
 8000722:	4603      	mov	r3, r0
 8000724:	460a      	mov	r2, r1
 8000726:	71fb      	strb	r3, [r7, #7]
 8000728:	4613      	mov	r3, r2
 800072a:	71bb      	strb	r3, [r7, #6]
	writeByteToReg(REG_MUX, positiveCh <<4 | NegativeCh); //xxxx1000 - AINp = positiveCh, AINn = NegativeCh
 800072c:	79fb      	ldrb	r3, [r7, #7]
 800072e:	011b      	lsls	r3, r3, #4
 8000730:	b25a      	sxtb	r2, r3
 8000732:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000736:	4313      	orrs	r3, r2
 8000738:	b25b      	sxtb	r3, r3
 800073a:	b2db      	uxtb	r3, r3
 800073c:	4619      	mov	r1, r3
 800073e:	2001      	movs	r0, #1
 8000740:	f000 f832 	bl	80007a8 <writeByteToReg>
}
 8000744:	bf00      	nop
 8000746:	3708      	adds	r7, #8
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}

0800074c <writeCMD>:
*	The return value: None
*********************************************************************************************************
*/

void writeCMD(uint8_t command)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b084      	sub	sp, #16
 8000750:	af00      	add	r7, sp, #0
 8000752:	4603      	mov	r3, r0
 8000754:	71fb      	strb	r3, [r7, #7]
	uint8_t Txbuffer[1];
	Txbuffer[0] = command;
 8000756:	79fb      	ldrb	r3, [r7, #7]
 8000758:	733b      	strb	r3, [r7, #12]
	CS_0();
 800075a:	2200      	movs	r2, #0
 800075c:	2110      	movs	r1, #16
 800075e:	4809      	ldr	r0, [pc, #36]	; (8000784 <writeCMD+0x38>)
 8000760:	f002 fbae 	bl	8002ec0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, Txbuffer ,1,50);
 8000764:	f107 010c 	add.w	r1, r7, #12
 8000768:	2332      	movs	r3, #50	; 0x32
 800076a:	2201      	movs	r2, #1
 800076c:	4806      	ldr	r0, [pc, #24]	; (8000788 <writeCMD+0x3c>)
 800076e:	f003 fda2 	bl	80042b6 <HAL_SPI_Transmit>
	CS_1();
 8000772:	2201      	movs	r2, #1
 8000774:	2110      	movs	r1, #16
 8000776:	4803      	ldr	r0, [pc, #12]	; (8000784 <writeCMD+0x38>)
 8000778:	f002 fba2 	bl	8002ec0 <HAL_GPIO_WritePin>
}
 800077c:	bf00      	nop
 800077e:	3710      	adds	r7, #16
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}
 8000784:	40020000 	.word	0x40020000
 8000788:	2000ad68 	.word	0x2000ad68

0800078c <setDataRate>:
*	parameter: pga
*	The return value: None
*********************************************************************************************************
*/
void setDataRate(uint8_t drate)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b082      	sub	sp, #8
 8000790:	af00      	add	r7, sp, #0
 8000792:	4603      	mov	r3, r0
 8000794:	71fb      	strb	r3, [r7, #7]
	writeToReg(REG_DRATE,drate);
 8000796:	79fb      	ldrb	r3, [r7, #7]
 8000798:	4619      	mov	r1, r3
 800079a:	2003      	movs	r0, #3
 800079c:	f000 f822 	bl	80007e4 <writeToReg>
}
 80007a0:	bf00      	nop
 80007a2:	3708      	adds	r7, #8
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bd80      	pop	{r7, pc}

080007a8 <writeByteToReg>:
*	parameter: register ID
*	The return value:
*********************************************************************************************************
*/
void writeByteToReg(uint8_t registerID, uint8_t value)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b084      	sub	sp, #16
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	4603      	mov	r3, r0
 80007b0:	460a      	mov	r2, r1
 80007b2:	71fb      	strb	r3, [r7, #7]
 80007b4:	4613      	mov	r3, r2
 80007b6:	71bb      	strb	r3, [r7, #6]
	uint8_t Txbuffer[3];
	Txbuffer[0] = CMD_WREG | registerID;
 80007b8:	79fb      	ldrb	r3, [r7, #7]
 80007ba:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 80007be:	b2db      	uxtb	r3, r3
 80007c0:	733b      	strb	r3, [r7, #12]
	Txbuffer[1] = 0x00;
 80007c2:	2300      	movs	r3, #0
 80007c4:	737b      	strb	r3, [r7, #13]
	Txbuffer[2] = value;
 80007c6:	79bb      	ldrb	r3, [r7, #6]
 80007c8:	73bb      	strb	r3, [r7, #14]
	HAL_SPI_Transmit_DMA(&hspi1, Txbuffer ,3);
 80007ca:	f107 030c 	add.w	r3, r7, #12
 80007ce:	2203      	movs	r2, #3
 80007d0:	4619      	mov	r1, r3
 80007d2:	4803      	ldr	r0, [pc, #12]	; (80007e0 <writeByteToReg+0x38>)
 80007d4:	f004 f8f0 	bl	80049b8 <HAL_SPI_Transmit_DMA>
	send8bit(0x00);							//2nd byte: number of byte to write = 1.
	send8bit(value);						//3rd byte: value to write to register
	*/
//	CS_1();

}
 80007d8:	bf00      	nop
 80007da:	3710      	adds	r7, #16
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	2000ad68 	.word	0x2000ad68

080007e4 <writeToReg>:


void writeToReg(uint8_t registerID, uint8_t value)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b084      	sub	sp, #16
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	4603      	mov	r3, r0
 80007ec:	460a      	mov	r2, r1
 80007ee:	71fb      	strb	r3, [r7, #7]
 80007f0:	4613      	mov	r3, r2
 80007f2:	71bb      	strb	r3, [r7, #6]
	CS_0();
 80007f4:	2200      	movs	r2, #0
 80007f6:	2110      	movs	r1, #16
 80007f8:	480f      	ldr	r0, [pc, #60]	; (8000838 <writeToReg+0x54>)
 80007fa:	f002 fb61 	bl	8002ec0 <HAL_GPIO_WritePin>
	uint8_t Txbuffer[3];
	Txbuffer[0] = CMD_WREG | registerID;
 80007fe:	79fb      	ldrb	r3, [r7, #7]
 8000800:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8000804:	b2db      	uxtb	r3, r3
 8000806:	733b      	strb	r3, [r7, #12]
	Txbuffer[1] = 0x00;
 8000808:	2300      	movs	r3, #0
 800080a:	737b      	strb	r3, [r7, #13]
	Txbuffer[2] = value;
 800080c:	79bb      	ldrb	r3, [r7, #6]
 800080e:	73bb      	strb	r3, [r7, #14]
	HAL_SPI_Transmit(&hspi1, Txbuffer ,3,50);
 8000810:	f107 010c 	add.w	r1, r7, #12
 8000814:	2332      	movs	r3, #50	; 0x32
 8000816:	2203      	movs	r2, #3
 8000818:	4808      	ldr	r0, [pc, #32]	; (800083c <writeToReg+0x58>)
 800081a:	f003 fd4c 	bl	80042b6 <HAL_SPI_Transmit>
	delay_us(10);
 800081e:	200a      	movs	r0, #10
 8000820:	f000 f9aa 	bl	8000b78 <delay_us>
	CS_1();
 8000824:	2201      	movs	r2, #1
 8000826:	2110      	movs	r1, #16
 8000828:	4803      	ldr	r0, [pc, #12]	; (8000838 <writeToReg+0x54>)
 800082a:	f002 fb49 	bl	8002ec0 <HAL_GPIO_WritePin>
	send8bit(0x00);							//2nd byte: number of byte to write = 1.
	send8bit(value);						//3rd byte: value to write to register
	*/
//	CS_1();

}
 800082e:	bf00      	nop
 8000830:	3710      	adds	r7, #16
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	40020000 	.word	0x40020000
 800083c:	2000ad68 	.word	0x2000ad68

08000840 <setPGA>:
*	parameter: pga
*	The return value: None
*********************************************************************************************************
*/
void setPGA(uint8_t pga)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b082      	sub	sp, #8
 8000844:	af00      	add	r7, sp, #0
 8000846:	4603      	mov	r3, r0
 8000848:	71fb      	strb	r3, [r7, #7]
	writeToReg(REG_ADCON,pga);
 800084a:	79fb      	ldrb	r3, [r7, #7]
 800084c:	4619      	mov	r1, r3
 800084e:	2002      	movs	r0, #2
 8000850:	f7ff ffc8 	bl	80007e4 <writeToReg>
}
 8000854:	bf00      	nop
 8000856:	3708      	adds	r7, #8
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}

0800085c <waitDRDY>:
*	parameter: data
*	The return value: None
*********************************************************************************************************
*/
void waitDRDY(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b082      	sub	sp, #8
 8000860:	af00      	add	r7, sp, #0
	uint32_t i;
		for (i = 0; i < 40000000; i++){
 8000862:	2300      	movs	r3, #0
 8000864:	607b      	str	r3, [r7, #4]
 8000866:	e009      	b.n	800087c <waitDRDY+0x20>
			if (DRDY_IS_LOW()){
 8000868:	2108      	movs	r1, #8
 800086a:	4809      	ldr	r0, [pc, #36]	; (8000890 <waitDRDY+0x34>)
 800086c:	f002 fb10 	bl	8002e90 <HAL_GPIO_ReadPin>
 8000870:	4603      	mov	r3, r0
 8000872:	2b00      	cmp	r3, #0
 8000874:	d007      	beq.n	8000886 <waitDRDY+0x2a>
		for (i = 0; i < 40000000; i++){
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	3301      	adds	r3, #1
 800087a:	607b      	str	r3, [r7, #4]
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	4a05      	ldr	r2, [pc, #20]	; (8000894 <waitDRDY+0x38>)
 8000880:	4293      	cmp	r3, r2
 8000882:	d9f1      	bls.n	8000868 <waitDRDY+0xc>
				break;
			}
		}
}
 8000884:	e000      	b.n	8000888 <waitDRDY+0x2c>
				break;
 8000886:	bf00      	nop
}
 8000888:	bf00      	nop
 800088a:	3708      	adds	r7, #8
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	40020000 	.word	0x40020000
 8000894:	026259ff 	.word	0x026259ff

08000898 <readChipID>:
*	parameter:
*	The return value: val
*********************************************************************************************************
*/
uint8_t readChipID(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b082      	sub	sp, #8
 800089c:	af00      	add	r7, sp, #0
	waitDRDY();
 800089e:	f7ff ffdd 	bl	800085c <waitDRDY>
	volatile uint8_t id = readByteFromReg(REG_STATUS);
 80008a2:	2000      	movs	r0, #0
 80008a4:	f000 f820 	bl	80008e8 <readByteFromReg>
 80008a8:	4603      	mov	r3, r0
 80008aa:	71fb      	strb	r3, [r7, #7]
	return (id >> 4);
 80008ac:	79fb      	ldrb	r3, [r7, #7]
 80008ae:	b2db      	uxtb	r3, r3
 80008b0:	091b      	lsrs	r3, r3, #4
 80008b2:	b2db      	uxtb	r3, r3
}
 80008b4:	4618      	mov	r0, r3
 80008b6:	3708      	adds	r7, #8
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}

080008bc <receive8bit>:
*	parameter: data
*	The return value: NULL
*********************************************************************************************************
*/
uint8_t receive8bit(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b084      	sub	sp, #16
 80008c0:	af02      	add	r7, sp, #8
	HAL_SPI_Transmit(&hspi1, TXbuffer ,1,50);
	HAL_SPI_Receive(&hspi1, RXbuffer ,1,50);

	return RXbuffer[0];
	*/
	uint8_t send_data = 0xff;
 80008c2:	23ff      	movs	r3, #255	; 0xff
 80008c4:	71fb      	strb	r3, [r7, #7]
	uint8_t read = 0;
 80008c6:	2300      	movs	r3, #0
 80008c8:	71bb      	strb	r3, [r7, #6]
	HAL_SPI_TransmitReceive(&hspi1,&send_data,&read,1,50);
 80008ca:	1dba      	adds	r2, r7, #6
 80008cc:	1df9      	adds	r1, r7, #7
 80008ce:	2332      	movs	r3, #50	; 0x32
 80008d0:	9300      	str	r3, [sp, #0]
 80008d2:	2301      	movs	r3, #1
 80008d4:	4803      	ldr	r0, [pc, #12]	; (80008e4 <receive8bit+0x28>)
 80008d6:	f003 fe5c 	bl	8004592 <HAL_SPI_TransmitReceive>
	return read;
 80008da:	79bb      	ldrb	r3, [r7, #6]

}
 80008dc:	4618      	mov	r0, r3
 80008de:	3708      	adds	r7, #8
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	2000ad68 	.word	0x2000ad68

080008e8 <readByteFromReg>:
*	parameter: register ID
*	The return value:
*********************************************************************************************************
*/
uint8_t readByteFromReg(uint8_t registerID)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b084      	sub	sp, #16
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	4603      	mov	r3, r0
 80008f0:	71fb      	strb	r3, [r7, #7]
	uint8_t TXbuffer[2];
	TXbuffer[0] = CMD_RREG | registerID;
 80008f2:	79fb      	ldrb	r3, [r7, #7]
 80008f4:	f043 0310 	orr.w	r3, r3, #16
 80008f8:	b2db      	uxtb	r3, r3
 80008fa:	733b      	strb	r3, [r7, #12]
	TXbuffer[1] = 0x00;
 80008fc:	2300      	movs	r3, #0
 80008fe:	737b      	strb	r3, [r7, #13]
	CS_0();
 8000900:	2200      	movs	r2, #0
 8000902:	2110      	movs	r1, #16
 8000904:	480d      	ldr	r0, [pc, #52]	; (800093c <readByteFromReg+0x54>)
 8000906:	f002 fadb 	bl	8002ec0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, TXbuffer ,2,50);
 800090a:	f107 010c 	add.w	r1, r7, #12
 800090e:	2332      	movs	r3, #50	; 0x32
 8000910:	2202      	movs	r2, #2
 8000912:	480b      	ldr	r0, [pc, #44]	; (8000940 <readByteFromReg+0x58>)
 8000914:	f003 fccf 	bl	80042b6 <HAL_SPI_Transmit>
	uint8_t read = receive8bit();
 8000918:	f7ff ffd0 	bl	80008bc <receive8bit>
 800091c:	4603      	mov	r3, r0
 800091e:	73fb      	strb	r3, [r7, #15]
	delay_us(10);
 8000920:	200a      	movs	r0, #10
 8000922:	f000 f929 	bl	8000b78 <delay_us>
	CS_1();
 8000926:	2201      	movs	r2, #1
 8000928:	2110      	movs	r1, #16
 800092a:	4804      	ldr	r0, [pc, #16]	; (800093c <readByteFromReg+0x54>)
 800092c:	f002 fac8 	bl	8002ec0 <HAL_GPIO_WritePin>

	return read;
 8000930:	7bfb      	ldrb	r3, [r7, #15]
}
 8000932:	4618      	mov	r0, r3
 8000934:	3710      	adds	r7, #16
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	40020000 	.word	0x40020000
 8000940:	2000ad68 	.word	0x2000ad68

08000944 <setBuffer>:
*	parameter: bool val
*	The return value: val
*********************************************************************************************************
*/
void setBuffer(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0
	uint8_t val = 1;
 800094a:	2301      	movs	r3, #1
 800094c:	71fb      	strb	r3, [r7, #7]
	uint8_t Txbuffer[2];
	Txbuffer[0] = CMD_WREG | REG_STATUS;
 800094e:	2350      	movs	r3, #80	; 0x50
 8000950:	713b      	strb	r3, [r7, #4]
	Txbuffer[1] = (0 <<3) | (1 << 2) | (val << 1);
 8000952:	79fb      	ldrb	r3, [r7, #7]
 8000954:	005b      	lsls	r3, r3, #1
 8000956:	b25b      	sxtb	r3, r3
 8000958:	f043 0304 	orr.w	r3, r3, #4
 800095c:	b25b      	sxtb	r3, r3
 800095e:	b2db      	uxtb	r3, r3
 8000960:	717b      	strb	r3, [r7, #5]

	CS_0();
 8000962:	2200      	movs	r2, #0
 8000964:	2110      	movs	r1, #16
 8000966:	4809      	ldr	r0, [pc, #36]	; (800098c <setBuffer+0x48>)
 8000968:	f002 faaa 	bl	8002ec0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, Txbuffer ,2,50);
 800096c:	1d39      	adds	r1, r7, #4
 800096e:	2332      	movs	r3, #50	; 0x32
 8000970:	2202      	movs	r2, #2
 8000972:	4807      	ldr	r0, [pc, #28]	; (8000990 <setBuffer+0x4c>)
 8000974:	f003 fc9f 	bl	80042b6 <HAL_SPI_Transmit>
	CS_1();
 8000978:	2201      	movs	r2, #1
 800097a:	2110      	movs	r1, #16
 800097c:	4803      	ldr	r0, [pc, #12]	; (800098c <setBuffer+0x48>)
 800097e:	f002 fa9f 	bl	8002ec0 <HAL_GPIO_WritePin>
}
 8000982:	bf00      	nop
 8000984:	3708      	adds	r7, #8
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	40020000 	.word	0x40020000
 8000990:	2000ad68 	.word	0x2000ad68

08000994 <ADS1256_GetChannalValue>:

float ADS1256_GetChannalValue(int Channel)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b082      	sub	sp, #8
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]


	/**
	 * set channel
	 */
	CS_0();
 800099c:	2200      	movs	r2, #0
 800099e:	2110      	movs	r1, #16
 80009a0:	483a      	ldr	r0, [pc, #232]	; (8000a8c <ADS1256_GetChannalValue+0xf8>)
 80009a2:	f002 fa8d 	bl	8002ec0 <HAL_GPIO_WritePin>

    setDIFFChannel(posChannels[Channel], negChannels[Channel]);
 80009a6:	4a3a      	ldr	r2, [pc, #232]	; (8000a90 <ADS1256_GetChannalValue+0xfc>)
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	4413      	add	r3, r2
 80009ac:	7818      	ldrb	r0, [r3, #0]
 80009ae:	4a39      	ldr	r2, [pc, #228]	; (8000a94 <ADS1256_GetChannalValue+0x100>)
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	4413      	add	r3, r2
 80009b4:	781b      	ldrb	r3, [r3, #0]
 80009b6:	4619      	mov	r1, r3
 80009b8:	f7ff feb0 	bl	800071c <setDIFFChannel>
    delay_us(5);
 80009bc:	2005      	movs	r0, #5
 80009be:	f000 f8db 	bl	8000b78 <delay_us>
    HAL_SPI_Transmit_DMA(&hspi1, SYNCcmduffer ,1);
 80009c2:	2201      	movs	r2, #1
 80009c4:	4934      	ldr	r1, [pc, #208]	; (8000a98 <ADS1256_GetChannalValue+0x104>)
 80009c6:	4835      	ldr	r0, [pc, #212]	; (8000a9c <ADS1256_GetChannalValue+0x108>)
 80009c8:	f003 fff6 	bl	80049b8 <HAL_SPI_Transmit_DMA>
    delay_us(5);
 80009cc:	2005      	movs	r0, #5
 80009ce:	f000 f8d3 	bl	8000b78 <delay_us>
    HAL_SPI_Transmit_DMA(&hspi1, WAKEUPcmduffer ,1);
 80009d2:	2201      	movs	r2, #1
 80009d4:	4932      	ldr	r1, [pc, #200]	; (8000aa0 <ADS1256_GetChannalValue+0x10c>)
 80009d6:	4831      	ldr	r0, [pc, #196]	; (8000a9c <ADS1256_GetChannalValue+0x108>)
 80009d8:	f003 ffee 	bl	80049b8 <HAL_SPI_Transmit_DMA>
    delay_us(50);
 80009dc:	2032      	movs	r0, #50	; 0x32
 80009de:	f000 f8cb 	bl	8000b78 <delay_us>

    /**
     * receive data
     */
    HAL_SPI_Transmit_DMA(&hspi1, SDATACcmduffer ,1);
 80009e2:	2201      	movs	r2, #1
 80009e4:	492f      	ldr	r1, [pc, #188]	; (8000aa4 <ADS1256_GetChannalValue+0x110>)
 80009e6:	482d      	ldr	r0, [pc, #180]	; (8000a9c <ADS1256_GetChannalValue+0x108>)
 80009e8:	f003 ffe6 	bl	80049b8 <HAL_SPI_Transmit_DMA>
    delay_us(7);
 80009ec:	2007      	movs	r0, #7
 80009ee:	f000 f8c3 	bl	8000b78 <delay_us>
    HAL_SPI_Receive_DMA(&hspi1,Databuffer,3);
 80009f2:	2203      	movs	r2, #3
 80009f4:	492c      	ldr	r1, [pc, #176]	; (8000aa8 <ADS1256_GetChannalValue+0x114>)
 80009f6:	4829      	ldr	r0, [pc, #164]	; (8000a9c <ADS1256_GetChannalValue+0x108>)
 80009f8:	f004 f8d2 	bl	8004ba0 <HAL_SPI_Receive_DMA>
	read  = ((int32_t)Databuffer[0] << 16) & 0x00FF0000;
 80009fc:	4b2a      	ldr	r3, [pc, #168]	; (8000aa8 <ADS1256_GetChannalValue+0x114>)
 80009fe:	781b      	ldrb	r3, [r3, #0]
 8000a00:	041b      	lsls	r3, r3, #16
 8000a02:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8000a06:	4a29      	ldr	r2, [pc, #164]	; (8000aac <ADS1256_GetChannalValue+0x118>)
 8000a08:	6013      	str	r3, [r2, #0]
	read |= ((int32_t)Databuffer[1] << 8);
 8000a0a:	4b27      	ldr	r3, [pc, #156]	; (8000aa8 <ADS1256_GetChannalValue+0x114>)
 8000a0c:	785b      	ldrb	r3, [r3, #1]
 8000a0e:	021a      	lsls	r2, r3, #8
 8000a10:	4b26      	ldr	r3, [pc, #152]	; (8000aac <ADS1256_GetChannalValue+0x118>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	4313      	orrs	r3, r2
 8000a16:	4a25      	ldr	r2, [pc, #148]	; (8000aac <ADS1256_GetChannalValue+0x118>)
 8000a18:	6013      	str	r3, [r2, #0]
	read |= Databuffer[2];
 8000a1a:	4b23      	ldr	r3, [pc, #140]	; (8000aa8 <ADS1256_GetChannalValue+0x114>)
 8000a1c:	789b      	ldrb	r3, [r3, #2]
 8000a1e:	461a      	mov	r2, r3
 8000a20:	4b22      	ldr	r3, [pc, #136]	; (8000aac <ADS1256_GetChannalValue+0x118>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	4313      	orrs	r3, r2
 8000a26:	4a21      	ldr	r2, [pc, #132]	; (8000aac <ADS1256_GetChannalValue+0x118>)
 8000a28:	6013      	str	r3, [r2, #0]
	if (read & 0x800000){
 8000a2a:	4b20      	ldr	r3, [pc, #128]	; (8000aac <ADS1256_GetChannalValue+0x118>)
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d006      	beq.n	8000a44 <ADS1256_GetChannalValue+0xb0>
		read |= 0xFF000000;
 8000a36:	4b1d      	ldr	r3, [pc, #116]	; (8000aac <ADS1256_GetChannalValue+0x118>)
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8000a3e:	461a      	mov	r2, r3
 8000a40:	4b1a      	ldr	r3, [pc, #104]	; (8000aac <ADS1256_GetChannalValue+0x118>)
 8000a42:	601a      	str	r2, [r3, #0]

	}

	data = read;
 8000a44:	4b19      	ldr	r3, [pc, #100]	; (8000aac <ADS1256_GetChannalValue+0x118>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	ee07 3a90 	vmov	s15, r3
 8000a4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000a50:	4b17      	ldr	r3, [pc, #92]	; (8000ab0 <ADS1256_GetChannalValue+0x11c>)
 8000a52:	edc3 7a00 	vstr	s15, [r3]
	data = data / 1670000;
 8000a56:	4b16      	ldr	r3, [pc, #88]	; (8000ab0 <ADS1256_GetChannalValue+0x11c>)
 8000a58:	ed93 7a00 	vldr	s14, [r3]
 8000a5c:	eddf 6a15 	vldr	s13, [pc, #84]	; 8000ab4 <ADS1256_GetChannalValue+0x120>
 8000a60:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000a64:	4b12      	ldr	r3, [pc, #72]	; (8000ab0 <ADS1256_GetChannalValue+0x11c>)
 8000a66:	edc3 7a00 	vstr	s15, [r3]
	delay_us(100);
 8000a6a:	2064      	movs	r0, #100	; 0x64
 8000a6c:	f000 f884 	bl	8000b78 <delay_us>
	CS_1();
 8000a70:	2201      	movs	r2, #1
 8000a72:	2110      	movs	r1, #16
 8000a74:	4805      	ldr	r0, [pc, #20]	; (8000a8c <ADS1256_GetChannalValue+0xf8>)
 8000a76:	f002 fa23 	bl	8002ec0 <HAL_GPIO_WritePin>

	return data;
 8000a7a:	4b0d      	ldr	r3, [pc, #52]	; (8000ab0 <ADS1256_GetChannalValue+0x11c>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	ee07 3a90 	vmov	s15, r3
}
 8000a82:	eeb0 0a67 	vmov.f32	s0, s15
 8000a86:	3708      	adds	r7, #8
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	40020000 	.word	0x40020000
 8000a90:	20000000 	.word	0x20000000
 8000a94:	20000004 	.word	0x20000004
 8000a98:	2000000c 	.word	0x2000000c
 8000a9c:	2000ad68 	.word	0x2000ad68
 8000aa0:	2000021c 	.word	0x2000021c
 8000aa4:	20000008 	.word	0x20000008
 8000aa8:	20000220 	.word	0x20000220
 8000aac:	20000224 	.word	0x20000224
 8000ab0:	200081ec 	.word	0x200081ec
 8000ab4:	49cbdb80 	.word	0x49cbdb80

08000ab8 <ADS1256_init>:


int ADS1256_init()
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b082      	sub	sp, #8
 8000abc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000abe:	b672      	cpsid	i
	   __disable_irq();
      int id;
	  //Reset ADS1256
	  waitDRDY();
 8000ac0:	f7ff fecc 	bl	800085c <waitDRDY>
	  writeCMD(CMD_RESET);
 8000ac4:	20fe      	movs	r0, #254	; 0xfe
 8000ac6:	f7ff fe41 	bl	800074c <writeCMD>
	  delay_us(100);
 8000aca:	2064      	movs	r0, #100	; 0x64
 8000acc:	f000 f854 	bl	8000b78 <delay_us>

	  //Initialize ADS1256 parameter (Buffer, PGA, Sampling rate)
	  waitDRDY();
 8000ad0:	f7ff fec4 	bl	800085c <waitDRDY>
	  setBuffer();
 8000ad4:	f7ff ff36 	bl	8000944 <setBuffer>
	  delay_us(10);
 8000ad8:	200a      	movs	r0, #10
 8000ada:	f000 f84d 	bl	8000b78 <delay_us>
	  waitDRDY();
 8000ade:	f7ff febd 	bl	800085c <waitDRDY>
	  setPGA(PGA_GAIN1);
 8000ae2:	2000      	movs	r0, #0
 8000ae4:	f7ff feac 	bl	8000840 <setPGA>
	  delay_us(10);
 8000ae8:	200a      	movs	r0, #10
 8000aea:	f000 f845 	bl	8000b78 <delay_us>
	  waitDRDY();
 8000aee:	f7ff feb5 	bl	800085c <waitDRDY>
	  setDataRate(DRATE_7500);
 8000af2:	20d0      	movs	r0, #208	; 0xd0
 8000af4:	f7ff fe4a 	bl	800078c <setDataRate>
	  delay_us(10);
 8000af8:	200a      	movs	r0, #10
 8000afa:	f000 f83d 	bl	8000b78 <delay_us>
	  waitDRDY();
 8000afe:	f7ff fead 	bl	800085c <waitDRDY>
	  writeCMD(CMD_SELFCAL);
 8000b02:	20f0      	movs	r0, #240	; 0xf0
 8000b04:	f7ff fe22 	bl	800074c <writeCMD>
	  waitDRDY();
 8000b08:	f7ff fea8 	bl	800085c <waitDRDY>

	  do {
		  id = readChipID();
 8000b0c:	f7ff fec4 	bl	8000898 <readChipID>
 8000b10:	4603      	mov	r3, r0
 8000b12:	607b      	str	r3, [r7, #4]
	  } while (id!=3);
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	2b03      	cmp	r3, #3
 8000b18:	d1f8      	bne.n	8000b0c <ADS1256_init+0x54>
  __ASM volatile ("cpsie i" : : : "memory");
 8000b1a:	b662      	cpsie	i

	  __enable_irq();


}
 8000b1c:	bf00      	nop
 8000b1e:	4618      	mov	r0, r3
 8000b20:	3708      	adds	r7, #8
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
	...

08000b28 <delay_init>:
static uint16_t fac_ms=0;//ms延時倍乘數
//初始化延遲函式
//SYSTICK的時鐘固定為HCLK時鐘的1/8
//SYSCLK:系統時鐘
void delay_init(uint8_t SYSCLK)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	b083      	sub	sp, #12
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	4603      	mov	r3, r0
 8000b30:	71fb      	strb	r3, [r7, #7]
	SysTick->CTRL&=0xfffffffb;//bit2清空,選擇外部時鐘  HCLK/8
 8000b32:	4b0e      	ldr	r3, [pc, #56]	; (8000b6c <delay_init+0x44>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	4a0d      	ldr	r2, [pc, #52]	; (8000b6c <delay_init+0x44>)
 8000b38:	f023 0304 	bic.w	r3, r3, #4
 8000b3c:	6013      	str	r3, [r2, #0]
	fac_us=SYSCLK/8;
 8000b3e:	79fb      	ldrb	r3, [r7, #7]
 8000b40:	08db      	lsrs	r3, r3, #3
 8000b42:	b2da      	uxtb	r2, r3
 8000b44:	4b0a      	ldr	r3, [pc, #40]	; (8000b70 <delay_init+0x48>)
 8000b46:	701a      	strb	r2, [r3, #0]
	fac_ms=(uint16_t)fac_us*1000;
 8000b48:	4b09      	ldr	r3, [pc, #36]	; (8000b70 <delay_init+0x48>)
 8000b4a:	781b      	ldrb	r3, [r3, #0]
 8000b4c:	b29b      	uxth	r3, r3
 8000b4e:	461a      	mov	r2, r3
 8000b50:	0152      	lsls	r2, r2, #5
 8000b52:	1ad2      	subs	r2, r2, r3
 8000b54:	0092      	lsls	r2, r2, #2
 8000b56:	4413      	add	r3, r2
 8000b58:	00db      	lsls	r3, r3, #3
 8000b5a:	b29a      	uxth	r2, r3
 8000b5c:	4b05      	ldr	r3, [pc, #20]	; (8000b74 <delay_init+0x4c>)
 8000b5e:	801a      	strh	r2, [r3, #0]
}
 8000b60:	bf00      	nop
 8000b62:	370c      	adds	r7, #12
 8000b64:	46bd      	mov	sp, r7
 8000b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6a:	4770      	bx	lr
 8000b6c:	e000e010 	.word	0xe000e010
 8000b70:	20000228 	.word	0x20000228
 8000b74:	2000022a 	.word	0x2000022a

08000b78 <delay_us>:


//延時nus
//nus為要延時的us數.
void delay_us(uint32_t nus)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b085      	sub	sp, #20
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
	uint32_t temp;
	SysTick->LOAD=nus*fac_us; //時間載入
 8000b80:	4b14      	ldr	r3, [pc, #80]	; (8000bd4 <delay_us+0x5c>)
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	4619      	mov	r1, r3
 8000b86:	4a14      	ldr	r2, [pc, #80]	; (8000bd8 <delay_us+0x60>)
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	fb03 f301 	mul.w	r3, r3, r1
 8000b8e:	6053      	str	r3, [r2, #4]
	SysTick->VAL=0x00;        //清空計數器
 8000b90:	4b11      	ldr	r3, [pc, #68]	; (8000bd8 <delay_us+0x60>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	609a      	str	r2, [r3, #8]
	SysTick->CTRL|=SysTick_CTRL_ENABLE_Msk;      //開始倒數
 8000b96:	4b10      	ldr	r3, [pc, #64]	; (8000bd8 <delay_us+0x60>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	4a0f      	ldr	r2, [pc, #60]	; (8000bd8 <delay_us+0x60>)
 8000b9c:	f043 0301 	orr.w	r3, r3, #1
 8000ba0:	6013      	str	r3, [r2, #0]
	do
	{
		temp=SysTick->CTRL;
 8000ba2:	4b0d      	ldr	r3, [pc, #52]	; (8000bd8 <delay_us+0x60>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	60fb      	str	r3, [r7, #12]
	}
	while(temp&0x01&&!(temp&(1<<16)));//等待時間到達
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	f003 0301 	and.w	r3, r3, #1
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d004      	beq.n	8000bbc <delay_us+0x44>
 8000bb2:	68fb      	ldr	r3, [r7, #12]
 8000bb4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d0f2      	beq.n	8000ba2 <delay_us+0x2a>
	SysTick->CTRL=0x00;       //關閉計數器
 8000bbc:	4b06      	ldr	r3, [pc, #24]	; (8000bd8 <delay_us+0x60>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	601a      	str	r2, [r3, #0]
	SysTick->VAL =0X00;       //清空計數器
 8000bc2:	4b05      	ldr	r3, [pc, #20]	; (8000bd8 <delay_us+0x60>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	609a      	str	r2, [r3, #8]
}
 8000bc8:	bf00      	nop
 8000bca:	3714      	adds	r7, #20
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd2:	4770      	bx	lr
 8000bd4:	20000228 	.word	0x20000228
 8000bd8:	e000e010 	.word	0xe000e010

08000bdc <ADC1_Conv>:
#include "adc_apps.h"
/* Private typedef -----------------------------------------------------------*/


void ADC1_Conv(ADC_HandleTypeDef *hadc)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b084      	sub	sp, #16
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
	//ADC start, LED status = 0
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13 , GPIO_PIN_RESET);
 8000be4:	2200      	movs	r2, #0
 8000be6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bea:	4813      	ldr	r0, [pc, #76]	; (8000c38 <ADC1_Conv+0x5c>)
 8000bec:	f002 f968 	bl	8002ec0 <HAL_GPIO_WritePin>
	unsigned char Count_in, Count_Sum;
	unsigned char Count_Sum_value = 200;//adc value Sum count
 8000bf0:	23c8      	movs	r3, #200	; 0xc8
 8000bf2:	73fb      	strb	r3, [r7, #15]
//    for(Count_Sum=0; Count_Sum < Count_Sum_value; Count_Sum++)//take the adc value sum by count 60
//    {
//    	for(Count_in=0; Count_in <ADC_Buffer_Ch; Count_in++)//Convert ADC IN by scan channel
//    	{
    		/*##-1- Start the conversion process #######################################*/
    		HAL_ADC_Start(hadc);
 8000bf4:	6878      	ldr	r0, [r7, #4]
 8000bf6:	f000 fed1 	bl	800199c <HAL_ADC_Start>
    			the peripheral; if it?�s busy you need to wait for the end of current
    			conversion before starting a new one.
    			For simplicity reasons, this example is just waiting till the end of the
    	 	 	conversion, but application may perform other tasks while conversion
    			operation is ongoing. */
			HAL_ADC_PollForConversion(hadc, 50);
 8000bfa:	2132      	movs	r1, #50	; 0x32
 8000bfc:	6878      	ldr	r0, [r7, #4]
 8000bfe:	f000 ff9b 	bl	8001b38 <HAL_ADC_PollForConversion>
			if(HAL_IS_BIT_SET(HAL_ADC_GetState(hadc), HAL_ADC_STATE_REG_EOC))
 8000c02:	6878      	ldr	r0, [r7, #4]
 8000c04:	f001 f97a 	bl	8001efc <HAL_ADC_GetState>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000c0e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000c12:	d106      	bne.n	8000c22 <ADC1_Conv+0x46>
			{
				ADC_1.Vol[0] = HAL_ADC_GetValue(hadc);
 8000c14:	6878      	ldr	r0, [r7, #4]
 8000c16:	f001 f81a 	bl	8001c4e <HAL_ADC_GetValue>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	b29a      	uxth	r2, r3
 8000c1e:	4b07      	ldr	r3, [pc, #28]	; (8000c3c <ADC1_Conv+0x60>)
 8000c20:	815a      	strh	r2, [r3, #10]
//        ADC_1.BufferValue_Avg[Count_in] = ADC_1.BufferValue_Sum[Count_in]/Count_Sum_value ;
//        ADC_1.Vol[Count_in]=ADC_1.BufferValue_Avg[Count_in];
//                ADC_1.BufferValue_Sum[Count_in]=0;//clear Sum ValueV                ADC_1.BufferValue_Avg[Count_in]=0;//clear avg Value
//    }
    //ADC end cycle, LED status =1
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13 , GPIO_PIN_SET);
 8000c22:	2201      	movs	r2, #1
 8000c24:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c28:	4803      	ldr	r0, [pc, #12]	; (8000c38 <ADC1_Conv+0x5c>)
 8000c2a:	f002 f949 	bl	8002ec0 <HAL_GPIO_WritePin>
}
 8000c2e:	bf00      	nop
 8000c30:	3710      	adds	r7, #16
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	40020c00 	.word	0x40020c00
 8000c3c:	20008200 	.word	0x20008200

08000c40 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000c40:	b480      	push	{r7}
 8000c42:	b085      	sub	sp, #20
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	60f8      	str	r0, [r7, #12]
 8000c48:	60b9      	str	r1, [r7, #8]
 8000c4a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	4a07      	ldr	r2, [pc, #28]	; (8000c6c <vApplicationGetIdleTaskMemory+0x2c>)
 8000c50:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000c52:	68bb      	ldr	r3, [r7, #8]
 8000c54:	4a06      	ldr	r2, [pc, #24]	; (8000c70 <vApplicationGetIdleTaskMemory+0x30>)
 8000c56:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	2280      	movs	r2, #128	; 0x80
 8000c5c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000c5e:	bf00      	nop
 8000c60:	3714      	adds	r7, #20
 8000c62:	46bd      	mov	sp, r7
 8000c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop
 8000c6c:	2000022c 	.word	0x2000022c
 8000c70:	20000280 	.word	0x20000280
 8000c74:	00000000 	.word	0x00000000

08000c78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c78:	b5b0      	push	{r4, r5, r7, lr}
 8000c7a:	b08a      	sub	sp, #40	; 0x28
 8000c7c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c7e:	f000 fdec 	bl	800185a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c82:	f000 f86f 	bl	8000d64 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c86:	f000 f9eb 	bl	8001060 <MX_GPIO_Init>
  MX_DMA_Init();
 8000c8a:	f000 f9bb 	bl	8001004 <MX_DMA_Init>
  MX_SPI1_Init();
 8000c8e:	f000 f94b 	bl	8000f28 <MX_SPI1_Init>
  MX_USART6_UART_Init();
 8000c92:	f000 f987 	bl	8000fa4 <MX_USART6_UART_Init>
  MX_ADC1_Init();
 8000c96:	f000 f8f5 	bl	8000e84 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
   //TODO: Initialize delay systick
  delay_init(216);
 8000c9a:	20d8      	movs	r0, #216	; 0xd8
 8000c9c:	f7ff ff44 	bl	8000b28 <delay_init>

  //TODO: ADS1256 init
  numChannel = 2;
 8000ca0:	4b25      	ldr	r3, [pc, #148]	; (8000d38 <main+0xc0>)
 8000ca2:	2202      	movs	r2, #2
 8000ca4:	601a      	str	r2, [r3, #0]
  id = ADS1256_init();
 8000ca6:	f7ff ff07 	bl	8000ab8 <ADS1256_init>
 8000caa:	4602      	mov	r2, r0
 8000cac:	4b23      	ldr	r3, [pc, #140]	; (8000d3c <main+0xc4>)
 8000cae:	601a      	str	r2, [r3, #0]
  v.cnt = 0;
 8000cb0:	4b23      	ldr	r3, [pc, #140]	; (8000d40 <main+0xc8>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	601a      	str	r2, [r3, #0]
  i.cnt = 0;
 8000cb6:	4b23      	ldr	r3, [pc, #140]	; (8000d44 <main+0xcc>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	601a      	str	r2, [r3, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of transferBinarySem */
  osSemaphoreDef(transferBinarySem);
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	623b      	str	r3, [r7, #32]
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	627b      	str	r3, [r7, #36]	; 0x24
  transferBinarySemHandle = osSemaphoreCreate(osSemaphore(transferBinarySem), 1);
 8000cc4:	f107 0320 	add.w	r3, r7, #32
 8000cc8:	2101      	movs	r1, #1
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f005 fd7f 	bl	80067ce <osSemaphoreCreate>
 8000cd0:	4602      	mov	r2, r0
 8000cd2:	4b1d      	ldr	r3, [pc, #116]	; (8000d48 <main+0xd0>)
 8000cd4:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of transferTask */
  osThreadDef(transferTask, transferThread, osPriorityNormal, 0, 200);
 8000cd6:	4b1d      	ldr	r3, [pc, #116]	; (8000d4c <main+0xd4>)
 8000cd8:	1d3c      	adds	r4, r7, #4
 8000cda:	461d      	mov	r5, r3
 8000cdc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cde:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ce0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000ce4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  transferTaskHandle = osThreadCreate(osThread(transferTask), NULL);
 8000ce8:	1d3b      	adds	r3, r7, #4
 8000cea:	2100      	movs	r1, #0
 8000cec:	4618      	mov	r0, r3
 8000cee:	f005 fd0e 	bl	800670e <osThreadCreate>
 8000cf2:	4602      	mov	r2, r0
 8000cf4:	4b16      	ldr	r3, [pc, #88]	; (8000d50 <main+0xd8>)
 8000cf6:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000cf8:	f005 fd02 	bl	8006700 <osKernelStart>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  ADC1_Conv(&hadc1);
 8000cfc:	4815      	ldr	r0, [pc, #84]	; (8000d54 <main+0xdc>)
 8000cfe:	f7ff ff6d 	bl	8000bdc <ADC1_Conv>
	  temp = (float)(ADC_1.Vol[0])/4096*3.3;
 8000d02:	4b15      	ldr	r3, [pc, #84]	; (8000d58 <main+0xe0>)
 8000d04:	895b      	ldrh	r3, [r3, #10]
 8000d06:	ee07 3a90 	vmov	s15, r3
 8000d0a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000d0e:	eddf 6a13 	vldr	s13, [pc, #76]	; 8000d5c <main+0xe4>
 8000d12:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d16:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000d1a:	ed9f 6b05 	vldr	d6, [pc, #20]	; 8000d30 <main+0xb8>
 8000d1e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000d22:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000d26:	4b0e      	ldr	r3, [pc, #56]	; (8000d60 <main+0xe8>)
 8000d28:	edc3 7a00 	vstr	s15, [r3]
	  ADC1_Conv(&hadc1);
 8000d2c:	e7e6      	b.n	8000cfc <main+0x84>
 8000d2e:	bf00      	nop
 8000d30:	66666666 	.word	0x66666666
 8000d34:	400a6666 	.word	0x400a6666
 8000d38:	200082a4 	.word	0x200082a4
 8000d3c:	20000480 	.word	0x20000480
 8000d40:	200096fc 	.word	0x200096fc
 8000d44:	20008360 	.word	0x20008360
 8000d48:	200096f8 	.word	0x200096f8
 8000d4c:	0800c3e8 	.word	0x0800c3e8
 8000d50:	200082ac 	.word	0x200082ac
 8000d54:	20008318 	.word	0x20008318
 8000d58:	20008200 	.word	0x20008200
 8000d5c:	45800000 	.word	0x45800000
 8000d60:	200082a8 	.word	0x200082a8

08000d64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b0b8      	sub	sp, #224	; 0xe0
 8000d68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d6a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000d6e:	2234      	movs	r2, #52	; 0x34
 8000d70:	2100      	movs	r1, #0
 8000d72:	4618      	mov	r0, r3
 8000d74:	f007 fe7d 	bl	8008a72 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d78:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	601a      	str	r2, [r3, #0]
 8000d80:	605a      	str	r2, [r3, #4]
 8000d82:	609a      	str	r2, [r3, #8]
 8000d84:	60da      	str	r2, [r3, #12]
 8000d86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d88:	f107 0308 	add.w	r3, r7, #8
 8000d8c:	2290      	movs	r2, #144	; 0x90
 8000d8e:	2100      	movs	r1, #0
 8000d90:	4618      	mov	r0, r3
 8000d92:	f007 fe6e 	bl	8008a72 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d96:	4b39      	ldr	r3, [pc, #228]	; (8000e7c <SystemClock_Config+0x118>)
 8000d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d9a:	4a38      	ldr	r2, [pc, #224]	; (8000e7c <SystemClock_Config+0x118>)
 8000d9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000da0:	6413      	str	r3, [r2, #64]	; 0x40
 8000da2:	4b36      	ldr	r3, [pc, #216]	; (8000e7c <SystemClock_Config+0x118>)
 8000da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000da6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000daa:	607b      	str	r3, [r7, #4]
 8000dac:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000dae:	4b34      	ldr	r3, [pc, #208]	; (8000e80 <SystemClock_Config+0x11c>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	4a33      	ldr	r2, [pc, #204]	; (8000e80 <SystemClock_Config+0x11c>)
 8000db4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000db8:	6013      	str	r3, [r2, #0]
 8000dba:	4b31      	ldr	r3, [pc, #196]	; (8000e80 <SystemClock_Config+0x11c>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000dc2:	603b      	str	r3, [r7, #0]
 8000dc4:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000dc6:	2302      	movs	r3, #2
 8000dc8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000dcc:	2301      	movs	r3, #1
 8000dce:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000dd2:	2310      	movs	r3, #16
 8000dd4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dd8:	2302      	movs	r3, #2
 8000dda:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000dde:	2300      	movs	r3, #0
 8000de0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000de4:	2308      	movs	r3, #8
 8000de6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 216;
 8000dea:	23d8      	movs	r3, #216	; 0xd8
 8000dec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000df0:	2302      	movs	r3, #2
 8000df2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000df6:	2302      	movs	r3, #2
 8000df8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dfc:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000e00:	4618      	mov	r0, r3
 8000e02:	f002 f8df 	bl	8002fc4 <HAL_RCC_OscConfig>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d001      	beq.n	8000e10 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000e0c:	f000 face 	bl	80013ac <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000e10:	f002 f888 	bl	8002f24 <HAL_PWREx_EnableOverDrive>
 8000e14:	4603      	mov	r3, r0
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d001      	beq.n	8000e1e <SystemClock_Config+0xba>
  {
    Error_Handler();
 8000e1a:	f000 fac7 	bl	80013ac <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e1e:	230f      	movs	r3, #15
 8000e20:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e24:	2302      	movs	r3, #2
 8000e26:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000e30:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000e34:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000e38:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e3c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000e40:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000e44:	2107      	movs	r1, #7
 8000e46:	4618      	mov	r0, r3
 8000e48:	f002 fb6a 	bl	8003520 <HAL_RCC_ClockConfig>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d001      	beq.n	8000e56 <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8000e52:	f000 faab 	bl	80013ac <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8000e56:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000e5a:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e60:	f107 0308 	add.w	r3, r7, #8
 8000e64:	4618      	mov	r0, r3
 8000e66:	f002 fd53 	bl	8003910 <HAL_RCCEx_PeriphCLKConfig>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d001      	beq.n	8000e74 <SystemClock_Config+0x110>
  {
    Error_Handler();
 8000e70:	f000 fa9c 	bl	80013ac <Error_Handler>
  }
}
 8000e74:	bf00      	nop
 8000e76:	37e0      	adds	r7, #224	; 0xe0
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	40023800 	.word	0x40023800
 8000e80:	40007000 	.word	0x40007000

08000e84 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b084      	sub	sp, #16
 8000e88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	601a      	str	r2, [r3, #0]
 8000e90:	605a      	str	r2, [r3, #4]
 8000e92:	609a      	str	r2, [r3, #8]
 8000e94:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000e96:	4b21      	ldr	r3, [pc, #132]	; (8000f1c <MX_ADC1_Init+0x98>)
 8000e98:	4a21      	ldr	r2, [pc, #132]	; (8000f20 <MX_ADC1_Init+0x9c>)
 8000e9a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000e9c:	4b1f      	ldr	r3, [pc, #124]	; (8000f1c <MX_ADC1_Init+0x98>)
 8000e9e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000ea2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ea4:	4b1d      	ldr	r3, [pc, #116]	; (8000f1c <MX_ADC1_Init+0x98>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000eaa:	4b1c      	ldr	r3, [pc, #112]	; (8000f1c <MX_ADC1_Init+0x98>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000eb0:	4b1a      	ldr	r3, [pc, #104]	; (8000f1c <MX_ADC1_Init+0x98>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000eb6:	4b19      	ldr	r3, [pc, #100]	; (8000f1c <MX_ADC1_Init+0x98>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ebe:	4b17      	ldr	r3, [pc, #92]	; (8000f1c <MX_ADC1_Init+0x98>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ec4:	4b15      	ldr	r3, [pc, #84]	; (8000f1c <MX_ADC1_Init+0x98>)
 8000ec6:	4a17      	ldr	r2, [pc, #92]	; (8000f24 <MX_ADC1_Init+0xa0>)
 8000ec8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000eca:	4b14      	ldr	r3, [pc, #80]	; (8000f1c <MX_ADC1_Init+0x98>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000ed0:	4b12      	ldr	r3, [pc, #72]	; (8000f1c <MX_ADC1_Init+0x98>)
 8000ed2:	2201      	movs	r2, #1
 8000ed4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000ed6:	4b11      	ldr	r3, [pc, #68]	; (8000f1c <MX_ADC1_Init+0x98>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ede:	4b0f      	ldr	r3, [pc, #60]	; (8000f1c <MX_ADC1_Init+0x98>)
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ee4:	480d      	ldr	r0, [pc, #52]	; (8000f1c <MX_ADC1_Init+0x98>)
 8000ee6:	f000 fd15 	bl	8001914 <HAL_ADC_Init>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d001      	beq.n	8000ef4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000ef0:	f000 fa5c 	bl	80013ac <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000ef4:	230c      	movs	r3, #12
 8000ef6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ef8:	2301      	movs	r3, #1
 8000efa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000efc:	2300      	movs	r3, #0
 8000efe:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f00:	463b      	mov	r3, r7
 8000f02:	4619      	mov	r1, r3
 8000f04:	4805      	ldr	r0, [pc, #20]	; (8000f1c <MX_ADC1_Init+0x98>)
 8000f06:	f000 feaf 	bl	8001c68 <HAL_ADC_ConfigChannel>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d001      	beq.n	8000f14 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000f10:	f000 fa4c 	bl	80013ac <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f14:	bf00      	nop
 8000f16:	3710      	adds	r7, #16
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	20008318 	.word	0x20008318
 8000f20:	40012000 	.word	0x40012000
 8000f24:	0f000001 	.word	0x0f000001

08000f28 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000f2c:	4b1b      	ldr	r3, [pc, #108]	; (8000f9c <MX_SPI1_Init+0x74>)
 8000f2e:	4a1c      	ldr	r2, [pc, #112]	; (8000fa0 <MX_SPI1_Init+0x78>)
 8000f30:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000f32:	4b1a      	ldr	r3, [pc, #104]	; (8000f9c <MX_SPI1_Init+0x74>)
 8000f34:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000f38:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000f3a:	4b18      	ldr	r3, [pc, #96]	; (8000f9c <MX_SPI1_Init+0x74>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f40:	4b16      	ldr	r3, [pc, #88]	; (8000f9c <MX_SPI1_Init+0x74>)
 8000f42:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000f46:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f48:	4b14      	ldr	r3, [pc, #80]	; (8000f9c <MX_SPI1_Init+0x74>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000f4e:	4b13      	ldr	r3, [pc, #76]	; (8000f9c <MX_SPI1_Init+0x74>)
 8000f50:	2201      	movs	r2, #1
 8000f52:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000f54:	4b11      	ldr	r3, [pc, #68]	; (8000f9c <MX_SPI1_Init+0x74>)
 8000f56:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f5a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000f5c:	4b0f      	ldr	r3, [pc, #60]	; (8000f9c <MX_SPI1_Init+0x74>)
 8000f5e:	2228      	movs	r2, #40	; 0x28
 8000f60:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f62:	4b0e      	ldr	r3, [pc, #56]	; (8000f9c <MX_SPI1_Init+0x74>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f68:	4b0c      	ldr	r3, [pc, #48]	; (8000f9c <MX_SPI1_Init+0x74>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f6e:	4b0b      	ldr	r3, [pc, #44]	; (8000f9c <MX_SPI1_Init+0x74>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000f74:	4b09      	ldr	r3, [pc, #36]	; (8000f9c <MX_SPI1_Init+0x74>)
 8000f76:	2207      	movs	r2, #7
 8000f78:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000f7a:	4b08      	ldr	r3, [pc, #32]	; (8000f9c <MX_SPI1_Init+0x74>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000f80:	4b06      	ldr	r3, [pc, #24]	; (8000f9c <MX_SPI1_Init+0x74>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000f86:	4805      	ldr	r0, [pc, #20]	; (8000f9c <MX_SPI1_Init+0x74>)
 8000f88:	f003 f8ea 	bl	8004160 <HAL_SPI_Init>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d001      	beq.n	8000f96 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000f92:	f000 fa0b 	bl	80013ac <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000f96:	bf00      	nop
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	2000ad68 	.word	0x2000ad68
 8000fa0:	40013000 	.word	0x40013000

08000fa4 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000fa8:	4b14      	ldr	r3, [pc, #80]	; (8000ffc <MX_USART6_UART_Init+0x58>)
 8000faa:	4a15      	ldr	r2, [pc, #84]	; (8001000 <MX_USART6_UART_Init+0x5c>)
 8000fac:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8000fae:	4b13      	ldr	r3, [pc, #76]	; (8000ffc <MX_USART6_UART_Init+0x58>)
 8000fb0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000fb4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000fb6:	4b11      	ldr	r3, [pc, #68]	; (8000ffc <MX_USART6_UART_Init+0x58>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8000fbc:	4b0f      	ldr	r3, [pc, #60]	; (8000ffc <MX_USART6_UART_Init+0x58>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000fc2:	4b0e      	ldr	r3, [pc, #56]	; (8000ffc <MX_USART6_UART_Init+0x58>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000fc8:	4b0c      	ldr	r3, [pc, #48]	; (8000ffc <MX_USART6_UART_Init+0x58>)
 8000fca:	220c      	movs	r2, #12
 8000fcc:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fce:	4b0b      	ldr	r3, [pc, #44]	; (8000ffc <MX_USART6_UART_Init+0x58>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fd4:	4b09      	ldr	r3, [pc, #36]	; (8000ffc <MX_USART6_UART_Init+0x58>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000fda:	4b08      	ldr	r3, [pc, #32]	; (8000ffc <MX_USART6_UART_Init+0x58>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000fe0:	4b06      	ldr	r3, [pc, #24]	; (8000ffc <MX_USART6_UART_Init+0x58>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8000fe6:	4805      	ldr	r0, [pc, #20]	; (8000ffc <MX_USART6_UART_Init+0x58>)
 8000fe8:	f004 fbc4 	bl	8005774 <HAL_UART_Init>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d001      	beq.n	8000ff6 <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 8000ff2:	f000 f9db 	bl	80013ac <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8000ff6:	bf00      	nop
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	2000ace4 	.word	0x2000ace4
 8001000:	40011400 	.word	0x40011400

08001004 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800100a:	4b14      	ldr	r3, [pc, #80]	; (800105c <MX_DMA_Init+0x58>)
 800100c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800100e:	4a13      	ldr	r2, [pc, #76]	; (800105c <MX_DMA_Init+0x58>)
 8001010:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001014:	6313      	str	r3, [r2, #48]	; 0x30
 8001016:	4b11      	ldr	r3, [pc, #68]	; (800105c <MX_DMA_Init+0x58>)
 8001018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800101a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800101e:	607b      	str	r3, [r7, #4]
 8001020:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8001022:	2200      	movs	r2, #0
 8001024:	2105      	movs	r1, #5
 8001026:	2038      	movs	r0, #56	; 0x38
 8001028:	f001 f949 	bl	80022be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800102c:	2038      	movs	r0, #56	; 0x38
 800102e:	f001 f962 	bl	80022f6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8001032:	2200      	movs	r2, #0
 8001034:	2105      	movs	r1, #5
 8001036:	203b      	movs	r0, #59	; 0x3b
 8001038:	f001 f941 	bl	80022be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800103c:	203b      	movs	r0, #59	; 0x3b
 800103e:	f001 f95a 	bl	80022f6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 8001042:	2200      	movs	r2, #0
 8001044:	2105      	movs	r1, #5
 8001046:	2045      	movs	r0, #69	; 0x45
 8001048:	f001 f939 	bl	80022be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 800104c:	2045      	movs	r0, #69	; 0x45
 800104e:	f001 f952 	bl	80022f6 <HAL_NVIC_EnableIRQ>

}
 8001052:	bf00      	nop
 8001054:	3708      	adds	r7, #8
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	40023800 	.word	0x40023800

08001060 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b08a      	sub	sp, #40	; 0x28
 8001064:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001066:	f107 0314 	add.w	r3, r7, #20
 800106a:	2200      	movs	r2, #0
 800106c:	601a      	str	r2, [r3, #0]
 800106e:	605a      	str	r2, [r3, #4]
 8001070:	609a      	str	r2, [r3, #8]
 8001072:	60da      	str	r2, [r3, #12]
 8001074:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001076:	4b49      	ldr	r3, [pc, #292]	; (800119c <MX_GPIO_Init+0x13c>)
 8001078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800107a:	4a48      	ldr	r2, [pc, #288]	; (800119c <MX_GPIO_Init+0x13c>)
 800107c:	f043 0304 	orr.w	r3, r3, #4
 8001080:	6313      	str	r3, [r2, #48]	; 0x30
 8001082:	4b46      	ldr	r3, [pc, #280]	; (800119c <MX_GPIO_Init+0x13c>)
 8001084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001086:	f003 0304 	and.w	r3, r3, #4
 800108a:	613b      	str	r3, [r7, #16]
 800108c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800108e:	4b43      	ldr	r3, [pc, #268]	; (800119c <MX_GPIO_Init+0x13c>)
 8001090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001092:	4a42      	ldr	r2, [pc, #264]	; (800119c <MX_GPIO_Init+0x13c>)
 8001094:	f043 0301 	orr.w	r3, r3, #1
 8001098:	6313      	str	r3, [r2, #48]	; 0x30
 800109a:	4b40      	ldr	r3, [pc, #256]	; (800119c <MX_GPIO_Init+0x13c>)
 800109c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800109e:	f003 0301 	and.w	r3, r3, #1
 80010a2:	60fb      	str	r3, [r7, #12]
 80010a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010a6:	4b3d      	ldr	r3, [pc, #244]	; (800119c <MX_GPIO_Init+0x13c>)
 80010a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010aa:	4a3c      	ldr	r2, [pc, #240]	; (800119c <MX_GPIO_Init+0x13c>)
 80010ac:	f043 0302 	orr.w	r3, r3, #2
 80010b0:	6313      	str	r3, [r2, #48]	; 0x30
 80010b2:	4b3a      	ldr	r3, [pc, #232]	; (800119c <MX_GPIO_Init+0x13c>)
 80010b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010b6:	f003 0302 	and.w	r3, r3, #2
 80010ba:	60bb      	str	r3, [r7, #8]
 80010bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010be:	4b37      	ldr	r3, [pc, #220]	; (800119c <MX_GPIO_Init+0x13c>)
 80010c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c2:	4a36      	ldr	r2, [pc, #216]	; (800119c <MX_GPIO_Init+0x13c>)
 80010c4:	f043 0308 	orr.w	r3, r3, #8
 80010c8:	6313      	str	r3, [r2, #48]	; 0x30
 80010ca:	4b34      	ldr	r3, [pc, #208]	; (800119c <MX_GPIO_Init+0x13c>)
 80010cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ce:	f003 0308 	and.w	r3, r3, #8
 80010d2:	607b      	str	r3, [r7, #4]
 80010d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80010d6:	2200      	movs	r2, #0
 80010d8:	2110      	movs	r1, #16
 80010da:	4831      	ldr	r0, [pc, #196]	; (80011a0 <MX_GPIO_Init+0x140>)
 80010dc:	f001 fef0 	bl	8002ec0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 80010e0:	2200      	movs	r2, #0
 80010e2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010e6:	482f      	ldr	r0, [pc, #188]	; (80011a4 <MX_GPIO_Init+0x144>)
 80010e8:	f001 feea 	bl	8002ec0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 80010ec:	2200      	movs	r2, #0
 80010ee:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80010f2:	482d      	ldr	r0, [pc, #180]	; (80011a8 <MX_GPIO_Init+0x148>)
 80010f4:	f001 fee4 	bl	8002ec0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80010f8:	2308      	movs	r3, #8
 80010fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80010fc:	4b2b      	ldr	r3, [pc, #172]	; (80011ac <MX_GPIO_Init+0x14c>)
 80010fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001100:	2300      	movs	r3, #0
 8001102:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001104:	f107 0314 	add.w	r3, r7, #20
 8001108:	4619      	mov	r1, r3
 800110a:	4825      	ldr	r0, [pc, #148]	; (80011a0 <MX_GPIO_Init+0x140>)
 800110c:	f001 fd16 	bl	8002b3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001110:	2310      	movs	r3, #16
 8001112:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001114:	2301      	movs	r3, #1
 8001116:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001118:	2301      	movs	r3, #1
 800111a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800111c:	2303      	movs	r3, #3
 800111e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001120:	f107 0314 	add.w	r3, r7, #20
 8001124:	4619      	mov	r1, r3
 8001126:	481e      	ldr	r0, [pc, #120]	; (80011a0 <MX_GPIO_Init+0x140>)
 8001128:	f001 fd08 	bl	8002b3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800112c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001130:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001132:	2301      	movs	r3, #1
 8001134:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001136:	2301      	movs	r3, #1
 8001138:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800113a:	2303      	movs	r3, #3
 800113c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800113e:	f107 0314 	add.w	r3, r7, #20
 8001142:	4619      	mov	r1, r3
 8001144:	4817      	ldr	r0, [pc, #92]	; (80011a4 <MX_GPIO_Init+0x144>)
 8001146:	f001 fcf9 	bl	8002b3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 800114a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800114e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001150:	4b16      	ldr	r3, [pc, #88]	; (80011ac <MX_GPIO_Init+0x14c>)
 8001152:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001154:	2300      	movs	r3, #0
 8001156:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001158:	f107 0314 	add.w	r3, r7, #20
 800115c:	4619      	mov	r1, r3
 800115e:	4811      	ldr	r0, [pc, #68]	; (80011a4 <MX_GPIO_Init+0x144>)
 8001160:	f001 fcec 	bl	8002b3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001164:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001168:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800116a:	2301      	movs	r3, #1
 800116c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116e:	2300      	movs	r3, #0
 8001170:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001172:	2300      	movs	r3, #0
 8001174:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001176:	f107 0314 	add.w	r3, r7, #20
 800117a:	4619      	mov	r1, r3
 800117c:	480a      	ldr	r0, [pc, #40]	; (80011a8 <MX_GPIO_Init+0x148>)
 800117e:	f001 fcdd 	bl	8002b3c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 7, 0);
 8001182:	2200      	movs	r2, #0
 8001184:	2107      	movs	r1, #7
 8001186:	2009      	movs	r0, #9
 8001188:	f001 f899 	bl	80022be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800118c:	2009      	movs	r0, #9
 800118e:	f001 f8b2 	bl	80022f6 <HAL_NVIC_EnableIRQ>

}
 8001192:	bf00      	nop
 8001194:	3728      	adds	r7, #40	; 0x28
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	40023800 	.word	0x40023800
 80011a0:	40020000 	.word	0x40020000
 80011a4:	40020400 	.word	0x40020400
 80011a8:	40020c00 	.word	0x40020c00
 80011ac:	10210000 	.word	0x10210000

080011b0 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b084      	sub	sp, #16
 80011b4:	af02      	add	r7, sp, #8
 80011b6:	4603      	mov	r3, r0
 80011b8:	80fb      	strh	r3, [r7, #6]

	if(GPIO_Pin == GPIO_PIN_3 &&id==3)
 80011ba:	88fb      	ldrh	r3, [r7, #6]
 80011bc:	2b08      	cmp	r3, #8
 80011be:	f040 80ac 	bne.w	800131a <HAL_GPIO_EXTI_Callback+0x16a>
 80011c2:	4b5f      	ldr	r3, [pc, #380]	; (8001340 <HAL_GPIO_EXTI_Callback+0x190>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	2b03      	cmp	r3, #3
 80011c8:	f040 80a7 	bne.w	800131a <HAL_GPIO_EXTI_Callback+0x16a>
	{
		switch(prechannel)
 80011cc:	4b5d      	ldr	r3, [pc, #372]	; (8001344 <HAL_GPIO_EXTI_Callback+0x194>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d002      	beq.n	80011da <HAL_GPIO_EXTI_Callback+0x2a>
 80011d4:	2b01      	cmp	r3, #1
 80011d6:	d024      	beq.n	8001222 <HAL_GPIO_EXTI_Callback+0x72>
 80011d8:	e04b      	b.n	8001272 <HAL_GPIO_EXTI_Callback+0xc2>
		{
		case sensor1:
			voltage = ADS1256_GetChannalValue(sensor1);
 80011da:	2000      	movs	r0, #0
 80011dc:	f7ff fbda 	bl	8000994 <ADS1256_GetChannalValue>
 80011e0:	eef0 7a40 	vmov.f32	s15, s0
 80011e4:	4b58      	ldr	r3, [pc, #352]	; (8001348 <HAL_GPIO_EXTI_Callback+0x198>)
 80011e6:	edc3 7a00 	vstr	s15, [r3]
  			voltage = voltage*60.6;
 80011ea:	4b57      	ldr	r3, [pc, #348]	; (8001348 <HAL_GPIO_EXTI_Callback+0x198>)
 80011ec:	edd3 7a00 	vldr	s15, [r3]
 80011f0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80011f4:	ed9f 6b4c 	vldr	d6, [pc, #304]	; 8001328 <HAL_GPIO_EXTI_Callback+0x178>
 80011f8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80011fc:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001200:	4b51      	ldr	r3, [pc, #324]	; (8001348 <HAL_GPIO_EXTI_Callback+0x198>)
 8001202:	edc3 7a00 	vstr	s15, [r3]
  			v_f[v.cnt]=voltage;
 8001206:	4b51      	ldr	r3, [pc, #324]	; (800134c <HAL_GPIO_EXTI_Callback+0x19c>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	4a4f      	ldr	r2, [pc, #316]	; (8001348 <HAL_GPIO_EXTI_Callback+0x198>)
 800120c:	6812      	ldr	r2, [r2, #0]
 800120e:	4950      	ldr	r1, [pc, #320]	; (8001350 <HAL_GPIO_EXTI_Callback+0x1a0>)
 8001210:	009b      	lsls	r3, r3, #2
 8001212:	440b      	add	r3, r1
 8001214:	601a      	str	r2, [r3, #0]
  			v.cnt++;
 8001216:	4b4d      	ldr	r3, [pc, #308]	; (800134c <HAL_GPIO_EXTI_Callback+0x19c>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	3301      	adds	r3, #1
 800121c:	4a4b      	ldr	r2, [pc, #300]	; (800134c <HAL_GPIO_EXTI_Callback+0x19c>)
 800121e:	6013      	str	r3, [r2, #0]
			break;
 8001220:	e027      	b.n	8001272 <HAL_GPIO_EXTI_Callback+0xc2>
		case sensor2:
			current = ADS1256_GetChannalValue(sensor2);
 8001222:	2001      	movs	r0, #1
 8001224:	f7ff fbb6 	bl	8000994 <ADS1256_GetChannalValue>
 8001228:	eef0 7a40 	vmov.f32	s15, s0
 800122c:	4b49      	ldr	r3, [pc, #292]	; (8001354 <HAL_GPIO_EXTI_Callback+0x1a4>)
 800122e:	edc3 7a00 	vstr	s15, [r3]
  			current = (current-2.27)/0.025;
 8001232:	4b48      	ldr	r3, [pc, #288]	; (8001354 <HAL_GPIO_EXTI_Callback+0x1a4>)
 8001234:	edd3 7a00 	vldr	s15, [r3]
 8001238:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800123c:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 8001330 <HAL_GPIO_EXTI_Callback+0x180>
 8001240:	ee37 6b46 	vsub.f64	d6, d7, d6
 8001244:	ed9f 5b3c 	vldr	d5, [pc, #240]	; 8001338 <HAL_GPIO_EXTI_Callback+0x188>
 8001248:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800124c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001250:	4b40      	ldr	r3, [pc, #256]	; (8001354 <HAL_GPIO_EXTI_Callback+0x1a4>)
 8001252:	edc3 7a00 	vstr	s15, [r3]
  			i_f[i.cnt]=current;
 8001256:	4b40      	ldr	r3, [pc, #256]	; (8001358 <HAL_GPIO_EXTI_Callback+0x1a8>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	4a3e      	ldr	r2, [pc, #248]	; (8001354 <HAL_GPIO_EXTI_Callback+0x1a4>)
 800125c:	6812      	ldr	r2, [r2, #0]
 800125e:	493f      	ldr	r1, [pc, #252]	; (800135c <HAL_GPIO_EXTI_Callback+0x1ac>)
 8001260:	009b      	lsls	r3, r3, #2
 8001262:	440b      	add	r3, r1
 8001264:	601a      	str	r2, [r3, #0]
  			i.cnt++;
 8001266:	4b3c      	ldr	r3, [pc, #240]	; (8001358 <HAL_GPIO_EXTI_Callback+0x1a8>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	3301      	adds	r3, #1
 800126c:	4a3a      	ldr	r2, [pc, #232]	; (8001358 <HAL_GPIO_EXTI_Callback+0x1a8>)
 800126e:	6013      	str	r3, [r2, #0]
			break;
 8001270:	bf00      	nop
		}
		prechannel++;
 8001272:	4b34      	ldr	r3, [pc, #208]	; (8001344 <HAL_GPIO_EXTI_Callback+0x194>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	3301      	adds	r3, #1
 8001278:	4a32      	ldr	r2, [pc, #200]	; (8001344 <HAL_GPIO_EXTI_Callback+0x194>)
 800127a:	6013      	str	r3, [r2, #0]
		if ((prechannel >=numChannel))
 800127c:	4b31      	ldr	r3, [pc, #196]	; (8001344 <HAL_GPIO_EXTI_Callback+0x194>)
 800127e:	681a      	ldr	r2, [r3, #0]
 8001280:	4b37      	ldr	r3, [pc, #220]	; (8001360 <HAL_GPIO_EXTI_Callback+0x1b0>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	429a      	cmp	r2, r3
 8001286:	db02      	blt.n	800128e <HAL_GPIO_EXTI_Callback+0xde>
		{
			prechannel=0;
 8001288:	4b2e      	ldr	r3, [pc, #184]	; (8001344 <HAL_GPIO_EXTI_Callback+0x194>)
 800128a:	2200      	movs	r2, #0
 800128c:	601a      	str	r2, [r3, #0]
		}
		if (v.cnt ==1250 && i.cnt ==1250)
 800128e:	4b2f      	ldr	r3, [pc, #188]	; (800134c <HAL_GPIO_EXTI_Callback+0x19c>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f240 42e2 	movw	r2, #1250	; 0x4e2
 8001296:	4293      	cmp	r3, r2
 8001298:	d13f      	bne.n	800131a <HAL_GPIO_EXTI_Callback+0x16a>
 800129a:	4b2f      	ldr	r3, [pc, #188]	; (8001358 <HAL_GPIO_EXTI_Callback+0x1a8>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f240 42e2 	movw	r2, #1250	; 0x4e2
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d139      	bne.n	800131a <HAL_GPIO_EXTI_Callback+0x16a>
		{
			v.cnt=0;
 80012a6:	4b29      	ldr	r3, [pc, #164]	; (800134c <HAL_GPIO_EXTI_Callback+0x19c>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	601a      	str	r2, [r3, #0]
			i.cnt=0;
 80012ac:	4b2a      	ldr	r3, [pc, #168]	; (8001358 <HAL_GPIO_EXTI_Callback+0x1a8>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	601a      	str	r2, [r3, #0]
			  arm_max_f32(v_f, 1250, &v.max, &v.index);
 80012b2:	4b2c      	ldr	r3, [pc, #176]	; (8001364 <HAL_GPIO_EXTI_Callback+0x1b4>)
 80012b4:	4a2c      	ldr	r2, [pc, #176]	; (8001368 <HAL_GPIO_EXTI_Callback+0x1b8>)
 80012b6:	f240 41e2 	movw	r1, #1250	; 0x4e2
 80012ba:	4825      	ldr	r0, [pc, #148]	; (8001350 <HAL_GPIO_EXTI_Callback+0x1a0>)
 80012bc:	f7ff f998 	bl	80005f0 <arm_max_f32>
			  arm_max_f32(i_f, 1250, &i.max, &i.index);
 80012c0:	4b2a      	ldr	r3, [pc, #168]	; (800136c <HAL_GPIO_EXTI_Callback+0x1bc>)
 80012c2:	4a2b      	ldr	r2, [pc, #172]	; (8001370 <HAL_GPIO_EXTI_Callback+0x1c0>)
 80012c4:	f240 41e2 	movw	r1, #1250	; 0x4e2
 80012c8:	4824      	ldr	r0, [pc, #144]	; (800135c <HAL_GPIO_EXTI_Callback+0x1ac>)
 80012ca:	f7ff f991 	bl	80005f0 <arm_max_f32>
			  R = v.max / i.max;
 80012ce:	4b1f      	ldr	r3, [pc, #124]	; (800134c <HAL_GPIO_EXTI_Callback+0x19c>)
 80012d0:	edd3 6a01 	vldr	s13, [r3, #4]
 80012d4:	4b20      	ldr	r3, [pc, #128]	; (8001358 <HAL_GPIO_EXTI_Callback+0x1a8>)
 80012d6:	ed93 7a01 	vldr	s14, [r3, #4]
 80012da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012de:	4b25      	ldr	r3, [pc, #148]	; (8001374 <HAL_GPIO_EXTI_Callback+0x1c4>)
 80012e0:	edc3 7a00 	vstr	s15, [r3]
			  snprintf(tf_buff, 10 , "%.4f\r\n", R);
 80012e4:	4b23      	ldr	r3, [pc, #140]	; (8001374 <HAL_GPIO_EXTI_Callback+0x1c4>)
 80012e6:	edd3 7a00 	vldr	s15, [r3]
 80012ea:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80012ee:	ed8d 7b00 	vstr	d7, [sp]
 80012f2:	4a21      	ldr	r2, [pc, #132]	; (8001378 <HAL_GPIO_EXTI_Callback+0x1c8>)
 80012f4:	210a      	movs	r1, #10
 80012f6:	4821      	ldr	r0, [pc, #132]	; (800137c <HAL_GPIO_EXTI_Callback+0x1cc>)
 80012f8:	f008 f9dc 	bl	80096b4 <sniprintf>
			  tf_size = strlen(tf_buff);
 80012fc:	481f      	ldr	r0, [pc, #124]	; (800137c <HAL_GPIO_EXTI_Callback+0x1cc>)
 80012fe:	f7fe ff9f 	bl	8000240 <strlen>
 8001302:	4603      	mov	r3, r0
 8001304:	461a      	mov	r2, r3
 8001306:	4b1e      	ldr	r3, [pc, #120]	; (8001380 <HAL_GPIO_EXTI_Callback+0x1d0>)
 8001308:	601a      	str	r2, [r3, #0]
			  HAL_UART_Transmit_DMA(&huart6, tf_buff, tf_size);
 800130a:	4b1d      	ldr	r3, [pc, #116]	; (8001380 <HAL_GPIO_EXTI_Callback+0x1d0>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	b29b      	uxth	r3, r3
 8001310:	461a      	mov	r2, r3
 8001312:	491a      	ldr	r1, [pc, #104]	; (800137c <HAL_GPIO_EXTI_Callback+0x1cc>)
 8001314:	481b      	ldr	r0, [pc, #108]	; (8001384 <HAL_GPIO_EXTI_Callback+0x1d4>)
 8001316:	f004 fa7b 	bl	8005810 <HAL_UART_Transmit_DMA>
	}




}
 800131a:	bf00      	nop
 800131c:	3708      	adds	r7, #8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	f3af 8000 	nop.w
 8001328:	cccccccd 	.word	0xcccccccd
 800132c:	404e4ccc 	.word	0x404e4ccc
 8001330:	c28f5c29 	.word	0xc28f5c29
 8001334:	400228f5 	.word	0x400228f5
 8001338:	9999999a 	.word	0x9999999a
 800133c:	3f999999 	.word	0x3f999999
 8001340:	20000480 	.word	0x20000480
 8001344:	20000484 	.word	0x20000484
 8001348:	200082b4 	.word	0x200082b4
 800134c:	200096fc 	.word	0x200096fc
 8001350:	20009708 	.word	0x20009708
 8001354:	200096f4 	.word	0x200096f4
 8001358:	20008360 	.word	0x20008360
 800135c:	2000836c 	.word	0x2000836c
 8001360:	200082a4 	.word	0x200082a4
 8001364:	20009704 	.word	0x20009704
 8001368:	20009700 	.word	0x20009700
 800136c:	20008368 	.word	0x20008368
 8001370:	20008364 	.word	0x20008364
 8001374:	2000ace0 	.word	0x2000ace0
 8001378:	0800c404 	.word	0x0800c404
 800137c:	2000ae8c 	.word	0x2000ae8c
 8001380:	200082b0 	.word	0x200082b0
 8001384:	2000ace4 	.word	0x2000ace4

08001388 <transferThread>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_transferThread */
void transferThread(void const * argument)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
//  osThreadSuspend(NULL);

  /* Infinite loop */
  for(;;)
  {
	  if(xSemaphoreTake(transferBinarySemHandle, portMAX_DELAY) == pdTRUE ) {
 8001390:	4b05      	ldr	r3, [pc, #20]	; (80013a8 <transferThread+0x20>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f04f 31ff 	mov.w	r1, #4294967295
 8001398:	4618      	mov	r0, r3
 800139a:	f005 fd49 	bl	8006e30 <xQueueSemaphoreTake>

	 }


    osDelay(1);
 800139e:	2001      	movs	r0, #1
 80013a0:	f005 fa01 	bl	80067a6 <osDelay>
	  if(xSemaphoreTake(transferBinarySemHandle, portMAX_DELAY) == pdTRUE ) {
 80013a4:	e7f4      	b.n	8001390 <transferThread+0x8>
 80013a6:	bf00      	nop
 80013a8:	200096f8 	.word	0x200096f8

080013ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80013b0:	bf00      	nop
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr
	...

080013bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80013c2:	4b11      	ldr	r3, [pc, #68]	; (8001408 <HAL_MspInit+0x4c>)
 80013c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013c6:	4a10      	ldr	r2, [pc, #64]	; (8001408 <HAL_MspInit+0x4c>)
 80013c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013cc:	6413      	str	r3, [r2, #64]	; 0x40
 80013ce:	4b0e      	ldr	r3, [pc, #56]	; (8001408 <HAL_MspInit+0x4c>)
 80013d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013d6:	607b      	str	r3, [r7, #4]
 80013d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013da:	4b0b      	ldr	r3, [pc, #44]	; (8001408 <HAL_MspInit+0x4c>)
 80013dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013de:	4a0a      	ldr	r2, [pc, #40]	; (8001408 <HAL_MspInit+0x4c>)
 80013e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013e4:	6453      	str	r3, [r2, #68]	; 0x44
 80013e6:	4b08      	ldr	r3, [pc, #32]	; (8001408 <HAL_MspInit+0x4c>)
 80013e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013ee:	603b      	str	r3, [r7, #0]
 80013f0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80013f2:	2200      	movs	r2, #0
 80013f4:	210f      	movs	r1, #15
 80013f6:	f06f 0001 	mvn.w	r0, #1
 80013fa:	f000 ff60 	bl	80022be <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013fe:	bf00      	nop
 8001400:	3708      	adds	r7, #8
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	40023800 	.word	0x40023800

0800140c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b08a      	sub	sp, #40	; 0x28
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001414:	f107 0314 	add.w	r3, r7, #20
 8001418:	2200      	movs	r2, #0
 800141a:	601a      	str	r2, [r3, #0]
 800141c:	605a      	str	r2, [r3, #4]
 800141e:	609a      	str	r2, [r3, #8]
 8001420:	60da      	str	r2, [r3, #12]
 8001422:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4a15      	ldr	r2, [pc, #84]	; (8001480 <HAL_ADC_MspInit+0x74>)
 800142a:	4293      	cmp	r3, r2
 800142c:	d123      	bne.n	8001476 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800142e:	4b15      	ldr	r3, [pc, #84]	; (8001484 <HAL_ADC_MspInit+0x78>)
 8001430:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001432:	4a14      	ldr	r2, [pc, #80]	; (8001484 <HAL_ADC_MspInit+0x78>)
 8001434:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001438:	6453      	str	r3, [r2, #68]	; 0x44
 800143a:	4b12      	ldr	r3, [pc, #72]	; (8001484 <HAL_ADC_MspInit+0x78>)
 800143c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800143e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001442:	613b      	str	r3, [r7, #16]
 8001444:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001446:	4b0f      	ldr	r3, [pc, #60]	; (8001484 <HAL_ADC_MspInit+0x78>)
 8001448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800144a:	4a0e      	ldr	r2, [pc, #56]	; (8001484 <HAL_ADC_MspInit+0x78>)
 800144c:	f043 0304 	orr.w	r3, r3, #4
 8001450:	6313      	str	r3, [r2, #48]	; 0x30
 8001452:	4b0c      	ldr	r3, [pc, #48]	; (8001484 <HAL_ADC_MspInit+0x78>)
 8001454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001456:	f003 0304 	and.w	r3, r3, #4
 800145a:	60fb      	str	r3, [r7, #12]
 800145c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800145e:	2304      	movs	r3, #4
 8001460:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001462:	2303      	movs	r3, #3
 8001464:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001466:	2300      	movs	r3, #0
 8001468:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800146a:	f107 0314 	add.w	r3, r7, #20
 800146e:	4619      	mov	r1, r3
 8001470:	4805      	ldr	r0, [pc, #20]	; (8001488 <HAL_ADC_MspInit+0x7c>)
 8001472:	f001 fb63 	bl	8002b3c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001476:	bf00      	nop
 8001478:	3728      	adds	r7, #40	; 0x28
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	40012000 	.word	0x40012000
 8001484:	40023800 	.word	0x40023800
 8001488:	40020800 	.word	0x40020800

0800148c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b08a      	sub	sp, #40	; 0x28
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001494:	f107 0314 	add.w	r3, r7, #20
 8001498:	2200      	movs	r2, #0
 800149a:	601a      	str	r2, [r3, #0]
 800149c:	605a      	str	r2, [r3, #4]
 800149e:	609a      	str	r2, [r3, #8]
 80014a0:	60da      	str	r2, [r3, #12]
 80014a2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a45      	ldr	r2, [pc, #276]	; (80015c0 <HAL_SPI_MspInit+0x134>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	f040 8084 	bne.w	80015b8 <HAL_SPI_MspInit+0x12c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80014b0:	4b44      	ldr	r3, [pc, #272]	; (80015c4 <HAL_SPI_MspInit+0x138>)
 80014b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014b4:	4a43      	ldr	r2, [pc, #268]	; (80015c4 <HAL_SPI_MspInit+0x138>)
 80014b6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80014ba:	6453      	str	r3, [r2, #68]	; 0x44
 80014bc:	4b41      	ldr	r3, [pc, #260]	; (80015c4 <HAL_SPI_MspInit+0x138>)
 80014be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80014c4:	613b      	str	r3, [r7, #16]
 80014c6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014c8:	4b3e      	ldr	r3, [pc, #248]	; (80015c4 <HAL_SPI_MspInit+0x138>)
 80014ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014cc:	4a3d      	ldr	r2, [pc, #244]	; (80015c4 <HAL_SPI_MspInit+0x138>)
 80014ce:	f043 0301 	orr.w	r3, r3, #1
 80014d2:	6313      	str	r3, [r2, #48]	; 0x30
 80014d4:	4b3b      	ldr	r3, [pc, #236]	; (80015c4 <HAL_SPI_MspInit+0x138>)
 80014d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014d8:	f003 0301 	and.w	r3, r3, #1
 80014dc:	60fb      	str	r3, [r7, #12]
 80014de:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80014e0:	23e0      	movs	r3, #224	; 0xe0
 80014e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014e4:	2302      	movs	r3, #2
 80014e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e8:	2300      	movs	r3, #0
 80014ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014ec:	2303      	movs	r3, #3
 80014ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80014f0:	2305      	movs	r3, #5
 80014f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014f4:	f107 0314 	add.w	r3, r7, #20
 80014f8:	4619      	mov	r1, r3
 80014fa:	4833      	ldr	r0, [pc, #204]	; (80015c8 <HAL_SPI_MspInit+0x13c>)
 80014fc:	f001 fb1e 	bl	8002b3c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8001500:	4b32      	ldr	r3, [pc, #200]	; (80015cc <HAL_SPI_MspInit+0x140>)
 8001502:	4a33      	ldr	r2, [pc, #204]	; (80015d0 <HAL_SPI_MspInit+0x144>)
 8001504:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8001506:	4b31      	ldr	r3, [pc, #196]	; (80015cc <HAL_SPI_MspInit+0x140>)
 8001508:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 800150c:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800150e:	4b2f      	ldr	r3, [pc, #188]	; (80015cc <HAL_SPI_MspInit+0x140>)
 8001510:	2200      	movs	r2, #0
 8001512:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001514:	4b2d      	ldr	r3, [pc, #180]	; (80015cc <HAL_SPI_MspInit+0x140>)
 8001516:	2200      	movs	r2, #0
 8001518:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800151a:	4b2c      	ldr	r3, [pc, #176]	; (80015cc <HAL_SPI_MspInit+0x140>)
 800151c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001520:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001522:	4b2a      	ldr	r3, [pc, #168]	; (80015cc <HAL_SPI_MspInit+0x140>)
 8001524:	2200      	movs	r2, #0
 8001526:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001528:	4b28      	ldr	r3, [pc, #160]	; (80015cc <HAL_SPI_MspInit+0x140>)
 800152a:	2200      	movs	r2, #0
 800152c:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 800152e:	4b27      	ldr	r3, [pc, #156]	; (80015cc <HAL_SPI_MspInit+0x140>)
 8001530:	2200      	movs	r2, #0
 8001532:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001534:	4b25      	ldr	r3, [pc, #148]	; (80015cc <HAL_SPI_MspInit+0x140>)
 8001536:	2200      	movs	r2, #0
 8001538:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800153a:	4b24      	ldr	r3, [pc, #144]	; (80015cc <HAL_SPI_MspInit+0x140>)
 800153c:	2200      	movs	r2, #0
 800153e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001540:	4822      	ldr	r0, [pc, #136]	; (80015cc <HAL_SPI_MspInit+0x140>)
 8001542:	f000 fef3 	bl	800232c <HAL_DMA_Init>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d001      	beq.n	8001550 <HAL_SPI_MspInit+0xc4>
    {
      Error_Handler();
 800154c:	f7ff ff2e 	bl	80013ac <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	4a1e      	ldr	r2, [pc, #120]	; (80015cc <HAL_SPI_MspInit+0x140>)
 8001554:	659a      	str	r2, [r3, #88]	; 0x58
 8001556:	4a1d      	ldr	r2, [pc, #116]	; (80015cc <HAL_SPI_MspInit+0x140>)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 800155c:	4b1d      	ldr	r3, [pc, #116]	; (80015d4 <HAL_SPI_MspInit+0x148>)
 800155e:	4a1e      	ldr	r2, [pc, #120]	; (80015d8 <HAL_SPI_MspInit+0x14c>)
 8001560:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8001562:	4b1c      	ldr	r3, [pc, #112]	; (80015d4 <HAL_SPI_MspInit+0x148>)
 8001564:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001568:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800156a:	4b1a      	ldr	r3, [pc, #104]	; (80015d4 <HAL_SPI_MspInit+0x148>)
 800156c:	2240      	movs	r2, #64	; 0x40
 800156e:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001570:	4b18      	ldr	r3, [pc, #96]	; (80015d4 <HAL_SPI_MspInit+0x148>)
 8001572:	2200      	movs	r2, #0
 8001574:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001576:	4b17      	ldr	r3, [pc, #92]	; (80015d4 <HAL_SPI_MspInit+0x148>)
 8001578:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800157c:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800157e:	4b15      	ldr	r3, [pc, #84]	; (80015d4 <HAL_SPI_MspInit+0x148>)
 8001580:	2200      	movs	r2, #0
 8001582:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001584:	4b13      	ldr	r3, [pc, #76]	; (80015d4 <HAL_SPI_MspInit+0x148>)
 8001586:	2200      	movs	r2, #0
 8001588:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800158a:	4b12      	ldr	r3, [pc, #72]	; (80015d4 <HAL_SPI_MspInit+0x148>)
 800158c:	2200      	movs	r2, #0
 800158e:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001590:	4b10      	ldr	r3, [pc, #64]	; (80015d4 <HAL_SPI_MspInit+0x148>)
 8001592:	2200      	movs	r2, #0
 8001594:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001596:	4b0f      	ldr	r3, [pc, #60]	; (80015d4 <HAL_SPI_MspInit+0x148>)
 8001598:	2200      	movs	r2, #0
 800159a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800159c:	480d      	ldr	r0, [pc, #52]	; (80015d4 <HAL_SPI_MspInit+0x148>)
 800159e:	f000 fec5 	bl	800232c <HAL_DMA_Init>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <HAL_SPI_MspInit+0x120>
    {
      Error_Handler();
 80015a8:	f7ff ff00 	bl	80013ac <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	4a09      	ldr	r2, [pc, #36]	; (80015d4 <HAL_SPI_MspInit+0x148>)
 80015b0:	655a      	str	r2, [r3, #84]	; 0x54
 80015b2:	4a08      	ldr	r2, [pc, #32]	; (80015d4 <HAL_SPI_MspInit+0x148>)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80015b8:	bf00      	nop
 80015ba:	3728      	adds	r7, #40	; 0x28
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	40013000 	.word	0x40013000
 80015c4:	40023800 	.word	0x40023800
 80015c8:	40020000 	.word	0x40020000
 80015cc:	2000adcc 	.word	0x2000adcc
 80015d0:	40026410 	.word	0x40026410
 80015d4:	2000ae2c 	.word	0x2000ae2c
 80015d8:	40026458 	.word	0x40026458

080015dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b08a      	sub	sp, #40	; 0x28
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e4:	f107 0314 	add.w	r3, r7, #20
 80015e8:	2200      	movs	r2, #0
 80015ea:	601a      	str	r2, [r3, #0]
 80015ec:	605a      	str	r2, [r3, #4]
 80015ee:	609a      	str	r2, [r3, #8]
 80015f0:	60da      	str	r2, [r3, #12]
 80015f2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a32      	ldr	r2, [pc, #200]	; (80016c4 <HAL_UART_MspInit+0xe8>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d15d      	bne.n	80016ba <HAL_UART_MspInit+0xde>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 80015fe:	4b32      	ldr	r3, [pc, #200]	; (80016c8 <HAL_UART_MspInit+0xec>)
 8001600:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001602:	4a31      	ldr	r2, [pc, #196]	; (80016c8 <HAL_UART_MspInit+0xec>)
 8001604:	f043 0320 	orr.w	r3, r3, #32
 8001608:	6453      	str	r3, [r2, #68]	; 0x44
 800160a:	4b2f      	ldr	r3, [pc, #188]	; (80016c8 <HAL_UART_MspInit+0xec>)
 800160c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800160e:	f003 0320 	and.w	r3, r3, #32
 8001612:	613b      	str	r3, [r7, #16]
 8001614:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001616:	4b2c      	ldr	r3, [pc, #176]	; (80016c8 <HAL_UART_MspInit+0xec>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161a:	4a2b      	ldr	r2, [pc, #172]	; (80016c8 <HAL_UART_MspInit+0xec>)
 800161c:	f043 0304 	orr.w	r3, r3, #4
 8001620:	6313      	str	r3, [r2, #48]	; 0x30
 8001622:	4b29      	ldr	r3, [pc, #164]	; (80016c8 <HAL_UART_MspInit+0xec>)
 8001624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001626:	f003 0304 	and.w	r3, r3, #4
 800162a:	60fb      	str	r3, [r7, #12]
 800162c:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800162e:	23c0      	movs	r3, #192	; 0xc0
 8001630:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001632:	2302      	movs	r3, #2
 8001634:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001636:	2300      	movs	r3, #0
 8001638:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800163a:	2303      	movs	r3, #3
 800163c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800163e:	2308      	movs	r3, #8
 8001640:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001642:	f107 0314 	add.w	r3, r7, #20
 8001646:	4619      	mov	r1, r3
 8001648:	4820      	ldr	r0, [pc, #128]	; (80016cc <HAL_UART_MspInit+0xf0>)
 800164a:	f001 fa77 	bl	8002b3c <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_TX Init */
    hdma_usart6_tx.Instance = DMA2_Stream6;
 800164e:	4b20      	ldr	r3, [pc, #128]	; (80016d0 <HAL_UART_MspInit+0xf4>)
 8001650:	4a20      	ldr	r2, [pc, #128]	; (80016d4 <HAL_UART_MspInit+0xf8>)
 8001652:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8001654:	4b1e      	ldr	r3, [pc, #120]	; (80016d0 <HAL_UART_MspInit+0xf4>)
 8001656:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 800165a:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800165c:	4b1c      	ldr	r3, [pc, #112]	; (80016d0 <HAL_UART_MspInit+0xf4>)
 800165e:	2240      	movs	r2, #64	; 0x40
 8001660:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001662:	4b1b      	ldr	r3, [pc, #108]	; (80016d0 <HAL_UART_MspInit+0xf4>)
 8001664:	2200      	movs	r2, #0
 8001666:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001668:	4b19      	ldr	r3, [pc, #100]	; (80016d0 <HAL_UART_MspInit+0xf4>)
 800166a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800166e:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001670:	4b17      	ldr	r3, [pc, #92]	; (80016d0 <HAL_UART_MspInit+0xf4>)
 8001672:	2200      	movs	r2, #0
 8001674:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001676:	4b16      	ldr	r3, [pc, #88]	; (80016d0 <HAL_UART_MspInit+0xf4>)
 8001678:	2200      	movs	r2, #0
 800167a:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 800167c:	4b14      	ldr	r3, [pc, #80]	; (80016d0 <HAL_UART_MspInit+0xf4>)
 800167e:	2200      	movs	r2, #0
 8001680:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001682:	4b13      	ldr	r3, [pc, #76]	; (80016d0 <HAL_UART_MspInit+0xf4>)
 8001684:	2200      	movs	r2, #0
 8001686:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001688:	4b11      	ldr	r3, [pc, #68]	; (80016d0 <HAL_UART_MspInit+0xf4>)
 800168a:	2200      	movs	r2, #0
 800168c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 800168e:	4810      	ldr	r0, [pc, #64]	; (80016d0 <HAL_UART_MspInit+0xf4>)
 8001690:	f000 fe4c 	bl	800232c <HAL_DMA_Init>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 800169a:	f7ff fe87 	bl	80013ac <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	4a0b      	ldr	r2, [pc, #44]	; (80016d0 <HAL_UART_MspInit+0xf4>)
 80016a2:	66da      	str	r2, [r3, #108]	; 0x6c
 80016a4:	4a0a      	ldr	r2, [pc, #40]	; (80016d0 <HAL_UART_MspInit+0xf4>)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 80016aa:	2200      	movs	r2, #0
 80016ac:	2105      	movs	r1, #5
 80016ae:	2047      	movs	r0, #71	; 0x47
 80016b0:	f000 fe05 	bl	80022be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80016b4:	2047      	movs	r0, #71	; 0x47
 80016b6:	f000 fe1e 	bl	80022f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80016ba:	bf00      	nop
 80016bc:	3728      	adds	r7, #40	; 0x28
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	40011400 	.word	0x40011400
 80016c8:	40023800 	.word	0x40023800
 80016cc:	40020800 	.word	0x40020800
 80016d0:	200082b8 	.word	0x200082b8
 80016d4:	400264a0 	.word	0x400264a0

080016d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80016dc:	bf00      	nop
 80016de:	46bd      	mov	sp, r7
 80016e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e4:	4770      	bx	lr

080016e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016e6:	b480      	push	{r7}
 80016e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016ea:	e7fe      	b.n	80016ea <HardFault_Handler+0x4>

080016ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016f0:	e7fe      	b.n	80016f0 <MemManage_Handler+0x4>

080016f2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016f2:	b480      	push	{r7}
 80016f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016f6:	e7fe      	b.n	80016f6 <BusFault_Handler+0x4>

080016f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016fc:	e7fe      	b.n	80016fc <UsageFault_Handler+0x4>

080016fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016fe:	b480      	push	{r7}
 8001700:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001702:	bf00      	nop
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr

0800170c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001710:	f000 f8e0 	bl	80018d4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001714:	f006 fb74 	bl	8007e00 <xTaskGetSchedulerState>
 8001718:	4603      	mov	r3, r0
 800171a:	2b01      	cmp	r3, #1
 800171c:	d001      	beq.n	8001722 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800171e:	f006 ff43 	bl	80085a8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001722:	bf00      	nop
 8001724:	bd80      	pop	{r7, pc}

08001726 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001726:	b580      	push	{r7, lr}
 8001728:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 800172a:	2008      	movs	r0, #8
 800172c:	f001 fbe2 	bl	8002ef4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001730:	bf00      	nop
 8001732:	bd80      	pop	{r7, pc}

08001734 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001738:	4802      	ldr	r0, [pc, #8]	; (8001744 <DMA2_Stream0_IRQHandler+0x10>)
 800173a:	f000 ff97 	bl	800266c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800173e:	bf00      	nop
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	2000adcc 	.word	0x2000adcc

08001748 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 800174c:	4802      	ldr	r0, [pc, #8]	; (8001758 <DMA2_Stream3_IRQHandler+0x10>)
 800174e:	f000 ff8d 	bl	800266c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001752:	bf00      	nop
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	2000ae2c 	.word	0x2000ae2c

0800175c <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8001760:	4802      	ldr	r0, [pc, #8]	; (800176c <DMA2_Stream6_IRQHandler+0x10>)
 8001762:	f000 ff83 	bl	800266c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8001766:	bf00      	nop
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	200082b8 	.word	0x200082b8

08001770 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001774:	4802      	ldr	r0, [pc, #8]	; (8001780 <USART6_IRQHandler+0x10>)
 8001776:	f004 f8c9 	bl	800590c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800177a:	bf00      	nop
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	2000ace4 	.word	0x2000ace4

08001784 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b084      	sub	sp, #16
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800178c:	4b11      	ldr	r3, [pc, #68]	; (80017d4 <_sbrk+0x50>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d102      	bne.n	800179a <_sbrk+0x16>
		heap_end = &end;
 8001794:	4b0f      	ldr	r3, [pc, #60]	; (80017d4 <_sbrk+0x50>)
 8001796:	4a10      	ldr	r2, [pc, #64]	; (80017d8 <_sbrk+0x54>)
 8001798:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800179a:	4b0e      	ldr	r3, [pc, #56]	; (80017d4 <_sbrk+0x50>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80017a0:	4b0c      	ldr	r3, [pc, #48]	; (80017d4 <_sbrk+0x50>)
 80017a2:	681a      	ldr	r2, [r3, #0]
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	4413      	add	r3, r2
 80017a8:	466a      	mov	r2, sp
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d907      	bls.n	80017be <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80017ae:	f007 f92b 	bl	8008a08 <__errno>
 80017b2:	4602      	mov	r2, r0
 80017b4:	230c      	movs	r3, #12
 80017b6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80017b8:	f04f 33ff 	mov.w	r3, #4294967295
 80017bc:	e006      	b.n	80017cc <_sbrk+0x48>
	}

	heap_end += incr;
 80017be:	4b05      	ldr	r3, [pc, #20]	; (80017d4 <_sbrk+0x50>)
 80017c0:	681a      	ldr	r2, [r3, #0]
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	4413      	add	r3, r2
 80017c6:	4a03      	ldr	r2, [pc, #12]	; (80017d4 <_sbrk+0x50>)
 80017c8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80017ca:	68fb      	ldr	r3, [r7, #12]
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	3710      	adds	r7, #16
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	20000488 	.word	0x20000488
 80017d8:	2000aea0 	.word	0x2000aea0

080017dc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017e0:	4b08      	ldr	r3, [pc, #32]	; (8001804 <SystemInit+0x28>)
 80017e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80017e6:	4a07      	ldr	r2, [pc, #28]	; (8001804 <SystemInit+0x28>)
 80017e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80017ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80017f0:	4b04      	ldr	r3, [pc, #16]	; (8001804 <SystemInit+0x28>)
 80017f2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80017f6:	609a      	str	r2, [r3, #8]
#endif
}
 80017f8:	bf00      	nop
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr
 8001802:	bf00      	nop
 8001804:	e000ed00 	.word	0xe000ed00

08001808 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001808:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001840 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800180c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800180e:	e003      	b.n	8001818 <LoopCopyDataInit>

08001810 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001810:	4b0c      	ldr	r3, [pc, #48]	; (8001844 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001812:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001814:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001816:	3104      	adds	r1, #4

08001818 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001818:	480b      	ldr	r0, [pc, #44]	; (8001848 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800181a:	4b0c      	ldr	r3, [pc, #48]	; (800184c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800181c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800181e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001820:	d3f6      	bcc.n	8001810 <CopyDataInit>
  ldr  r2, =_sbss
 8001822:	4a0b      	ldr	r2, [pc, #44]	; (8001850 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001824:	e002      	b.n	800182c <LoopFillZerobss>

08001826 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001826:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001828:	f842 3b04 	str.w	r3, [r2], #4

0800182c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800182c:	4b09      	ldr	r3, [pc, #36]	; (8001854 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800182e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001830:	d3f9      	bcc.n	8001826 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001832:	f7ff ffd3 	bl	80017dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001836:	f007 f8ed 	bl	8008a14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800183a:	f7ff fa1d 	bl	8000c78 <main>
  bx  lr    
 800183e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001840:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8001844:	0800c760 	.word	0x0800c760
  ldr  r0, =_sdata
 8001848:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800184c:	200001f0 	.word	0x200001f0
  ldr  r2, =_sbss
 8001850:	20000200 	.word	0x20000200
  ldr  r3, = _ebss
 8001854:	2000aea0 	.word	0x2000aea0

08001858 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001858:	e7fe      	b.n	8001858 <ADC_IRQHandler>

0800185a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800185a:	b580      	push	{r7, lr}
 800185c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800185e:	2003      	movs	r0, #3
 8001860:	f000 fd22 	bl	80022a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001864:	200f      	movs	r0, #15
 8001866:	f000 f805 	bl	8001874 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 800186a:	f7ff fda7 	bl	80013bc <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 800186e:	2300      	movs	r3, #0
}
 8001870:	4618      	mov	r0, r3
 8001872:	bd80      	pop	{r7, pc}

08001874 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800187c:	4b12      	ldr	r3, [pc, #72]	; (80018c8 <HAL_InitTick+0x54>)
 800187e:	681a      	ldr	r2, [r3, #0]
 8001880:	4b12      	ldr	r3, [pc, #72]	; (80018cc <HAL_InitTick+0x58>)
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	4619      	mov	r1, r3
 8001886:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800188a:	fbb3 f3f1 	udiv	r3, r3, r1
 800188e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001892:	4618      	mov	r0, r3
 8001894:	f000 fd3d 	bl	8002312 <HAL_SYSTICK_Config>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d001      	beq.n	80018a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800189e:	2301      	movs	r3, #1
 80018a0:	e00e      	b.n	80018c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	2b0f      	cmp	r3, #15
 80018a6:	d80a      	bhi.n	80018be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018a8:	2200      	movs	r2, #0
 80018aa:	6879      	ldr	r1, [r7, #4]
 80018ac:	f04f 30ff 	mov.w	r0, #4294967295
 80018b0:	f000 fd05 	bl	80022be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018b4:	4a06      	ldr	r2, [pc, #24]	; (80018d0 <HAL_InitTick+0x5c>)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018ba:	2300      	movs	r3, #0
 80018bc:	e000      	b.n	80018c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018be:	2301      	movs	r3, #1
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3708      	adds	r7, #8
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	20000010 	.word	0x20000010
 80018cc:	20000018 	.word	0x20000018
 80018d0:	20000014 	.word	0x20000014

080018d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018d8:	4b06      	ldr	r3, [pc, #24]	; (80018f4 <HAL_IncTick+0x20>)
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	461a      	mov	r2, r3
 80018de:	4b06      	ldr	r3, [pc, #24]	; (80018f8 <HAL_IncTick+0x24>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4413      	add	r3, r2
 80018e4:	4a04      	ldr	r2, [pc, #16]	; (80018f8 <HAL_IncTick+0x24>)
 80018e6:	6013      	str	r3, [r2, #0]
}
 80018e8:	bf00      	nop
 80018ea:	46bd      	mov	sp, r7
 80018ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f0:	4770      	bx	lr
 80018f2:	bf00      	nop
 80018f4:	20000018 	.word	0x20000018
 80018f8:	2000ae98 	.word	0x2000ae98

080018fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001900:	4b03      	ldr	r3, [pc, #12]	; (8001910 <HAL_GetTick+0x14>)
 8001902:	681b      	ldr	r3, [r3, #0]
}
 8001904:	4618      	mov	r0, r3
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr
 800190e:	bf00      	nop
 8001910:	2000ae98 	.word	0x2000ae98

08001914 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b084      	sub	sp, #16
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800191c:	2300      	movs	r3, #0
 800191e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d101      	bne.n	800192a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001926:	2301      	movs	r3, #1
 8001928:	e031      	b.n	800198e <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800192e:	2b00      	cmp	r3, #0
 8001930:	d109      	bne.n	8001946 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001932:	6878      	ldr	r0, [r7, #4]
 8001934:	f7ff fd6a 	bl	800140c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2200      	movs	r2, #0
 800193c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2200      	movs	r2, #0
 8001942:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800194a:	f003 0310 	and.w	r3, r3, #16
 800194e:	2b00      	cmp	r3, #0
 8001950:	d116      	bne.n	8001980 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001956:	4b10      	ldr	r3, [pc, #64]	; (8001998 <HAL_ADC_Init+0x84>)
 8001958:	4013      	ands	r3, r2
 800195a:	f043 0202 	orr.w	r2, r3, #2
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001962:	6878      	ldr	r0, [r7, #4]
 8001964:	f000 fad6 	bl	8001f14 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2200      	movs	r2, #0
 800196c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001972:	f023 0303 	bic.w	r3, r3, #3
 8001976:	f043 0201 	orr.w	r2, r3, #1
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	641a      	str	r2, [r3, #64]	; 0x40
 800197e:	e001      	b.n	8001984 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001980:	2301      	movs	r3, #1
 8001982:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2200      	movs	r2, #0
 8001988:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800198c:	7bfb      	ldrb	r3, [r7, #15]
}
 800198e:	4618      	mov	r0, r3
 8001990:	3710      	adds	r7, #16
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	ffffeefd 	.word	0xffffeefd

0800199c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800199c:	b480      	push	{r7}
 800199e:	b085      	sub	sp, #20
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 80019a4:	2300      	movs	r3, #0
 80019a6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80019ae:	2b01      	cmp	r3, #1
 80019b0:	d101      	bne.n	80019b6 <HAL_ADC_Start+0x1a>
 80019b2:	2302      	movs	r3, #2
 80019b4:	e0ad      	b.n	8001b12 <HAL_ADC_Start+0x176>
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2201      	movs	r2, #1
 80019ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	689b      	ldr	r3, [r3, #8]
 80019c4:	f003 0301 	and.w	r3, r3, #1
 80019c8:	2b01      	cmp	r3, #1
 80019ca:	d018      	beq.n	80019fe <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	689a      	ldr	r2, [r3, #8]
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f042 0201 	orr.w	r2, r2, #1
 80019da:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80019dc:	4b50      	ldr	r3, [pc, #320]	; (8001b20 <HAL_ADC_Start+0x184>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a50      	ldr	r2, [pc, #320]	; (8001b24 <HAL_ADC_Start+0x188>)
 80019e2:	fba2 2303 	umull	r2, r3, r2, r3
 80019e6:	0c9a      	lsrs	r2, r3, #18
 80019e8:	4613      	mov	r3, r2
 80019ea:	005b      	lsls	r3, r3, #1
 80019ec:	4413      	add	r3, r2
 80019ee:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 80019f0:	e002      	b.n	80019f8 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	3b01      	subs	r3, #1
 80019f6:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d1f9      	bne.n	80019f2 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	f003 0301 	and.w	r3, r3, #1
 8001a08:	2b01      	cmp	r3, #1
 8001a0a:	d175      	bne.n	8001af8 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a10:	4b45      	ldr	r3, [pc, #276]	; (8001b28 <HAL_ADC_Start+0x18c>)
 8001a12:	4013      	ands	r3, r2
 8001a14:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d007      	beq.n	8001a3a <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a2e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001a32:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a3e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a46:	d106      	bne.n	8001a56 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a4c:	f023 0206 	bic.w	r2, r3, #6
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	645a      	str	r2, [r3, #68]	; 0x44
 8001a54:	e002      	b.n	8001a5c <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2200      	movs	r2, #0
 8001a5a:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2200      	movs	r2, #0
 8001a60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001a6c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8001a6e:	4b2f      	ldr	r3, [pc, #188]	; (8001b2c <HAL_ADC_Start+0x190>)
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	f003 031f 	and.w	r3, r3, #31
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d10f      	bne.n	8001a9a <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	689b      	ldr	r3, [r3, #8]
 8001a80:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d143      	bne.n	8001b10 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	689a      	ldr	r2, [r3, #8]
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001a96:	609a      	str	r2, [r3, #8]
 8001a98:	e03a      	b.n	8001b10 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a24      	ldr	r2, [pc, #144]	; (8001b30 <HAL_ADC_Start+0x194>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d10e      	bne.n	8001ac2 <HAL_ADC_Start+0x126>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d107      	bne.n	8001ac2 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	689a      	ldr	r2, [r3, #8]
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001ac0:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8001ac2:	4b1a      	ldr	r3, [pc, #104]	; (8001b2c <HAL_ADC_Start+0x190>)
 8001ac4:	685b      	ldr	r3, [r3, #4]
 8001ac6:	f003 0310 	and.w	r3, r3, #16
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d120      	bne.n	8001b10 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4a18      	ldr	r2, [pc, #96]	; (8001b34 <HAL_ADC_Start+0x198>)
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d11b      	bne.n	8001b10 <HAL_ADC_Start+0x174>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	689b      	ldr	r3, [r3, #8]
 8001ade:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d114      	bne.n	8001b10 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	689a      	ldr	r2, [r3, #8]
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001af4:	609a      	str	r2, [r3, #8]
 8001af6:	e00b      	b.n	8001b10 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001afc:	f043 0210 	orr.w	r2, r3, #16
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b08:	f043 0201 	orr.w	r2, r3, #1
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001b10:	2300      	movs	r3, #0
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	3714      	adds	r7, #20
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr
 8001b1e:	bf00      	nop
 8001b20:	20000010 	.word	0x20000010
 8001b24:	431bde83 	.word	0x431bde83
 8001b28:	fffff8fe 	.word	0xfffff8fe
 8001b2c:	40012300 	.word	0x40012300
 8001b30:	40012000 	.word	0x40012000
 8001b34:	40012200 	.word	0x40012200

08001b38 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b084      	sub	sp, #16
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
 8001b40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001b42:	2300      	movs	r3, #0
 8001b44:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	689b      	ldr	r3, [r3, #8]
 8001b4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b54:	d113      	bne.n	8001b7e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	689b      	ldr	r3, [r3, #8]
 8001b5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001b60:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001b64:	d10b      	bne.n	8001b7e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b6a:	f043 0220 	orr.w	r2, r3, #32
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2200      	movs	r2, #0
 8001b76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e063      	b.n	8001c46 <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8001b7e:	f7ff febd 	bl	80018fc <HAL_GetTick>
 8001b82:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001b84:	e021      	b.n	8001bca <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b8c:	d01d      	beq.n	8001bca <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d007      	beq.n	8001ba4 <HAL_ADC_PollForConversion+0x6c>
 8001b94:	f7ff feb2 	bl	80018fc <HAL_GetTick>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	1ad3      	subs	r3, r2, r3
 8001b9e:	683a      	ldr	r2, [r7, #0]
 8001ba0:	429a      	cmp	r2, r3
 8001ba2:	d212      	bcs.n	8001bca <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f003 0302 	and.w	r3, r3, #2
 8001bae:	2b02      	cmp	r3, #2
 8001bb0:	d00b      	beq.n	8001bca <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bb6:	f043 0204 	orr.w	r2, r3, #4
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	e03d      	b.n	8001c46 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f003 0302 	and.w	r3, r3, #2
 8001bd4:	2b02      	cmp	r3, #2
 8001bd6:	d1d6      	bne.n	8001b86 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f06f 0212 	mvn.w	r2, #18
 8001be0:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	689b      	ldr	r3, [r3, #8]
 8001bf4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d123      	bne.n	8001c44 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d11f      	bne.n	8001c44 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c0a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d006      	beq.n	8001c20 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	689b      	ldr	r3, [r3, #8]
 8001c18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d111      	bne.n	8001c44 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c24:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c30:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d105      	bne.n	8001c44 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c3c:	f043 0201 	orr.w	r2, r3, #1
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001c44:	2300      	movs	r3, #0
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	3710      	adds	r7, #16
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}

08001c4e <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001c4e:	b480      	push	{r7}
 8001c50:	b083      	sub	sp, #12
 8001c52:	af00      	add	r7, sp, #0
 8001c54:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	370c      	adds	r7, #12
 8001c60:	46bd      	mov	sp, r7
 8001c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c66:	4770      	bx	lr

08001c68 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b085      	sub	sp, #20
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
 8001c70:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8001c72:	2300      	movs	r3, #0
 8001c74:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c7c:	2b01      	cmp	r3, #1
 8001c7e:	d101      	bne.n	8001c84 <HAL_ADC_ConfigChannel+0x1c>
 8001c80:	2302      	movs	r3, #2
 8001c82:	e12a      	b.n	8001eda <HAL_ADC_ConfigChannel+0x272>
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2201      	movs	r2, #1
 8001c88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	2b09      	cmp	r3, #9
 8001c92:	d93a      	bls.n	8001d0a <HAL_ADC_ConfigChannel+0xa2>
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001c9c:	d035      	beq.n	8001d0a <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	68d9      	ldr	r1, [r3, #12]
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	b29b      	uxth	r3, r3
 8001caa:	461a      	mov	r2, r3
 8001cac:	4613      	mov	r3, r2
 8001cae:	005b      	lsls	r3, r3, #1
 8001cb0:	4413      	add	r3, r2
 8001cb2:	3b1e      	subs	r3, #30
 8001cb4:	2207      	movs	r2, #7
 8001cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cba:	43da      	mvns	r2, r3
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	400a      	ands	r2, r1
 8001cc2:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a87      	ldr	r2, [pc, #540]	; (8001ee8 <HAL_ADC_ConfigChannel+0x280>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d10a      	bne.n	8001ce4 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	68d9      	ldr	r1, [r3, #12]
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	061a      	lsls	r2, r3, #24
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	430a      	orrs	r2, r1
 8001ce0:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001ce2:	e035      	b.n	8001d50 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	68d9      	ldr	r1, [r3, #12]
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	689a      	ldr	r2, [r3, #8]
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	b29b      	uxth	r3, r3
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	005b      	lsls	r3, r3, #1
 8001cfa:	4403      	add	r3, r0
 8001cfc:	3b1e      	subs	r3, #30
 8001cfe:	409a      	lsls	r2, r3
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	430a      	orrs	r2, r1
 8001d06:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001d08:	e022      	b.n	8001d50 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	6919      	ldr	r1, [r3, #16]
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	b29b      	uxth	r3, r3
 8001d16:	461a      	mov	r2, r3
 8001d18:	4613      	mov	r3, r2
 8001d1a:	005b      	lsls	r3, r3, #1
 8001d1c:	4413      	add	r3, r2
 8001d1e:	2207      	movs	r2, #7
 8001d20:	fa02 f303 	lsl.w	r3, r2, r3
 8001d24:	43da      	mvns	r2, r3
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	400a      	ands	r2, r1
 8001d2c:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	6919      	ldr	r1, [r3, #16]
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	689a      	ldr	r2, [r3, #8]
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	b29b      	uxth	r3, r3
 8001d3e:	4618      	mov	r0, r3
 8001d40:	4603      	mov	r3, r0
 8001d42:	005b      	lsls	r3, r3, #1
 8001d44:	4403      	add	r3, r0
 8001d46:	409a      	lsls	r2, r3
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	430a      	orrs	r2, r1
 8001d4e:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	2b06      	cmp	r3, #6
 8001d56:	d824      	bhi.n	8001da2 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	685a      	ldr	r2, [r3, #4]
 8001d62:	4613      	mov	r3, r2
 8001d64:	009b      	lsls	r3, r3, #2
 8001d66:	4413      	add	r3, r2
 8001d68:	3b05      	subs	r3, #5
 8001d6a:	221f      	movs	r2, #31
 8001d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d70:	43da      	mvns	r2, r3
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	400a      	ands	r2, r1
 8001d78:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	b29b      	uxth	r3, r3
 8001d86:	4618      	mov	r0, r3
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	685a      	ldr	r2, [r3, #4]
 8001d8c:	4613      	mov	r3, r2
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	4413      	add	r3, r2
 8001d92:	3b05      	subs	r3, #5
 8001d94:	fa00 f203 	lsl.w	r2, r0, r3
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	430a      	orrs	r2, r1
 8001d9e:	635a      	str	r2, [r3, #52]	; 0x34
 8001da0:	e04c      	b.n	8001e3c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	2b0c      	cmp	r3, #12
 8001da8:	d824      	bhi.n	8001df4 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	685a      	ldr	r2, [r3, #4]
 8001db4:	4613      	mov	r3, r2
 8001db6:	009b      	lsls	r3, r3, #2
 8001db8:	4413      	add	r3, r2
 8001dba:	3b23      	subs	r3, #35	; 0x23
 8001dbc:	221f      	movs	r2, #31
 8001dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc2:	43da      	mvns	r2, r3
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	400a      	ands	r2, r1
 8001dca:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	b29b      	uxth	r3, r3
 8001dd8:	4618      	mov	r0, r3
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	685a      	ldr	r2, [r3, #4]
 8001dde:	4613      	mov	r3, r2
 8001de0:	009b      	lsls	r3, r3, #2
 8001de2:	4413      	add	r3, r2
 8001de4:	3b23      	subs	r3, #35	; 0x23
 8001de6:	fa00 f203 	lsl.w	r2, r0, r3
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	430a      	orrs	r2, r1
 8001df0:	631a      	str	r2, [r3, #48]	; 0x30
 8001df2:	e023      	b.n	8001e3c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	685a      	ldr	r2, [r3, #4]
 8001dfe:	4613      	mov	r3, r2
 8001e00:	009b      	lsls	r3, r3, #2
 8001e02:	4413      	add	r3, r2
 8001e04:	3b41      	subs	r3, #65	; 0x41
 8001e06:	221f      	movs	r2, #31
 8001e08:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0c:	43da      	mvns	r2, r3
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	400a      	ands	r2, r1
 8001e14:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	b29b      	uxth	r3, r3
 8001e22:	4618      	mov	r0, r3
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	685a      	ldr	r2, [r3, #4]
 8001e28:	4613      	mov	r3, r2
 8001e2a:	009b      	lsls	r3, r3, #2
 8001e2c:	4413      	add	r3, r2
 8001e2e:	3b41      	subs	r3, #65	; 0x41
 8001e30:	fa00 f203 	lsl.w	r2, r0, r3
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	430a      	orrs	r2, r1
 8001e3a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4a2a      	ldr	r2, [pc, #168]	; (8001eec <HAL_ADC_ConfigChannel+0x284>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d10a      	bne.n	8001e5c <HAL_ADC_ConfigChannel+0x1f4>
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001e4e:	d105      	bne.n	8001e5c <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8001e50:	4b27      	ldr	r3, [pc, #156]	; (8001ef0 <HAL_ADC_ConfigChannel+0x288>)
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	4a26      	ldr	r2, [pc, #152]	; (8001ef0 <HAL_ADC_ConfigChannel+0x288>)
 8001e56:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8001e5a:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a22      	ldr	r2, [pc, #136]	; (8001eec <HAL_ADC_ConfigChannel+0x284>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d109      	bne.n	8001e7a <HAL_ADC_ConfigChannel+0x212>
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	2b12      	cmp	r3, #18
 8001e6c:	d105      	bne.n	8001e7a <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8001e6e:	4b20      	ldr	r3, [pc, #128]	; (8001ef0 <HAL_ADC_ConfigChannel+0x288>)
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	4a1f      	ldr	r2, [pc, #124]	; (8001ef0 <HAL_ADC_ConfigChannel+0x288>)
 8001e74:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001e78:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a1b      	ldr	r2, [pc, #108]	; (8001eec <HAL_ADC_ConfigChannel+0x284>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d125      	bne.n	8001ed0 <HAL_ADC_ConfigChannel+0x268>
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4a17      	ldr	r2, [pc, #92]	; (8001ee8 <HAL_ADC_ConfigChannel+0x280>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d003      	beq.n	8001e96 <HAL_ADC_ConfigChannel+0x22e>
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	2b11      	cmp	r3, #17
 8001e94:	d11c      	bne.n	8001ed0 <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8001e96:	4b16      	ldr	r3, [pc, #88]	; (8001ef0 <HAL_ADC_ConfigChannel+0x288>)
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	4a15      	ldr	r2, [pc, #84]	; (8001ef0 <HAL_ADC_ConfigChannel+0x288>)
 8001e9c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001ea0:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a10      	ldr	r2, [pc, #64]	; (8001ee8 <HAL_ADC_ConfigChannel+0x280>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d111      	bne.n	8001ed0 <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8001eac:	4b11      	ldr	r3, [pc, #68]	; (8001ef4 <HAL_ADC_ConfigChannel+0x28c>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a11      	ldr	r2, [pc, #68]	; (8001ef8 <HAL_ADC_ConfigChannel+0x290>)
 8001eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8001eb6:	0c9a      	lsrs	r2, r3, #18
 8001eb8:	4613      	mov	r3, r2
 8001eba:	009b      	lsls	r3, r3, #2
 8001ebc:	4413      	add	r3, r2
 8001ebe:	005b      	lsls	r3, r3, #1
 8001ec0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8001ec2:	e002      	b.n	8001eca <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	3b01      	subs	r3, #1
 8001ec8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d1f9      	bne.n	8001ec4 <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001ed8:	2300      	movs	r3, #0
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	3714      	adds	r7, #20
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	10000012 	.word	0x10000012
 8001eec:	40012000 	.word	0x40012000
 8001ef0:	40012300 	.word	0x40012300
 8001ef4:	20000010 	.word	0x20000010
 8001ef8:	431bde83 	.word	0x431bde83

08001efc <HAL_ADC_GetState>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL state
  */
uint32_t HAL_ADC_GetState(ADC_HandleTypeDef* hadc)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b083      	sub	sp, #12
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  /* Return ADC state */
  return hadc->State;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	370c      	adds	r7, #12
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f12:	4770      	bx	lr

08001f14 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b083      	sub	sp, #12
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8001f1c:	4b78      	ldr	r3, [pc, #480]	; (8002100 <ADC_Init+0x1ec>)
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	4a77      	ldr	r2, [pc, #476]	; (8002100 <ADC_Init+0x1ec>)
 8001f22:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001f26:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8001f28:	4b75      	ldr	r3, [pc, #468]	; (8002100 <ADC_Init+0x1ec>)
 8001f2a:	685a      	ldr	r2, [r3, #4]
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	4973      	ldr	r1, [pc, #460]	; (8002100 <ADC_Init+0x1ec>)
 8001f32:	4313      	orrs	r3, r2
 8001f34:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	685a      	ldr	r2, [r3, #4]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001f44:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	6859      	ldr	r1, [r3, #4]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	691b      	ldr	r3, [r3, #16]
 8001f50:	021a      	lsls	r2, r3, #8
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	430a      	orrs	r2, r1
 8001f58:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	685a      	ldr	r2, [r3, #4]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001f68:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	6859      	ldr	r1, [r3, #4]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	689a      	ldr	r2, [r3, #8]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	430a      	orrs	r2, r1
 8001f7a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	689a      	ldr	r2, [r3, #8]
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001f8a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	6899      	ldr	r1, [r3, #8]
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	68da      	ldr	r2, [r3, #12]
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	430a      	orrs	r2, r1
 8001f9c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fa2:	4a58      	ldr	r2, [pc, #352]	; (8002104 <ADC_Init+0x1f0>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d022      	beq.n	8001fee <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	689a      	ldr	r2, [r3, #8]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001fb6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	6899      	ldr	r1, [r3, #8]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	430a      	orrs	r2, r1
 8001fc8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	689a      	ldr	r2, [r3, #8]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001fd8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	6899      	ldr	r1, [r3, #8]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	430a      	orrs	r2, r1
 8001fea:	609a      	str	r2, [r3, #8]
 8001fec:	e00f      	b.n	800200e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	689a      	ldr	r2, [r3, #8]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001ffc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	689a      	ldr	r2, [r3, #8]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800200c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	689a      	ldr	r2, [r3, #8]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f022 0202 	bic.w	r2, r2, #2
 800201c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	6899      	ldr	r1, [r3, #8]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	699b      	ldr	r3, [r3, #24]
 8002028:	005a      	lsls	r2, r3, #1
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	430a      	orrs	r2, r1
 8002030:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d01b      	beq.n	8002074 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	685a      	ldr	r2, [r3, #4]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800204a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	685a      	ldr	r2, [r3, #4]
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800205a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	6859      	ldr	r1, [r3, #4]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002066:	3b01      	subs	r3, #1
 8002068:	035a      	lsls	r2, r3, #13
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	430a      	orrs	r2, r1
 8002070:	605a      	str	r2, [r3, #4]
 8002072:	e007      	b.n	8002084 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	685a      	ldr	r2, [r3, #4]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002082:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002092:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	69db      	ldr	r3, [r3, #28]
 800209e:	3b01      	subs	r3, #1
 80020a0:	051a      	lsls	r2, r3, #20
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	430a      	orrs	r2, r1
 80020a8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	689a      	ldr	r2, [r3, #8]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80020b8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	6899      	ldr	r1, [r3, #8]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80020c6:	025a      	lsls	r2, r3, #9
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	430a      	orrs	r2, r1
 80020ce:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	689a      	ldr	r2, [r3, #8]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80020de:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	6899      	ldr	r1, [r3, #8]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	695b      	ldr	r3, [r3, #20]
 80020ea:	029a      	lsls	r2, r3, #10
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	430a      	orrs	r2, r1
 80020f2:	609a      	str	r2, [r3, #8]
}
 80020f4:	bf00      	nop
 80020f6:	370c      	adds	r7, #12
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr
 8002100:	40012300 	.word	0x40012300
 8002104:	0f000001 	.word	0x0f000001

08002108 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002108:	b480      	push	{r7}
 800210a:	b085      	sub	sp, #20
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	f003 0307 	and.w	r3, r3, #7
 8002116:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002118:	4b0b      	ldr	r3, [pc, #44]	; (8002148 <__NVIC_SetPriorityGrouping+0x40>)
 800211a:	68db      	ldr	r3, [r3, #12]
 800211c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800211e:	68ba      	ldr	r2, [r7, #8]
 8002120:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002124:	4013      	ands	r3, r2
 8002126:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800212c:	68bb      	ldr	r3, [r7, #8]
 800212e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002130:	4b06      	ldr	r3, [pc, #24]	; (800214c <__NVIC_SetPriorityGrouping+0x44>)
 8002132:	4313      	orrs	r3, r2
 8002134:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002136:	4a04      	ldr	r2, [pc, #16]	; (8002148 <__NVIC_SetPriorityGrouping+0x40>)
 8002138:	68bb      	ldr	r3, [r7, #8]
 800213a:	60d3      	str	r3, [r2, #12]
}
 800213c:	bf00      	nop
 800213e:	3714      	adds	r7, #20
 8002140:	46bd      	mov	sp, r7
 8002142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002146:	4770      	bx	lr
 8002148:	e000ed00 	.word	0xe000ed00
 800214c:	05fa0000 	.word	0x05fa0000

08002150 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002150:	b480      	push	{r7}
 8002152:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002154:	4b04      	ldr	r3, [pc, #16]	; (8002168 <__NVIC_GetPriorityGrouping+0x18>)
 8002156:	68db      	ldr	r3, [r3, #12]
 8002158:	0a1b      	lsrs	r3, r3, #8
 800215a:	f003 0307 	and.w	r3, r3, #7
}
 800215e:	4618      	mov	r0, r3
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr
 8002168:	e000ed00 	.word	0xe000ed00

0800216c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800216c:	b480      	push	{r7}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
 8002172:	4603      	mov	r3, r0
 8002174:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002176:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800217a:	2b00      	cmp	r3, #0
 800217c:	db0b      	blt.n	8002196 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800217e:	79fb      	ldrb	r3, [r7, #7]
 8002180:	f003 021f 	and.w	r2, r3, #31
 8002184:	4907      	ldr	r1, [pc, #28]	; (80021a4 <__NVIC_EnableIRQ+0x38>)
 8002186:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800218a:	095b      	lsrs	r3, r3, #5
 800218c:	2001      	movs	r0, #1
 800218e:	fa00 f202 	lsl.w	r2, r0, r2
 8002192:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002196:	bf00      	nop
 8002198:	370c      	adds	r7, #12
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr
 80021a2:	bf00      	nop
 80021a4:	e000e100 	.word	0xe000e100

080021a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b083      	sub	sp, #12
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	4603      	mov	r3, r0
 80021b0:	6039      	str	r1, [r7, #0]
 80021b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	db0a      	blt.n	80021d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	b2da      	uxtb	r2, r3
 80021c0:	490c      	ldr	r1, [pc, #48]	; (80021f4 <__NVIC_SetPriority+0x4c>)
 80021c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021c6:	0112      	lsls	r2, r2, #4
 80021c8:	b2d2      	uxtb	r2, r2
 80021ca:	440b      	add	r3, r1
 80021cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021d0:	e00a      	b.n	80021e8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	b2da      	uxtb	r2, r3
 80021d6:	4908      	ldr	r1, [pc, #32]	; (80021f8 <__NVIC_SetPriority+0x50>)
 80021d8:	79fb      	ldrb	r3, [r7, #7]
 80021da:	f003 030f 	and.w	r3, r3, #15
 80021de:	3b04      	subs	r3, #4
 80021e0:	0112      	lsls	r2, r2, #4
 80021e2:	b2d2      	uxtb	r2, r2
 80021e4:	440b      	add	r3, r1
 80021e6:	761a      	strb	r2, [r3, #24]
}
 80021e8:	bf00      	nop
 80021ea:	370c      	adds	r7, #12
 80021ec:	46bd      	mov	sp, r7
 80021ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f2:	4770      	bx	lr
 80021f4:	e000e100 	.word	0xe000e100
 80021f8:	e000ed00 	.word	0xe000ed00

080021fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b089      	sub	sp, #36	; 0x24
 8002200:	af00      	add	r7, sp, #0
 8002202:	60f8      	str	r0, [r7, #12]
 8002204:	60b9      	str	r1, [r7, #8]
 8002206:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	f003 0307 	and.w	r3, r3, #7
 800220e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002210:	69fb      	ldr	r3, [r7, #28]
 8002212:	f1c3 0307 	rsb	r3, r3, #7
 8002216:	2b04      	cmp	r3, #4
 8002218:	bf28      	it	cs
 800221a:	2304      	movcs	r3, #4
 800221c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800221e:	69fb      	ldr	r3, [r7, #28]
 8002220:	3304      	adds	r3, #4
 8002222:	2b06      	cmp	r3, #6
 8002224:	d902      	bls.n	800222c <NVIC_EncodePriority+0x30>
 8002226:	69fb      	ldr	r3, [r7, #28]
 8002228:	3b03      	subs	r3, #3
 800222a:	e000      	b.n	800222e <NVIC_EncodePriority+0x32>
 800222c:	2300      	movs	r3, #0
 800222e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002230:	f04f 32ff 	mov.w	r2, #4294967295
 8002234:	69bb      	ldr	r3, [r7, #24]
 8002236:	fa02 f303 	lsl.w	r3, r2, r3
 800223a:	43da      	mvns	r2, r3
 800223c:	68bb      	ldr	r3, [r7, #8]
 800223e:	401a      	ands	r2, r3
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002244:	f04f 31ff 	mov.w	r1, #4294967295
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	fa01 f303 	lsl.w	r3, r1, r3
 800224e:	43d9      	mvns	r1, r3
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002254:	4313      	orrs	r3, r2
         );
}
 8002256:	4618      	mov	r0, r3
 8002258:	3724      	adds	r7, #36	; 0x24
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr
	...

08002264 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b082      	sub	sp, #8
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	3b01      	subs	r3, #1
 8002270:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002274:	d301      	bcc.n	800227a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002276:	2301      	movs	r3, #1
 8002278:	e00f      	b.n	800229a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800227a:	4a0a      	ldr	r2, [pc, #40]	; (80022a4 <SysTick_Config+0x40>)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	3b01      	subs	r3, #1
 8002280:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002282:	210f      	movs	r1, #15
 8002284:	f04f 30ff 	mov.w	r0, #4294967295
 8002288:	f7ff ff8e 	bl	80021a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800228c:	4b05      	ldr	r3, [pc, #20]	; (80022a4 <SysTick_Config+0x40>)
 800228e:	2200      	movs	r2, #0
 8002290:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002292:	4b04      	ldr	r3, [pc, #16]	; (80022a4 <SysTick_Config+0x40>)
 8002294:	2207      	movs	r2, #7
 8002296:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002298:	2300      	movs	r3, #0
}
 800229a:	4618      	mov	r0, r3
 800229c:	3708      	adds	r7, #8
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	e000e010 	.word	0xe000e010

080022a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b082      	sub	sp, #8
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80022b0:	6878      	ldr	r0, [r7, #4]
 80022b2:	f7ff ff29 	bl	8002108 <__NVIC_SetPriorityGrouping>
}
 80022b6:	bf00      	nop
 80022b8:	3708      	adds	r7, #8
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}

080022be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80022be:	b580      	push	{r7, lr}
 80022c0:	b086      	sub	sp, #24
 80022c2:	af00      	add	r7, sp, #0
 80022c4:	4603      	mov	r3, r0
 80022c6:	60b9      	str	r1, [r7, #8]
 80022c8:	607a      	str	r2, [r7, #4]
 80022ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80022cc:	2300      	movs	r3, #0
 80022ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80022d0:	f7ff ff3e 	bl	8002150 <__NVIC_GetPriorityGrouping>
 80022d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022d6:	687a      	ldr	r2, [r7, #4]
 80022d8:	68b9      	ldr	r1, [r7, #8]
 80022da:	6978      	ldr	r0, [r7, #20]
 80022dc:	f7ff ff8e 	bl	80021fc <NVIC_EncodePriority>
 80022e0:	4602      	mov	r2, r0
 80022e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022e6:	4611      	mov	r1, r2
 80022e8:	4618      	mov	r0, r3
 80022ea:	f7ff ff5d 	bl	80021a8 <__NVIC_SetPriority>
}
 80022ee:	bf00      	nop
 80022f0:	3718      	adds	r7, #24
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}

080022f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022f6:	b580      	push	{r7, lr}
 80022f8:	b082      	sub	sp, #8
 80022fa:	af00      	add	r7, sp, #0
 80022fc:	4603      	mov	r3, r0
 80022fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002300:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002304:	4618      	mov	r0, r3
 8002306:	f7ff ff31 	bl	800216c <__NVIC_EnableIRQ>
}
 800230a:	bf00      	nop
 800230c:	3708      	adds	r7, #8
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}

08002312 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002312:	b580      	push	{r7, lr}
 8002314:	b082      	sub	sp, #8
 8002316:	af00      	add	r7, sp, #0
 8002318:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800231a:	6878      	ldr	r0, [r7, #4]
 800231c:	f7ff ffa2 	bl	8002264 <SysTick_Config>
 8002320:	4603      	mov	r3, r0
}
 8002322:	4618      	mov	r0, r3
 8002324:	3708      	adds	r7, #8
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
	...

0800232c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b086      	sub	sp, #24
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002334:	2300      	movs	r3, #0
 8002336:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002338:	f7ff fae0 	bl	80018fc <HAL_GetTick>
 800233c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d101      	bne.n	8002348 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002344:	2301      	movs	r3, #1
 8002346:	e099      	b.n	800247c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2200      	movs	r2, #0
 800234c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2202      	movs	r2, #2
 8002354:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	681a      	ldr	r2, [r3, #0]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f022 0201 	bic.w	r2, r2, #1
 8002366:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002368:	e00f      	b.n	800238a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800236a:	f7ff fac7 	bl	80018fc <HAL_GetTick>
 800236e:	4602      	mov	r2, r0
 8002370:	693b      	ldr	r3, [r7, #16]
 8002372:	1ad3      	subs	r3, r2, r3
 8002374:	2b05      	cmp	r3, #5
 8002376:	d908      	bls.n	800238a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2220      	movs	r2, #32
 800237c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2203      	movs	r2, #3
 8002382:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002386:	2303      	movs	r3, #3
 8002388:	e078      	b.n	800247c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f003 0301 	and.w	r3, r3, #1
 8002394:	2b00      	cmp	r3, #0
 8002396:	d1e8      	bne.n	800236a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80023a0:	697a      	ldr	r2, [r7, #20]
 80023a2:	4b38      	ldr	r3, [pc, #224]	; (8002484 <HAL_DMA_Init+0x158>)
 80023a4:	4013      	ands	r3, r2
 80023a6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	685a      	ldr	r2, [r3, #4]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	689b      	ldr	r3, [r3, #8]
 80023b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80023b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	691b      	ldr	r3, [r3, #16]
 80023bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	699b      	ldr	r3, [r3, #24]
 80023c8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023ce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6a1b      	ldr	r3, [r3, #32]
 80023d4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80023d6:	697a      	ldr	r2, [r7, #20]
 80023d8:	4313      	orrs	r3, r2
 80023da:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023e0:	2b04      	cmp	r3, #4
 80023e2:	d107      	bne.n	80023f4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ec:	4313      	orrs	r3, r2
 80023ee:	697a      	ldr	r2, [r7, #20]
 80023f0:	4313      	orrs	r3, r2
 80023f2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	697a      	ldr	r2, [r7, #20]
 80023fa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	695b      	ldr	r3, [r3, #20]
 8002402:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002404:	697b      	ldr	r3, [r7, #20]
 8002406:	f023 0307 	bic.w	r3, r3, #7
 800240a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002410:	697a      	ldr	r2, [r7, #20]
 8002412:	4313      	orrs	r3, r2
 8002414:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800241a:	2b04      	cmp	r3, #4
 800241c:	d117      	bne.n	800244e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002422:	697a      	ldr	r2, [r7, #20]
 8002424:	4313      	orrs	r3, r2
 8002426:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800242c:	2b00      	cmp	r3, #0
 800242e:	d00e      	beq.n	800244e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002430:	6878      	ldr	r0, [r7, #4]
 8002432:	f000 fb09 	bl	8002a48 <DMA_CheckFifoParam>
 8002436:	4603      	mov	r3, r0
 8002438:	2b00      	cmp	r3, #0
 800243a:	d008      	beq.n	800244e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2240      	movs	r2, #64	; 0x40
 8002440:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2201      	movs	r2, #1
 8002446:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800244a:	2301      	movs	r3, #1
 800244c:	e016      	b.n	800247c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	697a      	ldr	r2, [r7, #20]
 8002454:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002456:	6878      	ldr	r0, [r7, #4]
 8002458:	f000 fac0 	bl	80029dc <DMA_CalcBaseAndBitshift>
 800245c:	4603      	mov	r3, r0
 800245e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002464:	223f      	movs	r2, #63	; 0x3f
 8002466:	409a      	lsls	r2, r3
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2200      	movs	r2, #0
 8002470:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2201      	movs	r2, #1
 8002476:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800247a:	2300      	movs	r3, #0
}
 800247c:	4618      	mov	r0, r3
 800247e:	3718      	adds	r7, #24
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}
 8002484:	e010803f 	.word	0xe010803f

08002488 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b086      	sub	sp, #24
 800248c:	af00      	add	r7, sp, #0
 800248e:	60f8      	str	r0, [r7, #12]
 8002490:	60b9      	str	r1, [r7, #8]
 8002492:	607a      	str	r2, [r7, #4]
 8002494:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002496:	2300      	movs	r3, #0
 8002498:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800249e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	d101      	bne.n	80024ae <HAL_DMA_Start_IT+0x26>
 80024aa:	2302      	movs	r3, #2
 80024ac:	e048      	b.n	8002540 <HAL_DMA_Start_IT+0xb8>
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	2201      	movs	r2, #1
 80024b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80024bc:	b2db      	uxtb	r3, r3
 80024be:	2b01      	cmp	r3, #1
 80024c0:	d137      	bne.n	8002532 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	2202      	movs	r2, #2
 80024c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	2200      	movs	r2, #0
 80024ce:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	687a      	ldr	r2, [r7, #4]
 80024d4:	68b9      	ldr	r1, [r7, #8]
 80024d6:	68f8      	ldr	r0, [r7, #12]
 80024d8:	f000 fa52 	bl	8002980 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024e0:	223f      	movs	r2, #63	; 0x3f
 80024e2:	409a      	lsls	r2, r3
 80024e4:	693b      	ldr	r3, [r7, #16]
 80024e6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	681a      	ldr	r2, [r3, #0]
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f042 0216 	orr.w	r2, r2, #22
 80024f6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	695a      	ldr	r2, [r3, #20]
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002506:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800250c:	2b00      	cmp	r3, #0
 800250e:	d007      	beq.n	8002520 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	681a      	ldr	r2, [r3, #0]
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f042 0208 	orr.w	r2, r2, #8
 800251e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	681a      	ldr	r2, [r3, #0]
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f042 0201 	orr.w	r2, r2, #1
 800252e:	601a      	str	r2, [r3, #0]
 8002530:	e005      	b.n	800253e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	2200      	movs	r2, #0
 8002536:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800253a:	2302      	movs	r3, #2
 800253c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800253e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002540:	4618      	mov	r0, r3
 8002542:	3718      	adds	r7, #24
 8002544:	46bd      	mov	sp, r7
 8002546:	bd80      	pop	{r7, pc}

08002548 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b084      	sub	sp, #16
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002554:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002556:	f7ff f9d1 	bl	80018fc <HAL_GetTick>
 800255a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002562:	b2db      	uxtb	r3, r3
 8002564:	2b02      	cmp	r3, #2
 8002566:	d008      	beq.n	800257a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2280      	movs	r2, #128	; 0x80
 800256c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2200      	movs	r2, #0
 8002572:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002576:	2301      	movs	r3, #1
 8002578:	e052      	b.n	8002620 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	681a      	ldr	r2, [r3, #0]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f022 0216 	bic.w	r2, r2, #22
 8002588:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	695a      	ldr	r2, [r3, #20]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002598:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d103      	bne.n	80025aa <HAL_DMA_Abort+0x62>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d007      	beq.n	80025ba <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	681a      	ldr	r2, [r3, #0]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f022 0208 	bic.w	r2, r2, #8
 80025b8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	681a      	ldr	r2, [r3, #0]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f022 0201 	bic.w	r2, r2, #1
 80025c8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025ca:	e013      	b.n	80025f4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80025cc:	f7ff f996 	bl	80018fc <HAL_GetTick>
 80025d0:	4602      	mov	r2, r0
 80025d2:	68bb      	ldr	r3, [r7, #8]
 80025d4:	1ad3      	subs	r3, r2, r3
 80025d6:	2b05      	cmp	r3, #5
 80025d8:	d90c      	bls.n	80025f4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2220      	movs	r2, #32
 80025de:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2200      	movs	r2, #0
 80025e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2203      	movs	r2, #3
 80025ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80025f0:	2303      	movs	r3, #3
 80025f2:	e015      	b.n	8002620 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f003 0301 	and.w	r3, r3, #1
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d1e4      	bne.n	80025cc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002606:	223f      	movs	r2, #63	; 0x3f
 8002608:	409a      	lsls	r2, r3
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2200      	movs	r2, #0
 8002612:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2201      	movs	r2, #1
 800261a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 800261e:	2300      	movs	r3, #0
}
 8002620:	4618      	mov	r0, r3
 8002622:	3710      	adds	r7, #16
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}

08002628 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002628:	b480      	push	{r7}
 800262a:	b083      	sub	sp, #12
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002636:	b2db      	uxtb	r3, r3
 8002638:	2b02      	cmp	r3, #2
 800263a:	d004      	beq.n	8002646 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2280      	movs	r2, #128	; 0x80
 8002640:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002642:	2301      	movs	r3, #1
 8002644:	e00c      	b.n	8002660 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2205      	movs	r2, #5
 800264a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	681a      	ldr	r2, [r3, #0]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f022 0201 	bic.w	r2, r2, #1
 800265c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800265e:	2300      	movs	r3, #0
}
 8002660:	4618      	mov	r0, r3
 8002662:	370c      	adds	r7, #12
 8002664:	46bd      	mov	sp, r7
 8002666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266a:	4770      	bx	lr

0800266c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b086      	sub	sp, #24
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8002674:	2300      	movs	r3, #0
 8002676:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8002678:	4b92      	ldr	r3, [pc, #584]	; (80028c4 <HAL_DMA_IRQHandler+0x258>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a92      	ldr	r2, [pc, #584]	; (80028c8 <HAL_DMA_IRQHandler+0x25c>)
 800267e:	fba2 2303 	umull	r2, r3, r2, r3
 8002682:	0a9b      	lsrs	r3, r3, #10
 8002684:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800268a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800268c:	693b      	ldr	r3, [r7, #16]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002696:	2208      	movs	r2, #8
 8002698:	409a      	lsls	r2, r3
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	4013      	ands	r3, r2
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d01a      	beq.n	80026d8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f003 0304 	and.w	r3, r3, #4
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d013      	beq.n	80026d8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f022 0204 	bic.w	r2, r2, #4
 80026be:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026c4:	2208      	movs	r2, #8
 80026c6:	409a      	lsls	r2, r3
 80026c8:	693b      	ldr	r3, [r7, #16]
 80026ca:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026d0:	f043 0201 	orr.w	r2, r3, #1
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026dc:	2201      	movs	r2, #1
 80026de:	409a      	lsls	r2, r3
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	4013      	ands	r3, r2
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d012      	beq.n	800270e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	695b      	ldr	r3, [r3, #20]
 80026ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d00b      	beq.n	800270e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026fa:	2201      	movs	r2, #1
 80026fc:	409a      	lsls	r2, r3
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002706:	f043 0202 	orr.w	r2, r3, #2
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002712:	2204      	movs	r2, #4
 8002714:	409a      	lsls	r2, r3
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	4013      	ands	r3, r2
 800271a:	2b00      	cmp	r3, #0
 800271c:	d012      	beq.n	8002744 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f003 0302 	and.w	r3, r3, #2
 8002728:	2b00      	cmp	r3, #0
 800272a:	d00b      	beq.n	8002744 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002730:	2204      	movs	r2, #4
 8002732:	409a      	lsls	r2, r3
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800273c:	f043 0204 	orr.w	r2, r3, #4
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002748:	2210      	movs	r2, #16
 800274a:	409a      	lsls	r2, r3
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	4013      	ands	r3, r2
 8002750:	2b00      	cmp	r3, #0
 8002752:	d043      	beq.n	80027dc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f003 0308 	and.w	r3, r3, #8
 800275e:	2b00      	cmp	r3, #0
 8002760:	d03c      	beq.n	80027dc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002766:	2210      	movs	r2, #16
 8002768:	409a      	lsls	r2, r3
 800276a:	693b      	ldr	r3, [r7, #16]
 800276c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002778:	2b00      	cmp	r3, #0
 800277a:	d018      	beq.n	80027ae <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002786:	2b00      	cmp	r3, #0
 8002788:	d108      	bne.n	800279c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800278e:	2b00      	cmp	r3, #0
 8002790:	d024      	beq.n	80027dc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	4798      	blx	r3
 800279a:	e01f      	b.n	80027dc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d01b      	beq.n	80027dc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80027a8:	6878      	ldr	r0, [r7, #4]
 80027aa:	4798      	blx	r3
 80027ac:	e016      	b.n	80027dc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d107      	bne.n	80027cc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f022 0208 	bic.w	r2, r2, #8
 80027ca:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d003      	beq.n	80027dc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d8:	6878      	ldr	r0, [r7, #4]
 80027da:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027e0:	2220      	movs	r2, #32
 80027e2:	409a      	lsls	r2, r3
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	4013      	ands	r3, r2
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	f000 808e 	beq.w	800290a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f003 0310 	and.w	r3, r3, #16
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	f000 8086 	beq.w	800290a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002802:	2220      	movs	r2, #32
 8002804:	409a      	lsls	r2, r3
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002810:	b2db      	uxtb	r3, r3
 8002812:	2b05      	cmp	r3, #5
 8002814:	d136      	bne.n	8002884 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	681a      	ldr	r2, [r3, #0]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f022 0216 	bic.w	r2, r2, #22
 8002824:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	695a      	ldr	r2, [r3, #20]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002834:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800283a:	2b00      	cmp	r3, #0
 800283c:	d103      	bne.n	8002846 <HAL_DMA_IRQHandler+0x1da>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002842:	2b00      	cmp	r3, #0
 8002844:	d007      	beq.n	8002856 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f022 0208 	bic.w	r2, r2, #8
 8002854:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800285a:	223f      	movs	r2, #63	; 0x3f
 800285c:	409a      	lsls	r2, r3
 800285e:	693b      	ldr	r3, [r7, #16]
 8002860:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2200      	movs	r2, #0
 8002866:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2201      	movs	r2, #1
 800286e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002876:	2b00      	cmp	r3, #0
 8002878:	d07d      	beq.n	8002976 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800287e:	6878      	ldr	r0, [r7, #4]
 8002880:	4798      	blx	r3
        }
        return;
 8002882:	e078      	b.n	8002976 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800288e:	2b00      	cmp	r3, #0
 8002890:	d01c      	beq.n	80028cc <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800289c:	2b00      	cmp	r3, #0
 800289e:	d108      	bne.n	80028b2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d030      	beq.n	800290a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028ac:	6878      	ldr	r0, [r7, #4]
 80028ae:	4798      	blx	r3
 80028b0:	e02b      	b.n	800290a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d027      	beq.n	800290a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028be:	6878      	ldr	r0, [r7, #4]
 80028c0:	4798      	blx	r3
 80028c2:	e022      	b.n	800290a <HAL_DMA_IRQHandler+0x29e>
 80028c4:	20000010 	.word	0x20000010
 80028c8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d10f      	bne.n	80028fa <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f022 0210 	bic.w	r2, r2, #16
 80028e8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2200      	movs	r2, #0
 80028ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2201      	movs	r2, #1
 80028f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d003      	beq.n	800290a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800290e:	2b00      	cmp	r3, #0
 8002910:	d032      	beq.n	8002978 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002916:	f003 0301 	and.w	r3, r3, #1
 800291a:	2b00      	cmp	r3, #0
 800291c:	d022      	beq.n	8002964 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2205      	movs	r2, #5
 8002922:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	681a      	ldr	r2, [r3, #0]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f022 0201 	bic.w	r2, r2, #1
 8002934:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002936:	68bb      	ldr	r3, [r7, #8]
 8002938:	3301      	adds	r3, #1
 800293a:	60bb      	str	r3, [r7, #8]
 800293c:	697a      	ldr	r2, [r7, #20]
 800293e:	429a      	cmp	r2, r3
 8002940:	d307      	bcc.n	8002952 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f003 0301 	and.w	r3, r3, #1
 800294c:	2b00      	cmp	r3, #0
 800294e:	d1f2      	bne.n	8002936 <HAL_DMA_IRQHandler+0x2ca>
 8002950:	e000      	b.n	8002954 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002952:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2200      	movs	r2, #0
 8002958:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2201      	movs	r2, #1
 8002960:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002968:	2b00      	cmp	r3, #0
 800296a:	d005      	beq.n	8002978 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002970:	6878      	ldr	r0, [r7, #4]
 8002972:	4798      	blx	r3
 8002974:	e000      	b.n	8002978 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002976:	bf00      	nop
    }
  }
}
 8002978:	3718      	adds	r7, #24
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}
 800297e:	bf00      	nop

08002980 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002980:	b480      	push	{r7}
 8002982:	b085      	sub	sp, #20
 8002984:	af00      	add	r7, sp, #0
 8002986:	60f8      	str	r0, [r7, #12]
 8002988:	60b9      	str	r1, [r7, #8]
 800298a:	607a      	str	r2, [r7, #4]
 800298c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	681a      	ldr	r2, [r3, #0]
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800299c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	683a      	ldr	r2, [r7, #0]
 80029a4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	689b      	ldr	r3, [r3, #8]
 80029aa:	2b40      	cmp	r3, #64	; 0x40
 80029ac:	d108      	bne.n	80029c0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	687a      	ldr	r2, [r7, #4]
 80029b4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	68ba      	ldr	r2, [r7, #8]
 80029bc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80029be:	e007      	b.n	80029d0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	68ba      	ldr	r2, [r7, #8]
 80029c6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	687a      	ldr	r2, [r7, #4]
 80029ce:	60da      	str	r2, [r3, #12]
}
 80029d0:	bf00      	nop
 80029d2:	3714      	adds	r7, #20
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr

080029dc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80029dc:	b480      	push	{r7}
 80029de:	b085      	sub	sp, #20
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	3b10      	subs	r3, #16
 80029ec:	4a13      	ldr	r2, [pc, #76]	; (8002a3c <DMA_CalcBaseAndBitshift+0x60>)
 80029ee:	fba2 2303 	umull	r2, r3, r2, r3
 80029f2:	091b      	lsrs	r3, r3, #4
 80029f4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80029f6:	4a12      	ldr	r2, [pc, #72]	; (8002a40 <DMA_CalcBaseAndBitshift+0x64>)
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	4413      	add	r3, r2
 80029fc:	781b      	ldrb	r3, [r3, #0]
 80029fe:	461a      	mov	r2, r3
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	2b03      	cmp	r3, #3
 8002a08:	d908      	bls.n	8002a1c <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	461a      	mov	r2, r3
 8002a10:	4b0c      	ldr	r3, [pc, #48]	; (8002a44 <DMA_CalcBaseAndBitshift+0x68>)
 8002a12:	4013      	ands	r3, r2
 8002a14:	1d1a      	adds	r2, r3, #4
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	659a      	str	r2, [r3, #88]	; 0x58
 8002a1a:	e006      	b.n	8002a2a <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	461a      	mov	r2, r3
 8002a22:	4b08      	ldr	r3, [pc, #32]	; (8002a44 <DMA_CalcBaseAndBitshift+0x68>)
 8002a24:	4013      	ands	r3, r2
 8002a26:	687a      	ldr	r2, [r7, #4]
 8002a28:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002a2e:	4618      	mov	r0, r3
 8002a30:	3714      	adds	r7, #20
 8002a32:	46bd      	mov	sp, r7
 8002a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a38:	4770      	bx	lr
 8002a3a:	bf00      	nop
 8002a3c:	aaaaaaab 	.word	0xaaaaaaab
 8002a40:	0800c42c 	.word	0x0800c42c
 8002a44:	fffffc00 	.word	0xfffffc00

08002a48 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b085      	sub	sp, #20
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a50:	2300      	movs	r3, #0
 8002a52:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a58:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	699b      	ldr	r3, [r3, #24]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d11f      	bne.n	8002aa2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	2b03      	cmp	r3, #3
 8002a66:	d855      	bhi.n	8002b14 <DMA_CheckFifoParam+0xcc>
 8002a68:	a201      	add	r2, pc, #4	; (adr r2, 8002a70 <DMA_CheckFifoParam+0x28>)
 8002a6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a6e:	bf00      	nop
 8002a70:	08002a81 	.word	0x08002a81
 8002a74:	08002a93 	.word	0x08002a93
 8002a78:	08002a81 	.word	0x08002a81
 8002a7c:	08002b15 	.word	0x08002b15
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a84:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d045      	beq.n	8002b18 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a90:	e042      	b.n	8002b18 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a96:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002a9a:	d13f      	bne.n	8002b1c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002aa0:	e03c      	b.n	8002b1c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	699b      	ldr	r3, [r3, #24]
 8002aa6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002aaa:	d121      	bne.n	8002af0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	2b03      	cmp	r3, #3
 8002ab0:	d836      	bhi.n	8002b20 <DMA_CheckFifoParam+0xd8>
 8002ab2:	a201      	add	r2, pc, #4	; (adr r2, 8002ab8 <DMA_CheckFifoParam+0x70>)
 8002ab4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ab8:	08002ac9 	.word	0x08002ac9
 8002abc:	08002acf 	.word	0x08002acf
 8002ac0:	08002ac9 	.word	0x08002ac9
 8002ac4:	08002ae1 	.word	0x08002ae1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	73fb      	strb	r3, [r7, #15]
      break;
 8002acc:	e02f      	b.n	8002b2e <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ad2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d024      	beq.n	8002b24 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8002ada:	2301      	movs	r3, #1
 8002adc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ade:	e021      	b.n	8002b24 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ae4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002ae8:	d11e      	bne.n	8002b28 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002aee:	e01b      	b.n	8002b28 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002af0:	68bb      	ldr	r3, [r7, #8]
 8002af2:	2b02      	cmp	r3, #2
 8002af4:	d902      	bls.n	8002afc <DMA_CheckFifoParam+0xb4>
 8002af6:	2b03      	cmp	r3, #3
 8002af8:	d003      	beq.n	8002b02 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002afa:	e018      	b.n	8002b2e <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	73fb      	strb	r3, [r7, #15]
      break;
 8002b00:	e015      	b.n	8002b2e <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b06:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d00e      	beq.n	8002b2c <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	73fb      	strb	r3, [r7, #15]
      break;
 8002b12:	e00b      	b.n	8002b2c <DMA_CheckFifoParam+0xe4>
      break;
 8002b14:	bf00      	nop
 8002b16:	e00a      	b.n	8002b2e <DMA_CheckFifoParam+0xe6>
      break;
 8002b18:	bf00      	nop
 8002b1a:	e008      	b.n	8002b2e <DMA_CheckFifoParam+0xe6>
      break;
 8002b1c:	bf00      	nop
 8002b1e:	e006      	b.n	8002b2e <DMA_CheckFifoParam+0xe6>
      break;
 8002b20:	bf00      	nop
 8002b22:	e004      	b.n	8002b2e <DMA_CheckFifoParam+0xe6>
      break;
 8002b24:	bf00      	nop
 8002b26:	e002      	b.n	8002b2e <DMA_CheckFifoParam+0xe6>
      break;   
 8002b28:	bf00      	nop
 8002b2a:	e000      	b.n	8002b2e <DMA_CheckFifoParam+0xe6>
      break;
 8002b2c:	bf00      	nop
    }
  } 
  
  return status; 
 8002b2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	3714      	adds	r7, #20
 8002b34:	46bd      	mov	sp, r7
 8002b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3a:	4770      	bx	lr

08002b3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b089      	sub	sp, #36	; 0x24
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
 8002b44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002b46:	2300      	movs	r3, #0
 8002b48:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002b52:	2300      	movs	r3, #0
 8002b54:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002b56:	2300      	movs	r3, #0
 8002b58:	61fb      	str	r3, [r7, #28]
 8002b5a:	e175      	b.n	8002e48 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002b5c:	2201      	movs	r2, #1
 8002b5e:	69fb      	ldr	r3, [r7, #28]
 8002b60:	fa02 f303 	lsl.w	r3, r2, r3
 8002b64:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	697a      	ldr	r2, [r7, #20]
 8002b6c:	4013      	ands	r3, r2
 8002b6e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002b70:	693a      	ldr	r2, [r7, #16]
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	429a      	cmp	r2, r3
 8002b76:	f040 8164 	bne.w	8002e42 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	2b01      	cmp	r3, #1
 8002b80:	d00b      	beq.n	8002b9a <HAL_GPIO_Init+0x5e>
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	2b02      	cmp	r3, #2
 8002b88:	d007      	beq.n	8002b9a <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002b8e:	2b11      	cmp	r3, #17
 8002b90:	d003      	beq.n	8002b9a <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	2b12      	cmp	r3, #18
 8002b98:	d130      	bne.n	8002bfc <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	689b      	ldr	r3, [r3, #8]
 8002b9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002ba0:	69fb      	ldr	r3, [r7, #28]
 8002ba2:	005b      	lsls	r3, r3, #1
 8002ba4:	2203      	movs	r2, #3
 8002ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8002baa:	43db      	mvns	r3, r3
 8002bac:	69ba      	ldr	r2, [r7, #24]
 8002bae:	4013      	ands	r3, r2
 8002bb0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	68da      	ldr	r2, [r3, #12]
 8002bb6:	69fb      	ldr	r3, [r7, #28]
 8002bb8:	005b      	lsls	r3, r3, #1
 8002bba:	fa02 f303 	lsl.w	r3, r2, r3
 8002bbe:	69ba      	ldr	r2, [r7, #24]
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	69ba      	ldr	r2, [r7, #24]
 8002bc8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002bd0:	2201      	movs	r2, #1
 8002bd2:	69fb      	ldr	r3, [r7, #28]
 8002bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd8:	43db      	mvns	r3, r3
 8002bda:	69ba      	ldr	r2, [r7, #24]
 8002bdc:	4013      	ands	r3, r2
 8002bde:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	091b      	lsrs	r3, r3, #4
 8002be6:	f003 0201 	and.w	r2, r3, #1
 8002bea:	69fb      	ldr	r3, [r7, #28]
 8002bec:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf0:	69ba      	ldr	r2, [r7, #24]
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	69ba      	ldr	r2, [r7, #24]
 8002bfa:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	68db      	ldr	r3, [r3, #12]
 8002c00:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002c02:	69fb      	ldr	r3, [r7, #28]
 8002c04:	005b      	lsls	r3, r3, #1
 8002c06:	2203      	movs	r2, #3
 8002c08:	fa02 f303 	lsl.w	r3, r2, r3
 8002c0c:	43db      	mvns	r3, r3
 8002c0e:	69ba      	ldr	r2, [r7, #24]
 8002c10:	4013      	ands	r3, r2
 8002c12:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	689a      	ldr	r2, [r3, #8]
 8002c18:	69fb      	ldr	r3, [r7, #28]
 8002c1a:	005b      	lsls	r3, r3, #1
 8002c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c20:	69ba      	ldr	r2, [r7, #24]
 8002c22:	4313      	orrs	r3, r2
 8002c24:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	69ba      	ldr	r2, [r7, #24]
 8002c2a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	2b02      	cmp	r3, #2
 8002c32:	d003      	beq.n	8002c3c <HAL_GPIO_Init+0x100>
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	2b12      	cmp	r3, #18
 8002c3a:	d123      	bne.n	8002c84 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002c3c:	69fb      	ldr	r3, [r7, #28]
 8002c3e:	08da      	lsrs	r2, r3, #3
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	3208      	adds	r2, #8
 8002c44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002c4a:	69fb      	ldr	r3, [r7, #28]
 8002c4c:	f003 0307 	and.w	r3, r3, #7
 8002c50:	009b      	lsls	r3, r3, #2
 8002c52:	220f      	movs	r2, #15
 8002c54:	fa02 f303 	lsl.w	r3, r2, r3
 8002c58:	43db      	mvns	r3, r3
 8002c5a:	69ba      	ldr	r2, [r7, #24]
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	691a      	ldr	r2, [r3, #16]
 8002c64:	69fb      	ldr	r3, [r7, #28]
 8002c66:	f003 0307 	and.w	r3, r3, #7
 8002c6a:	009b      	lsls	r3, r3, #2
 8002c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c70:	69ba      	ldr	r2, [r7, #24]
 8002c72:	4313      	orrs	r3, r2
 8002c74:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002c76:	69fb      	ldr	r3, [r7, #28]
 8002c78:	08da      	lsrs	r2, r3, #3
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	3208      	adds	r2, #8
 8002c7e:	69b9      	ldr	r1, [r7, #24]
 8002c80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002c8a:	69fb      	ldr	r3, [r7, #28]
 8002c8c:	005b      	lsls	r3, r3, #1
 8002c8e:	2203      	movs	r2, #3
 8002c90:	fa02 f303 	lsl.w	r3, r2, r3
 8002c94:	43db      	mvns	r3, r3
 8002c96:	69ba      	ldr	r2, [r7, #24]
 8002c98:	4013      	ands	r3, r2
 8002c9a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	f003 0203 	and.w	r2, r3, #3
 8002ca4:	69fb      	ldr	r3, [r7, #28]
 8002ca6:	005b      	lsls	r3, r3, #1
 8002ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cac:	69ba      	ldr	r2, [r7, #24]
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	69ba      	ldr	r2, [r7, #24]
 8002cb6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	f000 80be 	beq.w	8002e42 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cc6:	4b65      	ldr	r3, [pc, #404]	; (8002e5c <HAL_GPIO_Init+0x320>)
 8002cc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cca:	4a64      	ldr	r2, [pc, #400]	; (8002e5c <HAL_GPIO_Init+0x320>)
 8002ccc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002cd0:	6453      	str	r3, [r2, #68]	; 0x44
 8002cd2:	4b62      	ldr	r3, [pc, #392]	; (8002e5c <HAL_GPIO_Init+0x320>)
 8002cd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cd6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002cda:	60fb      	str	r3, [r7, #12]
 8002cdc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002cde:	4a60      	ldr	r2, [pc, #384]	; (8002e60 <HAL_GPIO_Init+0x324>)
 8002ce0:	69fb      	ldr	r3, [r7, #28]
 8002ce2:	089b      	lsrs	r3, r3, #2
 8002ce4:	3302      	adds	r3, #2
 8002ce6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cea:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002cec:	69fb      	ldr	r3, [r7, #28]
 8002cee:	f003 0303 	and.w	r3, r3, #3
 8002cf2:	009b      	lsls	r3, r3, #2
 8002cf4:	220f      	movs	r2, #15
 8002cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cfa:	43db      	mvns	r3, r3
 8002cfc:	69ba      	ldr	r2, [r7, #24]
 8002cfe:	4013      	ands	r3, r2
 8002d00:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	4a57      	ldr	r2, [pc, #348]	; (8002e64 <HAL_GPIO_Init+0x328>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d037      	beq.n	8002d7a <HAL_GPIO_Init+0x23e>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	4a56      	ldr	r2, [pc, #344]	; (8002e68 <HAL_GPIO_Init+0x32c>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d031      	beq.n	8002d76 <HAL_GPIO_Init+0x23a>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	4a55      	ldr	r2, [pc, #340]	; (8002e6c <HAL_GPIO_Init+0x330>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d02b      	beq.n	8002d72 <HAL_GPIO_Init+0x236>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	4a54      	ldr	r2, [pc, #336]	; (8002e70 <HAL_GPIO_Init+0x334>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d025      	beq.n	8002d6e <HAL_GPIO_Init+0x232>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	4a53      	ldr	r2, [pc, #332]	; (8002e74 <HAL_GPIO_Init+0x338>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d01f      	beq.n	8002d6a <HAL_GPIO_Init+0x22e>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	4a52      	ldr	r2, [pc, #328]	; (8002e78 <HAL_GPIO_Init+0x33c>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d019      	beq.n	8002d66 <HAL_GPIO_Init+0x22a>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	4a51      	ldr	r2, [pc, #324]	; (8002e7c <HAL_GPIO_Init+0x340>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d013      	beq.n	8002d62 <HAL_GPIO_Init+0x226>
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	4a50      	ldr	r2, [pc, #320]	; (8002e80 <HAL_GPIO_Init+0x344>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d00d      	beq.n	8002d5e <HAL_GPIO_Init+0x222>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	4a4f      	ldr	r2, [pc, #316]	; (8002e84 <HAL_GPIO_Init+0x348>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d007      	beq.n	8002d5a <HAL_GPIO_Init+0x21e>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	4a4e      	ldr	r2, [pc, #312]	; (8002e88 <HAL_GPIO_Init+0x34c>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d101      	bne.n	8002d56 <HAL_GPIO_Init+0x21a>
 8002d52:	2309      	movs	r3, #9
 8002d54:	e012      	b.n	8002d7c <HAL_GPIO_Init+0x240>
 8002d56:	230a      	movs	r3, #10
 8002d58:	e010      	b.n	8002d7c <HAL_GPIO_Init+0x240>
 8002d5a:	2308      	movs	r3, #8
 8002d5c:	e00e      	b.n	8002d7c <HAL_GPIO_Init+0x240>
 8002d5e:	2307      	movs	r3, #7
 8002d60:	e00c      	b.n	8002d7c <HAL_GPIO_Init+0x240>
 8002d62:	2306      	movs	r3, #6
 8002d64:	e00a      	b.n	8002d7c <HAL_GPIO_Init+0x240>
 8002d66:	2305      	movs	r3, #5
 8002d68:	e008      	b.n	8002d7c <HAL_GPIO_Init+0x240>
 8002d6a:	2304      	movs	r3, #4
 8002d6c:	e006      	b.n	8002d7c <HAL_GPIO_Init+0x240>
 8002d6e:	2303      	movs	r3, #3
 8002d70:	e004      	b.n	8002d7c <HAL_GPIO_Init+0x240>
 8002d72:	2302      	movs	r3, #2
 8002d74:	e002      	b.n	8002d7c <HAL_GPIO_Init+0x240>
 8002d76:	2301      	movs	r3, #1
 8002d78:	e000      	b.n	8002d7c <HAL_GPIO_Init+0x240>
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	69fa      	ldr	r2, [r7, #28]
 8002d7e:	f002 0203 	and.w	r2, r2, #3
 8002d82:	0092      	lsls	r2, r2, #2
 8002d84:	4093      	lsls	r3, r2
 8002d86:	69ba      	ldr	r2, [r7, #24]
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002d8c:	4934      	ldr	r1, [pc, #208]	; (8002e60 <HAL_GPIO_Init+0x324>)
 8002d8e:	69fb      	ldr	r3, [r7, #28]
 8002d90:	089b      	lsrs	r3, r3, #2
 8002d92:	3302      	adds	r3, #2
 8002d94:	69ba      	ldr	r2, [r7, #24]
 8002d96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d9a:	4b3c      	ldr	r3, [pc, #240]	; (8002e8c <HAL_GPIO_Init+0x350>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	43db      	mvns	r3, r3
 8002da4:	69ba      	ldr	r2, [r7, #24]
 8002da6:	4013      	ands	r3, r2
 8002da8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d003      	beq.n	8002dbe <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002db6:	69ba      	ldr	r2, [r7, #24]
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002dbe:	4a33      	ldr	r2, [pc, #204]	; (8002e8c <HAL_GPIO_Init+0x350>)
 8002dc0:	69bb      	ldr	r3, [r7, #24]
 8002dc2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002dc4:	4b31      	ldr	r3, [pc, #196]	; (8002e8c <HAL_GPIO_Init+0x350>)
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	43db      	mvns	r3, r3
 8002dce:	69ba      	ldr	r2, [r7, #24]
 8002dd0:	4013      	ands	r3, r2
 8002dd2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d003      	beq.n	8002de8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002de0:	69ba      	ldr	r2, [r7, #24]
 8002de2:	693b      	ldr	r3, [r7, #16]
 8002de4:	4313      	orrs	r3, r2
 8002de6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002de8:	4a28      	ldr	r2, [pc, #160]	; (8002e8c <HAL_GPIO_Init+0x350>)
 8002dea:	69bb      	ldr	r3, [r7, #24]
 8002dec:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002dee:	4b27      	ldr	r3, [pc, #156]	; (8002e8c <HAL_GPIO_Init+0x350>)
 8002df0:	689b      	ldr	r3, [r3, #8]
 8002df2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002df4:	693b      	ldr	r3, [r7, #16]
 8002df6:	43db      	mvns	r3, r3
 8002df8:	69ba      	ldr	r2, [r7, #24]
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d003      	beq.n	8002e12 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002e0a:	69ba      	ldr	r2, [r7, #24]
 8002e0c:	693b      	ldr	r3, [r7, #16]
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e12:	4a1e      	ldr	r2, [pc, #120]	; (8002e8c <HAL_GPIO_Init+0x350>)
 8002e14:	69bb      	ldr	r3, [r7, #24]
 8002e16:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e18:	4b1c      	ldr	r3, [pc, #112]	; (8002e8c <HAL_GPIO_Init+0x350>)
 8002e1a:	68db      	ldr	r3, [r3, #12]
 8002e1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	43db      	mvns	r3, r3
 8002e22:	69ba      	ldr	r2, [r7, #24]
 8002e24:	4013      	ands	r3, r2
 8002e26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d003      	beq.n	8002e3c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002e34:	69ba      	ldr	r2, [r7, #24]
 8002e36:	693b      	ldr	r3, [r7, #16]
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002e3c:	4a13      	ldr	r2, [pc, #76]	; (8002e8c <HAL_GPIO_Init+0x350>)
 8002e3e:	69bb      	ldr	r3, [r7, #24]
 8002e40:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002e42:	69fb      	ldr	r3, [r7, #28]
 8002e44:	3301      	adds	r3, #1
 8002e46:	61fb      	str	r3, [r7, #28]
 8002e48:	69fb      	ldr	r3, [r7, #28]
 8002e4a:	2b0f      	cmp	r3, #15
 8002e4c:	f67f ae86 	bls.w	8002b5c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002e50:	bf00      	nop
 8002e52:	3724      	adds	r7, #36	; 0x24
 8002e54:	46bd      	mov	sp, r7
 8002e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5a:	4770      	bx	lr
 8002e5c:	40023800 	.word	0x40023800
 8002e60:	40013800 	.word	0x40013800
 8002e64:	40020000 	.word	0x40020000
 8002e68:	40020400 	.word	0x40020400
 8002e6c:	40020800 	.word	0x40020800
 8002e70:	40020c00 	.word	0x40020c00
 8002e74:	40021000 	.word	0x40021000
 8002e78:	40021400 	.word	0x40021400
 8002e7c:	40021800 	.word	0x40021800
 8002e80:	40021c00 	.word	0x40021c00
 8002e84:	40022000 	.word	0x40022000
 8002e88:	40022400 	.word	0x40022400
 8002e8c:	40013c00 	.word	0x40013c00

08002e90 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b085      	sub	sp, #20
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
 8002e98:	460b      	mov	r3, r1
 8002e9a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	691a      	ldr	r2, [r3, #16]
 8002ea0:	887b      	ldrh	r3, [r7, #2]
 8002ea2:	4013      	ands	r3, r2
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d002      	beq.n	8002eae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	73fb      	strb	r3, [r7, #15]
 8002eac:	e001      	b.n	8002eb2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002eae:	2300      	movs	r3, #0
 8002eb0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002eb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	3714      	adds	r7, #20
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebe:	4770      	bx	lr

08002ec0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b083      	sub	sp, #12
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
 8002ec8:	460b      	mov	r3, r1
 8002eca:	807b      	strh	r3, [r7, #2]
 8002ecc:	4613      	mov	r3, r2
 8002ece:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002ed0:	787b      	ldrb	r3, [r7, #1]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d003      	beq.n	8002ede <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ed6:	887a      	ldrh	r2, [r7, #2]
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002edc:	e003      	b.n	8002ee6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002ede:	887b      	ldrh	r3, [r7, #2]
 8002ee0:	041a      	lsls	r2, r3, #16
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	619a      	str	r2, [r3, #24]
}
 8002ee6:	bf00      	nop
 8002ee8:	370c      	adds	r7, #12
 8002eea:	46bd      	mov	sp, r7
 8002eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef0:	4770      	bx	lr
	...

08002ef4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b082      	sub	sp, #8
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	4603      	mov	r3, r0
 8002efc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002efe:	4b08      	ldr	r3, [pc, #32]	; (8002f20 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f00:	695a      	ldr	r2, [r3, #20]
 8002f02:	88fb      	ldrh	r3, [r7, #6]
 8002f04:	4013      	ands	r3, r2
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d006      	beq.n	8002f18 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002f0a:	4a05      	ldr	r2, [pc, #20]	; (8002f20 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f0c:	88fb      	ldrh	r3, [r7, #6]
 8002f0e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002f10:	88fb      	ldrh	r3, [r7, #6]
 8002f12:	4618      	mov	r0, r3
 8002f14:	f7fe f94c 	bl	80011b0 <HAL_GPIO_EXTI_Callback>
  }
}
 8002f18:	bf00      	nop
 8002f1a:	3708      	adds	r7, #8
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}
 8002f20:	40013c00 	.word	0x40013c00

08002f24 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b082      	sub	sp, #8
 8002f28:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002f2e:	4b23      	ldr	r3, [pc, #140]	; (8002fbc <HAL_PWREx_EnableOverDrive+0x98>)
 8002f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f32:	4a22      	ldr	r2, [pc, #136]	; (8002fbc <HAL_PWREx_EnableOverDrive+0x98>)
 8002f34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f38:	6413      	str	r3, [r2, #64]	; 0x40
 8002f3a:	4b20      	ldr	r3, [pc, #128]	; (8002fbc <HAL_PWREx_EnableOverDrive+0x98>)
 8002f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f42:	603b      	str	r3, [r7, #0]
 8002f44:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002f46:	4b1e      	ldr	r3, [pc, #120]	; (8002fc0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a1d      	ldr	r2, [pc, #116]	; (8002fc0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002f4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f50:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002f52:	f7fe fcd3 	bl	80018fc <HAL_GetTick>
 8002f56:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002f58:	e009      	b.n	8002f6e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002f5a:	f7fe fccf 	bl	80018fc <HAL_GetTick>
 8002f5e:	4602      	mov	r2, r0
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	1ad3      	subs	r3, r2, r3
 8002f64:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002f68:	d901      	bls.n	8002f6e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	e022      	b.n	8002fb4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002f6e:	4b14      	ldr	r3, [pc, #80]	; (8002fc0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f7a:	d1ee      	bne.n	8002f5a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002f7c:	4b10      	ldr	r3, [pc, #64]	; (8002fc0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a0f      	ldr	r2, [pc, #60]	; (8002fc0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002f82:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f86:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002f88:	f7fe fcb8 	bl	80018fc <HAL_GetTick>
 8002f8c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002f8e:	e009      	b.n	8002fa4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002f90:	f7fe fcb4 	bl	80018fc <HAL_GetTick>
 8002f94:	4602      	mov	r2, r0
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	1ad3      	subs	r3, r2, r3
 8002f9a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002f9e:	d901      	bls.n	8002fa4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002fa0:	2303      	movs	r3, #3
 8002fa2:	e007      	b.n	8002fb4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002fa4:	4b06      	ldr	r3, [pc, #24]	; (8002fc0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fac:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002fb0:	d1ee      	bne.n	8002f90 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002fb2:	2300      	movs	r3, #0
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	3708      	adds	r7, #8
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}
 8002fbc:	40023800 	.word	0x40023800
 8002fc0:	40007000 	.word	0x40007000

08002fc4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b086      	sub	sp, #24
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d101      	bne.n	8002fda <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e29b      	b.n	8003512 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f003 0301 	and.w	r3, r3, #1
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	f000 8087 	beq.w	80030f6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002fe8:	4b96      	ldr	r3, [pc, #600]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 8002fea:	689b      	ldr	r3, [r3, #8]
 8002fec:	f003 030c 	and.w	r3, r3, #12
 8002ff0:	2b04      	cmp	r3, #4
 8002ff2:	d00c      	beq.n	800300e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ff4:	4b93      	ldr	r3, [pc, #588]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	f003 030c 	and.w	r3, r3, #12
 8002ffc:	2b08      	cmp	r3, #8
 8002ffe:	d112      	bne.n	8003026 <HAL_RCC_OscConfig+0x62>
 8003000:	4b90      	ldr	r3, [pc, #576]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003008:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800300c:	d10b      	bne.n	8003026 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800300e:	4b8d      	ldr	r3, [pc, #564]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003016:	2b00      	cmp	r3, #0
 8003018:	d06c      	beq.n	80030f4 <HAL_RCC_OscConfig+0x130>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d168      	bne.n	80030f4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	e275      	b.n	8003512 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800302e:	d106      	bne.n	800303e <HAL_RCC_OscConfig+0x7a>
 8003030:	4b84      	ldr	r3, [pc, #528]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a83      	ldr	r2, [pc, #524]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 8003036:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800303a:	6013      	str	r3, [r2, #0]
 800303c:	e02e      	b.n	800309c <HAL_RCC_OscConfig+0xd8>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d10c      	bne.n	8003060 <HAL_RCC_OscConfig+0x9c>
 8003046:	4b7f      	ldr	r3, [pc, #508]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a7e      	ldr	r2, [pc, #504]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 800304c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003050:	6013      	str	r3, [r2, #0]
 8003052:	4b7c      	ldr	r3, [pc, #496]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4a7b      	ldr	r2, [pc, #492]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 8003058:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800305c:	6013      	str	r3, [r2, #0]
 800305e:	e01d      	b.n	800309c <HAL_RCC_OscConfig+0xd8>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003068:	d10c      	bne.n	8003084 <HAL_RCC_OscConfig+0xc0>
 800306a:	4b76      	ldr	r3, [pc, #472]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a75      	ldr	r2, [pc, #468]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 8003070:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003074:	6013      	str	r3, [r2, #0]
 8003076:	4b73      	ldr	r3, [pc, #460]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4a72      	ldr	r2, [pc, #456]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 800307c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003080:	6013      	str	r3, [r2, #0]
 8003082:	e00b      	b.n	800309c <HAL_RCC_OscConfig+0xd8>
 8003084:	4b6f      	ldr	r3, [pc, #444]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a6e      	ldr	r2, [pc, #440]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 800308a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800308e:	6013      	str	r3, [r2, #0]
 8003090:	4b6c      	ldr	r3, [pc, #432]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a6b      	ldr	r2, [pc, #428]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 8003096:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800309a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d013      	beq.n	80030cc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030a4:	f7fe fc2a 	bl	80018fc <HAL_GetTick>
 80030a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030aa:	e008      	b.n	80030be <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030ac:	f7fe fc26 	bl	80018fc <HAL_GetTick>
 80030b0:	4602      	mov	r2, r0
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	2b64      	cmp	r3, #100	; 0x64
 80030b8:	d901      	bls.n	80030be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80030ba:	2303      	movs	r3, #3
 80030bc:	e229      	b.n	8003512 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030be:	4b61      	ldr	r3, [pc, #388]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d0f0      	beq.n	80030ac <HAL_RCC_OscConfig+0xe8>
 80030ca:	e014      	b.n	80030f6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030cc:	f7fe fc16 	bl	80018fc <HAL_GetTick>
 80030d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030d2:	e008      	b.n	80030e6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030d4:	f7fe fc12 	bl	80018fc <HAL_GetTick>
 80030d8:	4602      	mov	r2, r0
 80030da:	693b      	ldr	r3, [r7, #16]
 80030dc:	1ad3      	subs	r3, r2, r3
 80030de:	2b64      	cmp	r3, #100	; 0x64
 80030e0:	d901      	bls.n	80030e6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80030e2:	2303      	movs	r3, #3
 80030e4:	e215      	b.n	8003512 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030e6:	4b57      	ldr	r3, [pc, #348]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d1f0      	bne.n	80030d4 <HAL_RCC_OscConfig+0x110>
 80030f2:	e000      	b.n	80030f6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f003 0302 	and.w	r3, r3, #2
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d069      	beq.n	80031d6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003102:	4b50      	ldr	r3, [pc, #320]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	f003 030c 	and.w	r3, r3, #12
 800310a:	2b00      	cmp	r3, #0
 800310c:	d00b      	beq.n	8003126 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800310e:	4b4d      	ldr	r3, [pc, #308]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	f003 030c 	and.w	r3, r3, #12
 8003116:	2b08      	cmp	r3, #8
 8003118:	d11c      	bne.n	8003154 <HAL_RCC_OscConfig+0x190>
 800311a:	4b4a      	ldr	r3, [pc, #296]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003122:	2b00      	cmp	r3, #0
 8003124:	d116      	bne.n	8003154 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003126:	4b47      	ldr	r3, [pc, #284]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 0302 	and.w	r3, r3, #2
 800312e:	2b00      	cmp	r3, #0
 8003130:	d005      	beq.n	800313e <HAL_RCC_OscConfig+0x17a>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	68db      	ldr	r3, [r3, #12]
 8003136:	2b01      	cmp	r3, #1
 8003138:	d001      	beq.n	800313e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e1e9      	b.n	8003512 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800313e:	4b41      	ldr	r3, [pc, #260]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	691b      	ldr	r3, [r3, #16]
 800314a:	00db      	lsls	r3, r3, #3
 800314c:	493d      	ldr	r1, [pc, #244]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 800314e:	4313      	orrs	r3, r2
 8003150:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003152:	e040      	b.n	80031d6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	68db      	ldr	r3, [r3, #12]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d023      	beq.n	80031a4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800315c:	4b39      	ldr	r3, [pc, #228]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a38      	ldr	r2, [pc, #224]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 8003162:	f043 0301 	orr.w	r3, r3, #1
 8003166:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003168:	f7fe fbc8 	bl	80018fc <HAL_GetTick>
 800316c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800316e:	e008      	b.n	8003182 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003170:	f7fe fbc4 	bl	80018fc <HAL_GetTick>
 8003174:	4602      	mov	r2, r0
 8003176:	693b      	ldr	r3, [r7, #16]
 8003178:	1ad3      	subs	r3, r2, r3
 800317a:	2b02      	cmp	r3, #2
 800317c:	d901      	bls.n	8003182 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800317e:	2303      	movs	r3, #3
 8003180:	e1c7      	b.n	8003512 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003182:	4b30      	ldr	r3, [pc, #192]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f003 0302 	and.w	r3, r3, #2
 800318a:	2b00      	cmp	r3, #0
 800318c:	d0f0      	beq.n	8003170 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800318e:	4b2d      	ldr	r3, [pc, #180]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	691b      	ldr	r3, [r3, #16]
 800319a:	00db      	lsls	r3, r3, #3
 800319c:	4929      	ldr	r1, [pc, #164]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 800319e:	4313      	orrs	r3, r2
 80031a0:	600b      	str	r3, [r1, #0]
 80031a2:	e018      	b.n	80031d6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80031a4:	4b27      	ldr	r3, [pc, #156]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a26      	ldr	r2, [pc, #152]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 80031aa:	f023 0301 	bic.w	r3, r3, #1
 80031ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031b0:	f7fe fba4 	bl	80018fc <HAL_GetTick>
 80031b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031b6:	e008      	b.n	80031ca <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031b8:	f7fe fba0 	bl	80018fc <HAL_GetTick>
 80031bc:	4602      	mov	r2, r0
 80031be:	693b      	ldr	r3, [r7, #16]
 80031c0:	1ad3      	subs	r3, r2, r3
 80031c2:	2b02      	cmp	r3, #2
 80031c4:	d901      	bls.n	80031ca <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80031c6:	2303      	movs	r3, #3
 80031c8:	e1a3      	b.n	8003512 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031ca:	4b1e      	ldr	r3, [pc, #120]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f003 0302 	and.w	r3, r3, #2
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d1f0      	bne.n	80031b8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f003 0308 	and.w	r3, r3, #8
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d038      	beq.n	8003254 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	695b      	ldr	r3, [r3, #20]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d019      	beq.n	800321e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031ea:	4b16      	ldr	r3, [pc, #88]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 80031ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031ee:	4a15      	ldr	r2, [pc, #84]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 80031f0:	f043 0301 	orr.w	r3, r3, #1
 80031f4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031f6:	f7fe fb81 	bl	80018fc <HAL_GetTick>
 80031fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031fc:	e008      	b.n	8003210 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031fe:	f7fe fb7d 	bl	80018fc <HAL_GetTick>
 8003202:	4602      	mov	r2, r0
 8003204:	693b      	ldr	r3, [r7, #16]
 8003206:	1ad3      	subs	r3, r2, r3
 8003208:	2b02      	cmp	r3, #2
 800320a:	d901      	bls.n	8003210 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800320c:	2303      	movs	r3, #3
 800320e:	e180      	b.n	8003512 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003210:	4b0c      	ldr	r3, [pc, #48]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 8003212:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003214:	f003 0302 	and.w	r3, r3, #2
 8003218:	2b00      	cmp	r3, #0
 800321a:	d0f0      	beq.n	80031fe <HAL_RCC_OscConfig+0x23a>
 800321c:	e01a      	b.n	8003254 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800321e:	4b09      	ldr	r3, [pc, #36]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 8003220:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003222:	4a08      	ldr	r2, [pc, #32]	; (8003244 <HAL_RCC_OscConfig+0x280>)
 8003224:	f023 0301 	bic.w	r3, r3, #1
 8003228:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800322a:	f7fe fb67 	bl	80018fc <HAL_GetTick>
 800322e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003230:	e00a      	b.n	8003248 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003232:	f7fe fb63 	bl	80018fc <HAL_GetTick>
 8003236:	4602      	mov	r2, r0
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	1ad3      	subs	r3, r2, r3
 800323c:	2b02      	cmp	r3, #2
 800323e:	d903      	bls.n	8003248 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003240:	2303      	movs	r3, #3
 8003242:	e166      	b.n	8003512 <HAL_RCC_OscConfig+0x54e>
 8003244:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003248:	4b92      	ldr	r3, [pc, #584]	; (8003494 <HAL_RCC_OscConfig+0x4d0>)
 800324a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800324c:	f003 0302 	and.w	r3, r3, #2
 8003250:	2b00      	cmp	r3, #0
 8003252:	d1ee      	bne.n	8003232 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f003 0304 	and.w	r3, r3, #4
 800325c:	2b00      	cmp	r3, #0
 800325e:	f000 80a4 	beq.w	80033aa <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003262:	4b8c      	ldr	r3, [pc, #560]	; (8003494 <HAL_RCC_OscConfig+0x4d0>)
 8003264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003266:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800326a:	2b00      	cmp	r3, #0
 800326c:	d10d      	bne.n	800328a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800326e:	4b89      	ldr	r3, [pc, #548]	; (8003494 <HAL_RCC_OscConfig+0x4d0>)
 8003270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003272:	4a88      	ldr	r2, [pc, #544]	; (8003494 <HAL_RCC_OscConfig+0x4d0>)
 8003274:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003278:	6413      	str	r3, [r2, #64]	; 0x40
 800327a:	4b86      	ldr	r3, [pc, #536]	; (8003494 <HAL_RCC_OscConfig+0x4d0>)
 800327c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800327e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003282:	60bb      	str	r3, [r7, #8]
 8003284:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003286:	2301      	movs	r3, #1
 8003288:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800328a:	4b83      	ldr	r3, [pc, #524]	; (8003498 <HAL_RCC_OscConfig+0x4d4>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003292:	2b00      	cmp	r3, #0
 8003294:	d118      	bne.n	80032c8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003296:	4b80      	ldr	r3, [pc, #512]	; (8003498 <HAL_RCC_OscConfig+0x4d4>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4a7f      	ldr	r2, [pc, #508]	; (8003498 <HAL_RCC_OscConfig+0x4d4>)
 800329c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032a2:	f7fe fb2b 	bl	80018fc <HAL_GetTick>
 80032a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80032a8:	e008      	b.n	80032bc <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032aa:	f7fe fb27 	bl	80018fc <HAL_GetTick>
 80032ae:	4602      	mov	r2, r0
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	1ad3      	subs	r3, r2, r3
 80032b4:	2b64      	cmp	r3, #100	; 0x64
 80032b6:	d901      	bls.n	80032bc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80032b8:	2303      	movs	r3, #3
 80032ba:	e12a      	b.n	8003512 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80032bc:	4b76      	ldr	r3, [pc, #472]	; (8003498 <HAL_RCC_OscConfig+0x4d4>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d0f0      	beq.n	80032aa <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	689b      	ldr	r3, [r3, #8]
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d106      	bne.n	80032de <HAL_RCC_OscConfig+0x31a>
 80032d0:	4b70      	ldr	r3, [pc, #448]	; (8003494 <HAL_RCC_OscConfig+0x4d0>)
 80032d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032d4:	4a6f      	ldr	r2, [pc, #444]	; (8003494 <HAL_RCC_OscConfig+0x4d0>)
 80032d6:	f043 0301 	orr.w	r3, r3, #1
 80032da:	6713      	str	r3, [r2, #112]	; 0x70
 80032dc:	e02d      	b.n	800333a <HAL_RCC_OscConfig+0x376>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	689b      	ldr	r3, [r3, #8]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d10c      	bne.n	8003300 <HAL_RCC_OscConfig+0x33c>
 80032e6:	4b6b      	ldr	r3, [pc, #428]	; (8003494 <HAL_RCC_OscConfig+0x4d0>)
 80032e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032ea:	4a6a      	ldr	r2, [pc, #424]	; (8003494 <HAL_RCC_OscConfig+0x4d0>)
 80032ec:	f023 0301 	bic.w	r3, r3, #1
 80032f0:	6713      	str	r3, [r2, #112]	; 0x70
 80032f2:	4b68      	ldr	r3, [pc, #416]	; (8003494 <HAL_RCC_OscConfig+0x4d0>)
 80032f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032f6:	4a67      	ldr	r2, [pc, #412]	; (8003494 <HAL_RCC_OscConfig+0x4d0>)
 80032f8:	f023 0304 	bic.w	r3, r3, #4
 80032fc:	6713      	str	r3, [r2, #112]	; 0x70
 80032fe:	e01c      	b.n	800333a <HAL_RCC_OscConfig+0x376>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	689b      	ldr	r3, [r3, #8]
 8003304:	2b05      	cmp	r3, #5
 8003306:	d10c      	bne.n	8003322 <HAL_RCC_OscConfig+0x35e>
 8003308:	4b62      	ldr	r3, [pc, #392]	; (8003494 <HAL_RCC_OscConfig+0x4d0>)
 800330a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800330c:	4a61      	ldr	r2, [pc, #388]	; (8003494 <HAL_RCC_OscConfig+0x4d0>)
 800330e:	f043 0304 	orr.w	r3, r3, #4
 8003312:	6713      	str	r3, [r2, #112]	; 0x70
 8003314:	4b5f      	ldr	r3, [pc, #380]	; (8003494 <HAL_RCC_OscConfig+0x4d0>)
 8003316:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003318:	4a5e      	ldr	r2, [pc, #376]	; (8003494 <HAL_RCC_OscConfig+0x4d0>)
 800331a:	f043 0301 	orr.w	r3, r3, #1
 800331e:	6713      	str	r3, [r2, #112]	; 0x70
 8003320:	e00b      	b.n	800333a <HAL_RCC_OscConfig+0x376>
 8003322:	4b5c      	ldr	r3, [pc, #368]	; (8003494 <HAL_RCC_OscConfig+0x4d0>)
 8003324:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003326:	4a5b      	ldr	r2, [pc, #364]	; (8003494 <HAL_RCC_OscConfig+0x4d0>)
 8003328:	f023 0301 	bic.w	r3, r3, #1
 800332c:	6713      	str	r3, [r2, #112]	; 0x70
 800332e:	4b59      	ldr	r3, [pc, #356]	; (8003494 <HAL_RCC_OscConfig+0x4d0>)
 8003330:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003332:	4a58      	ldr	r2, [pc, #352]	; (8003494 <HAL_RCC_OscConfig+0x4d0>)
 8003334:	f023 0304 	bic.w	r3, r3, #4
 8003338:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	689b      	ldr	r3, [r3, #8]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d015      	beq.n	800336e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003342:	f7fe fadb 	bl	80018fc <HAL_GetTick>
 8003346:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003348:	e00a      	b.n	8003360 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800334a:	f7fe fad7 	bl	80018fc <HAL_GetTick>
 800334e:	4602      	mov	r2, r0
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	1ad3      	subs	r3, r2, r3
 8003354:	f241 3288 	movw	r2, #5000	; 0x1388
 8003358:	4293      	cmp	r3, r2
 800335a:	d901      	bls.n	8003360 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800335c:	2303      	movs	r3, #3
 800335e:	e0d8      	b.n	8003512 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003360:	4b4c      	ldr	r3, [pc, #304]	; (8003494 <HAL_RCC_OscConfig+0x4d0>)
 8003362:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003364:	f003 0302 	and.w	r3, r3, #2
 8003368:	2b00      	cmp	r3, #0
 800336a:	d0ee      	beq.n	800334a <HAL_RCC_OscConfig+0x386>
 800336c:	e014      	b.n	8003398 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800336e:	f7fe fac5 	bl	80018fc <HAL_GetTick>
 8003372:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003374:	e00a      	b.n	800338c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003376:	f7fe fac1 	bl	80018fc <HAL_GetTick>
 800337a:	4602      	mov	r2, r0
 800337c:	693b      	ldr	r3, [r7, #16]
 800337e:	1ad3      	subs	r3, r2, r3
 8003380:	f241 3288 	movw	r2, #5000	; 0x1388
 8003384:	4293      	cmp	r3, r2
 8003386:	d901      	bls.n	800338c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003388:	2303      	movs	r3, #3
 800338a:	e0c2      	b.n	8003512 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800338c:	4b41      	ldr	r3, [pc, #260]	; (8003494 <HAL_RCC_OscConfig+0x4d0>)
 800338e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003390:	f003 0302 	and.w	r3, r3, #2
 8003394:	2b00      	cmp	r3, #0
 8003396:	d1ee      	bne.n	8003376 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003398:	7dfb      	ldrb	r3, [r7, #23]
 800339a:	2b01      	cmp	r3, #1
 800339c:	d105      	bne.n	80033aa <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800339e:	4b3d      	ldr	r3, [pc, #244]	; (8003494 <HAL_RCC_OscConfig+0x4d0>)
 80033a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a2:	4a3c      	ldr	r2, [pc, #240]	; (8003494 <HAL_RCC_OscConfig+0x4d0>)
 80033a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033a8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	699b      	ldr	r3, [r3, #24]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	f000 80ae 	beq.w	8003510 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80033b4:	4b37      	ldr	r3, [pc, #220]	; (8003494 <HAL_RCC_OscConfig+0x4d0>)
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	f003 030c 	and.w	r3, r3, #12
 80033bc:	2b08      	cmp	r3, #8
 80033be:	d06d      	beq.n	800349c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	699b      	ldr	r3, [r3, #24]
 80033c4:	2b02      	cmp	r3, #2
 80033c6:	d14b      	bne.n	8003460 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033c8:	4b32      	ldr	r3, [pc, #200]	; (8003494 <HAL_RCC_OscConfig+0x4d0>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a31      	ldr	r2, [pc, #196]	; (8003494 <HAL_RCC_OscConfig+0x4d0>)
 80033ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80033d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033d4:	f7fe fa92 	bl	80018fc <HAL_GetTick>
 80033d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033da:	e008      	b.n	80033ee <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033dc:	f7fe fa8e 	bl	80018fc <HAL_GetTick>
 80033e0:	4602      	mov	r2, r0
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	1ad3      	subs	r3, r2, r3
 80033e6:	2b02      	cmp	r3, #2
 80033e8:	d901      	bls.n	80033ee <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80033ea:	2303      	movs	r3, #3
 80033ec:	e091      	b.n	8003512 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033ee:	4b29      	ldr	r3, [pc, #164]	; (8003494 <HAL_RCC_OscConfig+0x4d0>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d1f0      	bne.n	80033dc <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	69da      	ldr	r2, [r3, #28]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6a1b      	ldr	r3, [r3, #32]
 8003402:	431a      	orrs	r2, r3
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003408:	019b      	lsls	r3, r3, #6
 800340a:	431a      	orrs	r2, r3
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003410:	085b      	lsrs	r3, r3, #1
 8003412:	3b01      	subs	r3, #1
 8003414:	041b      	lsls	r3, r3, #16
 8003416:	431a      	orrs	r2, r3
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800341c:	061b      	lsls	r3, r3, #24
 800341e:	431a      	orrs	r2, r3
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003424:	071b      	lsls	r3, r3, #28
 8003426:	491b      	ldr	r1, [pc, #108]	; (8003494 <HAL_RCC_OscConfig+0x4d0>)
 8003428:	4313      	orrs	r3, r2
 800342a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800342c:	4b19      	ldr	r3, [pc, #100]	; (8003494 <HAL_RCC_OscConfig+0x4d0>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a18      	ldr	r2, [pc, #96]	; (8003494 <HAL_RCC_OscConfig+0x4d0>)
 8003432:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003436:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003438:	f7fe fa60 	bl	80018fc <HAL_GetTick>
 800343c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800343e:	e008      	b.n	8003452 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003440:	f7fe fa5c 	bl	80018fc <HAL_GetTick>
 8003444:	4602      	mov	r2, r0
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	2b02      	cmp	r3, #2
 800344c:	d901      	bls.n	8003452 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800344e:	2303      	movs	r3, #3
 8003450:	e05f      	b.n	8003512 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003452:	4b10      	ldr	r3, [pc, #64]	; (8003494 <HAL_RCC_OscConfig+0x4d0>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800345a:	2b00      	cmp	r3, #0
 800345c:	d0f0      	beq.n	8003440 <HAL_RCC_OscConfig+0x47c>
 800345e:	e057      	b.n	8003510 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003460:	4b0c      	ldr	r3, [pc, #48]	; (8003494 <HAL_RCC_OscConfig+0x4d0>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4a0b      	ldr	r2, [pc, #44]	; (8003494 <HAL_RCC_OscConfig+0x4d0>)
 8003466:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800346a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800346c:	f7fe fa46 	bl	80018fc <HAL_GetTick>
 8003470:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003472:	e008      	b.n	8003486 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003474:	f7fe fa42 	bl	80018fc <HAL_GetTick>
 8003478:	4602      	mov	r2, r0
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	1ad3      	subs	r3, r2, r3
 800347e:	2b02      	cmp	r3, #2
 8003480:	d901      	bls.n	8003486 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8003482:	2303      	movs	r3, #3
 8003484:	e045      	b.n	8003512 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003486:	4b03      	ldr	r3, [pc, #12]	; (8003494 <HAL_RCC_OscConfig+0x4d0>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800348e:	2b00      	cmp	r3, #0
 8003490:	d1f0      	bne.n	8003474 <HAL_RCC_OscConfig+0x4b0>
 8003492:	e03d      	b.n	8003510 <HAL_RCC_OscConfig+0x54c>
 8003494:	40023800 	.word	0x40023800
 8003498:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800349c:	4b1f      	ldr	r3, [pc, #124]	; (800351c <HAL_RCC_OscConfig+0x558>)
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	699b      	ldr	r3, [r3, #24]
 80034a6:	2b01      	cmp	r3, #1
 80034a8:	d030      	beq.n	800350c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80034b4:	429a      	cmp	r2, r3
 80034b6:	d129      	bne.n	800350c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034c2:	429a      	cmp	r2, r3
 80034c4:	d122      	bne.n	800350c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80034c6:	68fa      	ldr	r2, [r7, #12]
 80034c8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80034cc:	4013      	ands	r3, r2
 80034ce:	687a      	ldr	r2, [r7, #4]
 80034d0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80034d2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d119      	bne.n	800350c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034e2:	085b      	lsrs	r3, r3, #1
 80034e4:	3b01      	subs	r3, #1
 80034e6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80034e8:	429a      	cmp	r2, r3
 80034ea:	d10f      	bne.n	800350c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034f6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80034f8:	429a      	cmp	r2, r3
 80034fa:	d107      	bne.n	800350c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003506:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003508:	429a      	cmp	r2, r3
 800350a:	d001      	beq.n	8003510 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 800350c:	2301      	movs	r3, #1
 800350e:	e000      	b.n	8003512 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8003510:	2300      	movs	r3, #0
}
 8003512:	4618      	mov	r0, r3
 8003514:	3718      	adds	r7, #24
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}
 800351a:	bf00      	nop
 800351c:	40023800 	.word	0x40023800

08003520 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b084      	sub	sp, #16
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
 8003528:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800352a:	2300      	movs	r3, #0
 800352c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d101      	bne.n	8003538 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003534:	2301      	movs	r3, #1
 8003536:	e0d0      	b.n	80036da <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003538:	4b6a      	ldr	r3, [pc, #424]	; (80036e4 <HAL_RCC_ClockConfig+0x1c4>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f003 030f 	and.w	r3, r3, #15
 8003540:	683a      	ldr	r2, [r7, #0]
 8003542:	429a      	cmp	r2, r3
 8003544:	d910      	bls.n	8003568 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003546:	4b67      	ldr	r3, [pc, #412]	; (80036e4 <HAL_RCC_ClockConfig+0x1c4>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f023 020f 	bic.w	r2, r3, #15
 800354e:	4965      	ldr	r1, [pc, #404]	; (80036e4 <HAL_RCC_ClockConfig+0x1c4>)
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	4313      	orrs	r3, r2
 8003554:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003556:	4b63      	ldr	r3, [pc, #396]	; (80036e4 <HAL_RCC_ClockConfig+0x1c4>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f003 030f 	and.w	r3, r3, #15
 800355e:	683a      	ldr	r2, [r7, #0]
 8003560:	429a      	cmp	r2, r3
 8003562:	d001      	beq.n	8003568 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003564:	2301      	movs	r3, #1
 8003566:	e0b8      	b.n	80036da <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f003 0302 	and.w	r3, r3, #2
 8003570:	2b00      	cmp	r3, #0
 8003572:	d020      	beq.n	80035b6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f003 0304 	and.w	r3, r3, #4
 800357c:	2b00      	cmp	r3, #0
 800357e:	d005      	beq.n	800358c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003580:	4b59      	ldr	r3, [pc, #356]	; (80036e8 <HAL_RCC_ClockConfig+0x1c8>)
 8003582:	689b      	ldr	r3, [r3, #8]
 8003584:	4a58      	ldr	r2, [pc, #352]	; (80036e8 <HAL_RCC_ClockConfig+0x1c8>)
 8003586:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800358a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f003 0308 	and.w	r3, r3, #8
 8003594:	2b00      	cmp	r3, #0
 8003596:	d005      	beq.n	80035a4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003598:	4b53      	ldr	r3, [pc, #332]	; (80036e8 <HAL_RCC_ClockConfig+0x1c8>)
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	4a52      	ldr	r2, [pc, #328]	; (80036e8 <HAL_RCC_ClockConfig+0x1c8>)
 800359e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80035a2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035a4:	4b50      	ldr	r3, [pc, #320]	; (80036e8 <HAL_RCC_ClockConfig+0x1c8>)
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	494d      	ldr	r1, [pc, #308]	; (80036e8 <HAL_RCC_ClockConfig+0x1c8>)
 80035b2:	4313      	orrs	r3, r2
 80035b4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f003 0301 	and.w	r3, r3, #1
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d040      	beq.n	8003644 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	2b01      	cmp	r3, #1
 80035c8:	d107      	bne.n	80035da <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035ca:	4b47      	ldr	r3, [pc, #284]	; (80036e8 <HAL_RCC_ClockConfig+0x1c8>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d115      	bne.n	8003602 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	e07f      	b.n	80036da <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	2b02      	cmp	r3, #2
 80035e0:	d107      	bne.n	80035f2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035e2:	4b41      	ldr	r3, [pc, #260]	; (80036e8 <HAL_RCC_ClockConfig+0x1c8>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d109      	bne.n	8003602 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	e073      	b.n	80036da <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035f2:	4b3d      	ldr	r3, [pc, #244]	; (80036e8 <HAL_RCC_ClockConfig+0x1c8>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f003 0302 	and.w	r3, r3, #2
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d101      	bne.n	8003602 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e06b      	b.n	80036da <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003602:	4b39      	ldr	r3, [pc, #228]	; (80036e8 <HAL_RCC_ClockConfig+0x1c8>)
 8003604:	689b      	ldr	r3, [r3, #8]
 8003606:	f023 0203 	bic.w	r2, r3, #3
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	4936      	ldr	r1, [pc, #216]	; (80036e8 <HAL_RCC_ClockConfig+0x1c8>)
 8003610:	4313      	orrs	r3, r2
 8003612:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003614:	f7fe f972 	bl	80018fc <HAL_GetTick>
 8003618:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800361a:	e00a      	b.n	8003632 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800361c:	f7fe f96e 	bl	80018fc <HAL_GetTick>
 8003620:	4602      	mov	r2, r0
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	1ad3      	subs	r3, r2, r3
 8003626:	f241 3288 	movw	r2, #5000	; 0x1388
 800362a:	4293      	cmp	r3, r2
 800362c:	d901      	bls.n	8003632 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800362e:	2303      	movs	r3, #3
 8003630:	e053      	b.n	80036da <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003632:	4b2d      	ldr	r3, [pc, #180]	; (80036e8 <HAL_RCC_ClockConfig+0x1c8>)
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	f003 020c 	and.w	r2, r3, #12
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	009b      	lsls	r3, r3, #2
 8003640:	429a      	cmp	r2, r3
 8003642:	d1eb      	bne.n	800361c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003644:	4b27      	ldr	r3, [pc, #156]	; (80036e4 <HAL_RCC_ClockConfig+0x1c4>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f003 030f 	and.w	r3, r3, #15
 800364c:	683a      	ldr	r2, [r7, #0]
 800364e:	429a      	cmp	r2, r3
 8003650:	d210      	bcs.n	8003674 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003652:	4b24      	ldr	r3, [pc, #144]	; (80036e4 <HAL_RCC_ClockConfig+0x1c4>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f023 020f 	bic.w	r2, r3, #15
 800365a:	4922      	ldr	r1, [pc, #136]	; (80036e4 <HAL_RCC_ClockConfig+0x1c4>)
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	4313      	orrs	r3, r2
 8003660:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003662:	4b20      	ldr	r3, [pc, #128]	; (80036e4 <HAL_RCC_ClockConfig+0x1c4>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f003 030f 	and.w	r3, r3, #15
 800366a:	683a      	ldr	r2, [r7, #0]
 800366c:	429a      	cmp	r2, r3
 800366e:	d001      	beq.n	8003674 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003670:	2301      	movs	r3, #1
 8003672:	e032      	b.n	80036da <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 0304 	and.w	r3, r3, #4
 800367c:	2b00      	cmp	r3, #0
 800367e:	d008      	beq.n	8003692 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003680:	4b19      	ldr	r3, [pc, #100]	; (80036e8 <HAL_RCC_ClockConfig+0x1c8>)
 8003682:	689b      	ldr	r3, [r3, #8]
 8003684:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	68db      	ldr	r3, [r3, #12]
 800368c:	4916      	ldr	r1, [pc, #88]	; (80036e8 <HAL_RCC_ClockConfig+0x1c8>)
 800368e:	4313      	orrs	r3, r2
 8003690:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f003 0308 	and.w	r3, r3, #8
 800369a:	2b00      	cmp	r3, #0
 800369c:	d009      	beq.n	80036b2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800369e:	4b12      	ldr	r3, [pc, #72]	; (80036e8 <HAL_RCC_ClockConfig+0x1c8>)
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	691b      	ldr	r3, [r3, #16]
 80036aa:	00db      	lsls	r3, r3, #3
 80036ac:	490e      	ldr	r1, [pc, #56]	; (80036e8 <HAL_RCC_ClockConfig+0x1c8>)
 80036ae:	4313      	orrs	r3, r2
 80036b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80036b2:	f000 f821 	bl	80036f8 <HAL_RCC_GetSysClockFreq>
 80036b6:	4601      	mov	r1, r0
 80036b8:	4b0b      	ldr	r3, [pc, #44]	; (80036e8 <HAL_RCC_ClockConfig+0x1c8>)
 80036ba:	689b      	ldr	r3, [r3, #8]
 80036bc:	091b      	lsrs	r3, r3, #4
 80036be:	f003 030f 	and.w	r3, r3, #15
 80036c2:	4a0a      	ldr	r2, [pc, #40]	; (80036ec <HAL_RCC_ClockConfig+0x1cc>)
 80036c4:	5cd3      	ldrb	r3, [r2, r3]
 80036c6:	fa21 f303 	lsr.w	r3, r1, r3
 80036ca:	4a09      	ldr	r2, [pc, #36]	; (80036f0 <HAL_RCC_ClockConfig+0x1d0>)
 80036cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80036ce:	4b09      	ldr	r3, [pc, #36]	; (80036f4 <HAL_RCC_ClockConfig+0x1d4>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4618      	mov	r0, r3
 80036d4:	f7fe f8ce 	bl	8001874 <HAL_InitTick>

  return HAL_OK;
 80036d8:	2300      	movs	r3, #0
}
 80036da:	4618      	mov	r0, r3
 80036dc:	3710      	adds	r7, #16
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}
 80036e2:	bf00      	nop
 80036e4:	40023c00 	.word	0x40023c00
 80036e8:	40023800 	.word	0x40023800
 80036ec:	0800c414 	.word	0x0800c414
 80036f0:	20000010 	.word	0x20000010
 80036f4:	20000014 	.word	0x20000014

080036f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80036fa:	b085      	sub	sp, #20
 80036fc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80036fe:	2300      	movs	r3, #0
 8003700:	607b      	str	r3, [r7, #4]
 8003702:	2300      	movs	r3, #0
 8003704:	60fb      	str	r3, [r7, #12]
 8003706:	2300      	movs	r3, #0
 8003708:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 800370a:	2300      	movs	r3, #0
 800370c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800370e:	4b63      	ldr	r3, [pc, #396]	; (800389c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003710:	689b      	ldr	r3, [r3, #8]
 8003712:	f003 030c 	and.w	r3, r3, #12
 8003716:	2b04      	cmp	r3, #4
 8003718:	d007      	beq.n	800372a <HAL_RCC_GetSysClockFreq+0x32>
 800371a:	2b08      	cmp	r3, #8
 800371c:	d008      	beq.n	8003730 <HAL_RCC_GetSysClockFreq+0x38>
 800371e:	2b00      	cmp	r3, #0
 8003720:	f040 80b4 	bne.w	800388c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003724:	4b5e      	ldr	r3, [pc, #376]	; (80038a0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003726:	60bb      	str	r3, [r7, #8]
      break;
 8003728:	e0b3      	b.n	8003892 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800372a:	4b5e      	ldr	r3, [pc, #376]	; (80038a4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800372c:	60bb      	str	r3, [r7, #8]
      break;
 800372e:	e0b0      	b.n	8003892 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003730:	4b5a      	ldr	r3, [pc, #360]	; (800389c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003738:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800373a:	4b58      	ldr	r3, [pc, #352]	; (800389c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003742:	2b00      	cmp	r3, #0
 8003744:	d04a      	beq.n	80037dc <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003746:	4b55      	ldr	r3, [pc, #340]	; (800389c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	099b      	lsrs	r3, r3, #6
 800374c:	f04f 0400 	mov.w	r4, #0
 8003750:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003754:	f04f 0200 	mov.w	r2, #0
 8003758:	ea03 0501 	and.w	r5, r3, r1
 800375c:	ea04 0602 	and.w	r6, r4, r2
 8003760:	4629      	mov	r1, r5
 8003762:	4632      	mov	r2, r6
 8003764:	f04f 0300 	mov.w	r3, #0
 8003768:	f04f 0400 	mov.w	r4, #0
 800376c:	0154      	lsls	r4, r2, #5
 800376e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003772:	014b      	lsls	r3, r1, #5
 8003774:	4619      	mov	r1, r3
 8003776:	4622      	mov	r2, r4
 8003778:	1b49      	subs	r1, r1, r5
 800377a:	eb62 0206 	sbc.w	r2, r2, r6
 800377e:	f04f 0300 	mov.w	r3, #0
 8003782:	f04f 0400 	mov.w	r4, #0
 8003786:	0194      	lsls	r4, r2, #6
 8003788:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800378c:	018b      	lsls	r3, r1, #6
 800378e:	1a5b      	subs	r3, r3, r1
 8003790:	eb64 0402 	sbc.w	r4, r4, r2
 8003794:	f04f 0100 	mov.w	r1, #0
 8003798:	f04f 0200 	mov.w	r2, #0
 800379c:	00e2      	lsls	r2, r4, #3
 800379e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80037a2:	00d9      	lsls	r1, r3, #3
 80037a4:	460b      	mov	r3, r1
 80037a6:	4614      	mov	r4, r2
 80037a8:	195b      	adds	r3, r3, r5
 80037aa:	eb44 0406 	adc.w	r4, r4, r6
 80037ae:	f04f 0100 	mov.w	r1, #0
 80037b2:	f04f 0200 	mov.w	r2, #0
 80037b6:	0262      	lsls	r2, r4, #9
 80037b8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80037bc:	0259      	lsls	r1, r3, #9
 80037be:	460b      	mov	r3, r1
 80037c0:	4614      	mov	r4, r2
 80037c2:	4618      	mov	r0, r3
 80037c4:	4621      	mov	r1, r4
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	f04f 0400 	mov.w	r4, #0
 80037cc:	461a      	mov	r2, r3
 80037ce:	4623      	mov	r3, r4
 80037d0:	f7fc fd8e 	bl	80002f0 <__aeabi_uldivmod>
 80037d4:	4603      	mov	r3, r0
 80037d6:	460c      	mov	r4, r1
 80037d8:	60fb      	str	r3, [r7, #12]
 80037da:	e049      	b.n	8003870 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037dc:	4b2f      	ldr	r3, [pc, #188]	; (800389c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	099b      	lsrs	r3, r3, #6
 80037e2:	f04f 0400 	mov.w	r4, #0
 80037e6:	f240 11ff 	movw	r1, #511	; 0x1ff
 80037ea:	f04f 0200 	mov.w	r2, #0
 80037ee:	ea03 0501 	and.w	r5, r3, r1
 80037f2:	ea04 0602 	and.w	r6, r4, r2
 80037f6:	4629      	mov	r1, r5
 80037f8:	4632      	mov	r2, r6
 80037fa:	f04f 0300 	mov.w	r3, #0
 80037fe:	f04f 0400 	mov.w	r4, #0
 8003802:	0154      	lsls	r4, r2, #5
 8003804:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003808:	014b      	lsls	r3, r1, #5
 800380a:	4619      	mov	r1, r3
 800380c:	4622      	mov	r2, r4
 800380e:	1b49      	subs	r1, r1, r5
 8003810:	eb62 0206 	sbc.w	r2, r2, r6
 8003814:	f04f 0300 	mov.w	r3, #0
 8003818:	f04f 0400 	mov.w	r4, #0
 800381c:	0194      	lsls	r4, r2, #6
 800381e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003822:	018b      	lsls	r3, r1, #6
 8003824:	1a5b      	subs	r3, r3, r1
 8003826:	eb64 0402 	sbc.w	r4, r4, r2
 800382a:	f04f 0100 	mov.w	r1, #0
 800382e:	f04f 0200 	mov.w	r2, #0
 8003832:	00e2      	lsls	r2, r4, #3
 8003834:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003838:	00d9      	lsls	r1, r3, #3
 800383a:	460b      	mov	r3, r1
 800383c:	4614      	mov	r4, r2
 800383e:	195b      	adds	r3, r3, r5
 8003840:	eb44 0406 	adc.w	r4, r4, r6
 8003844:	f04f 0100 	mov.w	r1, #0
 8003848:	f04f 0200 	mov.w	r2, #0
 800384c:	02a2      	lsls	r2, r4, #10
 800384e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003852:	0299      	lsls	r1, r3, #10
 8003854:	460b      	mov	r3, r1
 8003856:	4614      	mov	r4, r2
 8003858:	4618      	mov	r0, r3
 800385a:	4621      	mov	r1, r4
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	f04f 0400 	mov.w	r4, #0
 8003862:	461a      	mov	r2, r3
 8003864:	4623      	mov	r3, r4
 8003866:	f7fc fd43 	bl	80002f0 <__aeabi_uldivmod>
 800386a:	4603      	mov	r3, r0
 800386c:	460c      	mov	r4, r1
 800386e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003870:	4b0a      	ldr	r3, [pc, #40]	; (800389c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	0c1b      	lsrs	r3, r3, #16
 8003876:	f003 0303 	and.w	r3, r3, #3
 800387a:	3301      	adds	r3, #1
 800387c:	005b      	lsls	r3, r3, #1
 800387e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8003880:	68fa      	ldr	r2, [r7, #12]
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	fbb2 f3f3 	udiv	r3, r2, r3
 8003888:	60bb      	str	r3, [r7, #8]
      break;
 800388a:	e002      	b.n	8003892 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800388c:	4b04      	ldr	r3, [pc, #16]	; (80038a0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800388e:	60bb      	str	r3, [r7, #8]
      break;
 8003890:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003892:	68bb      	ldr	r3, [r7, #8]
}
 8003894:	4618      	mov	r0, r3
 8003896:	3714      	adds	r7, #20
 8003898:	46bd      	mov	sp, r7
 800389a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800389c:	40023800 	.word	0x40023800
 80038a0:	00f42400 	.word	0x00f42400
 80038a4:	007a1200 	.word	0x007a1200

080038a8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80038a8:	b480      	push	{r7}
 80038aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80038ac:	4b03      	ldr	r3, [pc, #12]	; (80038bc <HAL_RCC_GetHCLKFreq+0x14>)
 80038ae:	681b      	ldr	r3, [r3, #0]
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	46bd      	mov	sp, r7
 80038b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b8:	4770      	bx	lr
 80038ba:	bf00      	nop
 80038bc:	20000010 	.word	0x20000010

080038c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80038c4:	f7ff fff0 	bl	80038a8 <HAL_RCC_GetHCLKFreq>
 80038c8:	4601      	mov	r1, r0
 80038ca:	4b05      	ldr	r3, [pc, #20]	; (80038e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80038cc:	689b      	ldr	r3, [r3, #8]
 80038ce:	0a9b      	lsrs	r3, r3, #10
 80038d0:	f003 0307 	and.w	r3, r3, #7
 80038d4:	4a03      	ldr	r2, [pc, #12]	; (80038e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80038d6:	5cd3      	ldrb	r3, [r2, r3]
 80038d8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80038dc:	4618      	mov	r0, r3
 80038de:	bd80      	pop	{r7, pc}
 80038e0:	40023800 	.word	0x40023800
 80038e4:	0800c424 	.word	0x0800c424

080038e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80038ec:	f7ff ffdc 	bl	80038a8 <HAL_RCC_GetHCLKFreq>
 80038f0:	4601      	mov	r1, r0
 80038f2:	4b05      	ldr	r3, [pc, #20]	; (8003908 <HAL_RCC_GetPCLK2Freq+0x20>)
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	0b5b      	lsrs	r3, r3, #13
 80038f8:	f003 0307 	and.w	r3, r3, #7
 80038fc:	4a03      	ldr	r2, [pc, #12]	; (800390c <HAL_RCC_GetPCLK2Freq+0x24>)
 80038fe:	5cd3      	ldrb	r3, [r2, r3]
 8003900:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003904:	4618      	mov	r0, r3
 8003906:	bd80      	pop	{r7, pc}
 8003908:	40023800 	.word	0x40023800
 800390c:	0800c424 	.word	0x0800c424

08003910 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b088      	sub	sp, #32
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003918:	2300      	movs	r3, #0
 800391a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800391c:	2300      	movs	r3, #0
 800391e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003920:	2300      	movs	r3, #0
 8003922:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003924:	2300      	movs	r3, #0
 8003926:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003928:	2300      	movs	r3, #0
 800392a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f003 0301 	and.w	r3, r3, #1
 8003934:	2b00      	cmp	r3, #0
 8003936:	d012      	beq.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003938:	4b69      	ldr	r3, [pc, #420]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800393a:	689b      	ldr	r3, [r3, #8]
 800393c:	4a68      	ldr	r2, [pc, #416]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800393e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003942:	6093      	str	r3, [r2, #8]
 8003944:	4b66      	ldr	r3, [pc, #408]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003946:	689a      	ldr	r2, [r3, #8]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800394c:	4964      	ldr	r1, [pc, #400]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800394e:	4313      	orrs	r3, r2
 8003950:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003956:	2b00      	cmp	r3, #0
 8003958:	d101      	bne.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800395a:	2301      	movs	r3, #1
 800395c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003966:	2b00      	cmp	r3, #0
 8003968:	d017      	beq.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800396a:	4b5d      	ldr	r3, [pc, #372]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800396c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003970:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003978:	4959      	ldr	r1, [pc, #356]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800397a:	4313      	orrs	r3, r2
 800397c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003984:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003988:	d101      	bne.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800398a:	2301      	movs	r3, #1
 800398c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003992:	2b00      	cmp	r3, #0
 8003994:	d101      	bne.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003996:	2301      	movs	r3, #1
 8003998:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d017      	beq.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80039a6:	4b4e      	ldr	r3, [pc, #312]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80039ac:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039b4:	494a      	ldr	r1, [pc, #296]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039b6:	4313      	orrs	r3, r2
 80039b8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80039c4:	d101      	bne.n	80039ca <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80039c6:	2301      	movs	r3, #1
 80039c8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d101      	bne.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80039d2:	2301      	movs	r3, #1
 80039d4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d001      	beq.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80039e2:	2301      	movs	r3, #1
 80039e4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f003 0320 	and.w	r3, r3, #32
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	f000 808b 	beq.w	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80039f4:	4b3a      	ldr	r3, [pc, #232]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f8:	4a39      	ldr	r2, [pc, #228]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039fe:	6413      	str	r3, [r2, #64]	; 0x40
 8003a00:	4b37      	ldr	r3, [pc, #220]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a08:	60bb      	str	r3, [r7, #8]
 8003a0a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003a0c:	4b35      	ldr	r3, [pc, #212]	; (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a34      	ldr	r2, [pc, #208]	; (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003a12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a16:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a18:	f7fd ff70 	bl	80018fc <HAL_GetTick>
 8003a1c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003a1e:	e008      	b.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a20:	f7fd ff6c 	bl	80018fc <HAL_GetTick>
 8003a24:	4602      	mov	r2, r0
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	1ad3      	subs	r3, r2, r3
 8003a2a:	2b64      	cmp	r3, #100	; 0x64
 8003a2c:	d901      	bls.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003a2e:	2303      	movs	r3, #3
 8003a30:	e38f      	b.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003a32:	4b2c      	ldr	r3, [pc, #176]	; (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d0f0      	beq.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003a3e:	4b28      	ldr	r3, [pc, #160]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a46:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003a48:	693b      	ldr	r3, [r7, #16]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d035      	beq.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a56:	693a      	ldr	r2, [r7, #16]
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	d02e      	beq.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003a5c:	4b20      	ldr	r3, [pc, #128]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a60:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a64:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003a66:	4b1e      	ldr	r3, [pc, #120]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a6a:	4a1d      	ldr	r2, [pc, #116]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a70:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003a72:	4b1b      	ldr	r3, [pc, #108]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a76:	4a1a      	ldr	r2, [pc, #104]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a7c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003a7e:	4a18      	ldr	r2, [pc, #96]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003a84:	4b16      	ldr	r3, [pc, #88]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a88:	f003 0301 	and.w	r3, r3, #1
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	d114      	bne.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a90:	f7fd ff34 	bl	80018fc <HAL_GetTick>
 8003a94:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a96:	e00a      	b.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a98:	f7fd ff30 	bl	80018fc <HAL_GetTick>
 8003a9c:	4602      	mov	r2, r0
 8003a9e:	697b      	ldr	r3, [r7, #20]
 8003aa0:	1ad3      	subs	r3, r2, r3
 8003aa2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d901      	bls.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003aaa:	2303      	movs	r3, #3
 8003aac:	e351      	b.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003aae:	4b0c      	ldr	r3, [pc, #48]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ab0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ab2:	f003 0302 	and.w	r3, r3, #2
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d0ee      	beq.n	8003a98 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003abe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ac2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003ac6:	d111      	bne.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003ac8:	4b05      	ldr	r3, [pc, #20]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003aca:	689b      	ldr	r3, [r3, #8]
 8003acc:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003ad4:	4b04      	ldr	r3, [pc, #16]	; (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003ad6:	400b      	ands	r3, r1
 8003ad8:	4901      	ldr	r1, [pc, #4]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ada:	4313      	orrs	r3, r2
 8003adc:	608b      	str	r3, [r1, #8]
 8003ade:	e00b      	b.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003ae0:	40023800 	.word	0x40023800
 8003ae4:	40007000 	.word	0x40007000
 8003ae8:	0ffffcff 	.word	0x0ffffcff
 8003aec:	4bb3      	ldr	r3, [pc, #716]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	4ab2      	ldr	r2, [pc, #712]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003af2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003af6:	6093      	str	r3, [r2, #8]
 8003af8:	4bb0      	ldr	r3, [pc, #704]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003afa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b04:	49ad      	ldr	r1, [pc, #692]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003b06:	4313      	orrs	r3, r2
 8003b08:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f003 0310 	and.w	r3, r3, #16
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d010      	beq.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003b16:	4ba9      	ldr	r3, [pc, #676]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003b18:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003b1c:	4aa7      	ldr	r2, [pc, #668]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003b1e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003b22:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003b26:	4ba5      	ldr	r3, [pc, #660]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003b28:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b30:	49a2      	ldr	r1, [pc, #648]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003b32:	4313      	orrs	r3, r2
 8003b34:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d00a      	beq.n	8003b5a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003b44:	4b9d      	ldr	r3, [pc, #628]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003b46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b4a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003b52:	499a      	ldr	r1, [pc, #616]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003b54:	4313      	orrs	r3, r2
 8003b56:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d00a      	beq.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003b66:	4b95      	ldr	r3, [pc, #596]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003b68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b6c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003b74:	4991      	ldr	r1, [pc, #580]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003b76:	4313      	orrs	r3, r2
 8003b78:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d00a      	beq.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003b88:	4b8c      	ldr	r3, [pc, #560]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003b8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b8e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b96:	4989      	ldr	r1, [pc, #548]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d00a      	beq.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003baa:	4b84      	ldr	r3, [pc, #528]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003bac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bb0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bb8:	4980      	ldr	r1, [pc, #512]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003bba:	4313      	orrs	r3, r2
 8003bbc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d00a      	beq.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003bcc:	4b7b      	ldr	r3, [pc, #492]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003bce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bd2:	f023 0203 	bic.w	r2, r3, #3
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bda:	4978      	ldr	r1, [pc, #480]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d00a      	beq.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003bee:	4b73      	ldr	r3, [pc, #460]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003bf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bf4:	f023 020c 	bic.w	r2, r3, #12
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bfc:	496f      	ldr	r1, [pc, #444]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003bfe:	4313      	orrs	r3, r2
 8003c00:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d00a      	beq.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003c10:	4b6a      	ldr	r3, [pc, #424]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c16:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c1e:	4967      	ldr	r1, [pc, #412]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c20:	4313      	orrs	r3, r2
 8003c22:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d00a      	beq.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003c32:	4b62      	ldr	r3, [pc, #392]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c38:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c40:	495e      	ldr	r1, [pc, #376]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c42:	4313      	orrs	r3, r2
 8003c44:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d00a      	beq.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003c54:	4b59      	ldr	r3, [pc, #356]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c5a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c62:	4956      	ldr	r1, [pc, #344]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c64:	4313      	orrs	r3, r2
 8003c66:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d00a      	beq.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003c76:	4b51      	ldr	r3, [pc, #324]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c7c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c84:	494d      	ldr	r1, [pc, #308]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c86:	4313      	orrs	r3, r2
 8003c88:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d00a      	beq.n	8003cae <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003c98:	4b48      	ldr	r3, [pc, #288]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c9e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ca6:	4945      	ldr	r1, [pc, #276]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d00a      	beq.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003cba:	4b40      	ldr	r3, [pc, #256]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003cbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cc0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003cc8:	493c      	ldr	r1, [pc, #240]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d00a      	beq.n	8003cf2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003cdc:	4b37      	ldr	r3, [pc, #220]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003cde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ce2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003cea:	4934      	ldr	r1, [pc, #208]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003cec:	4313      	orrs	r3, r2
 8003cee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d011      	beq.n	8003d22 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003cfe:	4b2f      	ldr	r3, [pc, #188]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d04:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003d0c:	492b      	ldr	r1, [pc, #172]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003d18:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003d1c:	d101      	bne.n	8003d22 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f003 0308 	and.w	r3, r3, #8
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d001      	beq.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d00a      	beq.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003d3e:	4b1f      	ldr	r3, [pc, #124]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d44:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d4c:	491b      	ldr	r1, [pc, #108]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d00b      	beq.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003d60:	4b16      	ldr	r3, [pc, #88]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d66:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d70:	4912      	ldr	r1, [pc, #72]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d72:	4313      	orrs	r3, r2
 8003d74:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d00b      	beq.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003d84:	4b0d      	ldr	r3, [pc, #52]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d8a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003d94:	4909      	ldr	r1, [pc, #36]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d96:	4313      	orrs	r3, r2
 8003d98:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d00f      	beq.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003da8:	4b04      	ldr	r3, [pc, #16]	; (8003dbc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003daa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003dae:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003db8:	e002      	b.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8003dba:	bf00      	nop
 8003dbc:	40023800 	.word	0x40023800
 8003dc0:	4986      	ldr	r1, [pc, #536]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d00b      	beq.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003dd4:	4b81      	ldr	r3, [pc, #516]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003dd6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003dda:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003de4:	497d      	ldr	r1, [pc, #500]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003de6:	4313      	orrs	r3, r2
 8003de8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003dec:	69fb      	ldr	r3, [r7, #28]
 8003dee:	2b01      	cmp	r3, #1
 8003df0:	d006      	beq.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	f000 80d6 	beq.w	8003fac <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003e00:	4b76      	ldr	r3, [pc, #472]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4a75      	ldr	r2, [pc, #468]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e06:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003e0a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e0c:	f7fd fd76 	bl	80018fc <HAL_GetTick>
 8003e10:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003e12:	e008      	b.n	8003e26 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003e14:	f7fd fd72 	bl	80018fc <HAL_GetTick>
 8003e18:	4602      	mov	r2, r0
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	1ad3      	subs	r3, r2, r3
 8003e1e:	2b64      	cmp	r3, #100	; 0x64
 8003e20:	d901      	bls.n	8003e26 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003e22:	2303      	movs	r3, #3
 8003e24:	e195      	b.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003e26:	4b6d      	ldr	r3, [pc, #436]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d1f0      	bne.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f003 0301 	and.w	r3, r3, #1
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d021      	beq.n	8003e82 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d11d      	bne.n	8003e82 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003e46:	4b65      	ldr	r3, [pc, #404]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e48:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003e4c:	0c1b      	lsrs	r3, r3, #16
 8003e4e:	f003 0303 	and.w	r3, r3, #3
 8003e52:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003e54:	4b61      	ldr	r3, [pc, #388]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e56:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003e5a:	0e1b      	lsrs	r3, r3, #24
 8003e5c:	f003 030f 	and.w	r3, r3, #15
 8003e60:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	019a      	lsls	r2, r3, #6
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	041b      	lsls	r3, r3, #16
 8003e6c:	431a      	orrs	r2, r3
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	061b      	lsls	r3, r3, #24
 8003e72:	431a      	orrs	r2, r3
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	071b      	lsls	r3, r3, #28
 8003e7a:	4958      	ldr	r1, [pc, #352]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d004      	beq.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e92:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e96:	d00a      	beq.n	8003eae <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d02e      	beq.n	8003f02 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ea8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003eac:	d129      	bne.n	8003f02 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003eae:	4b4b      	ldr	r3, [pc, #300]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003eb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003eb4:	0c1b      	lsrs	r3, r3, #16
 8003eb6:	f003 0303 	and.w	r3, r3, #3
 8003eba:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003ebc:	4b47      	ldr	r3, [pc, #284]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ebe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ec2:	0f1b      	lsrs	r3, r3, #28
 8003ec4:	f003 0307 	and.w	r3, r3, #7
 8003ec8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	019a      	lsls	r2, r3, #6
 8003ed0:	693b      	ldr	r3, [r7, #16]
 8003ed2:	041b      	lsls	r3, r3, #16
 8003ed4:	431a      	orrs	r2, r3
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	68db      	ldr	r3, [r3, #12]
 8003eda:	061b      	lsls	r3, r3, #24
 8003edc:	431a      	orrs	r2, r3
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	071b      	lsls	r3, r3, #28
 8003ee2:	493e      	ldr	r1, [pc, #248]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003eea:	4b3c      	ldr	r3, [pc, #240]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003eec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003ef0:	f023 021f 	bic.w	r2, r3, #31
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ef8:	3b01      	subs	r3, #1
 8003efa:	4938      	ldr	r1, [pc, #224]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003efc:	4313      	orrs	r3, r2
 8003efe:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d01d      	beq.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003f0e:	4b33      	ldr	r3, [pc, #204]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f10:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f14:	0e1b      	lsrs	r3, r3, #24
 8003f16:	f003 030f 	and.w	r3, r3, #15
 8003f1a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003f1c:	4b2f      	ldr	r3, [pc, #188]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f22:	0f1b      	lsrs	r3, r3, #28
 8003f24:	f003 0307 	and.w	r3, r3, #7
 8003f28:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	019a      	lsls	r2, r3, #6
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	691b      	ldr	r3, [r3, #16]
 8003f34:	041b      	lsls	r3, r3, #16
 8003f36:	431a      	orrs	r2, r3
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	061b      	lsls	r3, r3, #24
 8003f3c:	431a      	orrs	r2, r3
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	071b      	lsls	r3, r3, #28
 8003f42:	4926      	ldr	r1, [pc, #152]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f44:	4313      	orrs	r3, r2
 8003f46:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d011      	beq.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	019a      	lsls	r2, r3, #6
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	691b      	ldr	r3, [r3, #16]
 8003f60:	041b      	lsls	r3, r3, #16
 8003f62:	431a      	orrs	r2, r3
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	68db      	ldr	r3, [r3, #12]
 8003f68:	061b      	lsls	r3, r3, #24
 8003f6a:	431a      	orrs	r2, r3
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	071b      	lsls	r3, r3, #28
 8003f72:	491a      	ldr	r1, [pc, #104]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f74:	4313      	orrs	r3, r2
 8003f76:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003f7a:	4b18      	ldr	r3, [pc, #96]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	4a17      	ldr	r2, [pc, #92]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f80:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003f84:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f86:	f7fd fcb9 	bl	80018fc <HAL_GetTick>
 8003f8a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003f8c:	e008      	b.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003f8e:	f7fd fcb5 	bl	80018fc <HAL_GetTick>
 8003f92:	4602      	mov	r2, r0
 8003f94:	697b      	ldr	r3, [r7, #20]
 8003f96:	1ad3      	subs	r3, r2, r3
 8003f98:	2b64      	cmp	r3, #100	; 0x64
 8003f9a:	d901      	bls.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003f9c:	2303      	movs	r3, #3
 8003f9e:	e0d8      	b.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003fa0:	4b0e      	ldr	r3, [pc, #56]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d0f0      	beq.n	8003f8e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003fac:	69bb      	ldr	r3, [r7, #24]
 8003fae:	2b01      	cmp	r3, #1
 8003fb0:	f040 80ce 	bne.w	8004150 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003fb4:	4b09      	ldr	r3, [pc, #36]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4a08      	ldr	r2, [pc, #32]	; (8003fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003fba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003fbe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003fc0:	f7fd fc9c 	bl	80018fc <HAL_GetTick>
 8003fc4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003fc6:	e00b      	b.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003fc8:	f7fd fc98 	bl	80018fc <HAL_GetTick>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	697b      	ldr	r3, [r7, #20]
 8003fd0:	1ad3      	subs	r3, r2, r3
 8003fd2:	2b64      	cmp	r3, #100	; 0x64
 8003fd4:	d904      	bls.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003fd6:	2303      	movs	r3, #3
 8003fd8:	e0bb      	b.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8003fda:	bf00      	nop
 8003fdc:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003fe0:	4b5e      	ldr	r3, [pc, #376]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003fe8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003fec:	d0ec      	beq.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d003      	beq.n	8004002 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d009      	beq.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800400a:	2b00      	cmp	r3, #0
 800400c:	d02e      	beq.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004012:	2b00      	cmp	r3, #0
 8004014:	d12a      	bne.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004016:	4b51      	ldr	r3, [pc, #324]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004018:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800401c:	0c1b      	lsrs	r3, r3, #16
 800401e:	f003 0303 	and.w	r3, r3, #3
 8004022:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004024:	4b4d      	ldr	r3, [pc, #308]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004026:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800402a:	0f1b      	lsrs	r3, r3, #28
 800402c:	f003 0307 	and.w	r3, r3, #7
 8004030:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	695b      	ldr	r3, [r3, #20]
 8004036:	019a      	lsls	r2, r3, #6
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	041b      	lsls	r3, r3, #16
 800403c:	431a      	orrs	r2, r3
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	699b      	ldr	r3, [r3, #24]
 8004042:	061b      	lsls	r3, r3, #24
 8004044:	431a      	orrs	r2, r3
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	071b      	lsls	r3, r3, #28
 800404a:	4944      	ldr	r1, [pc, #272]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800404c:	4313      	orrs	r3, r2
 800404e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004052:	4b42      	ldr	r3, [pc, #264]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004054:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004058:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004060:	3b01      	subs	r3, #1
 8004062:	021b      	lsls	r3, r3, #8
 8004064:	493d      	ldr	r1, [pc, #244]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004066:	4313      	orrs	r3, r2
 8004068:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004074:	2b00      	cmp	r3, #0
 8004076:	d022      	beq.n	80040be <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800407c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004080:	d11d      	bne.n	80040be <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004082:	4b36      	ldr	r3, [pc, #216]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004084:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004088:	0e1b      	lsrs	r3, r3, #24
 800408a:	f003 030f 	and.w	r3, r3, #15
 800408e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004090:	4b32      	ldr	r3, [pc, #200]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004092:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004096:	0f1b      	lsrs	r3, r3, #28
 8004098:	f003 0307 	and.w	r3, r3, #7
 800409c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	695b      	ldr	r3, [r3, #20]
 80040a2:	019a      	lsls	r2, r3, #6
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6a1b      	ldr	r3, [r3, #32]
 80040a8:	041b      	lsls	r3, r3, #16
 80040aa:	431a      	orrs	r2, r3
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	061b      	lsls	r3, r3, #24
 80040b0:	431a      	orrs	r2, r3
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	071b      	lsls	r3, r3, #28
 80040b6:	4929      	ldr	r1, [pc, #164]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80040b8:	4313      	orrs	r3, r2
 80040ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f003 0308 	and.w	r3, r3, #8
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d028      	beq.n	800411c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80040ca:	4b24      	ldr	r3, [pc, #144]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80040cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040d0:	0e1b      	lsrs	r3, r3, #24
 80040d2:	f003 030f 	and.w	r3, r3, #15
 80040d6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80040d8:	4b20      	ldr	r3, [pc, #128]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80040da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040de:	0c1b      	lsrs	r3, r3, #16
 80040e0:	f003 0303 	and.w	r3, r3, #3
 80040e4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	695b      	ldr	r3, [r3, #20]
 80040ea:	019a      	lsls	r2, r3, #6
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	041b      	lsls	r3, r3, #16
 80040f0:	431a      	orrs	r2, r3
 80040f2:	693b      	ldr	r3, [r7, #16]
 80040f4:	061b      	lsls	r3, r3, #24
 80040f6:	431a      	orrs	r2, r3
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	69db      	ldr	r3, [r3, #28]
 80040fc:	071b      	lsls	r3, r3, #28
 80040fe:	4917      	ldr	r1, [pc, #92]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004100:	4313      	orrs	r3, r2
 8004102:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004106:	4b15      	ldr	r3, [pc, #84]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004108:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800410c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004114:	4911      	ldr	r1, [pc, #68]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004116:	4313      	orrs	r3, r2
 8004118:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800411c:	4b0f      	ldr	r3, [pc, #60]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a0e      	ldr	r2, [pc, #56]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004122:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004126:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004128:	f7fd fbe8 	bl	80018fc <HAL_GetTick>
 800412c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800412e:	e008      	b.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004130:	f7fd fbe4 	bl	80018fc <HAL_GetTick>
 8004134:	4602      	mov	r2, r0
 8004136:	697b      	ldr	r3, [r7, #20]
 8004138:	1ad3      	subs	r3, r2, r3
 800413a:	2b64      	cmp	r3, #100	; 0x64
 800413c:	d901      	bls.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800413e:	2303      	movs	r3, #3
 8004140:	e007      	b.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004142:	4b06      	ldr	r3, [pc, #24]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800414a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800414e:	d1ef      	bne.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8004150:	2300      	movs	r3, #0
}
 8004152:	4618      	mov	r0, r3
 8004154:	3720      	adds	r7, #32
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}
 800415a:	bf00      	nop
 800415c:	40023800 	.word	0x40023800

08004160 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b084      	sub	sp, #16
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d101      	bne.n	8004172 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800416e:	2301      	movs	r3, #1
 8004170:	e09d      	b.n	80042ae <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004176:	2b00      	cmp	r3, #0
 8004178:	d108      	bne.n	800418c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004182:	d009      	beq.n	8004198 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2200      	movs	r2, #0
 8004188:	61da      	str	r2, [r3, #28]
 800418a:	e005      	b.n	8004198 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2200      	movs	r2, #0
 8004190:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2200      	movs	r2, #0
 8004196:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2200      	movs	r2, #0
 800419c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80041a4:	b2db      	uxtb	r3, r3
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d106      	bne.n	80041b8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2200      	movs	r2, #0
 80041ae:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f7fd f96a 	bl	800148c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2202      	movs	r2, #2
 80041bc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	681a      	ldr	r2, [r3, #0]
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041ce:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	68db      	ldr	r3, [r3, #12]
 80041d4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80041d8:	d902      	bls.n	80041e0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80041da:	2300      	movs	r3, #0
 80041dc:	60fb      	str	r3, [r7, #12]
 80041de:	e002      	b.n	80041e6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80041e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80041e4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	68db      	ldr	r3, [r3, #12]
 80041ea:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80041ee:	d007      	beq.n	8004200 <HAL_SPI_Init+0xa0>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	68db      	ldr	r3, [r3, #12]
 80041f4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80041f8:	d002      	beq.n	8004200 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2200      	movs	r2, #0
 80041fe:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	689b      	ldr	r3, [r3, #8]
 800420c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004210:	431a      	orrs	r2, r3
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	691b      	ldr	r3, [r3, #16]
 8004216:	f003 0302 	and.w	r3, r3, #2
 800421a:	431a      	orrs	r2, r3
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	695b      	ldr	r3, [r3, #20]
 8004220:	f003 0301 	and.w	r3, r3, #1
 8004224:	431a      	orrs	r2, r3
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	699b      	ldr	r3, [r3, #24]
 800422a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800422e:	431a      	orrs	r2, r3
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	69db      	ldr	r3, [r3, #28]
 8004234:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004238:	431a      	orrs	r2, r3
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6a1b      	ldr	r3, [r3, #32]
 800423e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004242:	ea42 0103 	orr.w	r1, r2, r3
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800424a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	430a      	orrs	r2, r1
 8004254:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	699b      	ldr	r3, [r3, #24]
 800425a:	0c1b      	lsrs	r3, r3, #16
 800425c:	f003 0204 	and.w	r2, r3, #4
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004264:	f003 0310 	and.w	r3, r3, #16
 8004268:	431a      	orrs	r2, r3
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800426e:	f003 0308 	and.w	r3, r3, #8
 8004272:	431a      	orrs	r2, r3
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	68db      	ldr	r3, [r3, #12]
 8004278:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800427c:	ea42 0103 	orr.w	r1, r2, r3
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	430a      	orrs	r2, r1
 800428c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	69da      	ldr	r2, [r3, #28]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800429c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2200      	movs	r2, #0
 80042a2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2201      	movs	r2, #1
 80042a8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80042ac:	2300      	movs	r3, #0
}
 80042ae:	4618      	mov	r0, r3
 80042b0:	3710      	adds	r7, #16
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}

080042b6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042b6:	b580      	push	{r7, lr}
 80042b8:	b088      	sub	sp, #32
 80042ba:	af00      	add	r7, sp, #0
 80042bc:	60f8      	str	r0, [r7, #12]
 80042be:	60b9      	str	r1, [r7, #8]
 80042c0:	603b      	str	r3, [r7, #0]
 80042c2:	4613      	mov	r3, r2
 80042c4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80042c6:	2300      	movs	r3, #0
 80042c8:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80042d0:	2b01      	cmp	r3, #1
 80042d2:	d101      	bne.n	80042d8 <HAL_SPI_Transmit+0x22>
 80042d4:	2302      	movs	r3, #2
 80042d6:	e158      	b.n	800458a <HAL_SPI_Transmit+0x2d4>
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	2201      	movs	r2, #1
 80042dc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80042e0:	f7fd fb0c 	bl	80018fc <HAL_GetTick>
 80042e4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80042e6:	88fb      	ldrh	r3, [r7, #6]
 80042e8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80042f0:	b2db      	uxtb	r3, r3
 80042f2:	2b01      	cmp	r3, #1
 80042f4:	d002      	beq.n	80042fc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80042f6:	2302      	movs	r3, #2
 80042f8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80042fa:	e13d      	b.n	8004578 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d002      	beq.n	8004308 <HAL_SPI_Transmit+0x52>
 8004302:	88fb      	ldrh	r3, [r7, #6]
 8004304:	2b00      	cmp	r3, #0
 8004306:	d102      	bne.n	800430e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004308:	2301      	movs	r3, #1
 800430a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800430c:	e134      	b.n	8004578 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2203      	movs	r2, #3
 8004312:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	2200      	movs	r2, #0
 800431a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	68ba      	ldr	r2, [r7, #8]
 8004320:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	88fa      	ldrh	r2, [r7, #6]
 8004326:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	88fa      	ldrh	r2, [r7, #6]
 800432c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	2200      	movs	r2, #0
 8004332:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	2200      	movs	r2, #0
 8004338:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	2200      	movs	r2, #0
 8004340:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	2200      	movs	r2, #0
 8004348:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	2200      	movs	r2, #0
 800434e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	689b      	ldr	r3, [r3, #8]
 8004354:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004358:	d10f      	bne.n	800437a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	681a      	ldr	r2, [r3, #0]
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004368:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	681a      	ldr	r2, [r3, #0]
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004378:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004384:	2b40      	cmp	r3, #64	; 0x40
 8004386:	d007      	beq.n	8004398 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004396:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	68db      	ldr	r3, [r3, #12]
 800439c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80043a0:	d94b      	bls.n	800443a <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d002      	beq.n	80043b0 <HAL_SPI_Transmit+0xfa>
 80043aa:	8afb      	ldrh	r3, [r7, #22]
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	d13e      	bne.n	800442e <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043b4:	881a      	ldrh	r2, [r3, #0]
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043c0:	1c9a      	adds	r2, r3, #2
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043ca:	b29b      	uxth	r3, r3
 80043cc:	3b01      	subs	r3, #1
 80043ce:	b29a      	uxth	r2, r3
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80043d4:	e02b      	b.n	800442e <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	689b      	ldr	r3, [r3, #8]
 80043dc:	f003 0302 	and.w	r3, r3, #2
 80043e0:	2b02      	cmp	r3, #2
 80043e2:	d112      	bne.n	800440a <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043e8:	881a      	ldrh	r2, [r3, #0]
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043f4:	1c9a      	adds	r2, r3, #2
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043fe:	b29b      	uxth	r3, r3
 8004400:	3b01      	subs	r3, #1
 8004402:	b29a      	uxth	r2, r3
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004408:	e011      	b.n	800442e <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800440a:	f7fd fa77 	bl	80018fc <HAL_GetTick>
 800440e:	4602      	mov	r2, r0
 8004410:	69bb      	ldr	r3, [r7, #24]
 8004412:	1ad3      	subs	r3, r2, r3
 8004414:	683a      	ldr	r2, [r7, #0]
 8004416:	429a      	cmp	r2, r3
 8004418:	d803      	bhi.n	8004422 <HAL_SPI_Transmit+0x16c>
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004420:	d102      	bne.n	8004428 <HAL_SPI_Transmit+0x172>
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d102      	bne.n	800442e <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8004428:	2303      	movs	r3, #3
 800442a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800442c:	e0a4      	b.n	8004578 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004432:	b29b      	uxth	r3, r3
 8004434:	2b00      	cmp	r3, #0
 8004436:	d1ce      	bne.n	80043d6 <HAL_SPI_Transmit+0x120>
 8004438:	e07c      	b.n	8004534 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d002      	beq.n	8004448 <HAL_SPI_Transmit+0x192>
 8004442:	8afb      	ldrh	r3, [r7, #22]
 8004444:	2b01      	cmp	r3, #1
 8004446:	d170      	bne.n	800452a <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800444c:	b29b      	uxth	r3, r3
 800444e:	2b01      	cmp	r3, #1
 8004450:	d912      	bls.n	8004478 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004456:	881a      	ldrh	r2, [r3, #0]
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004462:	1c9a      	adds	r2, r3, #2
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800446c:	b29b      	uxth	r3, r3
 800446e:	3b02      	subs	r3, #2
 8004470:	b29a      	uxth	r2, r3
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004476:	e058      	b.n	800452a <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	330c      	adds	r3, #12
 8004482:	7812      	ldrb	r2, [r2, #0]
 8004484:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800448a:	1c5a      	adds	r2, r3, #1
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004494:	b29b      	uxth	r3, r3
 8004496:	3b01      	subs	r3, #1
 8004498:	b29a      	uxth	r2, r3
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800449e:	e044      	b.n	800452a <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	689b      	ldr	r3, [r3, #8]
 80044a6:	f003 0302 	and.w	r3, r3, #2
 80044aa:	2b02      	cmp	r3, #2
 80044ac:	d12b      	bne.n	8004506 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044b2:	b29b      	uxth	r3, r3
 80044b4:	2b01      	cmp	r3, #1
 80044b6:	d912      	bls.n	80044de <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044bc:	881a      	ldrh	r2, [r3, #0]
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044c8:	1c9a      	adds	r2, r3, #2
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044d2:	b29b      	uxth	r3, r3
 80044d4:	3b02      	subs	r3, #2
 80044d6:	b29a      	uxth	r2, r3
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	87da      	strh	r2, [r3, #62]	; 0x3e
 80044dc:	e025      	b.n	800452a <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	330c      	adds	r3, #12
 80044e8:	7812      	ldrb	r2, [r2, #0]
 80044ea:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044f0:	1c5a      	adds	r2, r3, #1
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044fa:	b29b      	uxth	r3, r3
 80044fc:	3b01      	subs	r3, #1
 80044fe:	b29a      	uxth	r2, r3
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004504:	e011      	b.n	800452a <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004506:	f7fd f9f9 	bl	80018fc <HAL_GetTick>
 800450a:	4602      	mov	r2, r0
 800450c:	69bb      	ldr	r3, [r7, #24]
 800450e:	1ad3      	subs	r3, r2, r3
 8004510:	683a      	ldr	r2, [r7, #0]
 8004512:	429a      	cmp	r2, r3
 8004514:	d803      	bhi.n	800451e <HAL_SPI_Transmit+0x268>
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	f1b3 3fff 	cmp.w	r3, #4294967295
 800451c:	d102      	bne.n	8004524 <HAL_SPI_Transmit+0x26e>
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d102      	bne.n	800452a <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8004524:	2303      	movs	r3, #3
 8004526:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004528:	e026      	b.n	8004578 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800452e:	b29b      	uxth	r3, r3
 8004530:	2b00      	cmp	r3, #0
 8004532:	d1b5      	bne.n	80044a0 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004534:	69ba      	ldr	r2, [r7, #24]
 8004536:	6839      	ldr	r1, [r7, #0]
 8004538:	68f8      	ldr	r0, [r7, #12]
 800453a:	f001 f8d5 	bl	80056e8 <SPI_EndRxTxTransaction>
 800453e:	4603      	mov	r3, r0
 8004540:	2b00      	cmp	r3, #0
 8004542:	d002      	beq.n	800454a <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	2220      	movs	r2, #32
 8004548:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	689b      	ldr	r3, [r3, #8]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d10a      	bne.n	8004568 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004552:	2300      	movs	r3, #0
 8004554:	613b      	str	r3, [r7, #16]
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	68db      	ldr	r3, [r3, #12]
 800455c:	613b      	str	r3, [r7, #16]
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	689b      	ldr	r3, [r3, #8]
 8004564:	613b      	str	r3, [r7, #16]
 8004566:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800456c:	2b00      	cmp	r3, #0
 800456e:	d002      	beq.n	8004576 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8004570:	2301      	movs	r3, #1
 8004572:	77fb      	strb	r3, [r7, #31]
 8004574:	e000      	b.n	8004578 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8004576:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	2201      	movs	r2, #1
 800457c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	2200      	movs	r2, #0
 8004584:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004588:	7ffb      	ldrb	r3, [r7, #31]
}
 800458a:	4618      	mov	r0, r3
 800458c:	3720      	adds	r7, #32
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}

08004592 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004592:	b580      	push	{r7, lr}
 8004594:	b08a      	sub	sp, #40	; 0x28
 8004596:	af00      	add	r7, sp, #0
 8004598:	60f8      	str	r0, [r7, #12]
 800459a:	60b9      	str	r1, [r7, #8]
 800459c:	607a      	str	r2, [r7, #4]
 800459e:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80045a0:	2301      	movs	r3, #1
 80045a2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80045a4:	2300      	movs	r3, #0
 80045a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80045b0:	2b01      	cmp	r3, #1
 80045b2:	d101      	bne.n	80045b8 <HAL_SPI_TransmitReceive+0x26>
 80045b4:	2302      	movs	r3, #2
 80045b6:	e1fb      	b.n	80049b0 <HAL_SPI_TransmitReceive+0x41e>
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	2201      	movs	r2, #1
 80045bc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80045c0:	f7fd f99c 	bl	80018fc <HAL_GetTick>
 80045c4:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80045cc:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80045d4:	887b      	ldrh	r3, [r7, #2]
 80045d6:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80045d8:	887b      	ldrh	r3, [r7, #2]
 80045da:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80045dc:	7efb      	ldrb	r3, [r7, #27]
 80045de:	2b01      	cmp	r3, #1
 80045e0:	d00e      	beq.n	8004600 <HAL_SPI_TransmitReceive+0x6e>
 80045e2:	697b      	ldr	r3, [r7, #20]
 80045e4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80045e8:	d106      	bne.n	80045f8 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d102      	bne.n	80045f8 <HAL_SPI_TransmitReceive+0x66>
 80045f2:	7efb      	ldrb	r3, [r7, #27]
 80045f4:	2b04      	cmp	r3, #4
 80045f6:	d003      	beq.n	8004600 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80045f8:	2302      	movs	r3, #2
 80045fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80045fe:	e1cd      	b.n	800499c <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d005      	beq.n	8004612 <HAL_SPI_TransmitReceive+0x80>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d002      	beq.n	8004612 <HAL_SPI_TransmitReceive+0x80>
 800460c:	887b      	ldrh	r3, [r7, #2]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d103      	bne.n	800461a <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004618:	e1c0      	b.n	800499c <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004620:	b2db      	uxtb	r3, r3
 8004622:	2b04      	cmp	r3, #4
 8004624:	d003      	beq.n	800462e <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	2205      	movs	r2, #5
 800462a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	2200      	movs	r2, #0
 8004632:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	687a      	ldr	r2, [r7, #4]
 8004638:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	887a      	ldrh	r2, [r7, #2]
 800463e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	887a      	ldrh	r2, [r7, #2]
 8004646:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	68ba      	ldr	r2, [r7, #8]
 800464e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	887a      	ldrh	r2, [r7, #2]
 8004654:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	887a      	ldrh	r2, [r7, #2]
 800465a:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	2200      	movs	r2, #0
 8004660:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	2200      	movs	r2, #0
 8004666:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	68db      	ldr	r3, [r3, #12]
 800466c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004670:	d802      	bhi.n	8004678 <HAL_SPI_TransmitReceive+0xe6>
 8004672:	8a3b      	ldrh	r3, [r7, #16]
 8004674:	2b01      	cmp	r3, #1
 8004676:	d908      	bls.n	800468a <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	685a      	ldr	r2, [r3, #4]
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004686:	605a      	str	r2, [r3, #4]
 8004688:	e007      	b.n	800469a <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	685a      	ldr	r2, [r3, #4]
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004698:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046a4:	2b40      	cmp	r3, #64	; 0x40
 80046a6:	d007      	beq.n	80046b8 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	681a      	ldr	r2, [r3, #0]
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80046b6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	68db      	ldr	r3, [r3, #12]
 80046bc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80046c0:	d97c      	bls.n	80047bc <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d002      	beq.n	80046d0 <HAL_SPI_TransmitReceive+0x13e>
 80046ca:	8a7b      	ldrh	r3, [r7, #18]
 80046cc:	2b01      	cmp	r3, #1
 80046ce:	d169      	bne.n	80047a4 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046d4:	881a      	ldrh	r2, [r3, #0]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046e0:	1c9a      	adds	r2, r3, #2
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046ea:	b29b      	uxth	r3, r3
 80046ec:	3b01      	subs	r3, #1
 80046ee:	b29a      	uxth	r2, r3
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80046f4:	e056      	b.n	80047a4 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	f003 0302 	and.w	r3, r3, #2
 8004700:	2b02      	cmp	r3, #2
 8004702:	d11b      	bne.n	800473c <HAL_SPI_TransmitReceive+0x1aa>
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004708:	b29b      	uxth	r3, r3
 800470a:	2b00      	cmp	r3, #0
 800470c:	d016      	beq.n	800473c <HAL_SPI_TransmitReceive+0x1aa>
 800470e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004710:	2b01      	cmp	r3, #1
 8004712:	d113      	bne.n	800473c <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004718:	881a      	ldrh	r2, [r3, #0]
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004724:	1c9a      	adds	r2, r3, #2
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800472e:	b29b      	uxth	r3, r3
 8004730:	3b01      	subs	r3, #1
 8004732:	b29a      	uxth	r2, r3
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004738:	2300      	movs	r3, #0
 800473a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	689b      	ldr	r3, [r3, #8]
 8004742:	f003 0301 	and.w	r3, r3, #1
 8004746:	2b01      	cmp	r3, #1
 8004748:	d11c      	bne.n	8004784 <HAL_SPI_TransmitReceive+0x1f2>
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004750:	b29b      	uxth	r3, r3
 8004752:	2b00      	cmp	r3, #0
 8004754:	d016      	beq.n	8004784 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	68da      	ldr	r2, [r3, #12]
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004760:	b292      	uxth	r2, r2
 8004762:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004768:	1c9a      	adds	r2, r3, #2
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004774:	b29b      	uxth	r3, r3
 8004776:	3b01      	subs	r3, #1
 8004778:	b29a      	uxth	r2, r3
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004780:	2301      	movs	r3, #1
 8004782:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004784:	f7fd f8ba 	bl	80018fc <HAL_GetTick>
 8004788:	4602      	mov	r2, r0
 800478a:	69fb      	ldr	r3, [r7, #28]
 800478c:	1ad3      	subs	r3, r2, r3
 800478e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004790:	429a      	cmp	r2, r3
 8004792:	d807      	bhi.n	80047a4 <HAL_SPI_TransmitReceive+0x212>
 8004794:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004796:	f1b3 3fff 	cmp.w	r3, #4294967295
 800479a:	d003      	beq.n	80047a4 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800479c:	2303      	movs	r3, #3
 800479e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80047a2:	e0fb      	b.n	800499c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047a8:	b29b      	uxth	r3, r3
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d1a3      	bne.n	80046f6 <HAL_SPI_TransmitReceive+0x164>
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80047b4:	b29b      	uxth	r3, r3
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d19d      	bne.n	80046f6 <HAL_SPI_TransmitReceive+0x164>
 80047ba:	e0df      	b.n	800497c <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d003      	beq.n	80047cc <HAL_SPI_TransmitReceive+0x23a>
 80047c4:	8a7b      	ldrh	r3, [r7, #18]
 80047c6:	2b01      	cmp	r3, #1
 80047c8:	f040 80cb 	bne.w	8004962 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047d0:	b29b      	uxth	r3, r3
 80047d2:	2b01      	cmp	r3, #1
 80047d4:	d912      	bls.n	80047fc <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047da:	881a      	ldrh	r2, [r3, #0]
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047e6:	1c9a      	adds	r2, r3, #2
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047f0:	b29b      	uxth	r3, r3
 80047f2:	3b02      	subs	r3, #2
 80047f4:	b29a      	uxth	r2, r3
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80047fa:	e0b2      	b.n	8004962 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	330c      	adds	r3, #12
 8004806:	7812      	ldrb	r2, [r2, #0]
 8004808:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800480e:	1c5a      	adds	r2, r3, #1
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004818:	b29b      	uxth	r3, r3
 800481a:	3b01      	subs	r3, #1
 800481c:	b29a      	uxth	r2, r3
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004822:	e09e      	b.n	8004962 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	f003 0302 	and.w	r3, r3, #2
 800482e:	2b02      	cmp	r3, #2
 8004830:	d134      	bne.n	800489c <HAL_SPI_TransmitReceive+0x30a>
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004836:	b29b      	uxth	r3, r3
 8004838:	2b00      	cmp	r3, #0
 800483a:	d02f      	beq.n	800489c <HAL_SPI_TransmitReceive+0x30a>
 800483c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800483e:	2b01      	cmp	r3, #1
 8004840:	d12c      	bne.n	800489c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004846:	b29b      	uxth	r3, r3
 8004848:	2b01      	cmp	r3, #1
 800484a:	d912      	bls.n	8004872 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004850:	881a      	ldrh	r2, [r3, #0]
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800485c:	1c9a      	adds	r2, r3, #2
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004866:	b29b      	uxth	r3, r3
 8004868:	3b02      	subs	r3, #2
 800486a:	b29a      	uxth	r2, r3
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004870:	e012      	b.n	8004898 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	330c      	adds	r3, #12
 800487c:	7812      	ldrb	r2, [r2, #0]
 800487e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004884:	1c5a      	adds	r2, r3, #1
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800488e:	b29b      	uxth	r3, r3
 8004890:	3b01      	subs	r3, #1
 8004892:	b29a      	uxth	r2, r3
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004898:	2300      	movs	r3, #0
 800489a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	689b      	ldr	r3, [r3, #8]
 80048a2:	f003 0301 	and.w	r3, r3, #1
 80048a6:	2b01      	cmp	r3, #1
 80048a8:	d148      	bne.n	800493c <HAL_SPI_TransmitReceive+0x3aa>
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80048b0:	b29b      	uxth	r3, r3
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d042      	beq.n	800493c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80048bc:	b29b      	uxth	r3, r3
 80048be:	2b01      	cmp	r3, #1
 80048c0:	d923      	bls.n	800490a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	68da      	ldr	r2, [r3, #12]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048cc:	b292      	uxth	r2, r2
 80048ce:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048d4:	1c9a      	adds	r2, r3, #2
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80048e0:	b29b      	uxth	r3, r3
 80048e2:	3b02      	subs	r3, #2
 80048e4:	b29a      	uxth	r2, r3
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80048f2:	b29b      	uxth	r3, r3
 80048f4:	2b01      	cmp	r3, #1
 80048f6:	d81f      	bhi.n	8004938 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	685a      	ldr	r2, [r3, #4]
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004906:	605a      	str	r2, [r3, #4]
 8004908:	e016      	b.n	8004938 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f103 020c 	add.w	r2, r3, #12
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004916:	7812      	ldrb	r2, [r2, #0]
 8004918:	b2d2      	uxtb	r2, r2
 800491a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004920:	1c5a      	adds	r2, r3, #1
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800492c:	b29b      	uxth	r3, r3
 800492e:	3b01      	subs	r3, #1
 8004930:	b29a      	uxth	r2, r3
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004938:	2301      	movs	r3, #1
 800493a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800493c:	f7fc ffde 	bl	80018fc <HAL_GetTick>
 8004940:	4602      	mov	r2, r0
 8004942:	69fb      	ldr	r3, [r7, #28]
 8004944:	1ad3      	subs	r3, r2, r3
 8004946:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004948:	429a      	cmp	r2, r3
 800494a:	d803      	bhi.n	8004954 <HAL_SPI_TransmitReceive+0x3c2>
 800494c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800494e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004952:	d102      	bne.n	800495a <HAL_SPI_TransmitReceive+0x3c8>
 8004954:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004956:	2b00      	cmp	r3, #0
 8004958:	d103      	bne.n	8004962 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800495a:	2303      	movs	r3, #3
 800495c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8004960:	e01c      	b.n	800499c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004966:	b29b      	uxth	r3, r3
 8004968:	2b00      	cmp	r3, #0
 800496a:	f47f af5b 	bne.w	8004824 <HAL_SPI_TransmitReceive+0x292>
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004974:	b29b      	uxth	r3, r3
 8004976:	2b00      	cmp	r3, #0
 8004978:	f47f af54 	bne.w	8004824 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800497c:	69fa      	ldr	r2, [r7, #28]
 800497e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004980:	68f8      	ldr	r0, [r7, #12]
 8004982:	f000 feb1 	bl	80056e8 <SPI_EndRxTxTransaction>
 8004986:	4603      	mov	r3, r0
 8004988:	2b00      	cmp	r3, #0
 800498a:	d006      	beq.n	800499a <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800498c:	2301      	movs	r3, #1
 800498e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	2220      	movs	r2, #32
 8004996:	661a      	str	r2, [r3, #96]	; 0x60
 8004998:	e000      	b.n	800499c <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800499a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	2201      	movs	r2, #1
 80049a0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	2200      	movs	r2, #0
 80049a8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80049ac:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80049b0:	4618      	mov	r0, r3
 80049b2:	3728      	adds	r7, #40	; 0x28
 80049b4:	46bd      	mov	sp, r7
 80049b6:	bd80      	pop	{r7, pc}

080049b8 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b086      	sub	sp, #24
 80049bc:	af00      	add	r7, sp, #0
 80049be:	60f8      	str	r0, [r7, #12]
 80049c0:	60b9      	str	r1, [r7, #8]
 80049c2:	4613      	mov	r3, r2
 80049c4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80049c6:	2300      	movs	r3, #0
 80049c8:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80049d0:	2b01      	cmp	r3, #1
 80049d2:	d101      	bne.n	80049d8 <HAL_SPI_Transmit_DMA+0x20>
 80049d4:	2302      	movs	r3, #2
 80049d6:	e0d8      	b.n	8004b8a <HAL_SPI_Transmit_DMA+0x1d2>
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	2201      	movs	r2, #1
 80049dc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80049e6:	b2db      	uxtb	r3, r3
 80049e8:	2b01      	cmp	r3, #1
 80049ea:	d002      	beq.n	80049f2 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 80049ec:	2302      	movs	r3, #2
 80049ee:	75fb      	strb	r3, [r7, #23]
    goto error;
 80049f0:	e0c6      	b.n	8004b80 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 80049f2:	68bb      	ldr	r3, [r7, #8]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d002      	beq.n	80049fe <HAL_SPI_Transmit_DMA+0x46>
 80049f8:	88fb      	ldrh	r3, [r7, #6]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d102      	bne.n	8004a04 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 80049fe:	2301      	movs	r3, #1
 8004a00:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004a02:	e0bd      	b.n	8004b80 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2203      	movs	r2, #3
 8004a08:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	68ba      	ldr	r2, [r7, #8]
 8004a16:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	88fa      	ldrh	r2, [r7, #6]
 8004a1c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	88fa      	ldrh	r2, [r7, #6]
 8004a22:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	2200      	movs	r2, #0
 8004a28:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	2200      	movs	r2, #0
 8004a34:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	2200      	movs	r2, #0
 8004a42:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	689b      	ldr	r3, [r3, #8]
 8004a4a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a4e:	d10f      	bne.n	8004a70 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	681a      	ldr	r2, [r3, #0]
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a5e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004a6e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a74:	4a47      	ldr	r2, [pc, #284]	; (8004b94 <HAL_SPI_Transmit_DMA+0x1dc>)
 8004a76:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a7c:	4a46      	ldr	r2, [pc, #280]	; (8004b98 <HAL_SPI_Transmit_DMA+0x1e0>)
 8004a7e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a84:	4a45      	ldr	r2, [pc, #276]	; (8004b9c <HAL_SPI_Transmit_DMA+0x1e4>)
 8004a86:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	651a      	str	r2, [r3, #80]	; 0x50

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	685a      	ldr	r2, [r3, #4]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004a9e:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	68db      	ldr	r3, [r3, #12]
 8004aa4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004aa8:	d82d      	bhi.n	8004b06 <HAL_SPI_Transmit_DMA+0x14e>
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004aae:	699b      	ldr	r3, [r3, #24]
 8004ab0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ab4:	d127      	bne.n	8004b06 <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004aba:	b29b      	uxth	r3, r3
 8004abc:	f003 0301 	and.w	r3, r3, #1
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d10f      	bne.n	8004ae4 <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	685a      	ldr	r2, [r3, #4]
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004ad2:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ad8:	b29b      	uxth	r3, r3
 8004ada:	085b      	lsrs	r3, r3, #1
 8004adc:	b29a      	uxth	r2, r3
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004ae2:	e010      	b.n	8004b06 <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	685a      	ldr	r2, [r3, #4]
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004af2:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004af8:	b29b      	uxth	r3, r3
 8004afa:	085b      	lsrs	r3, r3, #1
 8004afc:	b29b      	uxth	r3, r3
 8004afe:	3301      	adds	r3, #1
 8004b00:	b29a      	uxth	r2, r3
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b0e:	4619      	mov	r1, r3
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	330c      	adds	r3, #12
 8004b16:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b1c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004b1e:	f7fd fcb3 	bl	8002488 <HAL_DMA_Start_IT>
 8004b22:	4603      	mov	r3, r0
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d00c      	beq.n	8004b42 <HAL_SPI_Transmit_DMA+0x18a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b2c:	f043 0210 	orr.w	r2, r3, #16
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8004b34:	2301      	movs	r3, #1
 8004b36:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	2201      	movs	r2, #1
 8004b3c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8004b40:	e01e      	b.n	8004b80 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b4c:	2b40      	cmp	r3, #64	; 0x40
 8004b4e:	d007      	beq.n	8004b60 <HAL_SPI_Transmit_DMA+0x1a8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004b5e:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	685a      	ldr	r2, [r3, #4]
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f042 0220 	orr.w	r2, r2, #32
 8004b6e:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	685a      	ldr	r2, [r3, #4]
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f042 0202 	orr.w	r2, r2, #2
 8004b7e:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	2200      	movs	r2, #0
 8004b84:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004b88:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	3718      	adds	r7, #24
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bd80      	pop	{r7, pc}
 8004b92:	bf00      	nop
 8004b94:	08005371 	.word	0x08005371
 8004b98:	0800518d 	.word	0x0800518d
 8004b9c:	080053c5 	.word	0x080053c5

08004ba0 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b086      	sub	sp, #24
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	60f8      	str	r0, [r7, #12]
 8004ba8:	60b9      	str	r1, [r7, #8]
 8004baa:	4613      	mov	r3, r2
 8004bac:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004bae:	2300      	movs	r3, #0
 8004bb0:	75fb      	strb	r3, [r7, #23]

  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d110      	bne.n	8004bdc <HAL_SPI_Receive_DMA+0x3c>
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004bc2:	d10b      	bne.n	8004bdc <HAL_SPI_Receive_DMA+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	2204      	movs	r2, #4
 8004bc8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8004bcc:	88fb      	ldrh	r3, [r7, #6]
 8004bce:	68ba      	ldr	r2, [r7, #8]
 8004bd0:	68b9      	ldr	r1, [r7, #8]
 8004bd2:	68f8      	ldr	r0, [r7, #12]
 8004bd4:	f000 f908 	bl	8004de8 <HAL_SPI_TransmitReceive_DMA>
 8004bd8:	4603      	mov	r3, r0
 8004bda:	e0fb      	b.n	8004dd4 <HAL_SPI_Receive_DMA+0x234>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004be2:	2b01      	cmp	r3, #1
 8004be4:	d101      	bne.n	8004bea <HAL_SPI_Receive_DMA+0x4a>
 8004be6:	2302      	movs	r3, #2
 8004be8:	e0f4      	b.n	8004dd4 <HAL_SPI_Receive_DMA+0x234>
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	2201      	movs	r2, #1
 8004bee:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004bf8:	b2db      	uxtb	r3, r3
 8004bfa:	2b01      	cmp	r3, #1
 8004bfc:	d002      	beq.n	8004c04 <HAL_SPI_Receive_DMA+0x64>
  {
    errorcode = HAL_BUSY;
 8004bfe:	2302      	movs	r3, #2
 8004c00:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004c02:	e0e2      	b.n	8004dca <HAL_SPI_Receive_DMA+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d002      	beq.n	8004c10 <HAL_SPI_Receive_DMA+0x70>
 8004c0a:	88fb      	ldrh	r3, [r7, #6]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d102      	bne.n	8004c16 <HAL_SPI_Receive_DMA+0x76>
  {
    errorcode = HAL_ERROR;
 8004c10:	2301      	movs	r3, #1
 8004c12:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004c14:	e0d9      	b.n	8004dca <HAL_SPI_Receive_DMA+0x22a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	2204      	movs	r2, #4
 8004c1a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2200      	movs	r2, #0
 8004c22:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	68ba      	ldr	r2, [r7, #8]
 8004c28:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	88fa      	ldrh	r2, [r7, #6]
 8004c2e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	88fa      	ldrh	r2, [r7, #6]
 8004c36:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	2200      	movs	r2, #0
 8004c44:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->TxXferSize  = 0U;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	2200      	movs	r2, #0
 8004c4a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	689b      	ldr	r3, [r3, #8]
 8004c56:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c5a:	d10f      	bne.n	8004c7c <HAL_SPI_Receive_DMA+0xdc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	681a      	ldr	r2, [r3, #0]
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c6a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	681a      	ldr	r2, [r3, #0]
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004c7a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */


  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	685a      	ldr	r2, [r3, #4]
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004c8a:	605a      	str	r2, [r3, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	68db      	ldr	r3, [r3, #12]
 8004c90:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004c94:	d908      	bls.n	8004ca8 <HAL_SPI_Receive_DMA+0x108>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	685a      	ldr	r2, [r3, #4]
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004ca4:	605a      	str	r2, [r3, #4]
 8004ca6:	e042      	b.n	8004d2e <HAL_SPI_Receive_DMA+0x18e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	685a      	ldr	r2, [r3, #4]
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004cb6:	605a      	str	r2, [r3, #4]

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cbc:	699b      	ldr	r3, [r3, #24]
 8004cbe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004cc2:	d134      	bne.n	8004d2e <HAL_SPI_Receive_DMA+0x18e>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	685a      	ldr	r2, [r3, #4]
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004cd2:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004cda:	b29b      	uxth	r3, r3
 8004cdc:	f003 0301 	and.w	r3, r3, #1
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d111      	bne.n	8004d08 <HAL_SPI_Receive_DMA+0x168>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	685a      	ldr	r2, [r3, #4]
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004cf2:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004cfa:	b29b      	uxth	r3, r3
 8004cfc:	085b      	lsrs	r3, r3, #1
 8004cfe:	b29a      	uxth	r2, r3
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8004d06:	e012      	b.n	8004d2e <HAL_SPI_Receive_DMA+0x18e>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	685a      	ldr	r2, [r3, #4]
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004d16:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004d1e:	b29b      	uxth	r3, r3
 8004d20:	085b      	lsrs	r3, r3, #1
 8004d22:	b29b      	uxth	r3, r3
 8004d24:	3301      	adds	r3, #1
 8004d26:	b29a      	uxth	r2, r3
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d32:	4a2a      	ldr	r2, [pc, #168]	; (8004ddc <HAL_SPI_Receive_DMA+0x23c>)
 8004d34:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d3a:	4a29      	ldr	r2, [pc, #164]	; (8004de0 <HAL_SPI_Receive_DMA+0x240>)
 8004d3c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d42:	4a28      	ldr	r2, [pc, #160]	; (8004de4 <HAL_SPI_Receive_DMA+0x244>)
 8004d44:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	330c      	adds	r3, #12
 8004d58:	4619      	mov	r1, r3
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d5e:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004d66:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8004d68:	f7fd fb8e 	bl	8002488 <HAL_DMA_Start_IT>
 8004d6c:	4603      	mov	r3, r0
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d00c      	beq.n	8004d8c <HAL_SPI_Receive_DMA+0x1ec>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d76:	f043 0210 	orr.w	r2, r3, #16
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	2201      	movs	r2, #1
 8004d86:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8004d8a:	e01e      	b.n	8004dca <HAL_SPI_Receive_DMA+0x22a>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d96:	2b40      	cmp	r3, #64	; 0x40
 8004d98:	d007      	beq.n	8004daa <HAL_SPI_Receive_DMA+0x20a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	681a      	ldr	r2, [r3, #0]
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004da8:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	685a      	ldr	r2, [r3, #4]
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f042 0220 	orr.w	r2, r2, #32
 8004db8:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	685a      	ldr	r2, [r3, #4]
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f042 0201 	orr.w	r2, r2, #1
 8004dc8:	605a      	str	r2, [r3, #4]

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004dd2:	7dfb      	ldrb	r3, [r7, #23]
}
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	3718      	adds	r7, #24
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bd80      	pop	{r7, pc}
 8004ddc:	0800538d 	.word	0x0800538d
 8004de0:	08005235 	.word	0x08005235
 8004de4:	080053c5 	.word	0x080053c5

08004de8 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b086      	sub	sp, #24
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	60f8      	str	r0, [r7, #12]
 8004df0:	60b9      	str	r1, [r7, #8]
 8004df2:	607a      	str	r2, [r7, #4]
 8004df4:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004df6:	2300      	movs	r3, #0
 8004df8:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004e00:	2b01      	cmp	r3, #1
 8004e02:	d101      	bne.n	8004e08 <HAL_SPI_TransmitReceive_DMA+0x20>
 8004e04:	2302      	movs	r3, #2
 8004e06:	e16c      	b.n	80050e2 <HAL_SPI_TransmitReceive_DMA+0x2fa>
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004e16:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8004e1e:	7dbb      	ldrb	r3, [r7, #22]
 8004e20:	2b01      	cmp	r3, #1
 8004e22:	d00d      	beq.n	8004e40 <HAL_SPI_TransmitReceive_DMA+0x58>
 8004e24:	693b      	ldr	r3, [r7, #16]
 8004e26:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004e2a:	d106      	bne.n	8004e3a <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d102      	bne.n	8004e3a <HAL_SPI_TransmitReceive_DMA+0x52>
 8004e34:	7dbb      	ldrb	r3, [r7, #22]
 8004e36:	2b04      	cmp	r3, #4
 8004e38:	d002      	beq.n	8004e40 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 8004e3a:	2302      	movs	r3, #2
 8004e3c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004e3e:	e14b      	b.n	80050d8 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d005      	beq.n	8004e52 <HAL_SPI_TransmitReceive_DMA+0x6a>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d002      	beq.n	8004e52 <HAL_SPI_TransmitReceive_DMA+0x6a>
 8004e4c:	887b      	ldrh	r3, [r7, #2]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d102      	bne.n	8004e58 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 8004e52:	2301      	movs	r3, #1
 8004e54:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004e56:	e13f      	b.n	80050d8 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004e5e:	b2db      	uxtb	r3, r3
 8004e60:	2b04      	cmp	r3, #4
 8004e62:	d003      	beq.n	8004e6c <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	2205      	movs	r2, #5
 8004e68:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	2200      	movs	r2, #0
 8004e70:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	68ba      	ldr	r2, [r7, #8]
 8004e76:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	887a      	ldrh	r2, [r7, #2]
 8004e7c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	887a      	ldrh	r2, [r7, #2]
 8004e82:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	687a      	ldr	r2, [r7, #4]
 8004e88:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	887a      	ldrh	r2, [r7, #2]
 8004e8e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	887a      	ldrh	r2, [r7, #2]
 8004e96:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	685a      	ldr	r2, [r3, #4]
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 8004eb4:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	68db      	ldr	r3, [r3, #12]
 8004eba:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004ebe:	d908      	bls.n	8004ed2 <HAL_SPI_TransmitReceive_DMA+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	685a      	ldr	r2, [r3, #4]
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004ece:	605a      	str	r2, [r3, #4]
 8004ed0:	e06f      	b.n	8004fb2 <HAL_SPI_TransmitReceive_DMA+0x1ca>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	685a      	ldr	r2, [r3, #4]
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004ee0:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ee6:	699b      	ldr	r3, [r3, #24]
 8004ee8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004eec:	d126      	bne.n	8004f3c <HAL_SPI_TransmitReceive_DMA+0x154>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8004ef2:	f003 0301 	and.w	r3, r3, #1
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d10f      	bne.n	8004f1a <HAL_SPI_TransmitReceive_DMA+0x132>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	685a      	ldr	r2, [r3, #4]
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004f08:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f0e:	b29b      	uxth	r3, r3
 8004f10:	085b      	lsrs	r3, r3, #1
 8004f12:	b29a      	uxth	r2, r3
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004f18:	e010      	b.n	8004f3c <HAL_SPI_TransmitReceive_DMA+0x154>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	685a      	ldr	r2, [r3, #4]
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004f28:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f2e:	b29b      	uxth	r3, r3
 8004f30:	085b      	lsrs	r3, r3, #1
 8004f32:	b29b      	uxth	r3, r3
 8004f34:	3301      	adds	r3, #1
 8004f36:	b29a      	uxth	r2, r3
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f40:	699b      	ldr	r3, [r3, #24]
 8004f42:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f46:	d134      	bne.n	8004fb2 <HAL_SPI_TransmitReceive_DMA+0x1ca>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	685a      	ldr	r2, [r3, #4]
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004f56:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004f5e:	b29b      	uxth	r3, r3
 8004f60:	f003 0301 	and.w	r3, r3, #1
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d111      	bne.n	8004f8c <HAL_SPI_TransmitReceive_DMA+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	685a      	ldr	r2, [r3, #4]
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004f76:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004f7e:	b29b      	uxth	r3, r3
 8004f80:	085b      	lsrs	r3, r3, #1
 8004f82:	b29a      	uxth	r2, r3
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8004f8a:	e012      	b.n	8004fb2 <HAL_SPI_TransmitReceive_DMA+0x1ca>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	685a      	ldr	r2, [r3, #4]
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004f9a:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004fa2:	b29b      	uxth	r3, r3
 8004fa4:	085b      	lsrs	r3, r3, #1
 8004fa6:	b29b      	uxth	r3, r3
 8004fa8:	3301      	adds	r3, #1
 8004faa:	b29a      	uxth	r2, r3
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004fb8:	b2db      	uxtb	r3, r3
 8004fba:	2b04      	cmp	r3, #4
 8004fbc:	d108      	bne.n	8004fd0 <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fc2:	4a4a      	ldr	r2, [pc, #296]	; (80050ec <HAL_SPI_TransmitReceive_DMA+0x304>)
 8004fc4:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fca:	4a49      	ldr	r2, [pc, #292]	; (80050f0 <HAL_SPI_TransmitReceive_DMA+0x308>)
 8004fcc:	63da      	str	r2, [r3, #60]	; 0x3c
 8004fce:	e007      	b.n	8004fe0 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fd4:	4a47      	ldr	r2, [pc, #284]	; (80050f4 <HAL_SPI_TransmitReceive_DMA+0x30c>)
 8004fd6:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fdc:	4a46      	ldr	r2, [pc, #280]	; (80050f8 <HAL_SPI_TransmitReceive_DMA+0x310>)
 8004fde:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fe4:	4a45      	ldr	r2, [pc, #276]	; (80050fc <HAL_SPI_TransmitReceive_DMA+0x314>)
 8004fe6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fec:	2200      	movs	r2, #0
 8004fee:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	330c      	adds	r3, #12
 8004ffa:	4619      	mov	r1, r3
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005000:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005008:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800500a:	f7fd fa3d 	bl	8002488 <HAL_DMA_Start_IT>
 800500e:	4603      	mov	r3, r0
 8005010:	2b00      	cmp	r3, #0
 8005012:	d00c      	beq.n	800502e <HAL_SPI_TransmitReceive_DMA+0x246>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005018:	f043 0210 	orr.w	r2, r3, #16
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8005020:	2301      	movs	r3, #1
 8005022:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2201      	movs	r2, #1
 8005028:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 800502c:	e054      	b.n	80050d8 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	685a      	ldr	r2, [r3, #4]
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f042 0201 	orr.w	r2, r2, #1
 800503c:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005042:	2200      	movs	r2, #0
 8005044:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800504a:	2200      	movs	r2, #0
 800504c:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005052:	2200      	movs	r2, #0
 8005054:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800505a:	2200      	movs	r2, #0
 800505c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005066:	4619      	mov	r1, r3
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	330c      	adds	r3, #12
 800506e:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005074:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005076:	f7fd fa07 	bl	8002488 <HAL_DMA_Start_IT>
 800507a:	4603      	mov	r3, r0
 800507c:	2b00      	cmp	r3, #0
 800507e:	d00c      	beq.n	800509a <HAL_SPI_TransmitReceive_DMA+0x2b2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005084:	f043 0210 	orr.w	r2, r3, #16
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800508c:	2301      	movs	r3, #1
 800508e:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	2201      	movs	r2, #1
 8005094:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8005098:	e01e      	b.n	80050d8 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050a4:	2b40      	cmp	r3, #64	; 0x40
 80050a6:	d007      	beq.n	80050b8 <HAL_SPI_TransmitReceive_DMA+0x2d0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	681a      	ldr	r2, [r3, #0]
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80050b6:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	685a      	ldr	r2, [r3, #4]
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f042 0220 	orr.w	r2, r2, #32
 80050c6:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	685a      	ldr	r2, [r3, #4]
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f042 0202 	orr.w	r2, r2, #2
 80050d6:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2200      	movs	r2, #0
 80050dc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80050e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80050e2:	4618      	mov	r0, r3
 80050e4:	3718      	adds	r7, #24
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bd80      	pop	{r7, pc}
 80050ea:	bf00      	nop
 80050ec:	0800538d 	.word	0x0800538d
 80050f0:	08005235 	.word	0x08005235
 80050f4:	080053a9 	.word	0x080053a9
 80050f8:	080052df 	.word	0x080052df
 80050fc:	080053c5 	.word	0x080053c5

08005100 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005100:	b480      	push	{r7}
 8005102:	b083      	sub	sp, #12
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8005108:	bf00      	nop
 800510a:	370c      	adds	r7, #12
 800510c:	46bd      	mov	sp, r7
 800510e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005112:	4770      	bx	lr

08005114 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005114:	b480      	push	{r7}
 8005116:	b083      	sub	sp, #12
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800511c:	bf00      	nop
 800511e:	370c      	adds	r7, #12
 8005120:	46bd      	mov	sp, r7
 8005122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005126:	4770      	bx	lr

08005128 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005128:	b480      	push	{r7}
 800512a:	b083      	sub	sp, #12
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8005130:	bf00      	nop
 8005132:	370c      	adds	r7, #12
 8005134:	46bd      	mov	sp, r7
 8005136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513a:	4770      	bx	lr

0800513c <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800513c:	b480      	push	{r7}
 800513e:	b083      	sub	sp, #12
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8005144:	bf00      	nop
 8005146:	370c      	adds	r7, #12
 8005148:	46bd      	mov	sp, r7
 800514a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514e:	4770      	bx	lr

08005150 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005150:	b480      	push	{r7}
 8005152:	b083      	sub	sp, #12
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8005158:	bf00      	nop
 800515a:	370c      	adds	r7, #12
 800515c:	46bd      	mov	sp, r7
 800515e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005162:	4770      	bx	lr

08005164 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005164:	b480      	push	{r7}
 8005166:	b083      	sub	sp, #12
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800516c:	bf00      	nop
 800516e:	370c      	adds	r7, #12
 8005170:	46bd      	mov	sp, r7
 8005172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005176:	4770      	bx	lr

08005178 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005178:	b480      	push	{r7}
 800517a:	b083      	sub	sp, #12
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005180:	bf00      	nop
 8005182:	370c      	adds	r7, #12
 8005184:	46bd      	mov	sp, r7
 8005186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518a:	4770      	bx	lr

0800518c <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b086      	sub	sp, #24
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005198:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800519a:	f7fc fbaf 	bl	80018fc <HAL_GetTick>
 800519e:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051ae:	d03b      	beq.n	8005228 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80051b0:	697b      	ldr	r3, [r7, #20]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	685a      	ldr	r2, [r3, #4]
 80051b6:	697b      	ldr	r3, [r7, #20]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f022 0220 	bic.w	r2, r2, #32
 80051be:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80051c0:	697b      	ldr	r3, [r7, #20]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	685a      	ldr	r2, [r3, #4]
 80051c6:	697b      	ldr	r3, [r7, #20]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f022 0202 	bic.w	r2, r2, #2
 80051ce:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80051d0:	693a      	ldr	r2, [r7, #16]
 80051d2:	2164      	movs	r1, #100	; 0x64
 80051d4:	6978      	ldr	r0, [r7, #20]
 80051d6:	f000 fa87 	bl	80056e8 <SPI_EndRxTxTransaction>
 80051da:	4603      	mov	r3, r0
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d005      	beq.n	80051ec <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80051e0:	697b      	ldr	r3, [r7, #20]
 80051e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051e4:	f043 0220 	orr.w	r2, r3, #32
 80051e8:	697b      	ldr	r3, [r7, #20]
 80051ea:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80051ec:	697b      	ldr	r3, [r7, #20]
 80051ee:	689b      	ldr	r3, [r3, #8]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d10a      	bne.n	800520a <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80051f4:	2300      	movs	r3, #0
 80051f6:	60fb      	str	r3, [r7, #12]
 80051f8:	697b      	ldr	r3, [r7, #20]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	68db      	ldr	r3, [r3, #12]
 80051fe:	60fb      	str	r3, [r7, #12]
 8005200:	697b      	ldr	r3, [r7, #20]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	689b      	ldr	r3, [r3, #8]
 8005206:	60fb      	str	r3, [r7, #12]
 8005208:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800520a:	697b      	ldr	r3, [r7, #20]
 800520c:	2200      	movs	r2, #0
 800520e:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8005210:	697b      	ldr	r3, [r7, #20]
 8005212:	2201      	movs	r2, #1
 8005214:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005218:	697b      	ldr	r3, [r7, #20]
 800521a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800521c:	2b00      	cmp	r3, #0
 800521e:	d003      	beq.n	8005228 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005220:	6978      	ldr	r0, [r7, #20]
 8005222:	f7ff ffa9 	bl	8005178 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005226:	e002      	b.n	800522e <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8005228:	6978      	ldr	r0, [r7, #20]
 800522a:	f7ff ff69 	bl	8005100 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800522e:	3718      	adds	r7, #24
 8005230:	46bd      	mov	sp, r7
 8005232:	bd80      	pop	{r7, pc}

08005234 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b084      	sub	sp, #16
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005240:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005242:	f7fc fb5b 	bl	80018fc <HAL_GetTick>
 8005246:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005252:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005256:	d03c      	beq.n	80052d2 <SPI_DMAReceiveCplt+0x9e>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	685a      	ldr	r2, [r3, #4]
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f022 0220 	bic.w	r2, r2, #32
 8005266:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	689b      	ldr	r3, [r3, #8]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d10d      	bne.n	800528c <SPI_DMAReceiveCplt+0x58>
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	685b      	ldr	r3, [r3, #4]
 8005274:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005278:	d108      	bne.n	800528c <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	685a      	ldr	r2, [r3, #4]
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f022 0203 	bic.w	r2, r2, #3
 8005288:	605a      	str	r2, [r3, #4]
 800528a:	e007      	b.n	800529c <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	685a      	ldr	r2, [r3, #4]
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f022 0201 	bic.w	r2, r2, #1
 800529a:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800529c:	68ba      	ldr	r2, [r7, #8]
 800529e:	2164      	movs	r1, #100	; 0x64
 80052a0:	68f8      	ldr	r0, [r7, #12]
 80052a2:	f000 f9c9 	bl	8005638 <SPI_EndRxTransaction>
 80052a6:	4603      	mov	r3, r0
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d002      	beq.n	80052b2 <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	2220      	movs	r2, #32
 80052b0:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	2200      	movs	r2, #0
 80052b6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	2201      	movs	r2, #1
 80052be:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d003      	beq.n	80052d2 <SPI_DMAReceiveCplt+0x9e>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80052ca:	68f8      	ldr	r0, [r7, #12]
 80052cc:	f7ff ff54 	bl	8005178 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80052d0:	e002      	b.n	80052d8 <SPI_DMAReceiveCplt+0xa4>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 80052d2:	68f8      	ldr	r0, [r7, #12]
 80052d4:	f7ff ff1e 	bl	8005114 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80052d8:	3710      	adds	r7, #16
 80052da:	46bd      	mov	sp, r7
 80052dc:	bd80      	pop	{r7, pc}

080052de <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80052de:	b580      	push	{r7, lr}
 80052e0:	b084      	sub	sp, #16
 80052e2:	af00      	add	r7, sp, #0
 80052e4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052ea:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80052ec:	f7fc fb06 	bl	80018fc <HAL_GetTick>
 80052f0:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005300:	d030      	beq.n	8005364 <SPI_DMATransmitReceiveCplt+0x86>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	685a      	ldr	r2, [r3, #4]
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f022 0220 	bic.w	r2, r2, #32
 8005310:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005312:	68ba      	ldr	r2, [r7, #8]
 8005314:	2164      	movs	r1, #100	; 0x64
 8005316:	68f8      	ldr	r0, [r7, #12]
 8005318:	f000 f9e6 	bl	80056e8 <SPI_EndRxTxTransaction>
 800531c:	4603      	mov	r3, r0
 800531e:	2b00      	cmp	r3, #0
 8005320:	d005      	beq.n	800532e <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005326:	f043 0220 	orr.w	r2, r3, #32
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	685a      	ldr	r2, [r3, #4]
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f022 0203 	bic.w	r2, r2, #3
 800533c:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	2200      	movs	r2, #0
 8005342:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	2200      	movs	r2, #0
 8005348:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	2201      	movs	r2, #1
 8005350:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005358:	2b00      	cmp	r3, #0
 800535a:	d003      	beq.n	8005364 <SPI_DMATransmitReceiveCplt+0x86>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800535c:	68f8      	ldr	r0, [r7, #12]
 800535e:	f7ff ff0b 	bl	8005178 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005362:	e002      	b.n	800536a <SPI_DMATransmitReceiveCplt+0x8c>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8005364:	68f8      	ldr	r0, [r7, #12]
 8005366:	f7ff fedf 	bl	8005128 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800536a:	3710      	adds	r7, #16
 800536c:	46bd      	mov	sp, r7
 800536e:	bd80      	pop	{r7, pc}

08005370 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b084      	sub	sp, #16
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800537c:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800537e:	68f8      	ldr	r0, [r7, #12]
 8005380:	f7ff fedc 	bl	800513c <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005384:	bf00      	nop
 8005386:	3710      	adds	r7, #16
 8005388:	46bd      	mov	sp, r7
 800538a:	bd80      	pop	{r7, pc}

0800538c <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b084      	sub	sp, #16
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005398:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800539a:	68f8      	ldr	r0, [r7, #12]
 800539c:	f7ff fed8 	bl	8005150 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80053a0:	bf00      	nop
 80053a2:	3710      	adds	r7, #16
 80053a4:	46bd      	mov	sp, r7
 80053a6:	bd80      	pop	{r7, pc}

080053a8 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b084      	sub	sp, #16
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053b4:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 80053b6:	68f8      	ldr	r0, [r7, #12]
 80053b8:	f7ff fed4 	bl	8005164 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80053bc:	bf00      	nop
 80053be:	3710      	adds	r7, #16
 80053c0:	46bd      	mov	sp, r7
 80053c2:	bd80      	pop	{r7, pc}

080053c4 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b084      	sub	sp, #16
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053d0:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	685a      	ldr	r2, [r3, #4]
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f022 0203 	bic.w	r2, r2, #3
 80053e0:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053e6:	f043 0210 	orr.w	r2, r3, #16
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	2201      	movs	r2, #1
 80053f2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80053f6:	68f8      	ldr	r0, [r7, #12]
 80053f8:	f7ff febe 	bl	8005178 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80053fc:	bf00      	nop
 80053fe:	3710      	adds	r7, #16
 8005400:	46bd      	mov	sp, r7
 8005402:	bd80      	pop	{r7, pc}

08005404 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b088      	sub	sp, #32
 8005408:	af00      	add	r7, sp, #0
 800540a:	60f8      	str	r0, [r7, #12]
 800540c:	60b9      	str	r1, [r7, #8]
 800540e:	603b      	str	r3, [r7, #0]
 8005410:	4613      	mov	r3, r2
 8005412:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005414:	f7fc fa72 	bl	80018fc <HAL_GetTick>
 8005418:	4602      	mov	r2, r0
 800541a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800541c:	1a9b      	subs	r3, r3, r2
 800541e:	683a      	ldr	r2, [r7, #0]
 8005420:	4413      	add	r3, r2
 8005422:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005424:	f7fc fa6a 	bl	80018fc <HAL_GetTick>
 8005428:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800542a:	4b39      	ldr	r3, [pc, #228]	; (8005510 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	015b      	lsls	r3, r3, #5
 8005430:	0d1b      	lsrs	r3, r3, #20
 8005432:	69fa      	ldr	r2, [r7, #28]
 8005434:	fb02 f303 	mul.w	r3, r2, r3
 8005438:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800543a:	e054      	b.n	80054e6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005442:	d050      	beq.n	80054e6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005444:	f7fc fa5a 	bl	80018fc <HAL_GetTick>
 8005448:	4602      	mov	r2, r0
 800544a:	69bb      	ldr	r3, [r7, #24]
 800544c:	1ad3      	subs	r3, r2, r3
 800544e:	69fa      	ldr	r2, [r7, #28]
 8005450:	429a      	cmp	r2, r3
 8005452:	d902      	bls.n	800545a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005454:	69fb      	ldr	r3, [r7, #28]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d13d      	bne.n	80054d6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	685a      	ldr	r2, [r3, #4]
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005468:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	685b      	ldr	r3, [r3, #4]
 800546e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005472:	d111      	bne.n	8005498 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	689b      	ldr	r3, [r3, #8]
 8005478:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800547c:	d004      	beq.n	8005488 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	689b      	ldr	r3, [r3, #8]
 8005482:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005486:	d107      	bne.n	8005498 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	681a      	ldr	r2, [r3, #0]
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005496:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800549c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80054a0:	d10f      	bne.n	80054c2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	681a      	ldr	r2, [r3, #0]
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80054b0:	601a      	str	r2, [r3, #0]
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	681a      	ldr	r2, [r3, #0]
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80054c0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	2201      	movs	r2, #1
 80054c6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	2200      	movs	r2, #0
 80054ce:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80054d2:	2303      	movs	r3, #3
 80054d4:	e017      	b.n	8005506 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80054d6:	697b      	ldr	r3, [r7, #20]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d101      	bne.n	80054e0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80054dc:	2300      	movs	r3, #0
 80054de:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80054e0:	697b      	ldr	r3, [r7, #20]
 80054e2:	3b01      	subs	r3, #1
 80054e4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	689a      	ldr	r2, [r3, #8]
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	4013      	ands	r3, r2
 80054f0:	68ba      	ldr	r2, [r7, #8]
 80054f2:	429a      	cmp	r2, r3
 80054f4:	bf0c      	ite	eq
 80054f6:	2301      	moveq	r3, #1
 80054f8:	2300      	movne	r3, #0
 80054fa:	b2db      	uxtb	r3, r3
 80054fc:	461a      	mov	r2, r3
 80054fe:	79fb      	ldrb	r3, [r7, #7]
 8005500:	429a      	cmp	r2, r3
 8005502:	d19b      	bne.n	800543c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005504:	2300      	movs	r3, #0
}
 8005506:	4618      	mov	r0, r3
 8005508:	3720      	adds	r7, #32
 800550a:	46bd      	mov	sp, r7
 800550c:	bd80      	pop	{r7, pc}
 800550e:	bf00      	nop
 8005510:	20000010 	.word	0x20000010

08005514 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005514:	b580      	push	{r7, lr}
 8005516:	b088      	sub	sp, #32
 8005518:	af00      	add	r7, sp, #0
 800551a:	60f8      	str	r0, [r7, #12]
 800551c:	60b9      	str	r1, [r7, #8]
 800551e:	607a      	str	r2, [r7, #4]
 8005520:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005522:	f7fc f9eb 	bl	80018fc <HAL_GetTick>
 8005526:	4602      	mov	r2, r0
 8005528:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800552a:	1a9b      	subs	r3, r3, r2
 800552c:	683a      	ldr	r2, [r7, #0]
 800552e:	4413      	add	r3, r2
 8005530:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005532:	f7fc f9e3 	bl	80018fc <HAL_GetTick>
 8005536:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005538:	4b3e      	ldr	r3, [pc, #248]	; (8005634 <SPI_WaitFifoStateUntilTimeout+0x120>)
 800553a:	681a      	ldr	r2, [r3, #0]
 800553c:	4613      	mov	r3, r2
 800553e:	009b      	lsls	r3, r3, #2
 8005540:	4413      	add	r3, r2
 8005542:	00da      	lsls	r2, r3, #3
 8005544:	1ad3      	subs	r3, r2, r3
 8005546:	0d1b      	lsrs	r3, r3, #20
 8005548:	69fa      	ldr	r2, [r7, #28]
 800554a:	fb02 f303 	mul.w	r3, r2, r3
 800554e:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 8005550:	e062      	b.n	8005618 <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005552:	68bb      	ldr	r3, [r7, #8]
 8005554:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005558:	d109      	bne.n	800556e <SPI_WaitFifoStateUntilTimeout+0x5a>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d106      	bne.n	800556e <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	330c      	adds	r3, #12
 8005566:	781b      	ldrb	r3, [r3, #0]
 8005568:	b2db      	uxtb	r3, r3
 800556a:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 800556c:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005574:	d050      	beq.n	8005618 <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005576:	f7fc f9c1 	bl	80018fc <HAL_GetTick>
 800557a:	4602      	mov	r2, r0
 800557c:	69bb      	ldr	r3, [r7, #24]
 800557e:	1ad3      	subs	r3, r2, r3
 8005580:	69fa      	ldr	r2, [r7, #28]
 8005582:	429a      	cmp	r2, r3
 8005584:	d902      	bls.n	800558c <SPI_WaitFifoStateUntilTimeout+0x78>
 8005586:	69fb      	ldr	r3, [r7, #28]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d13d      	bne.n	8005608 <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	685a      	ldr	r2, [r3, #4]
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800559a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	685b      	ldr	r3, [r3, #4]
 80055a0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80055a4:	d111      	bne.n	80055ca <SPI_WaitFifoStateUntilTimeout+0xb6>
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	689b      	ldr	r3, [r3, #8]
 80055aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80055ae:	d004      	beq.n	80055ba <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	689b      	ldr	r3, [r3, #8]
 80055b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055b8:	d107      	bne.n	80055ca <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	681a      	ldr	r2, [r3, #0]
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055c8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055d2:	d10f      	bne.n	80055f4 <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	681a      	ldr	r2, [r3, #0]
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80055e2:	601a      	str	r2, [r3, #0]
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	681a      	ldr	r2, [r3, #0]
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80055f2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	2201      	movs	r2, #1
 80055f8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	2200      	movs	r2, #0
 8005600:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005604:	2303      	movs	r3, #3
 8005606:	e010      	b.n	800562a <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005608:	693b      	ldr	r3, [r7, #16]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d101      	bne.n	8005612 <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 800560e:	2300      	movs	r3, #0
 8005610:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 8005612:	693b      	ldr	r3, [r7, #16]
 8005614:	3b01      	subs	r3, #1
 8005616:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	689a      	ldr	r2, [r3, #8]
 800561e:	68bb      	ldr	r3, [r7, #8]
 8005620:	4013      	ands	r3, r2
 8005622:	687a      	ldr	r2, [r7, #4]
 8005624:	429a      	cmp	r2, r3
 8005626:	d194      	bne.n	8005552 <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8005628:	2300      	movs	r3, #0
}
 800562a:	4618      	mov	r0, r3
 800562c:	3720      	adds	r7, #32
 800562e:	46bd      	mov	sp, r7
 8005630:	bd80      	pop	{r7, pc}
 8005632:	bf00      	nop
 8005634:	20000010 	.word	0x20000010

08005638 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b086      	sub	sp, #24
 800563c:	af02      	add	r7, sp, #8
 800563e:	60f8      	str	r0, [r7, #12]
 8005640:	60b9      	str	r1, [r7, #8]
 8005642:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800564c:	d111      	bne.n	8005672 <SPI_EndRxTransaction+0x3a>
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	689b      	ldr	r3, [r3, #8]
 8005652:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005656:	d004      	beq.n	8005662 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	689b      	ldr	r3, [r3, #8]
 800565c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005660:	d107      	bne.n	8005672 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	681a      	ldr	r2, [r3, #0]
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005670:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	9300      	str	r3, [sp, #0]
 8005676:	68bb      	ldr	r3, [r7, #8]
 8005678:	2200      	movs	r2, #0
 800567a:	2180      	movs	r1, #128	; 0x80
 800567c:	68f8      	ldr	r0, [r7, #12]
 800567e:	f7ff fec1 	bl	8005404 <SPI_WaitFlagStateUntilTimeout>
 8005682:	4603      	mov	r3, r0
 8005684:	2b00      	cmp	r3, #0
 8005686:	d007      	beq.n	8005698 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800568c:	f043 0220 	orr.w	r2, r3, #32
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005694:	2303      	movs	r3, #3
 8005696:	e023      	b.n	80056e0 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	685b      	ldr	r3, [r3, #4]
 800569c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80056a0:	d11d      	bne.n	80056de <SPI_EndRxTransaction+0xa6>
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	689b      	ldr	r3, [r3, #8]
 80056a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80056aa:	d004      	beq.n	80056b6 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	689b      	ldr	r3, [r3, #8]
 80056b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056b4:	d113      	bne.n	80056de <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	9300      	str	r3, [sp, #0]
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	2200      	movs	r2, #0
 80056be:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80056c2:	68f8      	ldr	r0, [r7, #12]
 80056c4:	f7ff ff26 	bl	8005514 <SPI_WaitFifoStateUntilTimeout>
 80056c8:	4603      	mov	r3, r0
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d007      	beq.n	80056de <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056d2:	f043 0220 	orr.w	r2, r3, #32
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80056da:	2303      	movs	r3, #3
 80056dc:	e000      	b.n	80056e0 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80056de:	2300      	movs	r3, #0
}
 80056e0:	4618      	mov	r0, r3
 80056e2:	3710      	adds	r7, #16
 80056e4:	46bd      	mov	sp, r7
 80056e6:	bd80      	pop	{r7, pc}

080056e8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b086      	sub	sp, #24
 80056ec:	af02      	add	r7, sp, #8
 80056ee:	60f8      	str	r0, [r7, #12]
 80056f0:	60b9      	str	r1, [r7, #8]
 80056f2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	9300      	str	r3, [sp, #0]
 80056f8:	68bb      	ldr	r3, [r7, #8]
 80056fa:	2200      	movs	r2, #0
 80056fc:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8005700:	68f8      	ldr	r0, [r7, #12]
 8005702:	f7ff ff07 	bl	8005514 <SPI_WaitFifoStateUntilTimeout>
 8005706:	4603      	mov	r3, r0
 8005708:	2b00      	cmp	r3, #0
 800570a:	d007      	beq.n	800571c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005710:	f043 0220 	orr.w	r2, r3, #32
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005718:	2303      	movs	r3, #3
 800571a:	e027      	b.n	800576c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	9300      	str	r3, [sp, #0]
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	2200      	movs	r2, #0
 8005724:	2180      	movs	r1, #128	; 0x80
 8005726:	68f8      	ldr	r0, [r7, #12]
 8005728:	f7ff fe6c 	bl	8005404 <SPI_WaitFlagStateUntilTimeout>
 800572c:	4603      	mov	r3, r0
 800572e:	2b00      	cmp	r3, #0
 8005730:	d007      	beq.n	8005742 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005736:	f043 0220 	orr.w	r2, r3, #32
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800573e:	2303      	movs	r3, #3
 8005740:	e014      	b.n	800576c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	9300      	str	r3, [sp, #0]
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	2200      	movs	r2, #0
 800574a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800574e:	68f8      	ldr	r0, [r7, #12]
 8005750:	f7ff fee0 	bl	8005514 <SPI_WaitFifoStateUntilTimeout>
 8005754:	4603      	mov	r3, r0
 8005756:	2b00      	cmp	r3, #0
 8005758:	d007      	beq.n	800576a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800575e:	f043 0220 	orr.w	r2, r3, #32
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005766:	2303      	movs	r3, #3
 8005768:	e000      	b.n	800576c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800576a:	2300      	movs	r3, #0
}
 800576c:	4618      	mov	r0, r3
 800576e:	3710      	adds	r7, #16
 8005770:	46bd      	mov	sp, r7
 8005772:	bd80      	pop	{r7, pc}

08005774 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b082      	sub	sp, #8
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d101      	bne.n	8005786 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005782:	2301      	movs	r3, #1
 8005784:	e040      	b.n	8005808 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800578a:	2b00      	cmp	r3, #0
 800578c:	d106      	bne.n	800579c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2200      	movs	r2, #0
 8005792:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005796:	6878      	ldr	r0, [r7, #4]
 8005798:	f7fb ff20 	bl	80015dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2224      	movs	r2, #36	; 0x24
 80057a0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	681a      	ldr	r2, [r3, #0]
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f022 0201 	bic.w	r2, r2, #1
 80057b0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	f000 fade 	bl	8005d74 <UART_SetConfig>
 80057b8:	4603      	mov	r3, r0
 80057ba:	2b01      	cmp	r3, #1
 80057bc:	d101      	bne.n	80057c2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80057be:	2301      	movs	r3, #1
 80057c0:	e022      	b.n	8005808 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d002      	beq.n	80057d0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80057ca:	6878      	ldr	r0, [r7, #4]
 80057cc:	f000 fd32 	bl	8006234 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	685a      	ldr	r2, [r3, #4]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80057de:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	689a      	ldr	r2, [r3, #8]
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80057ee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	681a      	ldr	r2, [r3, #0]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f042 0201 	orr.w	r2, r2, #1
 80057fe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005800:	6878      	ldr	r0, [r7, #4]
 8005802:	f000 fdb9 	bl	8006378 <UART_CheckIdleState>
 8005806:	4603      	mov	r3, r0
}
 8005808:	4618      	mov	r0, r3
 800580a:	3708      	adds	r7, #8
 800580c:	46bd      	mov	sp, r7
 800580e:	bd80      	pop	{r7, pc}

08005810 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b084      	sub	sp, #16
 8005814:	af00      	add	r7, sp, #0
 8005816:	60f8      	str	r0, [r7, #12]
 8005818:	60b9      	str	r1, [r7, #8]
 800581a:	4613      	mov	r3, r2
 800581c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005822:	2b20      	cmp	r3, #32
 8005824:	d166      	bne.n	80058f4 <HAL_UART_Transmit_DMA+0xe4>
  {
    if ((pData == NULL) || (Size == 0U))
 8005826:	68bb      	ldr	r3, [r7, #8]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d002      	beq.n	8005832 <HAL_UART_Transmit_DMA+0x22>
 800582c:	88fb      	ldrh	r3, [r7, #6]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d101      	bne.n	8005836 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8005832:	2301      	movs	r3, #1
 8005834:	e05f      	b.n	80058f6 <HAL_UART_Transmit_DMA+0xe6>
    }

    __HAL_LOCK(huart);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800583c:	2b01      	cmp	r3, #1
 800583e:	d101      	bne.n	8005844 <HAL_UART_Transmit_DMA+0x34>
 8005840:	2302      	movs	r3, #2
 8005842:	e058      	b.n	80058f6 <HAL_UART_Transmit_DMA+0xe6>
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	2201      	movs	r2, #1
 8005848:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	68ba      	ldr	r2, [r7, #8]
 8005850:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	88fa      	ldrh	r2, [r7, #6]
 8005856:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	88fa      	ldrh	r2, [r7, #6]
 800585e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	2200      	movs	r2, #0
 8005866:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	2221      	movs	r2, #33	; 0x21
 800586e:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmatx != NULL)
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005874:	2b00      	cmp	r3, #0
 8005876:	d02b      	beq.n	80058d0 <HAL_UART_Transmit_DMA+0xc0>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800587c:	4a20      	ldr	r2, [pc, #128]	; (8005900 <HAL_UART_Transmit_DMA+0xf0>)
 800587e:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005884:	4a1f      	ldr	r2, [pc, #124]	; (8005904 <HAL_UART_Transmit_DMA+0xf4>)
 8005886:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800588c:	4a1e      	ldr	r2, [pc, #120]	; (8005908 <HAL_UART_Transmit_DMA+0xf8>)
 800588e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005894:	2200      	movs	r2, #0
 8005896:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058a0:	4619      	mov	r1, r3
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	3328      	adds	r3, #40	; 0x28
 80058a8:	461a      	mov	r2, r3
 80058aa:	88fb      	ldrh	r3, [r7, #6]
 80058ac:	f7fc fdec 	bl	8002488 <HAL_DMA_Start_IT>
 80058b0:	4603      	mov	r3, r0
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d00c      	beq.n	80058d0 <HAL_UART_Transmit_DMA+0xc0>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	2210      	movs	r2, #16
 80058ba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2200      	movs	r2, #0
 80058c2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	2220      	movs	r2, #32
 80058ca:	679a      	str	r2, [r3, #120]	; 0x78

        return HAL_ERROR;
 80058cc:	2301      	movs	r3, #1
 80058ce:	e012      	b.n	80058f6 <HAL_UART_Transmit_DMA+0xe6>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	2240      	movs	r2, #64	; 0x40
 80058d6:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	2200      	movs	r2, #0
 80058dc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	689a      	ldr	r2, [r3, #8]
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80058ee:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 80058f0:	2300      	movs	r3, #0
 80058f2:	e000      	b.n	80058f6 <HAL_UART_Transmit_DMA+0xe6>
  }
  else
  {
    return HAL_BUSY;
 80058f4:	2302      	movs	r3, #2
  }
}
 80058f6:	4618      	mov	r0, r3
 80058f8:	3710      	adds	r7, #16
 80058fa:	46bd      	mov	sp, r7
 80058fc:	bd80      	pop	{r7, pc}
 80058fe:	bf00      	nop
 8005900:	0800658b 	.word	0x0800658b
 8005904:	080065db 	.word	0x080065db
 8005908:	080065f7 	.word	0x080065f7

0800590c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b088      	sub	sp, #32
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	69db      	ldr	r3, [r3, #28]
 800591a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	689b      	ldr	r3, [r3, #8]
 800592a:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800592c:	69fa      	ldr	r2, [r7, #28]
 800592e:	f640 030f 	movw	r3, #2063	; 0x80f
 8005932:	4013      	ands	r3, r2
 8005934:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8005936:	693b      	ldr	r3, [r7, #16]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d113      	bne.n	8005964 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800593c:	69fb      	ldr	r3, [r7, #28]
 800593e:	f003 0320 	and.w	r3, r3, #32
 8005942:	2b00      	cmp	r3, #0
 8005944:	d00e      	beq.n	8005964 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005946:	69bb      	ldr	r3, [r7, #24]
 8005948:	f003 0320 	and.w	r3, r3, #32
 800594c:	2b00      	cmp	r3, #0
 800594e:	d009      	beq.n	8005964 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005954:	2b00      	cmp	r3, #0
 8005956:	f000 81cd 	beq.w	8005cf4 <HAL_UART_IRQHandler+0x3e8>
      {
        huart->RxISR(huart);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800595e:	6878      	ldr	r0, [r7, #4]
 8005960:	4798      	blx	r3
      }
      return;
 8005962:	e1c7      	b.n	8005cf4 <HAL_UART_IRQHandler+0x3e8>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005964:	693b      	ldr	r3, [r7, #16]
 8005966:	2b00      	cmp	r3, #0
 8005968:	f000 80e3 	beq.w	8005b32 <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800596c:	697b      	ldr	r3, [r7, #20]
 800596e:	f003 0301 	and.w	r3, r3, #1
 8005972:	2b00      	cmp	r3, #0
 8005974:	d105      	bne.n	8005982 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005976:	69ba      	ldr	r2, [r7, #24]
 8005978:	4ba5      	ldr	r3, [pc, #660]	; (8005c10 <HAL_UART_IRQHandler+0x304>)
 800597a:	4013      	ands	r3, r2
 800597c:	2b00      	cmp	r3, #0
 800597e:	f000 80d8 	beq.w	8005b32 <HAL_UART_IRQHandler+0x226>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005982:	69fb      	ldr	r3, [r7, #28]
 8005984:	f003 0301 	and.w	r3, r3, #1
 8005988:	2b00      	cmp	r3, #0
 800598a:	d010      	beq.n	80059ae <HAL_UART_IRQHandler+0xa2>
 800598c:	69bb      	ldr	r3, [r7, #24]
 800598e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005992:	2b00      	cmp	r3, #0
 8005994:	d00b      	beq.n	80059ae <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	2201      	movs	r2, #1
 800599c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80059a4:	f043 0201 	orr.w	r2, r3, #1
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80059ae:	69fb      	ldr	r3, [r7, #28]
 80059b0:	f003 0302 	and.w	r3, r3, #2
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d010      	beq.n	80059da <HAL_UART_IRQHandler+0xce>
 80059b8:	697b      	ldr	r3, [r7, #20]
 80059ba:	f003 0301 	and.w	r3, r3, #1
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d00b      	beq.n	80059da <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	2202      	movs	r2, #2
 80059c8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80059d0:	f043 0204 	orr.w	r2, r3, #4
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80059da:	69fb      	ldr	r3, [r7, #28]
 80059dc:	f003 0304 	and.w	r3, r3, #4
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d010      	beq.n	8005a06 <HAL_UART_IRQHandler+0xfa>
 80059e4:	697b      	ldr	r3, [r7, #20]
 80059e6:	f003 0301 	and.w	r3, r3, #1
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d00b      	beq.n	8005a06 <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	2204      	movs	r2, #4
 80059f4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80059fc:	f043 0202 	orr.w	r2, r3, #2
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005a06:	69fb      	ldr	r3, [r7, #28]
 8005a08:	f003 0308 	and.w	r3, r3, #8
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d015      	beq.n	8005a3c <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005a10:	69bb      	ldr	r3, [r7, #24]
 8005a12:	f003 0320 	and.w	r3, r3, #32
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d104      	bne.n	8005a24 <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005a1a:	697b      	ldr	r3, [r7, #20]
 8005a1c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d00b      	beq.n	8005a3c <HAL_UART_IRQHandler+0x130>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	2208      	movs	r2, #8
 8005a2a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005a32:	f043 0208 	orr.w	r2, r3, #8
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005a3c:	69fb      	ldr	r3, [r7, #28]
 8005a3e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d011      	beq.n	8005a6a <HAL_UART_IRQHandler+0x15e>
 8005a46:	69bb      	ldr	r3, [r7, #24]
 8005a48:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d00c      	beq.n	8005a6a <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005a58:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005a60:	f043 0220 	orr.w	r2, r3, #32
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	f000 8141 	beq.w	8005cf8 <HAL_UART_IRQHandler+0x3ec>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005a76:	69fb      	ldr	r3, [r7, #28]
 8005a78:	f003 0320 	and.w	r3, r3, #32
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d00c      	beq.n	8005a9a <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005a80:	69bb      	ldr	r3, [r7, #24]
 8005a82:	f003 0320 	and.w	r3, r3, #32
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d007      	beq.n	8005a9a <HAL_UART_IRQHandler+0x18e>
      {
        if (huart->RxISR != NULL)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d003      	beq.n	8005a9a <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005a96:	6878      	ldr	r0, [r7, #4]
 8005a98:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005aa0:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	689b      	ldr	r3, [r3, #8]
 8005aa8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005aac:	2b40      	cmp	r3, #64	; 0x40
 8005aae:	d004      	beq.n	8005aba <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d031      	beq.n	8005b1e <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005aba:	6878      	ldr	r0, [r7, #4]
 8005abc:	f000 fd36 	bl	800652c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	689b      	ldr	r3, [r3, #8]
 8005ac6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005aca:	2b40      	cmp	r3, #64	; 0x40
 8005acc:	d123      	bne.n	8005b16 <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	689a      	ldr	r2, [r3, #8]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005adc:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d013      	beq.n	8005b0e <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005aea:	4a4a      	ldr	r2, [pc, #296]	; (8005c14 <HAL_UART_IRQHandler+0x308>)
 8005aec:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005af2:	4618      	mov	r0, r3
 8005af4:	f7fc fd98 	bl	8002628 <HAL_DMA_Abort_IT>
 8005af8:	4603      	mov	r3, r0
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d017      	beq.n	8005b2e <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b04:	687a      	ldr	r2, [r7, #4]
 8005b06:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8005b08:	4610      	mov	r0, r2
 8005b0a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b0c:	e00f      	b.n	8005b2e <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005b0e:	6878      	ldr	r0, [r7, #4]
 8005b10:	f000 f910 	bl	8005d34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b14:	e00b      	b.n	8005b2e <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005b16:	6878      	ldr	r0, [r7, #4]
 8005b18:	f000 f90c 	bl	8005d34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b1c:	e007      	b.n	8005b2e <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005b1e:	6878      	ldr	r0, [r7, #4]
 8005b20:	f000 f908 	bl	8005d34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2200      	movs	r2, #0
 8005b28:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8005b2c:	e0e4      	b.n	8005cf8 <HAL_UART_IRQHandler+0x3ec>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b2e:	bf00      	nop
    return;
 8005b30:	e0e2      	b.n	8005cf8 <HAL_UART_IRQHandler+0x3ec>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b36:	2b01      	cmp	r3, #1
 8005b38:	f040 80a7 	bne.w	8005c8a <HAL_UART_IRQHandler+0x37e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005b3c:	69fb      	ldr	r3, [r7, #28]
 8005b3e:	f003 0310 	and.w	r3, r3, #16
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	f000 80a1 	beq.w	8005c8a <HAL_UART_IRQHandler+0x37e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005b48:	69bb      	ldr	r3, [r7, #24]
 8005b4a:	f003 0310 	and.w	r3, r3, #16
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	f000 809b 	beq.w	8005c8a <HAL_UART_IRQHandler+0x37e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	2210      	movs	r2, #16
 8005b5a:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	689b      	ldr	r3, [r3, #8]
 8005b62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b66:	2b40      	cmp	r3, #64	; 0x40
 8005b68:	d156      	bne.n	8005c18 <HAL_UART_IRQHandler+0x30c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	685b      	ldr	r3, [r3, #4]
 8005b72:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 8005b74:	893b      	ldrh	r3, [r7, #8]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	f000 80c0 	beq.w	8005cfc <HAL_UART_IRQHandler+0x3f0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005b82:	893a      	ldrh	r2, [r7, #8]
 8005b84:	429a      	cmp	r2, r3
 8005b86:	f080 80b9 	bcs.w	8005cfc <HAL_UART_IRQHandler+0x3f0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	893a      	ldrh	r2, [r7, #8]
 8005b8e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b96:	69db      	ldr	r3, [r3, #28]
 8005b98:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b9c:	d02a      	beq.n	8005bf4 <HAL_UART_IRQHandler+0x2e8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	681a      	ldr	r2, [r3, #0]
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005bac:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	689a      	ldr	r2, [r3, #8]
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f022 0201 	bic.w	r2, r2, #1
 8005bbc:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	689a      	ldr	r2, [r3, #8]
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005bcc:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2220      	movs	r2, #32
 8005bd2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	681a      	ldr	r2, [r3, #0]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f022 0210 	bic.w	r2, r2, #16
 8005be8:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bee:	4618      	mov	r0, r3
 8005bf0:	f7fc fcaa 	bl	8002548 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005c00:	b29b      	uxth	r3, r3
 8005c02:	1ad3      	subs	r3, r2, r3
 8005c04:	b29b      	uxth	r3, r3
 8005c06:	4619      	mov	r1, r3
 8005c08:	6878      	ldr	r0, [r7, #4]
 8005c0a:	f000 f89d 	bl	8005d48 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005c0e:	e075      	b.n	8005cfc <HAL_UART_IRQHandler+0x3f0>
 8005c10:	04000120 	.word	0x04000120
 8005c14:	08006673 	.word	0x08006673
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005c24:	b29b      	uxth	r3, r3
 8005c26:	1ad3      	subs	r3, r2, r3
 8005c28:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005c30:	b29b      	uxth	r3, r3
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d064      	beq.n	8005d00 <HAL_UART_IRQHandler+0x3f4>
          && (nb_rx_data > 0U))
 8005c36:	897b      	ldrh	r3, [r7, #10]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d061      	beq.n	8005d00 <HAL_UART_IRQHandler+0x3f4>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	681a      	ldr	r2, [r3, #0]
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005c4a:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	689a      	ldr	r2, [r3, #8]
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f022 0201 	bic.w	r2, r2, #1
 8005c5a:	609a      	str	r2, [r3, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2220      	movs	r2, #32
 8005c60:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	2200      	movs	r2, #0
 8005c66:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	681a      	ldr	r2, [r3, #0]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f022 0210 	bic.w	r2, r2, #16
 8005c7c:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005c7e:	897b      	ldrh	r3, [r7, #10]
 8005c80:	4619      	mov	r1, r3
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	f000 f860 	bl	8005d48 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005c88:	e03a      	b.n	8005d00 <HAL_UART_IRQHandler+0x3f4>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005c8a:	69fb      	ldr	r3, [r7, #28]
 8005c8c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d00d      	beq.n	8005cb0 <HAL_UART_IRQHandler+0x3a4>
 8005c94:	697b      	ldr	r3, [r7, #20]
 8005c96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d008      	beq.n	8005cb0 <HAL_UART_IRQHandler+0x3a4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005ca6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005ca8:	6878      	ldr	r0, [r7, #4]
 8005caa:	f000 f859 	bl	8005d60 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005cae:	e02a      	b.n	8005d06 <HAL_UART_IRQHandler+0x3fa>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005cb0:	69fb      	ldr	r3, [r7, #28]
 8005cb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d00d      	beq.n	8005cd6 <HAL_UART_IRQHandler+0x3ca>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005cba:	69bb      	ldr	r3, [r7, #24]
 8005cbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d008      	beq.n	8005cd6 <HAL_UART_IRQHandler+0x3ca>
  {
    if (huart->TxISR != NULL)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d01b      	beq.n	8005d04 <HAL_UART_IRQHandler+0x3f8>
    {
      huart->TxISR(huart);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005cd0:	6878      	ldr	r0, [r7, #4]
 8005cd2:	4798      	blx	r3
    }
    return;
 8005cd4:	e016      	b.n	8005d04 <HAL_UART_IRQHandler+0x3f8>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005cd6:	69fb      	ldr	r3, [r7, #28]
 8005cd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d012      	beq.n	8005d06 <HAL_UART_IRQHandler+0x3fa>
 8005ce0:	69bb      	ldr	r3, [r7, #24]
 8005ce2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d00d      	beq.n	8005d06 <HAL_UART_IRQHandler+0x3fa>
  {
    UART_EndTransmit_IT(huart);
 8005cea:	6878      	ldr	r0, [r7, #4]
 8005cec:	f000 fcd7 	bl	800669e <UART_EndTransmit_IT>
    return;
 8005cf0:	bf00      	nop
 8005cf2:	e008      	b.n	8005d06 <HAL_UART_IRQHandler+0x3fa>
      return;
 8005cf4:	bf00      	nop
 8005cf6:	e006      	b.n	8005d06 <HAL_UART_IRQHandler+0x3fa>
    return;
 8005cf8:	bf00      	nop
 8005cfa:	e004      	b.n	8005d06 <HAL_UART_IRQHandler+0x3fa>
      return;
 8005cfc:	bf00      	nop
 8005cfe:	e002      	b.n	8005d06 <HAL_UART_IRQHandler+0x3fa>
      return;
 8005d00:	bf00      	nop
 8005d02:	e000      	b.n	8005d06 <HAL_UART_IRQHandler+0x3fa>
    return;
 8005d04:	bf00      	nop
  }

}
 8005d06:	3720      	adds	r7, #32
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	bd80      	pop	{r7, pc}

08005d0c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b083      	sub	sp, #12
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005d14:	bf00      	nop
 8005d16:	370c      	adds	r7, #12
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1e:	4770      	bx	lr

08005d20 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005d20:	b480      	push	{r7}
 8005d22:	b083      	sub	sp, #12
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8005d28:	bf00      	nop
 8005d2a:	370c      	adds	r7, #12
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d32:	4770      	bx	lr

08005d34 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005d34:	b480      	push	{r7}
 8005d36:	b083      	sub	sp, #12
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005d3c:	bf00      	nop
 8005d3e:	370c      	adds	r7, #12
 8005d40:	46bd      	mov	sp, r7
 8005d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d46:	4770      	bx	lr

08005d48 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005d48:	b480      	push	{r7}
 8005d4a:	b083      	sub	sp, #12
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
 8005d50:	460b      	mov	r3, r1
 8005d52:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005d54:	bf00      	nop
 8005d56:	370c      	adds	r7, #12
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5e:	4770      	bx	lr

08005d60 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005d60:	b480      	push	{r7}
 8005d62:	b083      	sub	sp, #12
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005d68:	bf00      	nop
 8005d6a:	370c      	adds	r7, #12
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d72:	4770      	bx	lr

08005d74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b088      	sub	sp, #32
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	689a      	ldr	r2, [r3, #8]
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	691b      	ldr	r3, [r3, #16]
 8005d88:	431a      	orrs	r2, r3
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	695b      	ldr	r3, [r3, #20]
 8005d8e:	431a      	orrs	r2, r3
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	69db      	ldr	r3, [r3, #28]
 8005d94:	4313      	orrs	r3, r2
 8005d96:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	681a      	ldr	r2, [r3, #0]
 8005d9e:	4bb1      	ldr	r3, [pc, #708]	; (8006064 <UART_SetConfig+0x2f0>)
 8005da0:	4013      	ands	r3, r2
 8005da2:	687a      	ldr	r2, [r7, #4]
 8005da4:	6812      	ldr	r2, [r2, #0]
 8005da6:	6979      	ldr	r1, [r7, #20]
 8005da8:	430b      	orrs	r3, r1
 8005daa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	685b      	ldr	r3, [r3, #4]
 8005db2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	68da      	ldr	r2, [r3, #12]
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	430a      	orrs	r2, r1
 8005dc0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	699b      	ldr	r3, [r3, #24]
 8005dc6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6a1b      	ldr	r3, [r3, #32]
 8005dcc:	697a      	ldr	r2, [r7, #20]
 8005dce:	4313      	orrs	r3, r2
 8005dd0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	689b      	ldr	r3, [r3, #8]
 8005dd8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	697a      	ldr	r2, [r7, #20]
 8005de2:	430a      	orrs	r2, r1
 8005de4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	4a9f      	ldr	r2, [pc, #636]	; (8006068 <UART_SetConfig+0x2f4>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d121      	bne.n	8005e34 <UART_SetConfig+0xc0>
 8005df0:	4b9e      	ldr	r3, [pc, #632]	; (800606c <UART_SetConfig+0x2f8>)
 8005df2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005df6:	f003 0303 	and.w	r3, r3, #3
 8005dfa:	2b03      	cmp	r3, #3
 8005dfc:	d816      	bhi.n	8005e2c <UART_SetConfig+0xb8>
 8005dfe:	a201      	add	r2, pc, #4	; (adr r2, 8005e04 <UART_SetConfig+0x90>)
 8005e00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e04:	08005e15 	.word	0x08005e15
 8005e08:	08005e21 	.word	0x08005e21
 8005e0c:	08005e1b 	.word	0x08005e1b
 8005e10:	08005e27 	.word	0x08005e27
 8005e14:	2301      	movs	r3, #1
 8005e16:	77fb      	strb	r3, [r7, #31]
 8005e18:	e151      	b.n	80060be <UART_SetConfig+0x34a>
 8005e1a:	2302      	movs	r3, #2
 8005e1c:	77fb      	strb	r3, [r7, #31]
 8005e1e:	e14e      	b.n	80060be <UART_SetConfig+0x34a>
 8005e20:	2304      	movs	r3, #4
 8005e22:	77fb      	strb	r3, [r7, #31]
 8005e24:	e14b      	b.n	80060be <UART_SetConfig+0x34a>
 8005e26:	2308      	movs	r3, #8
 8005e28:	77fb      	strb	r3, [r7, #31]
 8005e2a:	e148      	b.n	80060be <UART_SetConfig+0x34a>
 8005e2c:	2310      	movs	r3, #16
 8005e2e:	77fb      	strb	r3, [r7, #31]
 8005e30:	bf00      	nop
 8005e32:	e144      	b.n	80060be <UART_SetConfig+0x34a>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4a8d      	ldr	r2, [pc, #564]	; (8006070 <UART_SetConfig+0x2fc>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d134      	bne.n	8005ea8 <UART_SetConfig+0x134>
 8005e3e:	4b8b      	ldr	r3, [pc, #556]	; (800606c <UART_SetConfig+0x2f8>)
 8005e40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e44:	f003 030c 	and.w	r3, r3, #12
 8005e48:	2b0c      	cmp	r3, #12
 8005e4a:	d829      	bhi.n	8005ea0 <UART_SetConfig+0x12c>
 8005e4c:	a201      	add	r2, pc, #4	; (adr r2, 8005e54 <UART_SetConfig+0xe0>)
 8005e4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e52:	bf00      	nop
 8005e54:	08005e89 	.word	0x08005e89
 8005e58:	08005ea1 	.word	0x08005ea1
 8005e5c:	08005ea1 	.word	0x08005ea1
 8005e60:	08005ea1 	.word	0x08005ea1
 8005e64:	08005e95 	.word	0x08005e95
 8005e68:	08005ea1 	.word	0x08005ea1
 8005e6c:	08005ea1 	.word	0x08005ea1
 8005e70:	08005ea1 	.word	0x08005ea1
 8005e74:	08005e8f 	.word	0x08005e8f
 8005e78:	08005ea1 	.word	0x08005ea1
 8005e7c:	08005ea1 	.word	0x08005ea1
 8005e80:	08005ea1 	.word	0x08005ea1
 8005e84:	08005e9b 	.word	0x08005e9b
 8005e88:	2300      	movs	r3, #0
 8005e8a:	77fb      	strb	r3, [r7, #31]
 8005e8c:	e117      	b.n	80060be <UART_SetConfig+0x34a>
 8005e8e:	2302      	movs	r3, #2
 8005e90:	77fb      	strb	r3, [r7, #31]
 8005e92:	e114      	b.n	80060be <UART_SetConfig+0x34a>
 8005e94:	2304      	movs	r3, #4
 8005e96:	77fb      	strb	r3, [r7, #31]
 8005e98:	e111      	b.n	80060be <UART_SetConfig+0x34a>
 8005e9a:	2308      	movs	r3, #8
 8005e9c:	77fb      	strb	r3, [r7, #31]
 8005e9e:	e10e      	b.n	80060be <UART_SetConfig+0x34a>
 8005ea0:	2310      	movs	r3, #16
 8005ea2:	77fb      	strb	r3, [r7, #31]
 8005ea4:	bf00      	nop
 8005ea6:	e10a      	b.n	80060be <UART_SetConfig+0x34a>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	4a71      	ldr	r2, [pc, #452]	; (8006074 <UART_SetConfig+0x300>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d120      	bne.n	8005ef4 <UART_SetConfig+0x180>
 8005eb2:	4b6e      	ldr	r3, [pc, #440]	; (800606c <UART_SetConfig+0x2f8>)
 8005eb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005eb8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005ebc:	2b10      	cmp	r3, #16
 8005ebe:	d00f      	beq.n	8005ee0 <UART_SetConfig+0x16c>
 8005ec0:	2b10      	cmp	r3, #16
 8005ec2:	d802      	bhi.n	8005eca <UART_SetConfig+0x156>
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d005      	beq.n	8005ed4 <UART_SetConfig+0x160>
 8005ec8:	e010      	b.n	8005eec <UART_SetConfig+0x178>
 8005eca:	2b20      	cmp	r3, #32
 8005ecc:	d005      	beq.n	8005eda <UART_SetConfig+0x166>
 8005ece:	2b30      	cmp	r3, #48	; 0x30
 8005ed0:	d009      	beq.n	8005ee6 <UART_SetConfig+0x172>
 8005ed2:	e00b      	b.n	8005eec <UART_SetConfig+0x178>
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	77fb      	strb	r3, [r7, #31]
 8005ed8:	e0f1      	b.n	80060be <UART_SetConfig+0x34a>
 8005eda:	2302      	movs	r3, #2
 8005edc:	77fb      	strb	r3, [r7, #31]
 8005ede:	e0ee      	b.n	80060be <UART_SetConfig+0x34a>
 8005ee0:	2304      	movs	r3, #4
 8005ee2:	77fb      	strb	r3, [r7, #31]
 8005ee4:	e0eb      	b.n	80060be <UART_SetConfig+0x34a>
 8005ee6:	2308      	movs	r3, #8
 8005ee8:	77fb      	strb	r3, [r7, #31]
 8005eea:	e0e8      	b.n	80060be <UART_SetConfig+0x34a>
 8005eec:	2310      	movs	r3, #16
 8005eee:	77fb      	strb	r3, [r7, #31]
 8005ef0:	bf00      	nop
 8005ef2:	e0e4      	b.n	80060be <UART_SetConfig+0x34a>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4a5f      	ldr	r2, [pc, #380]	; (8006078 <UART_SetConfig+0x304>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d120      	bne.n	8005f40 <UART_SetConfig+0x1cc>
 8005efe:	4b5b      	ldr	r3, [pc, #364]	; (800606c <UART_SetConfig+0x2f8>)
 8005f00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f04:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005f08:	2b40      	cmp	r3, #64	; 0x40
 8005f0a:	d00f      	beq.n	8005f2c <UART_SetConfig+0x1b8>
 8005f0c:	2b40      	cmp	r3, #64	; 0x40
 8005f0e:	d802      	bhi.n	8005f16 <UART_SetConfig+0x1a2>
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d005      	beq.n	8005f20 <UART_SetConfig+0x1ac>
 8005f14:	e010      	b.n	8005f38 <UART_SetConfig+0x1c4>
 8005f16:	2b80      	cmp	r3, #128	; 0x80
 8005f18:	d005      	beq.n	8005f26 <UART_SetConfig+0x1b2>
 8005f1a:	2bc0      	cmp	r3, #192	; 0xc0
 8005f1c:	d009      	beq.n	8005f32 <UART_SetConfig+0x1be>
 8005f1e:	e00b      	b.n	8005f38 <UART_SetConfig+0x1c4>
 8005f20:	2300      	movs	r3, #0
 8005f22:	77fb      	strb	r3, [r7, #31]
 8005f24:	e0cb      	b.n	80060be <UART_SetConfig+0x34a>
 8005f26:	2302      	movs	r3, #2
 8005f28:	77fb      	strb	r3, [r7, #31]
 8005f2a:	e0c8      	b.n	80060be <UART_SetConfig+0x34a>
 8005f2c:	2304      	movs	r3, #4
 8005f2e:	77fb      	strb	r3, [r7, #31]
 8005f30:	e0c5      	b.n	80060be <UART_SetConfig+0x34a>
 8005f32:	2308      	movs	r3, #8
 8005f34:	77fb      	strb	r3, [r7, #31]
 8005f36:	e0c2      	b.n	80060be <UART_SetConfig+0x34a>
 8005f38:	2310      	movs	r3, #16
 8005f3a:	77fb      	strb	r3, [r7, #31]
 8005f3c:	bf00      	nop
 8005f3e:	e0be      	b.n	80060be <UART_SetConfig+0x34a>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4a4d      	ldr	r2, [pc, #308]	; (800607c <UART_SetConfig+0x308>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d124      	bne.n	8005f94 <UART_SetConfig+0x220>
 8005f4a:	4b48      	ldr	r3, [pc, #288]	; (800606c <UART_SetConfig+0x2f8>)
 8005f4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f50:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f54:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f58:	d012      	beq.n	8005f80 <UART_SetConfig+0x20c>
 8005f5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f5e:	d802      	bhi.n	8005f66 <UART_SetConfig+0x1f2>
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d007      	beq.n	8005f74 <UART_SetConfig+0x200>
 8005f64:	e012      	b.n	8005f8c <UART_SetConfig+0x218>
 8005f66:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f6a:	d006      	beq.n	8005f7a <UART_SetConfig+0x206>
 8005f6c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005f70:	d009      	beq.n	8005f86 <UART_SetConfig+0x212>
 8005f72:	e00b      	b.n	8005f8c <UART_SetConfig+0x218>
 8005f74:	2300      	movs	r3, #0
 8005f76:	77fb      	strb	r3, [r7, #31]
 8005f78:	e0a1      	b.n	80060be <UART_SetConfig+0x34a>
 8005f7a:	2302      	movs	r3, #2
 8005f7c:	77fb      	strb	r3, [r7, #31]
 8005f7e:	e09e      	b.n	80060be <UART_SetConfig+0x34a>
 8005f80:	2304      	movs	r3, #4
 8005f82:	77fb      	strb	r3, [r7, #31]
 8005f84:	e09b      	b.n	80060be <UART_SetConfig+0x34a>
 8005f86:	2308      	movs	r3, #8
 8005f88:	77fb      	strb	r3, [r7, #31]
 8005f8a:	e098      	b.n	80060be <UART_SetConfig+0x34a>
 8005f8c:	2310      	movs	r3, #16
 8005f8e:	77fb      	strb	r3, [r7, #31]
 8005f90:	bf00      	nop
 8005f92:	e094      	b.n	80060be <UART_SetConfig+0x34a>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a39      	ldr	r2, [pc, #228]	; (8006080 <UART_SetConfig+0x30c>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d124      	bne.n	8005fe8 <UART_SetConfig+0x274>
 8005f9e:	4b33      	ldr	r3, [pc, #204]	; (800606c <UART_SetConfig+0x2f8>)
 8005fa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fa4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005fa8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005fac:	d012      	beq.n	8005fd4 <UART_SetConfig+0x260>
 8005fae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005fb2:	d802      	bhi.n	8005fba <UART_SetConfig+0x246>
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d007      	beq.n	8005fc8 <UART_SetConfig+0x254>
 8005fb8:	e012      	b.n	8005fe0 <UART_SetConfig+0x26c>
 8005fba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005fbe:	d006      	beq.n	8005fce <UART_SetConfig+0x25a>
 8005fc0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005fc4:	d009      	beq.n	8005fda <UART_SetConfig+0x266>
 8005fc6:	e00b      	b.n	8005fe0 <UART_SetConfig+0x26c>
 8005fc8:	2301      	movs	r3, #1
 8005fca:	77fb      	strb	r3, [r7, #31]
 8005fcc:	e077      	b.n	80060be <UART_SetConfig+0x34a>
 8005fce:	2302      	movs	r3, #2
 8005fd0:	77fb      	strb	r3, [r7, #31]
 8005fd2:	e074      	b.n	80060be <UART_SetConfig+0x34a>
 8005fd4:	2304      	movs	r3, #4
 8005fd6:	77fb      	strb	r3, [r7, #31]
 8005fd8:	e071      	b.n	80060be <UART_SetConfig+0x34a>
 8005fda:	2308      	movs	r3, #8
 8005fdc:	77fb      	strb	r3, [r7, #31]
 8005fde:	e06e      	b.n	80060be <UART_SetConfig+0x34a>
 8005fe0:	2310      	movs	r3, #16
 8005fe2:	77fb      	strb	r3, [r7, #31]
 8005fe4:	bf00      	nop
 8005fe6:	e06a      	b.n	80060be <UART_SetConfig+0x34a>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	4a25      	ldr	r2, [pc, #148]	; (8006084 <UART_SetConfig+0x310>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d124      	bne.n	800603c <UART_SetConfig+0x2c8>
 8005ff2:	4b1e      	ldr	r3, [pc, #120]	; (800606c <UART_SetConfig+0x2f8>)
 8005ff4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ff8:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8005ffc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006000:	d012      	beq.n	8006028 <UART_SetConfig+0x2b4>
 8006002:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006006:	d802      	bhi.n	800600e <UART_SetConfig+0x29a>
 8006008:	2b00      	cmp	r3, #0
 800600a:	d007      	beq.n	800601c <UART_SetConfig+0x2a8>
 800600c:	e012      	b.n	8006034 <UART_SetConfig+0x2c0>
 800600e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006012:	d006      	beq.n	8006022 <UART_SetConfig+0x2ae>
 8006014:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006018:	d009      	beq.n	800602e <UART_SetConfig+0x2ba>
 800601a:	e00b      	b.n	8006034 <UART_SetConfig+0x2c0>
 800601c:	2300      	movs	r3, #0
 800601e:	77fb      	strb	r3, [r7, #31]
 8006020:	e04d      	b.n	80060be <UART_SetConfig+0x34a>
 8006022:	2302      	movs	r3, #2
 8006024:	77fb      	strb	r3, [r7, #31]
 8006026:	e04a      	b.n	80060be <UART_SetConfig+0x34a>
 8006028:	2304      	movs	r3, #4
 800602a:	77fb      	strb	r3, [r7, #31]
 800602c:	e047      	b.n	80060be <UART_SetConfig+0x34a>
 800602e:	2308      	movs	r3, #8
 8006030:	77fb      	strb	r3, [r7, #31]
 8006032:	e044      	b.n	80060be <UART_SetConfig+0x34a>
 8006034:	2310      	movs	r3, #16
 8006036:	77fb      	strb	r3, [r7, #31]
 8006038:	bf00      	nop
 800603a:	e040      	b.n	80060be <UART_SetConfig+0x34a>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	4a11      	ldr	r2, [pc, #68]	; (8006088 <UART_SetConfig+0x314>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d139      	bne.n	80060ba <UART_SetConfig+0x346>
 8006046:	4b09      	ldr	r3, [pc, #36]	; (800606c <UART_SetConfig+0x2f8>)
 8006048:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800604c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006050:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006054:	d027      	beq.n	80060a6 <UART_SetConfig+0x332>
 8006056:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800605a:	d817      	bhi.n	800608c <UART_SetConfig+0x318>
 800605c:	2b00      	cmp	r3, #0
 800605e:	d01c      	beq.n	800609a <UART_SetConfig+0x326>
 8006060:	e027      	b.n	80060b2 <UART_SetConfig+0x33e>
 8006062:	bf00      	nop
 8006064:	efff69f3 	.word	0xefff69f3
 8006068:	40011000 	.word	0x40011000
 800606c:	40023800 	.word	0x40023800
 8006070:	40004400 	.word	0x40004400
 8006074:	40004800 	.word	0x40004800
 8006078:	40004c00 	.word	0x40004c00
 800607c:	40005000 	.word	0x40005000
 8006080:	40011400 	.word	0x40011400
 8006084:	40007800 	.word	0x40007800
 8006088:	40007c00 	.word	0x40007c00
 800608c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006090:	d006      	beq.n	80060a0 <UART_SetConfig+0x32c>
 8006092:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006096:	d009      	beq.n	80060ac <UART_SetConfig+0x338>
 8006098:	e00b      	b.n	80060b2 <UART_SetConfig+0x33e>
 800609a:	2300      	movs	r3, #0
 800609c:	77fb      	strb	r3, [r7, #31]
 800609e:	e00e      	b.n	80060be <UART_SetConfig+0x34a>
 80060a0:	2302      	movs	r3, #2
 80060a2:	77fb      	strb	r3, [r7, #31]
 80060a4:	e00b      	b.n	80060be <UART_SetConfig+0x34a>
 80060a6:	2304      	movs	r3, #4
 80060a8:	77fb      	strb	r3, [r7, #31]
 80060aa:	e008      	b.n	80060be <UART_SetConfig+0x34a>
 80060ac:	2308      	movs	r3, #8
 80060ae:	77fb      	strb	r3, [r7, #31]
 80060b0:	e005      	b.n	80060be <UART_SetConfig+0x34a>
 80060b2:	2310      	movs	r3, #16
 80060b4:	77fb      	strb	r3, [r7, #31]
 80060b6:	bf00      	nop
 80060b8:	e001      	b.n	80060be <UART_SetConfig+0x34a>
 80060ba:	2310      	movs	r3, #16
 80060bc:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	69db      	ldr	r3, [r3, #28]
 80060c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80060c6:	d15b      	bne.n	8006180 <UART_SetConfig+0x40c>
  {
    switch (clocksource)
 80060c8:	7ffb      	ldrb	r3, [r7, #31]
 80060ca:	2b08      	cmp	r3, #8
 80060cc:	d827      	bhi.n	800611e <UART_SetConfig+0x3aa>
 80060ce:	a201      	add	r2, pc, #4	; (adr r2, 80060d4 <UART_SetConfig+0x360>)
 80060d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060d4:	080060f9 	.word	0x080060f9
 80060d8:	08006101 	.word	0x08006101
 80060dc:	08006109 	.word	0x08006109
 80060e0:	0800611f 	.word	0x0800611f
 80060e4:	0800610f 	.word	0x0800610f
 80060e8:	0800611f 	.word	0x0800611f
 80060ec:	0800611f 	.word	0x0800611f
 80060f0:	0800611f 	.word	0x0800611f
 80060f4:	08006117 	.word	0x08006117
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80060f8:	f7fd fbe2 	bl	80038c0 <HAL_RCC_GetPCLK1Freq>
 80060fc:	61b8      	str	r0, [r7, #24]
        break;
 80060fe:	e013      	b.n	8006128 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006100:	f7fd fbf2 	bl	80038e8 <HAL_RCC_GetPCLK2Freq>
 8006104:	61b8      	str	r0, [r7, #24]
        break;
 8006106:	e00f      	b.n	8006128 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006108:	4b49      	ldr	r3, [pc, #292]	; (8006230 <UART_SetConfig+0x4bc>)
 800610a:	61bb      	str	r3, [r7, #24]
        break;
 800610c:	e00c      	b.n	8006128 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800610e:	f7fd faf3 	bl	80036f8 <HAL_RCC_GetSysClockFreq>
 8006112:	61b8      	str	r0, [r7, #24]
        break;
 8006114:	e008      	b.n	8006128 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006116:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800611a:	61bb      	str	r3, [r7, #24]
        break;
 800611c:	e004      	b.n	8006128 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800611e:	2300      	movs	r3, #0
 8006120:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006122:	2301      	movs	r3, #1
 8006124:	77bb      	strb	r3, [r7, #30]
        break;
 8006126:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006128:	69bb      	ldr	r3, [r7, #24]
 800612a:	2b00      	cmp	r3, #0
 800612c:	d074      	beq.n	8006218 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800612e:	69bb      	ldr	r3, [r7, #24]
 8006130:	005a      	lsls	r2, r3, #1
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	685b      	ldr	r3, [r3, #4]
 8006136:	085b      	lsrs	r3, r3, #1
 8006138:	441a      	add	r2, r3
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	685b      	ldr	r3, [r3, #4]
 800613e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006142:	b29b      	uxth	r3, r3
 8006144:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006146:	693b      	ldr	r3, [r7, #16]
 8006148:	2b0f      	cmp	r3, #15
 800614a:	d916      	bls.n	800617a <UART_SetConfig+0x406>
 800614c:	693b      	ldr	r3, [r7, #16]
 800614e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006152:	d212      	bcs.n	800617a <UART_SetConfig+0x406>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006154:	693b      	ldr	r3, [r7, #16]
 8006156:	b29b      	uxth	r3, r3
 8006158:	f023 030f 	bic.w	r3, r3, #15
 800615c:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800615e:	693b      	ldr	r3, [r7, #16]
 8006160:	085b      	lsrs	r3, r3, #1
 8006162:	b29b      	uxth	r3, r3
 8006164:	f003 0307 	and.w	r3, r3, #7
 8006168:	b29a      	uxth	r2, r3
 800616a:	89fb      	ldrh	r3, [r7, #14]
 800616c:	4313      	orrs	r3, r2
 800616e:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	89fa      	ldrh	r2, [r7, #14]
 8006176:	60da      	str	r2, [r3, #12]
 8006178:	e04e      	b.n	8006218 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800617a:	2301      	movs	r3, #1
 800617c:	77bb      	strb	r3, [r7, #30]
 800617e:	e04b      	b.n	8006218 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006180:	7ffb      	ldrb	r3, [r7, #31]
 8006182:	2b08      	cmp	r3, #8
 8006184:	d827      	bhi.n	80061d6 <UART_SetConfig+0x462>
 8006186:	a201      	add	r2, pc, #4	; (adr r2, 800618c <UART_SetConfig+0x418>)
 8006188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800618c:	080061b1 	.word	0x080061b1
 8006190:	080061b9 	.word	0x080061b9
 8006194:	080061c1 	.word	0x080061c1
 8006198:	080061d7 	.word	0x080061d7
 800619c:	080061c7 	.word	0x080061c7
 80061a0:	080061d7 	.word	0x080061d7
 80061a4:	080061d7 	.word	0x080061d7
 80061a8:	080061d7 	.word	0x080061d7
 80061ac:	080061cf 	.word	0x080061cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80061b0:	f7fd fb86 	bl	80038c0 <HAL_RCC_GetPCLK1Freq>
 80061b4:	61b8      	str	r0, [r7, #24]
        break;
 80061b6:	e013      	b.n	80061e0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80061b8:	f7fd fb96 	bl	80038e8 <HAL_RCC_GetPCLK2Freq>
 80061bc:	61b8      	str	r0, [r7, #24]
        break;
 80061be:	e00f      	b.n	80061e0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80061c0:	4b1b      	ldr	r3, [pc, #108]	; (8006230 <UART_SetConfig+0x4bc>)
 80061c2:	61bb      	str	r3, [r7, #24]
        break;
 80061c4:	e00c      	b.n	80061e0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80061c6:	f7fd fa97 	bl	80036f8 <HAL_RCC_GetSysClockFreq>
 80061ca:	61b8      	str	r0, [r7, #24]
        break;
 80061cc:	e008      	b.n	80061e0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80061ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80061d2:	61bb      	str	r3, [r7, #24]
        break;
 80061d4:	e004      	b.n	80061e0 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80061d6:	2300      	movs	r3, #0
 80061d8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80061da:	2301      	movs	r3, #1
 80061dc:	77bb      	strb	r3, [r7, #30]
        break;
 80061de:	bf00      	nop
    }

    if (pclk != 0U)
 80061e0:	69bb      	ldr	r3, [r7, #24]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d018      	beq.n	8006218 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	085a      	lsrs	r2, r3, #1
 80061ec:	69bb      	ldr	r3, [r7, #24]
 80061ee:	441a      	add	r2, r3
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	685b      	ldr	r3, [r3, #4]
 80061f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80061f8:	b29b      	uxth	r3, r3
 80061fa:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80061fc:	693b      	ldr	r3, [r7, #16]
 80061fe:	2b0f      	cmp	r3, #15
 8006200:	d908      	bls.n	8006214 <UART_SetConfig+0x4a0>
 8006202:	693b      	ldr	r3, [r7, #16]
 8006204:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006208:	d204      	bcs.n	8006214 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = usartdiv;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	693a      	ldr	r2, [r7, #16]
 8006210:	60da      	str	r2, [r3, #12]
 8006212:	e001      	b.n	8006218 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006214:	2301      	movs	r3, #1
 8006216:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2200      	movs	r2, #0
 800621c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	2200      	movs	r2, #0
 8006222:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006224:	7fbb      	ldrb	r3, [r7, #30]
}
 8006226:	4618      	mov	r0, r3
 8006228:	3720      	adds	r7, #32
 800622a:	46bd      	mov	sp, r7
 800622c:	bd80      	pop	{r7, pc}
 800622e:	bf00      	nop
 8006230:	00f42400 	.word	0x00f42400

08006234 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006234:	b480      	push	{r7}
 8006236:	b083      	sub	sp, #12
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006240:	f003 0301 	and.w	r3, r3, #1
 8006244:	2b00      	cmp	r3, #0
 8006246:	d00a      	beq.n	800625e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	685b      	ldr	r3, [r3, #4]
 800624e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	430a      	orrs	r2, r1
 800625c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006262:	f003 0302 	and.w	r3, r3, #2
 8006266:	2b00      	cmp	r3, #0
 8006268:	d00a      	beq.n	8006280 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	685b      	ldr	r3, [r3, #4]
 8006270:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	430a      	orrs	r2, r1
 800627e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006284:	f003 0304 	and.w	r3, r3, #4
 8006288:	2b00      	cmp	r3, #0
 800628a:	d00a      	beq.n	80062a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	685b      	ldr	r3, [r3, #4]
 8006292:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	430a      	orrs	r2, r1
 80062a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062a6:	f003 0308 	and.w	r3, r3, #8
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d00a      	beq.n	80062c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	685b      	ldr	r3, [r3, #4]
 80062b4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	430a      	orrs	r2, r1
 80062c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062c8:	f003 0310 	and.w	r3, r3, #16
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d00a      	beq.n	80062e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	689b      	ldr	r3, [r3, #8]
 80062d6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	430a      	orrs	r2, r1
 80062e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062ea:	f003 0320 	and.w	r3, r3, #32
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d00a      	beq.n	8006308 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	689b      	ldr	r3, [r3, #8]
 80062f8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	430a      	orrs	r2, r1
 8006306:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800630c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006310:	2b00      	cmp	r3, #0
 8006312:	d01a      	beq.n	800634a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	685b      	ldr	r3, [r3, #4]
 800631a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	430a      	orrs	r2, r1
 8006328:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800632e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006332:	d10a      	bne.n	800634a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	685b      	ldr	r3, [r3, #4]
 800633a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	430a      	orrs	r2, r1
 8006348:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800634e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006352:	2b00      	cmp	r3, #0
 8006354:	d00a      	beq.n	800636c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	685b      	ldr	r3, [r3, #4]
 800635c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	430a      	orrs	r2, r1
 800636a:	605a      	str	r2, [r3, #4]
  }
}
 800636c:	bf00      	nop
 800636e:	370c      	adds	r7, #12
 8006370:	46bd      	mov	sp, r7
 8006372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006376:	4770      	bx	lr

08006378 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006378:	b580      	push	{r7, lr}
 800637a:	b086      	sub	sp, #24
 800637c:	af02      	add	r7, sp, #8
 800637e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2200      	movs	r2, #0
 8006384:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006388:	f7fb fab8 	bl	80018fc <HAL_GetTick>
 800638c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f003 0308 	and.w	r3, r3, #8
 8006398:	2b08      	cmp	r3, #8
 800639a:	d10e      	bne.n	80063ba <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800639c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80063a0:	9300      	str	r3, [sp, #0]
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	2200      	movs	r2, #0
 80063a6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80063aa:	6878      	ldr	r0, [r7, #4]
 80063ac:	f000 f82d 	bl	800640a <UART_WaitOnFlagUntilTimeout>
 80063b0:	4603      	mov	r3, r0
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d001      	beq.n	80063ba <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80063b6:	2303      	movs	r3, #3
 80063b8:	e023      	b.n	8006402 <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f003 0304 	and.w	r3, r3, #4
 80063c4:	2b04      	cmp	r3, #4
 80063c6:	d10e      	bne.n	80063e6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80063c8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80063cc:	9300      	str	r3, [sp, #0]
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	2200      	movs	r2, #0
 80063d2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80063d6:	6878      	ldr	r0, [r7, #4]
 80063d8:	f000 f817 	bl	800640a <UART_WaitOnFlagUntilTimeout>
 80063dc:	4603      	mov	r3, r0
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d001      	beq.n	80063e6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80063e2:	2303      	movs	r3, #3
 80063e4:	e00d      	b.n	8006402 <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2220      	movs	r2, #32
 80063ea:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2220      	movs	r2, #32
 80063f0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	2200      	movs	r2, #0
 80063f6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2200      	movs	r2, #0
 80063fc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006400:	2300      	movs	r3, #0
}
 8006402:	4618      	mov	r0, r3
 8006404:	3710      	adds	r7, #16
 8006406:	46bd      	mov	sp, r7
 8006408:	bd80      	pop	{r7, pc}

0800640a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800640a:	b580      	push	{r7, lr}
 800640c:	b084      	sub	sp, #16
 800640e:	af00      	add	r7, sp, #0
 8006410:	60f8      	str	r0, [r7, #12]
 8006412:	60b9      	str	r1, [r7, #8]
 8006414:	603b      	str	r3, [r7, #0]
 8006416:	4613      	mov	r3, r2
 8006418:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800641a:	e05e      	b.n	80064da <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800641c:	69bb      	ldr	r3, [r7, #24]
 800641e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006422:	d05a      	beq.n	80064da <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006424:	f7fb fa6a 	bl	80018fc <HAL_GetTick>
 8006428:	4602      	mov	r2, r0
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	1ad3      	subs	r3, r2, r3
 800642e:	69ba      	ldr	r2, [r7, #24]
 8006430:	429a      	cmp	r2, r3
 8006432:	d302      	bcc.n	800643a <UART_WaitOnFlagUntilTimeout+0x30>
 8006434:	69bb      	ldr	r3, [r7, #24]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d11b      	bne.n	8006472 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	681a      	ldr	r2, [r3, #0]
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006448:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	689a      	ldr	r2, [r3, #8]
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f022 0201 	bic.w	r2, r2, #1
 8006458:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	2220      	movs	r2, #32
 800645e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	2220      	movs	r2, #32
 8006464:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	2200      	movs	r2, #0
 800646a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800646e:	2303      	movs	r3, #3
 8006470:	e043      	b.n	80064fa <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f003 0304 	and.w	r3, r3, #4
 800647c:	2b00      	cmp	r3, #0
 800647e:	d02c      	beq.n	80064da <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	69db      	ldr	r3, [r3, #28]
 8006486:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800648a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800648e:	d124      	bne.n	80064da <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006498:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	681a      	ldr	r2, [r3, #0]
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80064a8:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	689a      	ldr	r2, [r3, #8]
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f022 0201 	bic.w	r2, r2, #1
 80064b8:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	2220      	movs	r2, #32
 80064be:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	2220      	movs	r2, #32
 80064c4:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	2220      	movs	r2, #32
 80064ca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	2200      	movs	r2, #0
 80064d2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80064d6:	2303      	movs	r3, #3
 80064d8:	e00f      	b.n	80064fa <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	69da      	ldr	r2, [r3, #28]
 80064e0:	68bb      	ldr	r3, [r7, #8]
 80064e2:	4013      	ands	r3, r2
 80064e4:	68ba      	ldr	r2, [r7, #8]
 80064e6:	429a      	cmp	r2, r3
 80064e8:	bf0c      	ite	eq
 80064ea:	2301      	moveq	r3, #1
 80064ec:	2300      	movne	r3, #0
 80064ee:	b2db      	uxtb	r3, r3
 80064f0:	461a      	mov	r2, r3
 80064f2:	79fb      	ldrb	r3, [r7, #7]
 80064f4:	429a      	cmp	r2, r3
 80064f6:	d091      	beq.n	800641c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80064f8:	2300      	movs	r3, #0
}
 80064fa:	4618      	mov	r0, r3
 80064fc:	3710      	adds	r7, #16
 80064fe:	46bd      	mov	sp, r7
 8006500:	bd80      	pop	{r7, pc}

08006502 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006502:	b480      	push	{r7}
 8006504:	b083      	sub	sp, #12
 8006506:	af00      	add	r7, sp, #0
 8006508:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	681a      	ldr	r2, [r3, #0]
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8006518:	601a      	str	r2, [r3, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2220      	movs	r2, #32
 800651e:	679a      	str	r2, [r3, #120]	; 0x78
}
 8006520:	bf00      	nop
 8006522:	370c      	adds	r7, #12
 8006524:	46bd      	mov	sp, r7
 8006526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652a:	4770      	bx	lr

0800652c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800652c:	b480      	push	{r7}
 800652e:	b083      	sub	sp, #12
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	681a      	ldr	r2, [r3, #0]
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006542:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	689a      	ldr	r2, [r3, #8]
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f022 0201 	bic.w	r2, r2, #1
 8006552:	609a      	str	r2, [r3, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006558:	2b01      	cmp	r3, #1
 800655a:	d107      	bne.n	800656c <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	681a      	ldr	r2, [r3, #0]
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f022 0210 	bic.w	r2, r2, #16
 800656a:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2220      	movs	r2, #32
 8006570:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2200      	movs	r2, #0
 8006576:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2200      	movs	r2, #0
 800657c:	665a      	str	r2, [r3, #100]	; 0x64
}
 800657e:	bf00      	nop
 8006580:	370c      	adds	r7, #12
 8006582:	46bd      	mov	sp, r7
 8006584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006588:	4770      	bx	lr

0800658a <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800658a:	b580      	push	{r7, lr}
 800658c:	b084      	sub	sp, #16
 800658e:	af00      	add	r7, sp, #0
 8006590:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006596:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	69db      	ldr	r3, [r3, #28]
 800659c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80065a0:	d014      	beq.n	80065cc <UART_DMATransmitCplt+0x42>
  {
    huart->TxXferCount = 0U;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	2200      	movs	r2, #0
 80065a6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	689a      	ldr	r2, [r3, #8]
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80065b8:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	681a      	ldr	r2, [r3, #0]
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80065c8:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80065ca:	e002      	b.n	80065d2 <UART_DMATransmitCplt+0x48>
    HAL_UART_TxCpltCallback(huart);
 80065cc:	68f8      	ldr	r0, [r7, #12]
 80065ce:	f7ff fb9d 	bl	8005d0c <HAL_UART_TxCpltCallback>
}
 80065d2:	bf00      	nop
 80065d4:	3710      	adds	r7, #16
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bd80      	pop	{r7, pc}

080065da <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80065da:	b580      	push	{r7, lr}
 80065dc:	b084      	sub	sp, #16
 80065de:	af00      	add	r7, sp, #0
 80065e0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065e6:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80065e8:	68f8      	ldr	r0, [r7, #12]
 80065ea:	f7ff fb99 	bl	8005d20 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80065ee:	bf00      	nop
 80065f0:	3710      	adds	r7, #16
 80065f2:	46bd      	mov	sp, r7
 80065f4:	bd80      	pop	{r7, pc}

080065f6 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80065f6:	b580      	push	{r7, lr}
 80065f8:	b086      	sub	sp, #24
 80065fa:	af00      	add	r7, sp, #0
 80065fc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006602:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006604:	697b      	ldr	r3, [r7, #20]
 8006606:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006608:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800660a:	697b      	ldr	r3, [r7, #20]
 800660c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800660e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006610:	697b      	ldr	r3, [r7, #20]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	689b      	ldr	r3, [r3, #8]
 8006616:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800661a:	2b80      	cmp	r3, #128	; 0x80
 800661c:	d109      	bne.n	8006632 <UART_DMAError+0x3c>
 800661e:	693b      	ldr	r3, [r7, #16]
 8006620:	2b21      	cmp	r3, #33	; 0x21
 8006622:	d106      	bne.n	8006632 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8006624:	697b      	ldr	r3, [r7, #20]
 8006626:	2200      	movs	r2, #0
 8006628:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 800662c:	6978      	ldr	r0, [r7, #20]
 800662e:	f7ff ff68 	bl	8006502 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006632:	697b      	ldr	r3, [r7, #20]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	689b      	ldr	r3, [r3, #8]
 8006638:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800663c:	2b40      	cmp	r3, #64	; 0x40
 800663e:	d109      	bne.n	8006654 <UART_DMAError+0x5e>
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	2b22      	cmp	r3, #34	; 0x22
 8006644:	d106      	bne.n	8006654 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8006646:	697b      	ldr	r3, [r7, #20]
 8006648:	2200      	movs	r2, #0
 800664a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 800664e:	6978      	ldr	r0, [r7, #20]
 8006650:	f7ff ff6c 	bl	800652c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006654:	697b      	ldr	r3, [r7, #20]
 8006656:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800665a:	f043 0210 	orr.w	r2, r3, #16
 800665e:	697b      	ldr	r3, [r7, #20]
 8006660:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006664:	6978      	ldr	r0, [r7, #20]
 8006666:	f7ff fb65 	bl	8005d34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800666a:	bf00      	nop
 800666c:	3718      	adds	r7, #24
 800666e:	46bd      	mov	sp, r7
 8006670:	bd80      	pop	{r7, pc}

08006672 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006672:	b580      	push	{r7, lr}
 8006674:	b084      	sub	sp, #16
 8006676:	af00      	add	r7, sp, #0
 8006678:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800667e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	2200      	movs	r2, #0
 8006684:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	2200      	movs	r2, #0
 800668c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006690:	68f8      	ldr	r0, [r7, #12]
 8006692:	f7ff fb4f 	bl	8005d34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006696:	bf00      	nop
 8006698:	3710      	adds	r7, #16
 800669a:	46bd      	mov	sp, r7
 800669c:	bd80      	pop	{r7, pc}

0800669e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800669e:	b580      	push	{r7, lr}
 80066a0:	b082      	sub	sp, #8
 80066a2:	af00      	add	r7, sp, #0
 80066a4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	681a      	ldr	r2, [r3, #0]
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80066b4:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2220      	movs	r2, #32
 80066ba:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2200      	movs	r2, #0
 80066c0:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80066c2:	6878      	ldr	r0, [r7, #4]
 80066c4:	f7ff fb22 	bl	8005d0c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80066c8:	bf00      	nop
 80066ca:	3708      	adds	r7, #8
 80066cc:	46bd      	mov	sp, r7
 80066ce:	bd80      	pop	{r7, pc}

080066d0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80066d0:	b480      	push	{r7}
 80066d2:	b085      	sub	sp, #20
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	4603      	mov	r3, r0
 80066d8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80066da:	2300      	movs	r3, #0
 80066dc:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80066de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80066e2:	2b84      	cmp	r3, #132	; 0x84
 80066e4:	d005      	beq.n	80066f2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80066e6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	4413      	add	r3, r2
 80066ee:	3303      	adds	r3, #3
 80066f0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80066f2:	68fb      	ldr	r3, [r7, #12]
}
 80066f4:	4618      	mov	r0, r3
 80066f6:	3714      	adds	r7, #20
 80066f8:	46bd      	mov	sp, r7
 80066fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fe:	4770      	bx	lr

08006700 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006700:	b580      	push	{r7, lr}
 8006702:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006704:	f000 ff74 	bl	80075f0 <vTaskStartScheduler>
  
  return osOK;
 8006708:	2300      	movs	r3, #0
}
 800670a:	4618      	mov	r0, r3
 800670c:	bd80      	pop	{r7, pc}

0800670e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800670e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006710:	b089      	sub	sp, #36	; 0x24
 8006712:	af04      	add	r7, sp, #16
 8006714:	6078      	str	r0, [r7, #4]
 8006716:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	695b      	ldr	r3, [r3, #20]
 800671c:	2b00      	cmp	r3, #0
 800671e:	d020      	beq.n	8006762 <osThreadCreate+0x54>
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	699b      	ldr	r3, [r3, #24]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d01c      	beq.n	8006762 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	685c      	ldr	r4, [r3, #4]
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681d      	ldr	r5, [r3, #0]
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	691e      	ldr	r6, [r3, #16]
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800673a:	4618      	mov	r0, r3
 800673c:	f7ff ffc8 	bl	80066d0 <makeFreeRtosPriority>
 8006740:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	695b      	ldr	r3, [r3, #20]
 8006746:	687a      	ldr	r2, [r7, #4]
 8006748:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800674a:	9202      	str	r2, [sp, #8]
 800674c:	9301      	str	r3, [sp, #4]
 800674e:	9100      	str	r1, [sp, #0]
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	4632      	mov	r2, r6
 8006754:	4629      	mov	r1, r5
 8006756:	4620      	mov	r0, r4
 8006758:	f000 fd7c 	bl	8007254 <xTaskCreateStatic>
 800675c:	4603      	mov	r3, r0
 800675e:	60fb      	str	r3, [r7, #12]
 8006760:	e01c      	b.n	800679c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	685c      	ldr	r4, [r3, #4]
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800676e:	b29e      	uxth	r6, r3
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006776:	4618      	mov	r0, r3
 8006778:	f7ff ffaa 	bl	80066d0 <makeFreeRtosPriority>
 800677c:	4602      	mov	r2, r0
 800677e:	f107 030c 	add.w	r3, r7, #12
 8006782:	9301      	str	r3, [sp, #4]
 8006784:	9200      	str	r2, [sp, #0]
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	4632      	mov	r2, r6
 800678a:	4629      	mov	r1, r5
 800678c:	4620      	mov	r0, r4
 800678e:	f000 fdc1 	bl	8007314 <xTaskCreate>
 8006792:	4603      	mov	r3, r0
 8006794:	2b01      	cmp	r3, #1
 8006796:	d001      	beq.n	800679c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8006798:	2300      	movs	r3, #0
 800679a:	e000      	b.n	800679e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800679c:	68fb      	ldr	r3, [r7, #12]
}
 800679e:	4618      	mov	r0, r3
 80067a0:	3714      	adds	r7, #20
 80067a2:	46bd      	mov	sp, r7
 80067a4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080067a6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80067a6:	b580      	push	{r7, lr}
 80067a8:	b084      	sub	sp, #16
 80067aa:	af00      	add	r7, sp, #0
 80067ac:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d001      	beq.n	80067bc <osDelay+0x16>
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	e000      	b.n	80067be <osDelay+0x18>
 80067bc:	2301      	movs	r3, #1
 80067be:	4618      	mov	r0, r3
 80067c0:	f000 fee0 	bl	8007584 <vTaskDelay>
  
  return osOK;
 80067c4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80067c6:	4618      	mov	r0, r3
 80067c8:	3710      	adds	r7, #16
 80067ca:	46bd      	mov	sp, r7
 80067cc:	bd80      	pop	{r7, pc}

080067ce <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 80067ce:	b580      	push	{r7, lr}
 80067d0:	b086      	sub	sp, #24
 80067d2:	af02      	add	r7, sp, #8
 80067d4:	6078      	str	r0, [r7, #4]
 80067d6:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	685b      	ldr	r3, [r3, #4]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d010      	beq.n	8006802 <osSemaphoreCreate+0x34>
    if (count == 1) {
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	2b01      	cmp	r3, #1
 80067e4:	d10b      	bne.n	80067fe <osSemaphoreCreate+0x30>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	685a      	ldr	r2, [r3, #4]
 80067ea:	2303      	movs	r3, #3
 80067ec:	9300      	str	r3, [sp, #0]
 80067ee:	4613      	mov	r3, r2
 80067f0:	2200      	movs	r2, #0
 80067f2:	2100      	movs	r1, #0
 80067f4:	2001      	movs	r0, #1
 80067f6:	f000 f93b 	bl	8006a70 <xQueueGenericCreateStatic>
 80067fa:	4603      	mov	r3, r0
 80067fc:	e016      	b.n	800682c <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 80067fe:	2300      	movs	r3, #0
 8006800:	e014      	b.n	800682c <osSemaphoreCreate+0x5e>
#endif
    }
  }
  else {
    if (count == 1) {
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	2b01      	cmp	r3, #1
 8006806:	d110      	bne.n	800682a <osSemaphoreCreate+0x5c>
      vSemaphoreCreateBinary(sema);
 8006808:	2203      	movs	r2, #3
 800680a:	2100      	movs	r1, #0
 800680c:	2001      	movs	r0, #1
 800680e:	f000 f9ac 	bl	8006b6a <xQueueGenericCreate>
 8006812:	60f8      	str	r0, [r7, #12]
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d005      	beq.n	8006826 <osSemaphoreCreate+0x58>
 800681a:	2300      	movs	r3, #0
 800681c:	2200      	movs	r2, #0
 800681e:	2100      	movs	r1, #0
 8006820:	68f8      	ldr	r0, [r7, #12]
 8006822:	f000 fa03 	bl	8006c2c <xQueueGenericSend>
      return sema;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	e000      	b.n	800682c <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800682a:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800682c:	4618      	mov	r0, r3
 800682e:	3710      	adds	r7, #16
 8006830:	46bd      	mov	sp, r7
 8006832:	bd80      	pop	{r7, pc}

08006834 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006834:	b480      	push	{r7}
 8006836:	b083      	sub	sp, #12
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	f103 0208 	add.w	r2, r3, #8
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	f04f 32ff 	mov.w	r2, #4294967295
 800684c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	f103 0208 	add.w	r2, r3, #8
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	f103 0208 	add.w	r2, r3, #8
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	2200      	movs	r2, #0
 8006866:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006868:	bf00      	nop
 800686a:	370c      	adds	r7, #12
 800686c:	46bd      	mov	sp, r7
 800686e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006872:	4770      	bx	lr

08006874 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006874:	b480      	push	{r7}
 8006876:	b083      	sub	sp, #12
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2200      	movs	r2, #0
 8006880:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006882:	bf00      	nop
 8006884:	370c      	adds	r7, #12
 8006886:	46bd      	mov	sp, r7
 8006888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688c:	4770      	bx	lr

0800688e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800688e:	b480      	push	{r7}
 8006890:	b085      	sub	sp, #20
 8006892:	af00      	add	r7, sp, #0
 8006894:	6078      	str	r0, [r7, #4]
 8006896:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	685b      	ldr	r3, [r3, #4]
 800689c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	68fa      	ldr	r2, [r7, #12]
 80068a2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	689a      	ldr	r2, [r3, #8]
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	689b      	ldr	r3, [r3, #8]
 80068b0:	683a      	ldr	r2, [r7, #0]
 80068b2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	683a      	ldr	r2, [r7, #0]
 80068b8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	687a      	ldr	r2, [r7, #4]
 80068be:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	1c5a      	adds	r2, r3, #1
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	601a      	str	r2, [r3, #0]
}
 80068ca:	bf00      	nop
 80068cc:	3714      	adds	r7, #20
 80068ce:	46bd      	mov	sp, r7
 80068d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d4:	4770      	bx	lr

080068d6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80068d6:	b480      	push	{r7}
 80068d8:	b085      	sub	sp, #20
 80068da:	af00      	add	r7, sp, #0
 80068dc:	6078      	str	r0, [r7, #4]
 80068de:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80068e6:	68bb      	ldr	r3, [r7, #8]
 80068e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068ec:	d103      	bne.n	80068f6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	691b      	ldr	r3, [r3, #16]
 80068f2:	60fb      	str	r3, [r7, #12]
 80068f4:	e00c      	b.n	8006910 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	3308      	adds	r3, #8
 80068fa:	60fb      	str	r3, [r7, #12]
 80068fc:	e002      	b.n	8006904 <vListInsert+0x2e>
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	685b      	ldr	r3, [r3, #4]
 8006902:	60fb      	str	r3, [r7, #12]
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	685b      	ldr	r3, [r3, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	68ba      	ldr	r2, [r7, #8]
 800690c:	429a      	cmp	r2, r3
 800690e:	d2f6      	bcs.n	80068fe <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	685a      	ldr	r2, [r3, #4]
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	685b      	ldr	r3, [r3, #4]
 800691c:	683a      	ldr	r2, [r7, #0]
 800691e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006920:	683b      	ldr	r3, [r7, #0]
 8006922:	68fa      	ldr	r2, [r7, #12]
 8006924:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	683a      	ldr	r2, [r7, #0]
 800692a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	687a      	ldr	r2, [r7, #4]
 8006930:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	1c5a      	adds	r2, r3, #1
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	601a      	str	r2, [r3, #0]
}
 800693c:	bf00      	nop
 800693e:	3714      	adds	r7, #20
 8006940:	46bd      	mov	sp, r7
 8006942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006946:	4770      	bx	lr

08006948 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006948:	b480      	push	{r7}
 800694a:	b085      	sub	sp, #20
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	691b      	ldr	r3, [r3, #16]
 8006954:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	685b      	ldr	r3, [r3, #4]
 800695a:	687a      	ldr	r2, [r7, #4]
 800695c:	6892      	ldr	r2, [r2, #8]
 800695e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	689b      	ldr	r3, [r3, #8]
 8006964:	687a      	ldr	r2, [r7, #4]
 8006966:	6852      	ldr	r2, [r2, #4]
 8006968:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	685b      	ldr	r3, [r3, #4]
 800696e:	687a      	ldr	r2, [r7, #4]
 8006970:	429a      	cmp	r2, r3
 8006972:	d103      	bne.n	800697c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	689a      	ldr	r2, [r3, #8]
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2200      	movs	r2, #0
 8006980:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	1e5a      	subs	r2, r3, #1
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	681b      	ldr	r3, [r3, #0]
}
 8006990:	4618      	mov	r0, r3
 8006992:	3714      	adds	r7, #20
 8006994:	46bd      	mov	sp, r7
 8006996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699a:	4770      	bx	lr

0800699c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800699c:	b580      	push	{r7, lr}
 800699e:	b084      	sub	sp, #16
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
 80069a4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d10b      	bne.n	80069c8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80069b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069b4:	b672      	cpsid	i
 80069b6:	f383 8811 	msr	BASEPRI, r3
 80069ba:	f3bf 8f6f 	isb	sy
 80069be:	f3bf 8f4f 	dsb	sy
 80069c2:	b662      	cpsie	i
 80069c4:	60bb      	str	r3, [r7, #8]
 80069c6:	e7fe      	b.n	80069c6 <xQueueGenericReset+0x2a>

	taskENTER_CRITICAL();
 80069c8:	f001 fd5e 	bl	8008488 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681a      	ldr	r2, [r3, #0]
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069d4:	68f9      	ldr	r1, [r7, #12]
 80069d6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80069d8:	fb01 f303 	mul.w	r3, r1, r3
 80069dc:	441a      	add	r2, r3
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	2200      	movs	r2, #0
 80069e6:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	681a      	ldr	r2, [r3, #0]
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	681a      	ldr	r2, [r3, #0]
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069f8:	3b01      	subs	r3, #1
 80069fa:	68f9      	ldr	r1, [r7, #12]
 80069fc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80069fe:	fb01 f303 	mul.w	r3, r1, r3
 8006a02:	441a      	add	r2, r3
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	22ff      	movs	r2, #255	; 0xff
 8006a0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	22ff      	movs	r2, #255	; 0xff
 8006a14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d114      	bne.n	8006a48 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	691b      	ldr	r3, [r3, #16]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d01a      	beq.n	8006a5c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	3310      	adds	r3, #16
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	f001 f82a 	bl	8007a84 <xTaskRemoveFromEventList>
 8006a30:	4603      	mov	r3, r0
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d012      	beq.n	8006a5c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006a36:	4b0d      	ldr	r3, [pc, #52]	; (8006a6c <xQueueGenericReset+0xd0>)
 8006a38:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a3c:	601a      	str	r2, [r3, #0]
 8006a3e:	f3bf 8f4f 	dsb	sy
 8006a42:	f3bf 8f6f 	isb	sy
 8006a46:	e009      	b.n	8006a5c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	3310      	adds	r3, #16
 8006a4c:	4618      	mov	r0, r3
 8006a4e:	f7ff fef1 	bl	8006834 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	3324      	adds	r3, #36	; 0x24
 8006a56:	4618      	mov	r0, r3
 8006a58:	f7ff feec 	bl	8006834 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006a5c:	f001 fd46 	bl	80084ec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006a60:	2301      	movs	r3, #1
}
 8006a62:	4618      	mov	r0, r3
 8006a64:	3710      	adds	r7, #16
 8006a66:	46bd      	mov	sp, r7
 8006a68:	bd80      	pop	{r7, pc}
 8006a6a:	bf00      	nop
 8006a6c:	e000ed04 	.word	0xe000ed04

08006a70 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b08e      	sub	sp, #56	; 0x38
 8006a74:	af02      	add	r7, sp, #8
 8006a76:	60f8      	str	r0, [r7, #12]
 8006a78:	60b9      	str	r1, [r7, #8]
 8006a7a:	607a      	str	r2, [r7, #4]
 8006a7c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d10b      	bne.n	8006a9c <xQueueGenericCreateStatic+0x2c>
 8006a84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a88:	b672      	cpsid	i
 8006a8a:	f383 8811 	msr	BASEPRI, r3
 8006a8e:	f3bf 8f6f 	isb	sy
 8006a92:	f3bf 8f4f 	dsb	sy
 8006a96:	b662      	cpsie	i
 8006a98:	62bb      	str	r3, [r7, #40]	; 0x28
 8006a9a:	e7fe      	b.n	8006a9a <xQueueGenericCreateStatic+0x2a>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d10b      	bne.n	8006aba <xQueueGenericCreateStatic+0x4a>
 8006aa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006aa6:	b672      	cpsid	i
 8006aa8:	f383 8811 	msr	BASEPRI, r3
 8006aac:	f3bf 8f6f 	isb	sy
 8006ab0:	f3bf 8f4f 	dsb	sy
 8006ab4:	b662      	cpsie	i
 8006ab6:	627b      	str	r3, [r7, #36]	; 0x24
 8006ab8:	e7fe      	b.n	8006ab8 <xQueueGenericCreateStatic+0x48>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d002      	beq.n	8006ac6 <xQueueGenericCreateStatic+0x56>
 8006ac0:	68bb      	ldr	r3, [r7, #8]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d001      	beq.n	8006aca <xQueueGenericCreateStatic+0x5a>
 8006ac6:	2301      	movs	r3, #1
 8006ac8:	e000      	b.n	8006acc <xQueueGenericCreateStatic+0x5c>
 8006aca:	2300      	movs	r3, #0
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d10b      	bne.n	8006ae8 <xQueueGenericCreateStatic+0x78>
 8006ad0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ad4:	b672      	cpsid	i
 8006ad6:	f383 8811 	msr	BASEPRI, r3
 8006ada:	f3bf 8f6f 	isb	sy
 8006ade:	f3bf 8f4f 	dsb	sy
 8006ae2:	b662      	cpsie	i
 8006ae4:	623b      	str	r3, [r7, #32]
 8006ae6:	e7fe      	b.n	8006ae6 <xQueueGenericCreateStatic+0x76>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d102      	bne.n	8006af4 <xQueueGenericCreateStatic+0x84>
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d101      	bne.n	8006af8 <xQueueGenericCreateStatic+0x88>
 8006af4:	2301      	movs	r3, #1
 8006af6:	e000      	b.n	8006afa <xQueueGenericCreateStatic+0x8a>
 8006af8:	2300      	movs	r3, #0
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d10b      	bne.n	8006b16 <xQueueGenericCreateStatic+0xa6>
 8006afe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b02:	b672      	cpsid	i
 8006b04:	f383 8811 	msr	BASEPRI, r3
 8006b08:	f3bf 8f6f 	isb	sy
 8006b0c:	f3bf 8f4f 	dsb	sy
 8006b10:	b662      	cpsie	i
 8006b12:	61fb      	str	r3, [r7, #28]
 8006b14:	e7fe      	b.n	8006b14 <xQueueGenericCreateStatic+0xa4>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006b16:	2348      	movs	r3, #72	; 0x48
 8006b18:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006b1a:	697b      	ldr	r3, [r7, #20]
 8006b1c:	2b48      	cmp	r3, #72	; 0x48
 8006b1e:	d00b      	beq.n	8006b38 <xQueueGenericCreateStatic+0xc8>
 8006b20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b24:	b672      	cpsid	i
 8006b26:	f383 8811 	msr	BASEPRI, r3
 8006b2a:	f3bf 8f6f 	isb	sy
 8006b2e:	f3bf 8f4f 	dsb	sy
 8006b32:	b662      	cpsie	i
 8006b34:	61bb      	str	r3, [r7, #24]
 8006b36:	e7fe      	b.n	8006b36 <xQueueGenericCreateStatic+0xc6>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006b38:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006b3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d00d      	beq.n	8006b60 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006b44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b46:	2201      	movs	r2, #1
 8006b48:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006b4c:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006b50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b52:	9300      	str	r3, [sp, #0]
 8006b54:	4613      	mov	r3, r2
 8006b56:	687a      	ldr	r2, [r7, #4]
 8006b58:	68b9      	ldr	r1, [r7, #8]
 8006b5a:	68f8      	ldr	r0, [r7, #12]
 8006b5c:	f000 f846 	bl	8006bec <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006b60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006b62:	4618      	mov	r0, r3
 8006b64:	3730      	adds	r7, #48	; 0x30
 8006b66:	46bd      	mov	sp, r7
 8006b68:	bd80      	pop	{r7, pc}

08006b6a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006b6a:	b580      	push	{r7, lr}
 8006b6c:	b08a      	sub	sp, #40	; 0x28
 8006b6e:	af02      	add	r7, sp, #8
 8006b70:	60f8      	str	r0, [r7, #12]
 8006b72:	60b9      	str	r1, [r7, #8]
 8006b74:	4613      	mov	r3, r2
 8006b76:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d10b      	bne.n	8006b96 <xQueueGenericCreate+0x2c>
 8006b7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b82:	b672      	cpsid	i
 8006b84:	f383 8811 	msr	BASEPRI, r3
 8006b88:	f3bf 8f6f 	isb	sy
 8006b8c:	f3bf 8f4f 	dsb	sy
 8006b90:	b662      	cpsie	i
 8006b92:	613b      	str	r3, [r7, #16]
 8006b94:	e7fe      	b.n	8006b94 <xQueueGenericCreate+0x2a>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8006b96:	68bb      	ldr	r3, [r7, #8]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d102      	bne.n	8006ba2 <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	61fb      	str	r3, [r7, #28]
 8006ba0:	e004      	b.n	8006bac <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	68ba      	ldr	r2, [r7, #8]
 8006ba6:	fb02 f303 	mul.w	r3, r2, r3
 8006baa:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006bac:	69fb      	ldr	r3, [r7, #28]
 8006bae:	3348      	adds	r3, #72	; 0x48
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	f001 fd49 	bl	8008648 <pvPortMalloc>
 8006bb6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006bb8:	69bb      	ldr	r3, [r7, #24]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d011      	beq.n	8006be2 <xQueueGenericCreate+0x78>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006bbe:	69bb      	ldr	r3, [r7, #24]
 8006bc0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006bc2:	697b      	ldr	r3, [r7, #20]
 8006bc4:	3348      	adds	r3, #72	; 0x48
 8006bc6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006bc8:	69bb      	ldr	r3, [r7, #24]
 8006bca:	2200      	movs	r2, #0
 8006bcc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006bd0:	79fa      	ldrb	r2, [r7, #7]
 8006bd2:	69bb      	ldr	r3, [r7, #24]
 8006bd4:	9300      	str	r3, [sp, #0]
 8006bd6:	4613      	mov	r3, r2
 8006bd8:	697a      	ldr	r2, [r7, #20]
 8006bda:	68b9      	ldr	r1, [r7, #8]
 8006bdc:	68f8      	ldr	r0, [r7, #12]
 8006bde:	f000 f805 	bl	8006bec <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006be2:	69bb      	ldr	r3, [r7, #24]
	}
 8006be4:	4618      	mov	r0, r3
 8006be6:	3720      	adds	r7, #32
 8006be8:	46bd      	mov	sp, r7
 8006bea:	bd80      	pop	{r7, pc}

08006bec <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006bec:	b580      	push	{r7, lr}
 8006bee:	b084      	sub	sp, #16
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	60f8      	str	r0, [r7, #12]
 8006bf4:	60b9      	str	r1, [r7, #8]
 8006bf6:	607a      	str	r2, [r7, #4]
 8006bf8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006bfa:	68bb      	ldr	r3, [r7, #8]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d103      	bne.n	8006c08 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006c00:	69bb      	ldr	r3, [r7, #24]
 8006c02:	69ba      	ldr	r2, [r7, #24]
 8006c04:	601a      	str	r2, [r3, #0]
 8006c06:	e002      	b.n	8006c0e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006c08:	69bb      	ldr	r3, [r7, #24]
 8006c0a:	687a      	ldr	r2, [r7, #4]
 8006c0c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006c0e:	69bb      	ldr	r3, [r7, #24]
 8006c10:	68fa      	ldr	r2, [r7, #12]
 8006c12:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006c14:	69bb      	ldr	r3, [r7, #24]
 8006c16:	68ba      	ldr	r2, [r7, #8]
 8006c18:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006c1a:	2101      	movs	r1, #1
 8006c1c:	69b8      	ldr	r0, [r7, #24]
 8006c1e:	f7ff febd 	bl	800699c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006c22:	bf00      	nop
 8006c24:	3710      	adds	r7, #16
 8006c26:	46bd      	mov	sp, r7
 8006c28:	bd80      	pop	{r7, pc}
	...

08006c2c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b08e      	sub	sp, #56	; 0x38
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	60f8      	str	r0, [r7, #12]
 8006c34:	60b9      	str	r1, [r7, #8]
 8006c36:	607a      	str	r2, [r7, #4]
 8006c38:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006c42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d10b      	bne.n	8006c60 <xQueueGenericSend+0x34>
 8006c48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c4c:	b672      	cpsid	i
 8006c4e:	f383 8811 	msr	BASEPRI, r3
 8006c52:	f3bf 8f6f 	isb	sy
 8006c56:	f3bf 8f4f 	dsb	sy
 8006c5a:	b662      	cpsie	i
 8006c5c:	62bb      	str	r3, [r7, #40]	; 0x28
 8006c5e:	e7fe      	b.n	8006c5e <xQueueGenericSend+0x32>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006c60:	68bb      	ldr	r3, [r7, #8]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d103      	bne.n	8006c6e <xQueueGenericSend+0x42>
 8006c66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d101      	bne.n	8006c72 <xQueueGenericSend+0x46>
 8006c6e:	2301      	movs	r3, #1
 8006c70:	e000      	b.n	8006c74 <xQueueGenericSend+0x48>
 8006c72:	2300      	movs	r3, #0
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d10b      	bne.n	8006c90 <xQueueGenericSend+0x64>
 8006c78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c7c:	b672      	cpsid	i
 8006c7e:	f383 8811 	msr	BASEPRI, r3
 8006c82:	f3bf 8f6f 	isb	sy
 8006c86:	f3bf 8f4f 	dsb	sy
 8006c8a:	b662      	cpsie	i
 8006c8c:	627b      	str	r3, [r7, #36]	; 0x24
 8006c8e:	e7fe      	b.n	8006c8e <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	2b02      	cmp	r3, #2
 8006c94:	d103      	bne.n	8006c9e <xQueueGenericSend+0x72>
 8006c96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c9a:	2b01      	cmp	r3, #1
 8006c9c:	d101      	bne.n	8006ca2 <xQueueGenericSend+0x76>
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	e000      	b.n	8006ca4 <xQueueGenericSend+0x78>
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d10b      	bne.n	8006cc0 <xQueueGenericSend+0x94>
 8006ca8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cac:	b672      	cpsid	i
 8006cae:	f383 8811 	msr	BASEPRI, r3
 8006cb2:	f3bf 8f6f 	isb	sy
 8006cb6:	f3bf 8f4f 	dsb	sy
 8006cba:	b662      	cpsie	i
 8006cbc:	623b      	str	r3, [r7, #32]
 8006cbe:	e7fe      	b.n	8006cbe <xQueueGenericSend+0x92>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006cc0:	f001 f89e 	bl	8007e00 <xTaskGetSchedulerState>
 8006cc4:	4603      	mov	r3, r0
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d102      	bne.n	8006cd0 <xQueueGenericSend+0xa4>
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d101      	bne.n	8006cd4 <xQueueGenericSend+0xa8>
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	e000      	b.n	8006cd6 <xQueueGenericSend+0xaa>
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d10b      	bne.n	8006cf2 <xQueueGenericSend+0xc6>
 8006cda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cde:	b672      	cpsid	i
 8006ce0:	f383 8811 	msr	BASEPRI, r3
 8006ce4:	f3bf 8f6f 	isb	sy
 8006ce8:	f3bf 8f4f 	dsb	sy
 8006cec:	b662      	cpsie	i
 8006cee:	61fb      	str	r3, [r7, #28]
 8006cf0:	e7fe      	b.n	8006cf0 <xQueueGenericSend+0xc4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006cf2:	f001 fbc9 	bl	8008488 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006cf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cf8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006cfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006cfe:	429a      	cmp	r2, r3
 8006d00:	d302      	bcc.n	8006d08 <xQueueGenericSend+0xdc>
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	2b02      	cmp	r3, #2
 8006d06:	d129      	bne.n	8006d5c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006d08:	683a      	ldr	r2, [r7, #0]
 8006d0a:	68b9      	ldr	r1, [r7, #8]
 8006d0c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006d0e:	f000 f9b7 	bl	8007080 <prvCopyDataToQueue>
 8006d12:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006d14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d010      	beq.n	8006d3e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006d1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d1e:	3324      	adds	r3, #36	; 0x24
 8006d20:	4618      	mov	r0, r3
 8006d22:	f000 feaf 	bl	8007a84 <xTaskRemoveFromEventList>
 8006d26:	4603      	mov	r3, r0
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d013      	beq.n	8006d54 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006d2c:	4b3f      	ldr	r3, [pc, #252]	; (8006e2c <xQueueGenericSend+0x200>)
 8006d2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d32:	601a      	str	r2, [r3, #0]
 8006d34:	f3bf 8f4f 	dsb	sy
 8006d38:	f3bf 8f6f 	isb	sy
 8006d3c:	e00a      	b.n	8006d54 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006d3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d007      	beq.n	8006d54 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006d44:	4b39      	ldr	r3, [pc, #228]	; (8006e2c <xQueueGenericSend+0x200>)
 8006d46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d4a:	601a      	str	r2, [r3, #0]
 8006d4c:	f3bf 8f4f 	dsb	sy
 8006d50:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006d54:	f001 fbca 	bl	80084ec <vPortExitCritical>
				return pdPASS;
 8006d58:	2301      	movs	r3, #1
 8006d5a:	e063      	b.n	8006e24 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d103      	bne.n	8006d6a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006d62:	f001 fbc3 	bl	80084ec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006d66:	2300      	movs	r3, #0
 8006d68:	e05c      	b.n	8006e24 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006d6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d106      	bne.n	8006d7e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006d70:	f107 0314 	add.w	r3, r7, #20
 8006d74:	4618      	mov	r0, r3
 8006d76:	f000 fee9 	bl	8007b4c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006d7a:	2301      	movs	r3, #1
 8006d7c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006d7e:	f001 fbb5 	bl	80084ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006d82:	f000 fc97 	bl	80076b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006d86:	f001 fb7f 	bl	8008488 <vPortEnterCritical>
 8006d8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d8c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006d90:	b25b      	sxtb	r3, r3
 8006d92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d96:	d103      	bne.n	8006da0 <xQueueGenericSend+0x174>
 8006d98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006da0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006da2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006da6:	b25b      	sxtb	r3, r3
 8006da8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dac:	d103      	bne.n	8006db6 <xQueueGenericSend+0x18a>
 8006dae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006db0:	2200      	movs	r2, #0
 8006db2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006db6:	f001 fb99 	bl	80084ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006dba:	1d3a      	adds	r2, r7, #4
 8006dbc:	f107 0314 	add.w	r3, r7, #20
 8006dc0:	4611      	mov	r1, r2
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	f000 fed8 	bl	8007b78 <xTaskCheckForTimeOut>
 8006dc8:	4603      	mov	r3, r0
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d124      	bne.n	8006e18 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006dce:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006dd0:	f000 fa28 	bl	8007224 <prvIsQueueFull>
 8006dd4:	4603      	mov	r3, r0
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d018      	beq.n	8006e0c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006dda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ddc:	3310      	adds	r3, #16
 8006dde:	687a      	ldr	r2, [r7, #4]
 8006de0:	4611      	mov	r1, r2
 8006de2:	4618      	mov	r0, r3
 8006de4:	f000 fe28 	bl	8007a38 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006de8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006dea:	f000 f9b3 	bl	8007154 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006dee:	f000 fc6f 	bl	80076d0 <xTaskResumeAll>
 8006df2:	4603      	mov	r3, r0
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	f47f af7c 	bne.w	8006cf2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8006dfa:	4b0c      	ldr	r3, [pc, #48]	; (8006e2c <xQueueGenericSend+0x200>)
 8006dfc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006e00:	601a      	str	r2, [r3, #0]
 8006e02:	f3bf 8f4f 	dsb	sy
 8006e06:	f3bf 8f6f 	isb	sy
 8006e0a:	e772      	b.n	8006cf2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006e0c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006e0e:	f000 f9a1 	bl	8007154 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006e12:	f000 fc5d 	bl	80076d0 <xTaskResumeAll>
 8006e16:	e76c      	b.n	8006cf2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006e18:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006e1a:	f000 f99b 	bl	8007154 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006e1e:	f000 fc57 	bl	80076d0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006e22:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006e24:	4618      	mov	r0, r3
 8006e26:	3738      	adds	r7, #56	; 0x38
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	bd80      	pop	{r7, pc}
 8006e2c:	e000ed04 	.word	0xe000ed04

08006e30 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006e30:	b580      	push	{r7, lr}
 8006e32:	b08e      	sub	sp, #56	; 0x38
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	6078      	str	r0, [r7, #4]
 8006e38:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006e42:	2300      	movs	r3, #0
 8006e44:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006e46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d10b      	bne.n	8006e64 <xQueueSemaphoreTake+0x34>
 8006e4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e50:	b672      	cpsid	i
 8006e52:	f383 8811 	msr	BASEPRI, r3
 8006e56:	f3bf 8f6f 	isb	sy
 8006e5a:	f3bf 8f4f 	dsb	sy
 8006e5e:	b662      	cpsie	i
 8006e60:	623b      	str	r3, [r7, #32]
 8006e62:	e7fe      	b.n	8006e62 <xQueueSemaphoreTake+0x32>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006e64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d00b      	beq.n	8006e84 <xQueueSemaphoreTake+0x54>
 8006e6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e70:	b672      	cpsid	i
 8006e72:	f383 8811 	msr	BASEPRI, r3
 8006e76:	f3bf 8f6f 	isb	sy
 8006e7a:	f3bf 8f4f 	dsb	sy
 8006e7e:	b662      	cpsie	i
 8006e80:	61fb      	str	r3, [r7, #28]
 8006e82:	e7fe      	b.n	8006e82 <xQueueSemaphoreTake+0x52>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006e84:	f000 ffbc 	bl	8007e00 <xTaskGetSchedulerState>
 8006e88:	4603      	mov	r3, r0
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d102      	bne.n	8006e94 <xQueueSemaphoreTake+0x64>
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d101      	bne.n	8006e98 <xQueueSemaphoreTake+0x68>
 8006e94:	2301      	movs	r3, #1
 8006e96:	e000      	b.n	8006e9a <xQueueSemaphoreTake+0x6a>
 8006e98:	2300      	movs	r3, #0
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d10b      	bne.n	8006eb6 <xQueueSemaphoreTake+0x86>
 8006e9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ea2:	b672      	cpsid	i
 8006ea4:	f383 8811 	msr	BASEPRI, r3
 8006ea8:	f3bf 8f6f 	isb	sy
 8006eac:	f3bf 8f4f 	dsb	sy
 8006eb0:	b662      	cpsie	i
 8006eb2:	61bb      	str	r3, [r7, #24]
 8006eb4:	e7fe      	b.n	8006eb4 <xQueueSemaphoreTake+0x84>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006eb6:	f001 fae7 	bl	8008488 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006eba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ebc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ebe:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006ec0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d024      	beq.n	8006f10 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006ec6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ec8:	1e5a      	subs	r2, r3, #1
 8006eca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ecc:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006ece:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d104      	bne.n	8006ee0 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006ed6:	f001 f955 	bl	8008184 <pvTaskIncrementMutexHeldCount>
 8006eda:	4602      	mov	r2, r0
 8006edc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ede:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006ee0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ee2:	691b      	ldr	r3, [r3, #16]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d00f      	beq.n	8006f08 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006ee8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006eea:	3310      	adds	r3, #16
 8006eec:	4618      	mov	r0, r3
 8006eee:	f000 fdc9 	bl	8007a84 <xTaskRemoveFromEventList>
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d007      	beq.n	8006f08 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006ef8:	4b54      	ldr	r3, [pc, #336]	; (800704c <xQueueSemaphoreTake+0x21c>)
 8006efa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006efe:	601a      	str	r2, [r3, #0]
 8006f00:	f3bf 8f4f 	dsb	sy
 8006f04:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006f08:	f001 faf0 	bl	80084ec <vPortExitCritical>
				return pdPASS;
 8006f0c:	2301      	movs	r3, #1
 8006f0e:	e098      	b.n	8007042 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d112      	bne.n	8006f3c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006f16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d00b      	beq.n	8006f34 <xQueueSemaphoreTake+0x104>
 8006f1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f20:	b672      	cpsid	i
 8006f22:	f383 8811 	msr	BASEPRI, r3
 8006f26:	f3bf 8f6f 	isb	sy
 8006f2a:	f3bf 8f4f 	dsb	sy
 8006f2e:	b662      	cpsie	i
 8006f30:	617b      	str	r3, [r7, #20]
 8006f32:	e7fe      	b.n	8006f32 <xQueueSemaphoreTake+0x102>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006f34:	f001 fada 	bl	80084ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006f38:	2300      	movs	r3, #0
 8006f3a:	e082      	b.n	8007042 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006f3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d106      	bne.n	8006f50 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006f42:	f107 030c 	add.w	r3, r7, #12
 8006f46:	4618      	mov	r0, r3
 8006f48:	f000 fe00 	bl	8007b4c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006f4c:	2301      	movs	r3, #1
 8006f4e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006f50:	f001 facc 	bl	80084ec <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006f54:	f000 fbae 	bl	80076b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006f58:	f001 fa96 	bl	8008488 <vPortEnterCritical>
 8006f5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f5e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006f62:	b25b      	sxtb	r3, r3
 8006f64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f68:	d103      	bne.n	8006f72 <xQueueSemaphoreTake+0x142>
 8006f6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006f72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f74:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006f78:	b25b      	sxtb	r3, r3
 8006f7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f7e:	d103      	bne.n	8006f88 <xQueueSemaphoreTake+0x158>
 8006f80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f82:	2200      	movs	r2, #0
 8006f84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006f88:	f001 fab0 	bl	80084ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006f8c:	463a      	mov	r2, r7
 8006f8e:	f107 030c 	add.w	r3, r7, #12
 8006f92:	4611      	mov	r1, r2
 8006f94:	4618      	mov	r0, r3
 8006f96:	f000 fdef 	bl	8007b78 <xTaskCheckForTimeOut>
 8006f9a:	4603      	mov	r3, r0
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d132      	bne.n	8007006 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006fa0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006fa2:	f000 f929 	bl	80071f8 <prvIsQueueEmpty>
 8006fa6:	4603      	mov	r3, r0
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d026      	beq.n	8006ffa <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006fac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d109      	bne.n	8006fc8 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8006fb4:	f001 fa68 	bl	8008488 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006fb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fba:	689b      	ldr	r3, [r3, #8]
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	f000 ff3d 	bl	8007e3c <xTaskPriorityInherit>
 8006fc2:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8006fc4:	f001 fa92 	bl	80084ec <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006fc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fca:	3324      	adds	r3, #36	; 0x24
 8006fcc:	683a      	ldr	r2, [r7, #0]
 8006fce:	4611      	mov	r1, r2
 8006fd0:	4618      	mov	r0, r3
 8006fd2:	f000 fd31 	bl	8007a38 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006fd6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006fd8:	f000 f8bc 	bl	8007154 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006fdc:	f000 fb78 	bl	80076d0 <xTaskResumeAll>
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	f47f af67 	bne.w	8006eb6 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8006fe8:	4b18      	ldr	r3, [pc, #96]	; (800704c <xQueueSemaphoreTake+0x21c>)
 8006fea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006fee:	601a      	str	r2, [r3, #0]
 8006ff0:	f3bf 8f4f 	dsb	sy
 8006ff4:	f3bf 8f6f 	isb	sy
 8006ff8:	e75d      	b.n	8006eb6 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006ffa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006ffc:	f000 f8aa 	bl	8007154 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007000:	f000 fb66 	bl	80076d0 <xTaskResumeAll>
 8007004:	e757      	b.n	8006eb6 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007006:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007008:	f000 f8a4 	bl	8007154 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800700c:	f000 fb60 	bl	80076d0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007010:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007012:	f000 f8f1 	bl	80071f8 <prvIsQueueEmpty>
 8007016:	4603      	mov	r3, r0
 8007018:	2b00      	cmp	r3, #0
 800701a:	f43f af4c 	beq.w	8006eb6 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800701e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007020:	2b00      	cmp	r3, #0
 8007022:	d00d      	beq.n	8007040 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8007024:	f001 fa30 	bl	8008488 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007028:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800702a:	f000 f811 	bl	8007050 <prvGetDisinheritPriorityAfterTimeout>
 800702e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007030:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007032:	689b      	ldr	r3, [r3, #8]
 8007034:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007036:	4618      	mov	r0, r3
 8007038:	f001 f808 	bl	800804c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800703c:	f001 fa56 	bl	80084ec <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007040:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007042:	4618      	mov	r0, r3
 8007044:	3738      	adds	r7, #56	; 0x38
 8007046:	46bd      	mov	sp, r7
 8007048:	bd80      	pop	{r7, pc}
 800704a:	bf00      	nop
 800704c:	e000ed04 	.word	0xe000ed04

08007050 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007050:	b480      	push	{r7}
 8007052:	b085      	sub	sp, #20
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800705c:	2b00      	cmp	r3, #0
 800705e:	d006      	beq.n	800706e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f1c3 0307 	rsb	r3, r3, #7
 800706a:	60fb      	str	r3, [r7, #12]
 800706c:	e001      	b.n	8007072 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800706e:	2300      	movs	r3, #0
 8007070:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007072:	68fb      	ldr	r3, [r7, #12]
	}
 8007074:	4618      	mov	r0, r3
 8007076:	3714      	adds	r7, #20
 8007078:	46bd      	mov	sp, r7
 800707a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707e:	4770      	bx	lr

08007080 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b086      	sub	sp, #24
 8007084:	af00      	add	r7, sp, #0
 8007086:	60f8      	str	r0, [r7, #12]
 8007088:	60b9      	str	r1, [r7, #8]
 800708a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800708c:	2300      	movs	r3, #0
 800708e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007094:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800709a:	2b00      	cmp	r3, #0
 800709c:	d10d      	bne.n	80070ba <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d14d      	bne.n	8007142 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	689b      	ldr	r3, [r3, #8]
 80070aa:	4618      	mov	r0, r3
 80070ac:	f000 ff46 	bl	8007f3c <xTaskPriorityDisinherit>
 80070b0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	2200      	movs	r2, #0
 80070b6:	609a      	str	r2, [r3, #8]
 80070b8:	e043      	b.n	8007142 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d119      	bne.n	80070f4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	6858      	ldr	r0, [r3, #4]
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070c8:	461a      	mov	r2, r3
 80070ca:	68b9      	ldr	r1, [r7, #8]
 80070cc:	f001 fcc6 	bl	8008a5c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	685a      	ldr	r2, [r3, #4]
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070d8:	441a      	add	r2, r3
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	685a      	ldr	r2, [r3, #4]
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	689b      	ldr	r3, [r3, #8]
 80070e6:	429a      	cmp	r2, r3
 80070e8:	d32b      	bcc.n	8007142 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681a      	ldr	r2, [r3, #0]
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	605a      	str	r2, [r3, #4]
 80070f2:	e026      	b.n	8007142 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	68d8      	ldr	r0, [r3, #12]
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070fc:	461a      	mov	r2, r3
 80070fe:	68b9      	ldr	r1, [r7, #8]
 8007100:	f001 fcac 	bl	8008a5c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	68da      	ldr	r2, [r3, #12]
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800710c:	425b      	negs	r3, r3
 800710e:	441a      	add	r2, r3
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	68da      	ldr	r2, [r3, #12]
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	429a      	cmp	r2, r3
 800711e:	d207      	bcs.n	8007130 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	689a      	ldr	r2, [r3, #8]
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007128:	425b      	negs	r3, r3
 800712a:	441a      	add	r2, r3
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2b02      	cmp	r3, #2
 8007134:	d105      	bne.n	8007142 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007136:	693b      	ldr	r3, [r7, #16]
 8007138:	2b00      	cmp	r3, #0
 800713a:	d002      	beq.n	8007142 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800713c:	693b      	ldr	r3, [r7, #16]
 800713e:	3b01      	subs	r3, #1
 8007140:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007142:	693b      	ldr	r3, [r7, #16]
 8007144:	1c5a      	adds	r2, r3, #1
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800714a:	697b      	ldr	r3, [r7, #20]
}
 800714c:	4618      	mov	r0, r3
 800714e:	3718      	adds	r7, #24
 8007150:	46bd      	mov	sp, r7
 8007152:	bd80      	pop	{r7, pc}

08007154 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b084      	sub	sp, #16
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800715c:	f001 f994 	bl	8008488 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007166:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007168:	e011      	b.n	800718e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800716e:	2b00      	cmp	r3, #0
 8007170:	d012      	beq.n	8007198 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	3324      	adds	r3, #36	; 0x24
 8007176:	4618      	mov	r0, r3
 8007178:	f000 fc84 	bl	8007a84 <xTaskRemoveFromEventList>
 800717c:	4603      	mov	r3, r0
 800717e:	2b00      	cmp	r3, #0
 8007180:	d001      	beq.n	8007186 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007182:	f000 fd5d 	bl	8007c40 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007186:	7bfb      	ldrb	r3, [r7, #15]
 8007188:	3b01      	subs	r3, #1
 800718a:	b2db      	uxtb	r3, r3
 800718c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800718e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007192:	2b00      	cmp	r3, #0
 8007194:	dce9      	bgt.n	800716a <prvUnlockQueue+0x16>
 8007196:	e000      	b.n	800719a <prvUnlockQueue+0x46>
					break;
 8007198:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	22ff      	movs	r2, #255	; 0xff
 800719e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80071a2:	f001 f9a3 	bl	80084ec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80071a6:	f001 f96f 	bl	8008488 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80071b0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80071b2:	e011      	b.n	80071d8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	691b      	ldr	r3, [r3, #16]
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d012      	beq.n	80071e2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	3310      	adds	r3, #16
 80071c0:	4618      	mov	r0, r3
 80071c2:	f000 fc5f 	bl	8007a84 <xTaskRemoveFromEventList>
 80071c6:	4603      	mov	r3, r0
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d001      	beq.n	80071d0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80071cc:	f000 fd38 	bl	8007c40 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80071d0:	7bbb      	ldrb	r3, [r7, #14]
 80071d2:	3b01      	subs	r3, #1
 80071d4:	b2db      	uxtb	r3, r3
 80071d6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80071d8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	dce9      	bgt.n	80071b4 <prvUnlockQueue+0x60>
 80071e0:	e000      	b.n	80071e4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80071e2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	22ff      	movs	r2, #255	; 0xff
 80071e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80071ec:	f001 f97e 	bl	80084ec <vPortExitCritical>
}
 80071f0:	bf00      	nop
 80071f2:	3710      	adds	r7, #16
 80071f4:	46bd      	mov	sp, r7
 80071f6:	bd80      	pop	{r7, pc}

080071f8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b084      	sub	sp, #16
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007200:	f001 f942 	bl	8008488 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007208:	2b00      	cmp	r3, #0
 800720a:	d102      	bne.n	8007212 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800720c:	2301      	movs	r3, #1
 800720e:	60fb      	str	r3, [r7, #12]
 8007210:	e001      	b.n	8007216 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007212:	2300      	movs	r3, #0
 8007214:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007216:	f001 f969 	bl	80084ec <vPortExitCritical>

	return xReturn;
 800721a:	68fb      	ldr	r3, [r7, #12]
}
 800721c:	4618      	mov	r0, r3
 800721e:	3710      	adds	r7, #16
 8007220:	46bd      	mov	sp, r7
 8007222:	bd80      	pop	{r7, pc}

08007224 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007224:	b580      	push	{r7, lr}
 8007226:	b084      	sub	sp, #16
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800722c:	f001 f92c 	bl	8008488 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007238:	429a      	cmp	r2, r3
 800723a:	d102      	bne.n	8007242 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800723c:	2301      	movs	r3, #1
 800723e:	60fb      	str	r3, [r7, #12]
 8007240:	e001      	b.n	8007246 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007242:	2300      	movs	r3, #0
 8007244:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007246:	f001 f951 	bl	80084ec <vPortExitCritical>

	return xReturn;
 800724a:	68fb      	ldr	r3, [r7, #12]
}
 800724c:	4618      	mov	r0, r3
 800724e:	3710      	adds	r7, #16
 8007250:	46bd      	mov	sp, r7
 8007252:	bd80      	pop	{r7, pc}

08007254 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007254:	b580      	push	{r7, lr}
 8007256:	b08e      	sub	sp, #56	; 0x38
 8007258:	af04      	add	r7, sp, #16
 800725a:	60f8      	str	r0, [r7, #12]
 800725c:	60b9      	str	r1, [r7, #8]
 800725e:	607a      	str	r2, [r7, #4]
 8007260:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007262:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007264:	2b00      	cmp	r3, #0
 8007266:	d10b      	bne.n	8007280 <xTaskCreateStatic+0x2c>
 8007268:	f04f 0350 	mov.w	r3, #80	; 0x50
 800726c:	b672      	cpsid	i
 800726e:	f383 8811 	msr	BASEPRI, r3
 8007272:	f3bf 8f6f 	isb	sy
 8007276:	f3bf 8f4f 	dsb	sy
 800727a:	b662      	cpsie	i
 800727c:	623b      	str	r3, [r7, #32]
 800727e:	e7fe      	b.n	800727e <xTaskCreateStatic+0x2a>
		configASSERT( pxTaskBuffer != NULL );
 8007280:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007282:	2b00      	cmp	r3, #0
 8007284:	d10b      	bne.n	800729e <xTaskCreateStatic+0x4a>
 8007286:	f04f 0350 	mov.w	r3, #80	; 0x50
 800728a:	b672      	cpsid	i
 800728c:	f383 8811 	msr	BASEPRI, r3
 8007290:	f3bf 8f6f 	isb	sy
 8007294:	f3bf 8f4f 	dsb	sy
 8007298:	b662      	cpsie	i
 800729a:	61fb      	str	r3, [r7, #28]
 800729c:	e7fe      	b.n	800729c <xTaskCreateStatic+0x48>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800729e:	2354      	movs	r3, #84	; 0x54
 80072a0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80072a2:	693b      	ldr	r3, [r7, #16]
 80072a4:	2b54      	cmp	r3, #84	; 0x54
 80072a6:	d00b      	beq.n	80072c0 <xTaskCreateStatic+0x6c>
 80072a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072ac:	b672      	cpsid	i
 80072ae:	f383 8811 	msr	BASEPRI, r3
 80072b2:	f3bf 8f6f 	isb	sy
 80072b6:	f3bf 8f4f 	dsb	sy
 80072ba:	b662      	cpsie	i
 80072bc:	61bb      	str	r3, [r7, #24]
 80072be:	e7fe      	b.n	80072be <xTaskCreateStatic+0x6a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80072c0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80072c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d01e      	beq.n	8007306 <xTaskCreateStatic+0xb2>
 80072c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d01b      	beq.n	8007306 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80072ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072d0:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80072d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072d4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80072d6:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80072d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072da:	2202      	movs	r2, #2
 80072dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80072e0:	2300      	movs	r3, #0
 80072e2:	9303      	str	r3, [sp, #12]
 80072e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072e6:	9302      	str	r3, [sp, #8]
 80072e8:	f107 0314 	add.w	r3, r7, #20
 80072ec:	9301      	str	r3, [sp, #4]
 80072ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072f0:	9300      	str	r3, [sp, #0]
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	687a      	ldr	r2, [r7, #4]
 80072f6:	68b9      	ldr	r1, [r7, #8]
 80072f8:	68f8      	ldr	r0, [r7, #12]
 80072fa:	f000 f850 	bl	800739e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80072fe:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007300:	f000 f8d6 	bl	80074b0 <prvAddNewTaskToReadyList>
 8007304:	e001      	b.n	800730a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007306:	2300      	movs	r3, #0
 8007308:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800730a:	697b      	ldr	r3, [r7, #20]
	}
 800730c:	4618      	mov	r0, r3
 800730e:	3728      	adds	r7, #40	; 0x28
 8007310:	46bd      	mov	sp, r7
 8007312:	bd80      	pop	{r7, pc}

08007314 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007314:	b580      	push	{r7, lr}
 8007316:	b08c      	sub	sp, #48	; 0x30
 8007318:	af04      	add	r7, sp, #16
 800731a:	60f8      	str	r0, [r7, #12]
 800731c:	60b9      	str	r1, [r7, #8]
 800731e:	603b      	str	r3, [r7, #0]
 8007320:	4613      	mov	r3, r2
 8007322:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007324:	88fb      	ldrh	r3, [r7, #6]
 8007326:	009b      	lsls	r3, r3, #2
 8007328:	4618      	mov	r0, r3
 800732a:	f001 f98d 	bl	8008648 <pvPortMalloc>
 800732e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007330:	697b      	ldr	r3, [r7, #20]
 8007332:	2b00      	cmp	r3, #0
 8007334:	d00e      	beq.n	8007354 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007336:	2054      	movs	r0, #84	; 0x54
 8007338:	f001 f986 	bl	8008648 <pvPortMalloc>
 800733c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800733e:	69fb      	ldr	r3, [r7, #28]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d003      	beq.n	800734c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007344:	69fb      	ldr	r3, [r7, #28]
 8007346:	697a      	ldr	r2, [r7, #20]
 8007348:	631a      	str	r2, [r3, #48]	; 0x30
 800734a:	e005      	b.n	8007358 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800734c:	6978      	ldr	r0, [r7, #20]
 800734e:	f001 fa43 	bl	80087d8 <vPortFree>
 8007352:	e001      	b.n	8007358 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007354:	2300      	movs	r3, #0
 8007356:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007358:	69fb      	ldr	r3, [r7, #28]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d017      	beq.n	800738e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800735e:	69fb      	ldr	r3, [r7, #28]
 8007360:	2200      	movs	r2, #0
 8007362:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007366:	88fa      	ldrh	r2, [r7, #6]
 8007368:	2300      	movs	r3, #0
 800736a:	9303      	str	r3, [sp, #12]
 800736c:	69fb      	ldr	r3, [r7, #28]
 800736e:	9302      	str	r3, [sp, #8]
 8007370:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007372:	9301      	str	r3, [sp, #4]
 8007374:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007376:	9300      	str	r3, [sp, #0]
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	68b9      	ldr	r1, [r7, #8]
 800737c:	68f8      	ldr	r0, [r7, #12]
 800737e:	f000 f80e 	bl	800739e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007382:	69f8      	ldr	r0, [r7, #28]
 8007384:	f000 f894 	bl	80074b0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007388:	2301      	movs	r3, #1
 800738a:	61bb      	str	r3, [r7, #24]
 800738c:	e002      	b.n	8007394 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800738e:	f04f 33ff 	mov.w	r3, #4294967295
 8007392:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007394:	69bb      	ldr	r3, [r7, #24]
	}
 8007396:	4618      	mov	r0, r3
 8007398:	3720      	adds	r7, #32
 800739a:	46bd      	mov	sp, r7
 800739c:	bd80      	pop	{r7, pc}

0800739e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800739e:	b580      	push	{r7, lr}
 80073a0:	b088      	sub	sp, #32
 80073a2:	af00      	add	r7, sp, #0
 80073a4:	60f8      	str	r0, [r7, #12]
 80073a6:	60b9      	str	r1, [r7, #8]
 80073a8:	607a      	str	r2, [r7, #4]
 80073aa:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80073ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80073b0:	6879      	ldr	r1, [r7, #4]
 80073b2:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 80073b6:	440b      	add	r3, r1
 80073b8:	009b      	lsls	r3, r3, #2
 80073ba:	4413      	add	r3, r2
 80073bc:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80073be:	69bb      	ldr	r3, [r7, #24]
 80073c0:	f023 0307 	bic.w	r3, r3, #7
 80073c4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80073c6:	69bb      	ldr	r3, [r7, #24]
 80073c8:	f003 0307 	and.w	r3, r3, #7
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d00b      	beq.n	80073e8 <prvInitialiseNewTask+0x4a>
 80073d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073d4:	b672      	cpsid	i
 80073d6:	f383 8811 	msr	BASEPRI, r3
 80073da:	f3bf 8f6f 	isb	sy
 80073de:	f3bf 8f4f 	dsb	sy
 80073e2:	b662      	cpsie	i
 80073e4:	617b      	str	r3, [r7, #20]
 80073e6:	e7fe      	b.n	80073e6 <prvInitialiseNewTask+0x48>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80073e8:	68bb      	ldr	r3, [r7, #8]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d01f      	beq.n	800742e <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80073ee:	2300      	movs	r3, #0
 80073f0:	61fb      	str	r3, [r7, #28]
 80073f2:	e012      	b.n	800741a <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80073f4:	68ba      	ldr	r2, [r7, #8]
 80073f6:	69fb      	ldr	r3, [r7, #28]
 80073f8:	4413      	add	r3, r2
 80073fa:	7819      	ldrb	r1, [r3, #0]
 80073fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80073fe:	69fb      	ldr	r3, [r7, #28]
 8007400:	4413      	add	r3, r2
 8007402:	3334      	adds	r3, #52	; 0x34
 8007404:	460a      	mov	r2, r1
 8007406:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007408:	68ba      	ldr	r2, [r7, #8]
 800740a:	69fb      	ldr	r3, [r7, #28]
 800740c:	4413      	add	r3, r2
 800740e:	781b      	ldrb	r3, [r3, #0]
 8007410:	2b00      	cmp	r3, #0
 8007412:	d006      	beq.n	8007422 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007414:	69fb      	ldr	r3, [r7, #28]
 8007416:	3301      	adds	r3, #1
 8007418:	61fb      	str	r3, [r7, #28]
 800741a:	69fb      	ldr	r3, [r7, #28]
 800741c:	2b0f      	cmp	r3, #15
 800741e:	d9e9      	bls.n	80073f4 <prvInitialiseNewTask+0x56>
 8007420:	e000      	b.n	8007424 <prvInitialiseNewTask+0x86>
			{
				break;
 8007422:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007424:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007426:	2200      	movs	r2, #0
 8007428:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800742c:	e003      	b.n	8007436 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800742e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007430:	2200      	movs	r2, #0
 8007432:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007436:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007438:	2b06      	cmp	r3, #6
 800743a:	d901      	bls.n	8007440 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800743c:	2306      	movs	r3, #6
 800743e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007440:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007442:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007444:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007446:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007448:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800744a:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800744c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800744e:	2200      	movs	r2, #0
 8007450:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007452:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007454:	3304      	adds	r3, #4
 8007456:	4618      	mov	r0, r3
 8007458:	f7ff fa0c 	bl	8006874 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800745c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800745e:	3318      	adds	r3, #24
 8007460:	4618      	mov	r0, r3
 8007462:	f7ff fa07 	bl	8006874 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007466:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007468:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800746a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800746c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800746e:	f1c3 0207 	rsb	r2, r3, #7
 8007472:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007474:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007476:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007478:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800747a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800747c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800747e:	2200      	movs	r2, #0
 8007480:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007482:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007484:	2200      	movs	r2, #0
 8007486:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800748a:	683a      	ldr	r2, [r7, #0]
 800748c:	68f9      	ldr	r1, [r7, #12]
 800748e:	69b8      	ldr	r0, [r7, #24]
 8007490:	f000 fef2 	bl	8008278 <pxPortInitialiseStack>
 8007494:	4602      	mov	r2, r0
 8007496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007498:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800749a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800749c:	2b00      	cmp	r3, #0
 800749e:	d002      	beq.n	80074a6 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80074a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80074a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80074a6:	bf00      	nop
 80074a8:	3720      	adds	r7, #32
 80074aa:	46bd      	mov	sp, r7
 80074ac:	bd80      	pop	{r7, pc}
	...

080074b0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80074b0:	b580      	push	{r7, lr}
 80074b2:	b082      	sub	sp, #8
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80074b8:	f000 ffe6 	bl	8008488 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80074bc:	4b2a      	ldr	r3, [pc, #168]	; (8007568 <prvAddNewTaskToReadyList+0xb8>)
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	3301      	adds	r3, #1
 80074c2:	4a29      	ldr	r2, [pc, #164]	; (8007568 <prvAddNewTaskToReadyList+0xb8>)
 80074c4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80074c6:	4b29      	ldr	r3, [pc, #164]	; (800756c <prvAddNewTaskToReadyList+0xbc>)
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d109      	bne.n	80074e2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80074ce:	4a27      	ldr	r2, [pc, #156]	; (800756c <prvAddNewTaskToReadyList+0xbc>)
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80074d4:	4b24      	ldr	r3, [pc, #144]	; (8007568 <prvAddNewTaskToReadyList+0xb8>)
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	2b01      	cmp	r3, #1
 80074da:	d110      	bne.n	80074fe <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80074dc:	f000 fbd4 	bl	8007c88 <prvInitialiseTaskLists>
 80074e0:	e00d      	b.n	80074fe <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80074e2:	4b23      	ldr	r3, [pc, #140]	; (8007570 <prvAddNewTaskToReadyList+0xc0>)
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d109      	bne.n	80074fe <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80074ea:	4b20      	ldr	r3, [pc, #128]	; (800756c <prvAddNewTaskToReadyList+0xbc>)
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074f4:	429a      	cmp	r2, r3
 80074f6:	d802      	bhi.n	80074fe <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80074f8:	4a1c      	ldr	r2, [pc, #112]	; (800756c <prvAddNewTaskToReadyList+0xbc>)
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80074fe:	4b1d      	ldr	r3, [pc, #116]	; (8007574 <prvAddNewTaskToReadyList+0xc4>)
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	3301      	adds	r3, #1
 8007504:	4a1b      	ldr	r2, [pc, #108]	; (8007574 <prvAddNewTaskToReadyList+0xc4>)
 8007506:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800750c:	2201      	movs	r2, #1
 800750e:	409a      	lsls	r2, r3
 8007510:	4b19      	ldr	r3, [pc, #100]	; (8007578 <prvAddNewTaskToReadyList+0xc8>)
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	4313      	orrs	r3, r2
 8007516:	4a18      	ldr	r2, [pc, #96]	; (8007578 <prvAddNewTaskToReadyList+0xc8>)
 8007518:	6013      	str	r3, [r2, #0]
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800751e:	4613      	mov	r3, r2
 8007520:	009b      	lsls	r3, r3, #2
 8007522:	4413      	add	r3, r2
 8007524:	009b      	lsls	r3, r3, #2
 8007526:	4a15      	ldr	r2, [pc, #84]	; (800757c <prvAddNewTaskToReadyList+0xcc>)
 8007528:	441a      	add	r2, r3
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	3304      	adds	r3, #4
 800752e:	4619      	mov	r1, r3
 8007530:	4610      	mov	r0, r2
 8007532:	f7ff f9ac 	bl	800688e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007536:	f000 ffd9 	bl	80084ec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800753a:	4b0d      	ldr	r3, [pc, #52]	; (8007570 <prvAddNewTaskToReadyList+0xc0>)
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d00e      	beq.n	8007560 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007542:	4b0a      	ldr	r3, [pc, #40]	; (800756c <prvAddNewTaskToReadyList+0xbc>)
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800754c:	429a      	cmp	r2, r3
 800754e:	d207      	bcs.n	8007560 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007550:	4b0b      	ldr	r3, [pc, #44]	; (8007580 <prvAddNewTaskToReadyList+0xd0>)
 8007552:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007556:	601a      	str	r2, [r3, #0]
 8007558:	f3bf 8f4f 	dsb	sy
 800755c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007560:	bf00      	nop
 8007562:	3708      	adds	r7, #8
 8007564:	46bd      	mov	sp, r7
 8007566:	bd80      	pop	{r7, pc}
 8007568:	2000058c 	.word	0x2000058c
 800756c:	2000048c 	.word	0x2000048c
 8007570:	20000598 	.word	0x20000598
 8007574:	200005a8 	.word	0x200005a8
 8007578:	20000594 	.word	0x20000594
 800757c:	20000490 	.word	0x20000490
 8007580:	e000ed04 	.word	0xe000ed04

08007584 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007584:	b580      	push	{r7, lr}
 8007586:	b084      	sub	sp, #16
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800758c:	2300      	movs	r3, #0
 800758e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d018      	beq.n	80075c8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007596:	4b14      	ldr	r3, [pc, #80]	; (80075e8 <vTaskDelay+0x64>)
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	2b00      	cmp	r3, #0
 800759c:	d00b      	beq.n	80075b6 <vTaskDelay+0x32>
 800759e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075a2:	b672      	cpsid	i
 80075a4:	f383 8811 	msr	BASEPRI, r3
 80075a8:	f3bf 8f6f 	isb	sy
 80075ac:	f3bf 8f4f 	dsb	sy
 80075b0:	b662      	cpsie	i
 80075b2:	60bb      	str	r3, [r7, #8]
 80075b4:	e7fe      	b.n	80075b4 <vTaskDelay+0x30>
			vTaskSuspendAll();
 80075b6:	f000 f87d 	bl	80076b4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80075ba:	2100      	movs	r1, #0
 80075bc:	6878      	ldr	r0, [r7, #4]
 80075be:	f000 fdf5 	bl	80081ac <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80075c2:	f000 f885 	bl	80076d0 <xTaskResumeAll>
 80075c6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d107      	bne.n	80075de <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80075ce:	4b07      	ldr	r3, [pc, #28]	; (80075ec <vTaskDelay+0x68>)
 80075d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80075d4:	601a      	str	r2, [r3, #0]
 80075d6:	f3bf 8f4f 	dsb	sy
 80075da:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80075de:	bf00      	nop
 80075e0:	3710      	adds	r7, #16
 80075e2:	46bd      	mov	sp, r7
 80075e4:	bd80      	pop	{r7, pc}
 80075e6:	bf00      	nop
 80075e8:	200005b4 	.word	0x200005b4
 80075ec:	e000ed04 	.word	0xe000ed04

080075f0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b08a      	sub	sp, #40	; 0x28
 80075f4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80075f6:	2300      	movs	r3, #0
 80075f8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80075fa:	2300      	movs	r3, #0
 80075fc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80075fe:	463a      	mov	r2, r7
 8007600:	1d39      	adds	r1, r7, #4
 8007602:	f107 0308 	add.w	r3, r7, #8
 8007606:	4618      	mov	r0, r3
 8007608:	f7f9 fb1a 	bl	8000c40 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800760c:	6839      	ldr	r1, [r7, #0]
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	68ba      	ldr	r2, [r7, #8]
 8007612:	9202      	str	r2, [sp, #8]
 8007614:	9301      	str	r3, [sp, #4]
 8007616:	2300      	movs	r3, #0
 8007618:	9300      	str	r3, [sp, #0]
 800761a:	2300      	movs	r3, #0
 800761c:	460a      	mov	r2, r1
 800761e:	491f      	ldr	r1, [pc, #124]	; (800769c <vTaskStartScheduler+0xac>)
 8007620:	481f      	ldr	r0, [pc, #124]	; (80076a0 <vTaskStartScheduler+0xb0>)
 8007622:	f7ff fe17 	bl	8007254 <xTaskCreateStatic>
 8007626:	4602      	mov	r2, r0
 8007628:	4b1e      	ldr	r3, [pc, #120]	; (80076a4 <vTaskStartScheduler+0xb4>)
 800762a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800762c:	4b1d      	ldr	r3, [pc, #116]	; (80076a4 <vTaskStartScheduler+0xb4>)
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	2b00      	cmp	r3, #0
 8007632:	d002      	beq.n	800763a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007634:	2301      	movs	r3, #1
 8007636:	617b      	str	r3, [r7, #20]
 8007638:	e001      	b.n	800763e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800763a:	2300      	movs	r3, #0
 800763c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	2b01      	cmp	r3, #1
 8007642:	d117      	bne.n	8007674 <vTaskStartScheduler+0x84>
 8007644:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007648:	b672      	cpsid	i
 800764a:	f383 8811 	msr	BASEPRI, r3
 800764e:	f3bf 8f6f 	isb	sy
 8007652:	f3bf 8f4f 	dsb	sy
 8007656:	b662      	cpsie	i
 8007658:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800765a:	4b13      	ldr	r3, [pc, #76]	; (80076a8 <vTaskStartScheduler+0xb8>)
 800765c:	f04f 32ff 	mov.w	r2, #4294967295
 8007660:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007662:	4b12      	ldr	r3, [pc, #72]	; (80076ac <vTaskStartScheduler+0xbc>)
 8007664:	2201      	movs	r2, #1
 8007666:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007668:	4b11      	ldr	r3, [pc, #68]	; (80076b0 <vTaskStartScheduler+0xc0>)
 800766a:	2200      	movs	r2, #0
 800766c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800766e:	f000 fe8f 	bl	8008390 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007672:	e00f      	b.n	8007694 <vTaskStartScheduler+0xa4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007674:	697b      	ldr	r3, [r7, #20]
 8007676:	f1b3 3fff 	cmp.w	r3, #4294967295
 800767a:	d10b      	bne.n	8007694 <vTaskStartScheduler+0xa4>
 800767c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007680:	b672      	cpsid	i
 8007682:	f383 8811 	msr	BASEPRI, r3
 8007686:	f3bf 8f6f 	isb	sy
 800768a:	f3bf 8f4f 	dsb	sy
 800768e:	b662      	cpsie	i
 8007690:	60fb      	str	r3, [r7, #12]
 8007692:	e7fe      	b.n	8007692 <vTaskStartScheduler+0xa2>
}
 8007694:	bf00      	nop
 8007696:	3718      	adds	r7, #24
 8007698:	46bd      	mov	sp, r7
 800769a:	bd80      	pop	{r7, pc}
 800769c:	0800c40c 	.word	0x0800c40c
 80076a0:	08007c59 	.word	0x08007c59
 80076a4:	200005b0 	.word	0x200005b0
 80076a8:	200005ac 	.word	0x200005ac
 80076ac:	20000598 	.word	0x20000598
 80076b0:	20000590 	.word	0x20000590

080076b4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80076b4:	b480      	push	{r7}
 80076b6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80076b8:	4b04      	ldr	r3, [pc, #16]	; (80076cc <vTaskSuspendAll+0x18>)
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	3301      	adds	r3, #1
 80076be:	4a03      	ldr	r2, [pc, #12]	; (80076cc <vTaskSuspendAll+0x18>)
 80076c0:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80076c2:	bf00      	nop
 80076c4:	46bd      	mov	sp, r7
 80076c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ca:	4770      	bx	lr
 80076cc:	200005b4 	.word	0x200005b4

080076d0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b084      	sub	sp, #16
 80076d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80076d6:	2300      	movs	r3, #0
 80076d8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80076da:	2300      	movs	r3, #0
 80076dc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80076de:	4b42      	ldr	r3, [pc, #264]	; (80077e8 <xTaskResumeAll+0x118>)
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d10b      	bne.n	80076fe <xTaskResumeAll+0x2e>
 80076e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076ea:	b672      	cpsid	i
 80076ec:	f383 8811 	msr	BASEPRI, r3
 80076f0:	f3bf 8f6f 	isb	sy
 80076f4:	f3bf 8f4f 	dsb	sy
 80076f8:	b662      	cpsie	i
 80076fa:	603b      	str	r3, [r7, #0]
 80076fc:	e7fe      	b.n	80076fc <xTaskResumeAll+0x2c>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80076fe:	f000 fec3 	bl	8008488 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007702:	4b39      	ldr	r3, [pc, #228]	; (80077e8 <xTaskResumeAll+0x118>)
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	3b01      	subs	r3, #1
 8007708:	4a37      	ldr	r2, [pc, #220]	; (80077e8 <xTaskResumeAll+0x118>)
 800770a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800770c:	4b36      	ldr	r3, [pc, #216]	; (80077e8 <xTaskResumeAll+0x118>)
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	2b00      	cmp	r3, #0
 8007712:	d161      	bne.n	80077d8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007714:	4b35      	ldr	r3, [pc, #212]	; (80077ec <xTaskResumeAll+0x11c>)
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d05d      	beq.n	80077d8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800771c:	e02e      	b.n	800777c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800771e:	4b34      	ldr	r3, [pc, #208]	; (80077f0 <xTaskResumeAll+0x120>)
 8007720:	68db      	ldr	r3, [r3, #12]
 8007722:	68db      	ldr	r3, [r3, #12]
 8007724:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	3318      	adds	r3, #24
 800772a:	4618      	mov	r0, r3
 800772c:	f7ff f90c 	bl	8006948 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	3304      	adds	r3, #4
 8007734:	4618      	mov	r0, r3
 8007736:	f7ff f907 	bl	8006948 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800773e:	2201      	movs	r2, #1
 8007740:	409a      	lsls	r2, r3
 8007742:	4b2c      	ldr	r3, [pc, #176]	; (80077f4 <xTaskResumeAll+0x124>)
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	4313      	orrs	r3, r2
 8007748:	4a2a      	ldr	r2, [pc, #168]	; (80077f4 <xTaskResumeAll+0x124>)
 800774a:	6013      	str	r3, [r2, #0]
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007750:	4613      	mov	r3, r2
 8007752:	009b      	lsls	r3, r3, #2
 8007754:	4413      	add	r3, r2
 8007756:	009b      	lsls	r3, r3, #2
 8007758:	4a27      	ldr	r2, [pc, #156]	; (80077f8 <xTaskResumeAll+0x128>)
 800775a:	441a      	add	r2, r3
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	3304      	adds	r3, #4
 8007760:	4619      	mov	r1, r3
 8007762:	4610      	mov	r0, r2
 8007764:	f7ff f893 	bl	800688e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800776c:	4b23      	ldr	r3, [pc, #140]	; (80077fc <xTaskResumeAll+0x12c>)
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007772:	429a      	cmp	r2, r3
 8007774:	d302      	bcc.n	800777c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8007776:	4b22      	ldr	r3, [pc, #136]	; (8007800 <xTaskResumeAll+0x130>)
 8007778:	2201      	movs	r2, #1
 800777a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800777c:	4b1c      	ldr	r3, [pc, #112]	; (80077f0 <xTaskResumeAll+0x120>)
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	2b00      	cmp	r3, #0
 8007782:	d1cc      	bne.n	800771e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d001      	beq.n	800778e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800778a:	f000 fb19 	bl	8007dc0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800778e:	4b1d      	ldr	r3, [pc, #116]	; (8007804 <xTaskResumeAll+0x134>)
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d010      	beq.n	80077bc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800779a:	f000 f837 	bl	800780c <xTaskIncrementTick>
 800779e:	4603      	mov	r3, r0
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d002      	beq.n	80077aa <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80077a4:	4b16      	ldr	r3, [pc, #88]	; (8007800 <xTaskResumeAll+0x130>)
 80077a6:	2201      	movs	r2, #1
 80077a8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	3b01      	subs	r3, #1
 80077ae:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d1f1      	bne.n	800779a <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 80077b6:	4b13      	ldr	r3, [pc, #76]	; (8007804 <xTaskResumeAll+0x134>)
 80077b8:	2200      	movs	r2, #0
 80077ba:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80077bc:	4b10      	ldr	r3, [pc, #64]	; (8007800 <xTaskResumeAll+0x130>)
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d009      	beq.n	80077d8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80077c4:	2301      	movs	r3, #1
 80077c6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80077c8:	4b0f      	ldr	r3, [pc, #60]	; (8007808 <xTaskResumeAll+0x138>)
 80077ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80077ce:	601a      	str	r2, [r3, #0]
 80077d0:	f3bf 8f4f 	dsb	sy
 80077d4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80077d8:	f000 fe88 	bl	80084ec <vPortExitCritical>

	return xAlreadyYielded;
 80077dc:	68bb      	ldr	r3, [r7, #8]
}
 80077de:	4618      	mov	r0, r3
 80077e0:	3710      	adds	r7, #16
 80077e2:	46bd      	mov	sp, r7
 80077e4:	bd80      	pop	{r7, pc}
 80077e6:	bf00      	nop
 80077e8:	200005b4 	.word	0x200005b4
 80077ec:	2000058c 	.word	0x2000058c
 80077f0:	2000054c 	.word	0x2000054c
 80077f4:	20000594 	.word	0x20000594
 80077f8:	20000490 	.word	0x20000490
 80077fc:	2000048c 	.word	0x2000048c
 8007800:	200005a0 	.word	0x200005a0
 8007804:	2000059c 	.word	0x2000059c
 8007808:	e000ed04 	.word	0xe000ed04

0800780c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800780c:	b580      	push	{r7, lr}
 800780e:	b086      	sub	sp, #24
 8007810:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007812:	2300      	movs	r3, #0
 8007814:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007816:	4b4f      	ldr	r3, [pc, #316]	; (8007954 <xTaskIncrementTick+0x148>)
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	2b00      	cmp	r3, #0
 800781c:	f040 8089 	bne.w	8007932 <xTaskIncrementTick+0x126>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007820:	4b4d      	ldr	r3, [pc, #308]	; (8007958 <xTaskIncrementTick+0x14c>)
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	3301      	adds	r3, #1
 8007826:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007828:	4a4b      	ldr	r2, [pc, #300]	; (8007958 <xTaskIncrementTick+0x14c>)
 800782a:	693b      	ldr	r3, [r7, #16]
 800782c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800782e:	693b      	ldr	r3, [r7, #16]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d121      	bne.n	8007878 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007834:	4b49      	ldr	r3, [pc, #292]	; (800795c <xTaskIncrementTick+0x150>)
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	2b00      	cmp	r3, #0
 800783c:	d00b      	beq.n	8007856 <xTaskIncrementTick+0x4a>
 800783e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007842:	b672      	cpsid	i
 8007844:	f383 8811 	msr	BASEPRI, r3
 8007848:	f3bf 8f6f 	isb	sy
 800784c:	f3bf 8f4f 	dsb	sy
 8007850:	b662      	cpsie	i
 8007852:	603b      	str	r3, [r7, #0]
 8007854:	e7fe      	b.n	8007854 <xTaskIncrementTick+0x48>
 8007856:	4b41      	ldr	r3, [pc, #260]	; (800795c <xTaskIncrementTick+0x150>)
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	60fb      	str	r3, [r7, #12]
 800785c:	4b40      	ldr	r3, [pc, #256]	; (8007960 <xTaskIncrementTick+0x154>)
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	4a3e      	ldr	r2, [pc, #248]	; (800795c <xTaskIncrementTick+0x150>)
 8007862:	6013      	str	r3, [r2, #0]
 8007864:	4a3e      	ldr	r2, [pc, #248]	; (8007960 <xTaskIncrementTick+0x154>)
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	6013      	str	r3, [r2, #0]
 800786a:	4b3e      	ldr	r3, [pc, #248]	; (8007964 <xTaskIncrementTick+0x158>)
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	3301      	adds	r3, #1
 8007870:	4a3c      	ldr	r2, [pc, #240]	; (8007964 <xTaskIncrementTick+0x158>)
 8007872:	6013      	str	r3, [r2, #0]
 8007874:	f000 faa4 	bl	8007dc0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007878:	4b3b      	ldr	r3, [pc, #236]	; (8007968 <xTaskIncrementTick+0x15c>)
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	693a      	ldr	r2, [r7, #16]
 800787e:	429a      	cmp	r2, r3
 8007880:	d348      	bcc.n	8007914 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007882:	4b36      	ldr	r3, [pc, #216]	; (800795c <xTaskIncrementTick+0x150>)
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	2b00      	cmp	r3, #0
 800788a:	d104      	bne.n	8007896 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800788c:	4b36      	ldr	r3, [pc, #216]	; (8007968 <xTaskIncrementTick+0x15c>)
 800788e:	f04f 32ff 	mov.w	r2, #4294967295
 8007892:	601a      	str	r2, [r3, #0]
					break;
 8007894:	e03e      	b.n	8007914 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007896:	4b31      	ldr	r3, [pc, #196]	; (800795c <xTaskIncrementTick+0x150>)
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	68db      	ldr	r3, [r3, #12]
 800789c:	68db      	ldr	r3, [r3, #12]
 800789e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80078a0:	68bb      	ldr	r3, [r7, #8]
 80078a2:	685b      	ldr	r3, [r3, #4]
 80078a4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80078a6:	693a      	ldr	r2, [r7, #16]
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	429a      	cmp	r2, r3
 80078ac:	d203      	bcs.n	80078b6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80078ae:	4a2e      	ldr	r2, [pc, #184]	; (8007968 <xTaskIncrementTick+0x15c>)
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80078b4:	e02e      	b.n	8007914 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80078b6:	68bb      	ldr	r3, [r7, #8]
 80078b8:	3304      	adds	r3, #4
 80078ba:	4618      	mov	r0, r3
 80078bc:	f7ff f844 	bl	8006948 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80078c0:	68bb      	ldr	r3, [r7, #8]
 80078c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d004      	beq.n	80078d2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80078c8:	68bb      	ldr	r3, [r7, #8]
 80078ca:	3318      	adds	r3, #24
 80078cc:	4618      	mov	r0, r3
 80078ce:	f7ff f83b 	bl	8006948 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80078d2:	68bb      	ldr	r3, [r7, #8]
 80078d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078d6:	2201      	movs	r2, #1
 80078d8:	409a      	lsls	r2, r3
 80078da:	4b24      	ldr	r3, [pc, #144]	; (800796c <xTaskIncrementTick+0x160>)
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	4313      	orrs	r3, r2
 80078e0:	4a22      	ldr	r2, [pc, #136]	; (800796c <xTaskIncrementTick+0x160>)
 80078e2:	6013      	str	r3, [r2, #0]
 80078e4:	68bb      	ldr	r3, [r7, #8]
 80078e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078e8:	4613      	mov	r3, r2
 80078ea:	009b      	lsls	r3, r3, #2
 80078ec:	4413      	add	r3, r2
 80078ee:	009b      	lsls	r3, r3, #2
 80078f0:	4a1f      	ldr	r2, [pc, #124]	; (8007970 <xTaskIncrementTick+0x164>)
 80078f2:	441a      	add	r2, r3
 80078f4:	68bb      	ldr	r3, [r7, #8]
 80078f6:	3304      	adds	r3, #4
 80078f8:	4619      	mov	r1, r3
 80078fa:	4610      	mov	r0, r2
 80078fc:	f7fe ffc7 	bl	800688e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007900:	68bb      	ldr	r3, [r7, #8]
 8007902:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007904:	4b1b      	ldr	r3, [pc, #108]	; (8007974 <xTaskIncrementTick+0x168>)
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800790a:	429a      	cmp	r2, r3
 800790c:	d3b9      	bcc.n	8007882 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800790e:	2301      	movs	r3, #1
 8007910:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007912:	e7b6      	b.n	8007882 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007914:	4b17      	ldr	r3, [pc, #92]	; (8007974 <xTaskIncrementTick+0x168>)
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800791a:	4915      	ldr	r1, [pc, #84]	; (8007970 <xTaskIncrementTick+0x164>)
 800791c:	4613      	mov	r3, r2
 800791e:	009b      	lsls	r3, r3, #2
 8007920:	4413      	add	r3, r2
 8007922:	009b      	lsls	r3, r3, #2
 8007924:	440b      	add	r3, r1
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	2b01      	cmp	r3, #1
 800792a:	d907      	bls.n	800793c <xTaskIncrementTick+0x130>
			{
				xSwitchRequired = pdTRUE;
 800792c:	2301      	movs	r3, #1
 800792e:	617b      	str	r3, [r7, #20]
 8007930:	e004      	b.n	800793c <xTaskIncrementTick+0x130>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8007932:	4b11      	ldr	r3, [pc, #68]	; (8007978 <xTaskIncrementTick+0x16c>)
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	3301      	adds	r3, #1
 8007938:	4a0f      	ldr	r2, [pc, #60]	; (8007978 <xTaskIncrementTick+0x16c>)
 800793a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800793c:	4b0f      	ldr	r3, [pc, #60]	; (800797c <xTaskIncrementTick+0x170>)
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d001      	beq.n	8007948 <xTaskIncrementTick+0x13c>
		{
			xSwitchRequired = pdTRUE;
 8007944:	2301      	movs	r3, #1
 8007946:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8007948:	697b      	ldr	r3, [r7, #20]
}
 800794a:	4618      	mov	r0, r3
 800794c:	3718      	adds	r7, #24
 800794e:	46bd      	mov	sp, r7
 8007950:	bd80      	pop	{r7, pc}
 8007952:	bf00      	nop
 8007954:	200005b4 	.word	0x200005b4
 8007958:	20000590 	.word	0x20000590
 800795c:	20000544 	.word	0x20000544
 8007960:	20000548 	.word	0x20000548
 8007964:	200005a4 	.word	0x200005a4
 8007968:	200005ac 	.word	0x200005ac
 800796c:	20000594 	.word	0x20000594
 8007970:	20000490 	.word	0x20000490
 8007974:	2000048c 	.word	0x2000048c
 8007978:	2000059c 	.word	0x2000059c
 800797c:	200005a0 	.word	0x200005a0

08007980 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007980:	b480      	push	{r7}
 8007982:	b087      	sub	sp, #28
 8007984:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007986:	4b27      	ldr	r3, [pc, #156]	; (8007a24 <vTaskSwitchContext+0xa4>)
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	2b00      	cmp	r3, #0
 800798c:	d003      	beq.n	8007996 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800798e:	4b26      	ldr	r3, [pc, #152]	; (8007a28 <vTaskSwitchContext+0xa8>)
 8007990:	2201      	movs	r2, #1
 8007992:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007994:	e040      	b.n	8007a18 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8007996:	4b24      	ldr	r3, [pc, #144]	; (8007a28 <vTaskSwitchContext+0xa8>)
 8007998:	2200      	movs	r2, #0
 800799a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800799c:	4b23      	ldr	r3, [pc, #140]	; (8007a2c <vTaskSwitchContext+0xac>)
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	fab3 f383 	clz	r3, r3
 80079a8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80079aa:	7afb      	ldrb	r3, [r7, #11]
 80079ac:	f1c3 031f 	rsb	r3, r3, #31
 80079b0:	617b      	str	r3, [r7, #20]
 80079b2:	491f      	ldr	r1, [pc, #124]	; (8007a30 <vTaskSwitchContext+0xb0>)
 80079b4:	697a      	ldr	r2, [r7, #20]
 80079b6:	4613      	mov	r3, r2
 80079b8:	009b      	lsls	r3, r3, #2
 80079ba:	4413      	add	r3, r2
 80079bc:	009b      	lsls	r3, r3, #2
 80079be:	440b      	add	r3, r1
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d10b      	bne.n	80079de <vTaskSwitchContext+0x5e>
	__asm volatile
 80079c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079ca:	b672      	cpsid	i
 80079cc:	f383 8811 	msr	BASEPRI, r3
 80079d0:	f3bf 8f6f 	isb	sy
 80079d4:	f3bf 8f4f 	dsb	sy
 80079d8:	b662      	cpsie	i
 80079da:	607b      	str	r3, [r7, #4]
 80079dc:	e7fe      	b.n	80079dc <vTaskSwitchContext+0x5c>
 80079de:	697a      	ldr	r2, [r7, #20]
 80079e0:	4613      	mov	r3, r2
 80079e2:	009b      	lsls	r3, r3, #2
 80079e4:	4413      	add	r3, r2
 80079e6:	009b      	lsls	r3, r3, #2
 80079e8:	4a11      	ldr	r2, [pc, #68]	; (8007a30 <vTaskSwitchContext+0xb0>)
 80079ea:	4413      	add	r3, r2
 80079ec:	613b      	str	r3, [r7, #16]
 80079ee:	693b      	ldr	r3, [r7, #16]
 80079f0:	685b      	ldr	r3, [r3, #4]
 80079f2:	685a      	ldr	r2, [r3, #4]
 80079f4:	693b      	ldr	r3, [r7, #16]
 80079f6:	605a      	str	r2, [r3, #4]
 80079f8:	693b      	ldr	r3, [r7, #16]
 80079fa:	685a      	ldr	r2, [r3, #4]
 80079fc:	693b      	ldr	r3, [r7, #16]
 80079fe:	3308      	adds	r3, #8
 8007a00:	429a      	cmp	r2, r3
 8007a02:	d104      	bne.n	8007a0e <vTaskSwitchContext+0x8e>
 8007a04:	693b      	ldr	r3, [r7, #16]
 8007a06:	685b      	ldr	r3, [r3, #4]
 8007a08:	685a      	ldr	r2, [r3, #4]
 8007a0a:	693b      	ldr	r3, [r7, #16]
 8007a0c:	605a      	str	r2, [r3, #4]
 8007a0e:	693b      	ldr	r3, [r7, #16]
 8007a10:	685b      	ldr	r3, [r3, #4]
 8007a12:	68db      	ldr	r3, [r3, #12]
 8007a14:	4a07      	ldr	r2, [pc, #28]	; (8007a34 <vTaskSwitchContext+0xb4>)
 8007a16:	6013      	str	r3, [r2, #0]
}
 8007a18:	bf00      	nop
 8007a1a:	371c      	adds	r7, #28
 8007a1c:	46bd      	mov	sp, r7
 8007a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a22:	4770      	bx	lr
 8007a24:	200005b4 	.word	0x200005b4
 8007a28:	200005a0 	.word	0x200005a0
 8007a2c:	20000594 	.word	0x20000594
 8007a30:	20000490 	.word	0x20000490
 8007a34:	2000048c 	.word	0x2000048c

08007a38 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b084      	sub	sp, #16
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
 8007a40:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d10b      	bne.n	8007a60 <vTaskPlaceOnEventList+0x28>
 8007a48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a4c:	b672      	cpsid	i
 8007a4e:	f383 8811 	msr	BASEPRI, r3
 8007a52:	f3bf 8f6f 	isb	sy
 8007a56:	f3bf 8f4f 	dsb	sy
 8007a5a:	b662      	cpsie	i
 8007a5c:	60fb      	str	r3, [r7, #12]
 8007a5e:	e7fe      	b.n	8007a5e <vTaskPlaceOnEventList+0x26>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007a60:	4b07      	ldr	r3, [pc, #28]	; (8007a80 <vTaskPlaceOnEventList+0x48>)
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	3318      	adds	r3, #24
 8007a66:	4619      	mov	r1, r3
 8007a68:	6878      	ldr	r0, [r7, #4]
 8007a6a:	f7fe ff34 	bl	80068d6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007a6e:	2101      	movs	r1, #1
 8007a70:	6838      	ldr	r0, [r7, #0]
 8007a72:	f000 fb9b 	bl	80081ac <prvAddCurrentTaskToDelayedList>
}
 8007a76:	bf00      	nop
 8007a78:	3710      	adds	r7, #16
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	bd80      	pop	{r7, pc}
 8007a7e:	bf00      	nop
 8007a80:	2000048c 	.word	0x2000048c

08007a84 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	b086      	sub	sp, #24
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	68db      	ldr	r3, [r3, #12]
 8007a90:	68db      	ldr	r3, [r3, #12]
 8007a92:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007a94:	693b      	ldr	r3, [r7, #16]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d10b      	bne.n	8007ab2 <xTaskRemoveFromEventList+0x2e>
 8007a9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a9e:	b672      	cpsid	i
 8007aa0:	f383 8811 	msr	BASEPRI, r3
 8007aa4:	f3bf 8f6f 	isb	sy
 8007aa8:	f3bf 8f4f 	dsb	sy
 8007aac:	b662      	cpsie	i
 8007aae:	60fb      	str	r3, [r7, #12]
 8007ab0:	e7fe      	b.n	8007ab0 <xTaskRemoveFromEventList+0x2c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007ab2:	693b      	ldr	r3, [r7, #16]
 8007ab4:	3318      	adds	r3, #24
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	f7fe ff46 	bl	8006948 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007abc:	4b1d      	ldr	r3, [pc, #116]	; (8007b34 <xTaskRemoveFromEventList+0xb0>)
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d11c      	bne.n	8007afe <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007ac4:	693b      	ldr	r3, [r7, #16]
 8007ac6:	3304      	adds	r3, #4
 8007ac8:	4618      	mov	r0, r3
 8007aca:	f7fe ff3d 	bl	8006948 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007ace:	693b      	ldr	r3, [r7, #16]
 8007ad0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ad2:	2201      	movs	r2, #1
 8007ad4:	409a      	lsls	r2, r3
 8007ad6:	4b18      	ldr	r3, [pc, #96]	; (8007b38 <xTaskRemoveFromEventList+0xb4>)
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	4313      	orrs	r3, r2
 8007adc:	4a16      	ldr	r2, [pc, #88]	; (8007b38 <xTaskRemoveFromEventList+0xb4>)
 8007ade:	6013      	str	r3, [r2, #0]
 8007ae0:	693b      	ldr	r3, [r7, #16]
 8007ae2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ae4:	4613      	mov	r3, r2
 8007ae6:	009b      	lsls	r3, r3, #2
 8007ae8:	4413      	add	r3, r2
 8007aea:	009b      	lsls	r3, r3, #2
 8007aec:	4a13      	ldr	r2, [pc, #76]	; (8007b3c <xTaskRemoveFromEventList+0xb8>)
 8007aee:	441a      	add	r2, r3
 8007af0:	693b      	ldr	r3, [r7, #16]
 8007af2:	3304      	adds	r3, #4
 8007af4:	4619      	mov	r1, r3
 8007af6:	4610      	mov	r0, r2
 8007af8:	f7fe fec9 	bl	800688e <vListInsertEnd>
 8007afc:	e005      	b.n	8007b0a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007afe:	693b      	ldr	r3, [r7, #16]
 8007b00:	3318      	adds	r3, #24
 8007b02:	4619      	mov	r1, r3
 8007b04:	480e      	ldr	r0, [pc, #56]	; (8007b40 <xTaskRemoveFromEventList+0xbc>)
 8007b06:	f7fe fec2 	bl	800688e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007b0a:	693b      	ldr	r3, [r7, #16]
 8007b0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b0e:	4b0d      	ldr	r3, [pc, #52]	; (8007b44 <xTaskRemoveFromEventList+0xc0>)
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b14:	429a      	cmp	r2, r3
 8007b16:	d905      	bls.n	8007b24 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007b18:	2301      	movs	r3, #1
 8007b1a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007b1c:	4b0a      	ldr	r3, [pc, #40]	; (8007b48 <xTaskRemoveFromEventList+0xc4>)
 8007b1e:	2201      	movs	r2, #1
 8007b20:	601a      	str	r2, [r3, #0]
 8007b22:	e001      	b.n	8007b28 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8007b24:	2300      	movs	r3, #0
 8007b26:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007b28:	697b      	ldr	r3, [r7, #20]
}
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	3718      	adds	r7, #24
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	bd80      	pop	{r7, pc}
 8007b32:	bf00      	nop
 8007b34:	200005b4 	.word	0x200005b4
 8007b38:	20000594 	.word	0x20000594
 8007b3c:	20000490 	.word	0x20000490
 8007b40:	2000054c 	.word	0x2000054c
 8007b44:	2000048c 	.word	0x2000048c
 8007b48:	200005a0 	.word	0x200005a0

08007b4c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b083      	sub	sp, #12
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007b54:	4b06      	ldr	r3, [pc, #24]	; (8007b70 <vTaskInternalSetTimeOutState+0x24>)
 8007b56:	681a      	ldr	r2, [r3, #0]
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007b5c:	4b05      	ldr	r3, [pc, #20]	; (8007b74 <vTaskInternalSetTimeOutState+0x28>)
 8007b5e:	681a      	ldr	r2, [r3, #0]
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	605a      	str	r2, [r3, #4]
}
 8007b64:	bf00      	nop
 8007b66:	370c      	adds	r7, #12
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6e:	4770      	bx	lr
 8007b70:	200005a4 	.word	0x200005a4
 8007b74:	20000590 	.word	0x20000590

08007b78 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	b088      	sub	sp, #32
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
 8007b80:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d10b      	bne.n	8007ba0 <xTaskCheckForTimeOut+0x28>
 8007b88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b8c:	b672      	cpsid	i
 8007b8e:	f383 8811 	msr	BASEPRI, r3
 8007b92:	f3bf 8f6f 	isb	sy
 8007b96:	f3bf 8f4f 	dsb	sy
 8007b9a:	b662      	cpsie	i
 8007b9c:	613b      	str	r3, [r7, #16]
 8007b9e:	e7fe      	b.n	8007b9e <xTaskCheckForTimeOut+0x26>
	configASSERT( pxTicksToWait );
 8007ba0:	683b      	ldr	r3, [r7, #0]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d10b      	bne.n	8007bbe <xTaskCheckForTimeOut+0x46>
 8007ba6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007baa:	b672      	cpsid	i
 8007bac:	f383 8811 	msr	BASEPRI, r3
 8007bb0:	f3bf 8f6f 	isb	sy
 8007bb4:	f3bf 8f4f 	dsb	sy
 8007bb8:	b662      	cpsie	i
 8007bba:	60fb      	str	r3, [r7, #12]
 8007bbc:	e7fe      	b.n	8007bbc <xTaskCheckForTimeOut+0x44>

	taskENTER_CRITICAL();
 8007bbe:	f000 fc63 	bl	8008488 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007bc2:	4b1d      	ldr	r3, [pc, #116]	; (8007c38 <xTaskCheckForTimeOut+0xc0>)
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	685b      	ldr	r3, [r3, #4]
 8007bcc:	69ba      	ldr	r2, [r7, #24]
 8007bce:	1ad3      	subs	r3, r2, r3
 8007bd0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007bd2:	683b      	ldr	r3, [r7, #0]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bda:	d102      	bne.n	8007be2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007bdc:	2300      	movs	r3, #0
 8007bde:	61fb      	str	r3, [r7, #28]
 8007be0:	e023      	b.n	8007c2a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681a      	ldr	r2, [r3, #0]
 8007be6:	4b15      	ldr	r3, [pc, #84]	; (8007c3c <xTaskCheckForTimeOut+0xc4>)
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	429a      	cmp	r2, r3
 8007bec:	d007      	beq.n	8007bfe <xTaskCheckForTimeOut+0x86>
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	685b      	ldr	r3, [r3, #4]
 8007bf2:	69ba      	ldr	r2, [r7, #24]
 8007bf4:	429a      	cmp	r2, r3
 8007bf6:	d302      	bcc.n	8007bfe <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007bf8:	2301      	movs	r3, #1
 8007bfa:	61fb      	str	r3, [r7, #28]
 8007bfc:	e015      	b.n	8007c2a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007bfe:	683b      	ldr	r3, [r7, #0]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	697a      	ldr	r2, [r7, #20]
 8007c04:	429a      	cmp	r2, r3
 8007c06:	d20b      	bcs.n	8007c20 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	681a      	ldr	r2, [r3, #0]
 8007c0c:	697b      	ldr	r3, [r7, #20]
 8007c0e:	1ad2      	subs	r2, r2, r3
 8007c10:	683b      	ldr	r3, [r7, #0]
 8007c12:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007c14:	6878      	ldr	r0, [r7, #4]
 8007c16:	f7ff ff99 	bl	8007b4c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	61fb      	str	r3, [r7, #28]
 8007c1e:	e004      	b.n	8007c2a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	2200      	movs	r2, #0
 8007c24:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007c26:	2301      	movs	r3, #1
 8007c28:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007c2a:	f000 fc5f 	bl	80084ec <vPortExitCritical>

	return xReturn;
 8007c2e:	69fb      	ldr	r3, [r7, #28]
}
 8007c30:	4618      	mov	r0, r3
 8007c32:	3720      	adds	r7, #32
 8007c34:	46bd      	mov	sp, r7
 8007c36:	bd80      	pop	{r7, pc}
 8007c38:	20000590 	.word	0x20000590
 8007c3c:	200005a4 	.word	0x200005a4

08007c40 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007c40:	b480      	push	{r7}
 8007c42:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007c44:	4b03      	ldr	r3, [pc, #12]	; (8007c54 <vTaskMissedYield+0x14>)
 8007c46:	2201      	movs	r2, #1
 8007c48:	601a      	str	r2, [r3, #0]
}
 8007c4a:	bf00      	nop
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c52:	4770      	bx	lr
 8007c54:	200005a0 	.word	0x200005a0

08007c58 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b082      	sub	sp, #8
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007c60:	f000 f852 	bl	8007d08 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007c64:	4b06      	ldr	r3, [pc, #24]	; (8007c80 <prvIdleTask+0x28>)
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	2b01      	cmp	r3, #1
 8007c6a:	d9f9      	bls.n	8007c60 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007c6c:	4b05      	ldr	r3, [pc, #20]	; (8007c84 <prvIdleTask+0x2c>)
 8007c6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007c72:	601a      	str	r2, [r3, #0]
 8007c74:	f3bf 8f4f 	dsb	sy
 8007c78:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007c7c:	e7f0      	b.n	8007c60 <prvIdleTask+0x8>
 8007c7e:	bf00      	nop
 8007c80:	20000490 	.word	0x20000490
 8007c84:	e000ed04 	.word	0xe000ed04

08007c88 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007c88:	b580      	push	{r7, lr}
 8007c8a:	b082      	sub	sp, #8
 8007c8c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007c8e:	2300      	movs	r3, #0
 8007c90:	607b      	str	r3, [r7, #4]
 8007c92:	e00c      	b.n	8007cae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007c94:	687a      	ldr	r2, [r7, #4]
 8007c96:	4613      	mov	r3, r2
 8007c98:	009b      	lsls	r3, r3, #2
 8007c9a:	4413      	add	r3, r2
 8007c9c:	009b      	lsls	r3, r3, #2
 8007c9e:	4a12      	ldr	r2, [pc, #72]	; (8007ce8 <prvInitialiseTaskLists+0x60>)
 8007ca0:	4413      	add	r3, r2
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	f7fe fdc6 	bl	8006834 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	3301      	adds	r3, #1
 8007cac:	607b      	str	r3, [r7, #4]
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	2b06      	cmp	r3, #6
 8007cb2:	d9ef      	bls.n	8007c94 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007cb4:	480d      	ldr	r0, [pc, #52]	; (8007cec <prvInitialiseTaskLists+0x64>)
 8007cb6:	f7fe fdbd 	bl	8006834 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007cba:	480d      	ldr	r0, [pc, #52]	; (8007cf0 <prvInitialiseTaskLists+0x68>)
 8007cbc:	f7fe fdba 	bl	8006834 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007cc0:	480c      	ldr	r0, [pc, #48]	; (8007cf4 <prvInitialiseTaskLists+0x6c>)
 8007cc2:	f7fe fdb7 	bl	8006834 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007cc6:	480c      	ldr	r0, [pc, #48]	; (8007cf8 <prvInitialiseTaskLists+0x70>)
 8007cc8:	f7fe fdb4 	bl	8006834 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007ccc:	480b      	ldr	r0, [pc, #44]	; (8007cfc <prvInitialiseTaskLists+0x74>)
 8007cce:	f7fe fdb1 	bl	8006834 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007cd2:	4b0b      	ldr	r3, [pc, #44]	; (8007d00 <prvInitialiseTaskLists+0x78>)
 8007cd4:	4a05      	ldr	r2, [pc, #20]	; (8007cec <prvInitialiseTaskLists+0x64>)
 8007cd6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007cd8:	4b0a      	ldr	r3, [pc, #40]	; (8007d04 <prvInitialiseTaskLists+0x7c>)
 8007cda:	4a05      	ldr	r2, [pc, #20]	; (8007cf0 <prvInitialiseTaskLists+0x68>)
 8007cdc:	601a      	str	r2, [r3, #0]
}
 8007cde:	bf00      	nop
 8007ce0:	3708      	adds	r7, #8
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	bd80      	pop	{r7, pc}
 8007ce6:	bf00      	nop
 8007ce8:	20000490 	.word	0x20000490
 8007cec:	2000051c 	.word	0x2000051c
 8007cf0:	20000530 	.word	0x20000530
 8007cf4:	2000054c 	.word	0x2000054c
 8007cf8:	20000560 	.word	0x20000560
 8007cfc:	20000578 	.word	0x20000578
 8007d00:	20000544 	.word	0x20000544
 8007d04:	20000548 	.word	0x20000548

08007d08 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	b082      	sub	sp, #8
 8007d0c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007d0e:	e019      	b.n	8007d44 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007d10:	f000 fbba 	bl	8008488 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d14:	4b0f      	ldr	r3, [pc, #60]	; (8007d54 <prvCheckTasksWaitingTermination+0x4c>)
 8007d16:	68db      	ldr	r3, [r3, #12]
 8007d18:	68db      	ldr	r3, [r3, #12]
 8007d1a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	3304      	adds	r3, #4
 8007d20:	4618      	mov	r0, r3
 8007d22:	f7fe fe11 	bl	8006948 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007d26:	4b0c      	ldr	r3, [pc, #48]	; (8007d58 <prvCheckTasksWaitingTermination+0x50>)
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	3b01      	subs	r3, #1
 8007d2c:	4a0a      	ldr	r2, [pc, #40]	; (8007d58 <prvCheckTasksWaitingTermination+0x50>)
 8007d2e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007d30:	4b0a      	ldr	r3, [pc, #40]	; (8007d5c <prvCheckTasksWaitingTermination+0x54>)
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	3b01      	subs	r3, #1
 8007d36:	4a09      	ldr	r2, [pc, #36]	; (8007d5c <prvCheckTasksWaitingTermination+0x54>)
 8007d38:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007d3a:	f000 fbd7 	bl	80084ec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007d3e:	6878      	ldr	r0, [r7, #4]
 8007d40:	f000 f80e 	bl	8007d60 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007d44:	4b05      	ldr	r3, [pc, #20]	; (8007d5c <prvCheckTasksWaitingTermination+0x54>)
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d1e1      	bne.n	8007d10 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007d4c:	bf00      	nop
 8007d4e:	3708      	adds	r7, #8
 8007d50:	46bd      	mov	sp, r7
 8007d52:	bd80      	pop	{r7, pc}
 8007d54:	20000560 	.word	0x20000560
 8007d58:	2000058c 	.word	0x2000058c
 8007d5c:	20000574 	.word	0x20000574

08007d60 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007d60:	b580      	push	{r7, lr}
 8007d62:	b084      	sub	sp, #16
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d108      	bne.n	8007d84 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d76:	4618      	mov	r0, r3
 8007d78:	f000 fd2e 	bl	80087d8 <vPortFree>
				vPortFree( pxTCB );
 8007d7c:	6878      	ldr	r0, [r7, #4]
 8007d7e:	f000 fd2b 	bl	80087d8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007d82:	e019      	b.n	8007db8 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007d8a:	2b01      	cmp	r3, #1
 8007d8c:	d103      	bne.n	8007d96 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007d8e:	6878      	ldr	r0, [r7, #4]
 8007d90:	f000 fd22 	bl	80087d8 <vPortFree>
	}
 8007d94:	e010      	b.n	8007db8 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007d9c:	2b02      	cmp	r3, #2
 8007d9e:	d00b      	beq.n	8007db8 <prvDeleteTCB+0x58>
 8007da0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007da4:	b672      	cpsid	i
 8007da6:	f383 8811 	msr	BASEPRI, r3
 8007daa:	f3bf 8f6f 	isb	sy
 8007dae:	f3bf 8f4f 	dsb	sy
 8007db2:	b662      	cpsie	i
 8007db4:	60fb      	str	r3, [r7, #12]
 8007db6:	e7fe      	b.n	8007db6 <prvDeleteTCB+0x56>
	}
 8007db8:	bf00      	nop
 8007dba:	3710      	adds	r7, #16
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	bd80      	pop	{r7, pc}

08007dc0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007dc0:	b480      	push	{r7}
 8007dc2:	b083      	sub	sp, #12
 8007dc4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007dc6:	4b0c      	ldr	r3, [pc, #48]	; (8007df8 <prvResetNextTaskUnblockTime+0x38>)
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d104      	bne.n	8007dda <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007dd0:	4b0a      	ldr	r3, [pc, #40]	; (8007dfc <prvResetNextTaskUnblockTime+0x3c>)
 8007dd2:	f04f 32ff 	mov.w	r2, #4294967295
 8007dd6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007dd8:	e008      	b.n	8007dec <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007dda:	4b07      	ldr	r3, [pc, #28]	; (8007df8 <prvResetNextTaskUnblockTime+0x38>)
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	68db      	ldr	r3, [r3, #12]
 8007de0:	68db      	ldr	r3, [r3, #12]
 8007de2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	685b      	ldr	r3, [r3, #4]
 8007de8:	4a04      	ldr	r2, [pc, #16]	; (8007dfc <prvResetNextTaskUnblockTime+0x3c>)
 8007dea:	6013      	str	r3, [r2, #0]
}
 8007dec:	bf00      	nop
 8007dee:	370c      	adds	r7, #12
 8007df0:	46bd      	mov	sp, r7
 8007df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df6:	4770      	bx	lr
 8007df8:	20000544 	.word	0x20000544
 8007dfc:	200005ac 	.word	0x200005ac

08007e00 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007e00:	b480      	push	{r7}
 8007e02:	b083      	sub	sp, #12
 8007e04:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007e06:	4b0b      	ldr	r3, [pc, #44]	; (8007e34 <xTaskGetSchedulerState+0x34>)
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d102      	bne.n	8007e14 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007e0e:	2301      	movs	r3, #1
 8007e10:	607b      	str	r3, [r7, #4]
 8007e12:	e008      	b.n	8007e26 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007e14:	4b08      	ldr	r3, [pc, #32]	; (8007e38 <xTaskGetSchedulerState+0x38>)
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d102      	bne.n	8007e22 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007e1c:	2302      	movs	r3, #2
 8007e1e:	607b      	str	r3, [r7, #4]
 8007e20:	e001      	b.n	8007e26 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007e22:	2300      	movs	r3, #0
 8007e24:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007e26:	687b      	ldr	r3, [r7, #4]
	}
 8007e28:	4618      	mov	r0, r3
 8007e2a:	370c      	adds	r7, #12
 8007e2c:	46bd      	mov	sp, r7
 8007e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e32:	4770      	bx	lr
 8007e34:	20000598 	.word	0x20000598
 8007e38:	200005b4 	.word	0x200005b4

08007e3c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007e3c:	b580      	push	{r7, lr}
 8007e3e:	b084      	sub	sp, #16
 8007e40:	af00      	add	r7, sp, #0
 8007e42:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007e48:	2300      	movs	r3, #0
 8007e4a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d069      	beq.n	8007f26 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007e52:	68bb      	ldr	r3, [r7, #8]
 8007e54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e56:	4b36      	ldr	r3, [pc, #216]	; (8007f30 <xTaskPriorityInherit+0xf4>)
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e5c:	429a      	cmp	r2, r3
 8007e5e:	d259      	bcs.n	8007f14 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007e60:	68bb      	ldr	r3, [r7, #8]
 8007e62:	699b      	ldr	r3, [r3, #24]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	db06      	blt.n	8007e76 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e68:	4b31      	ldr	r3, [pc, #196]	; (8007f30 <xTaskPriorityInherit+0xf4>)
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e6e:	f1c3 0207 	rsb	r2, r3, #7
 8007e72:	68bb      	ldr	r3, [r7, #8]
 8007e74:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007e76:	68bb      	ldr	r3, [r7, #8]
 8007e78:	6959      	ldr	r1, [r3, #20]
 8007e7a:	68bb      	ldr	r3, [r7, #8]
 8007e7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e7e:	4613      	mov	r3, r2
 8007e80:	009b      	lsls	r3, r3, #2
 8007e82:	4413      	add	r3, r2
 8007e84:	009b      	lsls	r3, r3, #2
 8007e86:	4a2b      	ldr	r2, [pc, #172]	; (8007f34 <xTaskPriorityInherit+0xf8>)
 8007e88:	4413      	add	r3, r2
 8007e8a:	4299      	cmp	r1, r3
 8007e8c:	d13a      	bne.n	8007f04 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007e8e:	68bb      	ldr	r3, [r7, #8]
 8007e90:	3304      	adds	r3, #4
 8007e92:	4618      	mov	r0, r3
 8007e94:	f7fe fd58 	bl	8006948 <uxListRemove>
 8007e98:	4603      	mov	r3, r0
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d115      	bne.n	8007eca <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8007e9e:	68bb      	ldr	r3, [r7, #8]
 8007ea0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ea2:	4924      	ldr	r1, [pc, #144]	; (8007f34 <xTaskPriorityInherit+0xf8>)
 8007ea4:	4613      	mov	r3, r2
 8007ea6:	009b      	lsls	r3, r3, #2
 8007ea8:	4413      	add	r3, r2
 8007eaa:	009b      	lsls	r3, r3, #2
 8007eac:	440b      	add	r3, r1
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d10a      	bne.n	8007eca <xTaskPriorityInherit+0x8e>
 8007eb4:	68bb      	ldr	r3, [r7, #8]
 8007eb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007eb8:	2201      	movs	r2, #1
 8007eba:	fa02 f303 	lsl.w	r3, r2, r3
 8007ebe:	43da      	mvns	r2, r3
 8007ec0:	4b1d      	ldr	r3, [pc, #116]	; (8007f38 <xTaskPriorityInherit+0xfc>)
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	4013      	ands	r3, r2
 8007ec6:	4a1c      	ldr	r2, [pc, #112]	; (8007f38 <xTaskPriorityInherit+0xfc>)
 8007ec8:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007eca:	4b19      	ldr	r3, [pc, #100]	; (8007f30 <xTaskPriorityInherit+0xf4>)
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ed0:	68bb      	ldr	r3, [r7, #8]
 8007ed2:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ed8:	2201      	movs	r2, #1
 8007eda:	409a      	lsls	r2, r3
 8007edc:	4b16      	ldr	r3, [pc, #88]	; (8007f38 <xTaskPriorityInherit+0xfc>)
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	4313      	orrs	r3, r2
 8007ee2:	4a15      	ldr	r2, [pc, #84]	; (8007f38 <xTaskPriorityInherit+0xfc>)
 8007ee4:	6013      	str	r3, [r2, #0]
 8007ee6:	68bb      	ldr	r3, [r7, #8]
 8007ee8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007eea:	4613      	mov	r3, r2
 8007eec:	009b      	lsls	r3, r3, #2
 8007eee:	4413      	add	r3, r2
 8007ef0:	009b      	lsls	r3, r3, #2
 8007ef2:	4a10      	ldr	r2, [pc, #64]	; (8007f34 <xTaskPriorityInherit+0xf8>)
 8007ef4:	441a      	add	r2, r3
 8007ef6:	68bb      	ldr	r3, [r7, #8]
 8007ef8:	3304      	adds	r3, #4
 8007efa:	4619      	mov	r1, r3
 8007efc:	4610      	mov	r0, r2
 8007efe:	f7fe fcc6 	bl	800688e <vListInsertEnd>
 8007f02:	e004      	b.n	8007f0e <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007f04:	4b0a      	ldr	r3, [pc, #40]	; (8007f30 <xTaskPriorityInherit+0xf4>)
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f0a:	68bb      	ldr	r3, [r7, #8]
 8007f0c:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007f0e:	2301      	movs	r3, #1
 8007f10:	60fb      	str	r3, [r7, #12]
 8007f12:	e008      	b.n	8007f26 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007f14:	68bb      	ldr	r3, [r7, #8]
 8007f16:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007f18:	4b05      	ldr	r3, [pc, #20]	; (8007f30 <xTaskPriorityInherit+0xf4>)
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f1e:	429a      	cmp	r2, r3
 8007f20:	d201      	bcs.n	8007f26 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007f22:	2301      	movs	r3, #1
 8007f24:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007f26:	68fb      	ldr	r3, [r7, #12]
	}
 8007f28:	4618      	mov	r0, r3
 8007f2a:	3710      	adds	r7, #16
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	bd80      	pop	{r7, pc}
 8007f30:	2000048c 	.word	0x2000048c
 8007f34:	20000490 	.word	0x20000490
 8007f38:	20000594 	.word	0x20000594

08007f3c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b086      	sub	sp, #24
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007f48:	2300      	movs	r3, #0
 8007f4a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d070      	beq.n	8008034 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007f52:	4b3b      	ldr	r3, [pc, #236]	; (8008040 <xTaskPriorityDisinherit+0x104>)
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	693a      	ldr	r2, [r7, #16]
 8007f58:	429a      	cmp	r2, r3
 8007f5a:	d00b      	beq.n	8007f74 <xTaskPriorityDisinherit+0x38>
 8007f5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f60:	b672      	cpsid	i
 8007f62:	f383 8811 	msr	BASEPRI, r3
 8007f66:	f3bf 8f6f 	isb	sy
 8007f6a:	f3bf 8f4f 	dsb	sy
 8007f6e:	b662      	cpsie	i
 8007f70:	60fb      	str	r3, [r7, #12]
 8007f72:	e7fe      	b.n	8007f72 <xTaskPriorityDisinherit+0x36>
			configASSERT( pxTCB->uxMutexesHeld );
 8007f74:	693b      	ldr	r3, [r7, #16]
 8007f76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d10b      	bne.n	8007f94 <xTaskPriorityDisinherit+0x58>
 8007f7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f80:	b672      	cpsid	i
 8007f82:	f383 8811 	msr	BASEPRI, r3
 8007f86:	f3bf 8f6f 	isb	sy
 8007f8a:	f3bf 8f4f 	dsb	sy
 8007f8e:	b662      	cpsie	i
 8007f90:	60bb      	str	r3, [r7, #8]
 8007f92:	e7fe      	b.n	8007f92 <xTaskPriorityDisinherit+0x56>
			( pxTCB->uxMutexesHeld )--;
 8007f94:	693b      	ldr	r3, [r7, #16]
 8007f96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007f98:	1e5a      	subs	r2, r3, #1
 8007f9a:	693b      	ldr	r3, [r7, #16]
 8007f9c:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007f9e:	693b      	ldr	r3, [r7, #16]
 8007fa0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fa2:	693b      	ldr	r3, [r7, #16]
 8007fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007fa6:	429a      	cmp	r2, r3
 8007fa8:	d044      	beq.n	8008034 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007faa:	693b      	ldr	r3, [r7, #16]
 8007fac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d140      	bne.n	8008034 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007fb2:	693b      	ldr	r3, [r7, #16]
 8007fb4:	3304      	adds	r3, #4
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	f7fe fcc6 	bl	8006948 <uxListRemove>
 8007fbc:	4603      	mov	r3, r0
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d115      	bne.n	8007fee <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8007fc2:	693b      	ldr	r3, [r7, #16]
 8007fc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fc6:	491f      	ldr	r1, [pc, #124]	; (8008044 <xTaskPriorityDisinherit+0x108>)
 8007fc8:	4613      	mov	r3, r2
 8007fca:	009b      	lsls	r3, r3, #2
 8007fcc:	4413      	add	r3, r2
 8007fce:	009b      	lsls	r3, r3, #2
 8007fd0:	440b      	add	r3, r1
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d10a      	bne.n	8007fee <xTaskPriorityDisinherit+0xb2>
 8007fd8:	693b      	ldr	r3, [r7, #16]
 8007fda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fdc:	2201      	movs	r2, #1
 8007fde:	fa02 f303 	lsl.w	r3, r2, r3
 8007fe2:	43da      	mvns	r2, r3
 8007fe4:	4b18      	ldr	r3, [pc, #96]	; (8008048 <xTaskPriorityDisinherit+0x10c>)
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	4013      	ands	r3, r2
 8007fea:	4a17      	ldr	r2, [pc, #92]	; (8008048 <xTaskPriorityDisinherit+0x10c>)
 8007fec:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007fee:	693b      	ldr	r3, [r7, #16]
 8007ff0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007ff2:	693b      	ldr	r3, [r7, #16]
 8007ff4:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007ff6:	693b      	ldr	r3, [r7, #16]
 8007ff8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ffa:	f1c3 0207 	rsb	r2, r3, #7
 8007ffe:	693b      	ldr	r3, [r7, #16]
 8008000:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008002:	693b      	ldr	r3, [r7, #16]
 8008004:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008006:	2201      	movs	r2, #1
 8008008:	409a      	lsls	r2, r3
 800800a:	4b0f      	ldr	r3, [pc, #60]	; (8008048 <xTaskPriorityDisinherit+0x10c>)
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	4313      	orrs	r3, r2
 8008010:	4a0d      	ldr	r2, [pc, #52]	; (8008048 <xTaskPriorityDisinherit+0x10c>)
 8008012:	6013      	str	r3, [r2, #0]
 8008014:	693b      	ldr	r3, [r7, #16]
 8008016:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008018:	4613      	mov	r3, r2
 800801a:	009b      	lsls	r3, r3, #2
 800801c:	4413      	add	r3, r2
 800801e:	009b      	lsls	r3, r3, #2
 8008020:	4a08      	ldr	r2, [pc, #32]	; (8008044 <xTaskPriorityDisinherit+0x108>)
 8008022:	441a      	add	r2, r3
 8008024:	693b      	ldr	r3, [r7, #16]
 8008026:	3304      	adds	r3, #4
 8008028:	4619      	mov	r1, r3
 800802a:	4610      	mov	r0, r2
 800802c:	f7fe fc2f 	bl	800688e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008030:	2301      	movs	r3, #1
 8008032:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008034:	697b      	ldr	r3, [r7, #20]
	}
 8008036:	4618      	mov	r0, r3
 8008038:	3718      	adds	r7, #24
 800803a:	46bd      	mov	sp, r7
 800803c:	bd80      	pop	{r7, pc}
 800803e:	bf00      	nop
 8008040:	2000048c 	.word	0x2000048c
 8008044:	20000490 	.word	0x20000490
 8008048:	20000594 	.word	0x20000594

0800804c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800804c:	b580      	push	{r7, lr}
 800804e:	b088      	sub	sp, #32
 8008050:	af00      	add	r7, sp, #0
 8008052:	6078      	str	r0, [r7, #4]
 8008054:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800805a:	2301      	movs	r3, #1
 800805c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	2b00      	cmp	r3, #0
 8008062:	f000 8085 	beq.w	8008170 <vTaskPriorityDisinheritAfterTimeout+0x124>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008066:	69bb      	ldr	r3, [r7, #24]
 8008068:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800806a:	2b00      	cmp	r3, #0
 800806c:	d10b      	bne.n	8008086 <vTaskPriorityDisinheritAfterTimeout+0x3a>
 800806e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008072:	b672      	cpsid	i
 8008074:	f383 8811 	msr	BASEPRI, r3
 8008078:	f3bf 8f6f 	isb	sy
 800807c:	f3bf 8f4f 	dsb	sy
 8008080:	b662      	cpsie	i
 8008082:	60fb      	str	r3, [r7, #12]
 8008084:	e7fe      	b.n	8008084 <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008086:	69bb      	ldr	r3, [r7, #24]
 8008088:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800808a:	683a      	ldr	r2, [r7, #0]
 800808c:	429a      	cmp	r2, r3
 800808e:	d902      	bls.n	8008096 <vTaskPriorityDisinheritAfterTimeout+0x4a>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008090:	683b      	ldr	r3, [r7, #0]
 8008092:	61fb      	str	r3, [r7, #28]
 8008094:	e002      	b.n	800809c <vTaskPriorityDisinheritAfterTimeout+0x50>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8008096:	69bb      	ldr	r3, [r7, #24]
 8008098:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800809a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800809c:	69bb      	ldr	r3, [r7, #24]
 800809e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080a0:	69fa      	ldr	r2, [r7, #28]
 80080a2:	429a      	cmp	r2, r3
 80080a4:	d064      	beq.n	8008170 <vTaskPriorityDisinheritAfterTimeout+0x124>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80080a6:	69bb      	ldr	r3, [r7, #24]
 80080a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80080aa:	697a      	ldr	r2, [r7, #20]
 80080ac:	429a      	cmp	r2, r3
 80080ae:	d15f      	bne.n	8008170 <vTaskPriorityDisinheritAfterTimeout+0x124>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80080b0:	4b31      	ldr	r3, [pc, #196]	; (8008178 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	69ba      	ldr	r2, [r7, #24]
 80080b6:	429a      	cmp	r2, r3
 80080b8:	d10b      	bne.n	80080d2 <vTaskPriorityDisinheritAfterTimeout+0x86>
 80080ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080be:	b672      	cpsid	i
 80080c0:	f383 8811 	msr	BASEPRI, r3
 80080c4:	f3bf 8f6f 	isb	sy
 80080c8:	f3bf 8f4f 	dsb	sy
 80080cc:	b662      	cpsie	i
 80080ce:	60bb      	str	r3, [r7, #8]
 80080d0:	e7fe      	b.n	80080d0 <vTaskPriorityDisinheritAfterTimeout+0x84>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80080d2:	69bb      	ldr	r3, [r7, #24]
 80080d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080d6:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80080d8:	69bb      	ldr	r3, [r7, #24]
 80080da:	69fa      	ldr	r2, [r7, #28]
 80080dc:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80080de:	69bb      	ldr	r3, [r7, #24]
 80080e0:	699b      	ldr	r3, [r3, #24]
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	db04      	blt.n	80080f0 <vTaskPriorityDisinheritAfterTimeout+0xa4>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80080e6:	69fb      	ldr	r3, [r7, #28]
 80080e8:	f1c3 0207 	rsb	r2, r3, #7
 80080ec:	69bb      	ldr	r3, [r7, #24]
 80080ee:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80080f0:	69bb      	ldr	r3, [r7, #24]
 80080f2:	6959      	ldr	r1, [r3, #20]
 80080f4:	693a      	ldr	r2, [r7, #16]
 80080f6:	4613      	mov	r3, r2
 80080f8:	009b      	lsls	r3, r3, #2
 80080fa:	4413      	add	r3, r2
 80080fc:	009b      	lsls	r3, r3, #2
 80080fe:	4a1f      	ldr	r2, [pc, #124]	; (800817c <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8008100:	4413      	add	r3, r2
 8008102:	4299      	cmp	r1, r3
 8008104:	d134      	bne.n	8008170 <vTaskPriorityDisinheritAfterTimeout+0x124>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008106:	69bb      	ldr	r3, [r7, #24]
 8008108:	3304      	adds	r3, #4
 800810a:	4618      	mov	r0, r3
 800810c:	f7fe fc1c 	bl	8006948 <uxListRemove>
 8008110:	4603      	mov	r3, r0
 8008112:	2b00      	cmp	r3, #0
 8008114:	d115      	bne.n	8008142 <vTaskPriorityDisinheritAfterTimeout+0xf6>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8008116:	69bb      	ldr	r3, [r7, #24]
 8008118:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800811a:	4918      	ldr	r1, [pc, #96]	; (800817c <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800811c:	4613      	mov	r3, r2
 800811e:	009b      	lsls	r3, r3, #2
 8008120:	4413      	add	r3, r2
 8008122:	009b      	lsls	r3, r3, #2
 8008124:	440b      	add	r3, r1
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d10a      	bne.n	8008142 <vTaskPriorityDisinheritAfterTimeout+0xf6>
 800812c:	69bb      	ldr	r3, [r7, #24]
 800812e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008130:	2201      	movs	r2, #1
 8008132:	fa02 f303 	lsl.w	r3, r2, r3
 8008136:	43da      	mvns	r2, r3
 8008138:	4b11      	ldr	r3, [pc, #68]	; (8008180 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	4013      	ands	r3, r2
 800813e:	4a10      	ldr	r2, [pc, #64]	; (8008180 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8008140:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8008142:	69bb      	ldr	r3, [r7, #24]
 8008144:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008146:	2201      	movs	r2, #1
 8008148:	409a      	lsls	r2, r3
 800814a:	4b0d      	ldr	r3, [pc, #52]	; (8008180 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	4313      	orrs	r3, r2
 8008150:	4a0b      	ldr	r2, [pc, #44]	; (8008180 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8008152:	6013      	str	r3, [r2, #0]
 8008154:	69bb      	ldr	r3, [r7, #24]
 8008156:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008158:	4613      	mov	r3, r2
 800815a:	009b      	lsls	r3, r3, #2
 800815c:	4413      	add	r3, r2
 800815e:	009b      	lsls	r3, r3, #2
 8008160:	4a06      	ldr	r2, [pc, #24]	; (800817c <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8008162:	441a      	add	r2, r3
 8008164:	69bb      	ldr	r3, [r7, #24]
 8008166:	3304      	adds	r3, #4
 8008168:	4619      	mov	r1, r3
 800816a:	4610      	mov	r0, r2
 800816c:	f7fe fb8f 	bl	800688e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008170:	bf00      	nop
 8008172:	3720      	adds	r7, #32
 8008174:	46bd      	mov	sp, r7
 8008176:	bd80      	pop	{r7, pc}
 8008178:	2000048c 	.word	0x2000048c
 800817c:	20000490 	.word	0x20000490
 8008180:	20000594 	.word	0x20000594

08008184 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8008184:	b480      	push	{r7}
 8008186:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008188:	4b07      	ldr	r3, [pc, #28]	; (80081a8 <pvTaskIncrementMutexHeldCount+0x24>)
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	2b00      	cmp	r3, #0
 800818e:	d004      	beq.n	800819a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008190:	4b05      	ldr	r3, [pc, #20]	; (80081a8 <pvTaskIncrementMutexHeldCount+0x24>)
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008196:	3201      	adds	r2, #1
 8008198:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800819a:	4b03      	ldr	r3, [pc, #12]	; (80081a8 <pvTaskIncrementMutexHeldCount+0x24>)
 800819c:	681b      	ldr	r3, [r3, #0]
	}
 800819e:	4618      	mov	r0, r3
 80081a0:	46bd      	mov	sp, r7
 80081a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a6:	4770      	bx	lr
 80081a8:	2000048c 	.word	0x2000048c

080081ac <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80081ac:	b580      	push	{r7, lr}
 80081ae:	b084      	sub	sp, #16
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
 80081b4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80081b6:	4b29      	ldr	r3, [pc, #164]	; (800825c <prvAddCurrentTaskToDelayedList+0xb0>)
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80081bc:	4b28      	ldr	r3, [pc, #160]	; (8008260 <prvAddCurrentTaskToDelayedList+0xb4>)
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	3304      	adds	r3, #4
 80081c2:	4618      	mov	r0, r3
 80081c4:	f7fe fbc0 	bl	8006948 <uxListRemove>
 80081c8:	4603      	mov	r3, r0
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d10b      	bne.n	80081e6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80081ce:	4b24      	ldr	r3, [pc, #144]	; (8008260 <prvAddCurrentTaskToDelayedList+0xb4>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081d4:	2201      	movs	r2, #1
 80081d6:	fa02 f303 	lsl.w	r3, r2, r3
 80081da:	43da      	mvns	r2, r3
 80081dc:	4b21      	ldr	r3, [pc, #132]	; (8008264 <prvAddCurrentTaskToDelayedList+0xb8>)
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	4013      	ands	r3, r2
 80081e2:	4a20      	ldr	r2, [pc, #128]	; (8008264 <prvAddCurrentTaskToDelayedList+0xb8>)
 80081e4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081ec:	d10a      	bne.n	8008204 <prvAddCurrentTaskToDelayedList+0x58>
 80081ee:	683b      	ldr	r3, [r7, #0]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d007      	beq.n	8008204 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80081f4:	4b1a      	ldr	r3, [pc, #104]	; (8008260 <prvAddCurrentTaskToDelayedList+0xb4>)
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	3304      	adds	r3, #4
 80081fa:	4619      	mov	r1, r3
 80081fc:	481a      	ldr	r0, [pc, #104]	; (8008268 <prvAddCurrentTaskToDelayedList+0xbc>)
 80081fe:	f7fe fb46 	bl	800688e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008202:	e026      	b.n	8008252 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008204:	68fa      	ldr	r2, [r7, #12]
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	4413      	add	r3, r2
 800820a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800820c:	4b14      	ldr	r3, [pc, #80]	; (8008260 <prvAddCurrentTaskToDelayedList+0xb4>)
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	68ba      	ldr	r2, [r7, #8]
 8008212:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008214:	68ba      	ldr	r2, [r7, #8]
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	429a      	cmp	r2, r3
 800821a:	d209      	bcs.n	8008230 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800821c:	4b13      	ldr	r3, [pc, #76]	; (800826c <prvAddCurrentTaskToDelayedList+0xc0>)
 800821e:	681a      	ldr	r2, [r3, #0]
 8008220:	4b0f      	ldr	r3, [pc, #60]	; (8008260 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	3304      	adds	r3, #4
 8008226:	4619      	mov	r1, r3
 8008228:	4610      	mov	r0, r2
 800822a:	f7fe fb54 	bl	80068d6 <vListInsert>
}
 800822e:	e010      	b.n	8008252 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008230:	4b0f      	ldr	r3, [pc, #60]	; (8008270 <prvAddCurrentTaskToDelayedList+0xc4>)
 8008232:	681a      	ldr	r2, [r3, #0]
 8008234:	4b0a      	ldr	r3, [pc, #40]	; (8008260 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	3304      	adds	r3, #4
 800823a:	4619      	mov	r1, r3
 800823c:	4610      	mov	r0, r2
 800823e:	f7fe fb4a 	bl	80068d6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008242:	4b0c      	ldr	r3, [pc, #48]	; (8008274 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	68ba      	ldr	r2, [r7, #8]
 8008248:	429a      	cmp	r2, r3
 800824a:	d202      	bcs.n	8008252 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800824c:	4a09      	ldr	r2, [pc, #36]	; (8008274 <prvAddCurrentTaskToDelayedList+0xc8>)
 800824e:	68bb      	ldr	r3, [r7, #8]
 8008250:	6013      	str	r3, [r2, #0]
}
 8008252:	bf00      	nop
 8008254:	3710      	adds	r7, #16
 8008256:	46bd      	mov	sp, r7
 8008258:	bd80      	pop	{r7, pc}
 800825a:	bf00      	nop
 800825c:	20000590 	.word	0x20000590
 8008260:	2000048c 	.word	0x2000048c
 8008264:	20000594 	.word	0x20000594
 8008268:	20000578 	.word	0x20000578
 800826c:	20000548 	.word	0x20000548
 8008270:	20000544 	.word	0x20000544
 8008274:	200005ac 	.word	0x200005ac

08008278 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008278:	b480      	push	{r7}
 800827a:	b085      	sub	sp, #20
 800827c:	af00      	add	r7, sp, #0
 800827e:	60f8      	str	r0, [r7, #12]
 8008280:	60b9      	str	r1, [r7, #8]
 8008282:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	3b04      	subs	r3, #4
 8008288:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008290:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	3b04      	subs	r3, #4
 8008296:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008298:	68bb      	ldr	r3, [r7, #8]
 800829a:	f023 0201 	bic.w	r2, r3, #1
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	3b04      	subs	r3, #4
 80082a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80082a8:	4a0c      	ldr	r2, [pc, #48]	; (80082dc <pxPortInitialiseStack+0x64>)
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	3b14      	subs	r3, #20
 80082b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80082b4:	687a      	ldr	r2, [r7, #4]
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	3b04      	subs	r3, #4
 80082be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	f06f 0202 	mvn.w	r2, #2
 80082c6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	3b20      	subs	r3, #32
 80082cc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80082ce:	68fb      	ldr	r3, [r7, #12]
}
 80082d0:	4618      	mov	r0, r3
 80082d2:	3714      	adds	r7, #20
 80082d4:	46bd      	mov	sp, r7
 80082d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082da:	4770      	bx	lr
 80082dc:	080082e1 	.word	0x080082e1

080082e0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80082e0:	b480      	push	{r7}
 80082e2:	b085      	sub	sp, #20
 80082e4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80082e6:	2300      	movs	r3, #0
 80082e8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80082ea:	4b13      	ldr	r3, [pc, #76]	; (8008338 <prvTaskExitError+0x58>)
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082f2:	d00b      	beq.n	800830c <prvTaskExitError+0x2c>
 80082f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082f8:	b672      	cpsid	i
 80082fa:	f383 8811 	msr	BASEPRI, r3
 80082fe:	f3bf 8f6f 	isb	sy
 8008302:	f3bf 8f4f 	dsb	sy
 8008306:	b662      	cpsie	i
 8008308:	60fb      	str	r3, [r7, #12]
 800830a:	e7fe      	b.n	800830a <prvTaskExitError+0x2a>
 800830c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008310:	b672      	cpsid	i
 8008312:	f383 8811 	msr	BASEPRI, r3
 8008316:	f3bf 8f6f 	isb	sy
 800831a:	f3bf 8f4f 	dsb	sy
 800831e:	b662      	cpsie	i
 8008320:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008322:	bf00      	nop
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	2b00      	cmp	r3, #0
 8008328:	d0fc      	beq.n	8008324 <prvTaskExitError+0x44>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800832a:	bf00      	nop
 800832c:	3714      	adds	r7, #20
 800832e:	46bd      	mov	sp, r7
 8008330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008334:	4770      	bx	lr
 8008336:	bf00      	nop
 8008338:	2000001c 	.word	0x2000001c
 800833c:	00000000 	.word	0x00000000

08008340 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008340:	4b07      	ldr	r3, [pc, #28]	; (8008360 <pxCurrentTCBConst2>)
 8008342:	6819      	ldr	r1, [r3, #0]
 8008344:	6808      	ldr	r0, [r1, #0]
 8008346:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800834a:	f380 8809 	msr	PSP, r0
 800834e:	f3bf 8f6f 	isb	sy
 8008352:	f04f 0000 	mov.w	r0, #0
 8008356:	f380 8811 	msr	BASEPRI, r0
 800835a:	4770      	bx	lr
 800835c:	f3af 8000 	nop.w

08008360 <pxCurrentTCBConst2>:
 8008360:	2000048c 	.word	0x2000048c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008364:	bf00      	nop
 8008366:	bf00      	nop

08008368 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008368:	4808      	ldr	r0, [pc, #32]	; (800838c <prvPortStartFirstTask+0x24>)
 800836a:	6800      	ldr	r0, [r0, #0]
 800836c:	6800      	ldr	r0, [r0, #0]
 800836e:	f380 8808 	msr	MSP, r0
 8008372:	f04f 0000 	mov.w	r0, #0
 8008376:	f380 8814 	msr	CONTROL, r0
 800837a:	b662      	cpsie	i
 800837c:	b661      	cpsie	f
 800837e:	f3bf 8f4f 	dsb	sy
 8008382:	f3bf 8f6f 	isb	sy
 8008386:	df00      	svc	0
 8008388:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800838a:	bf00      	nop
 800838c:	e000ed08 	.word	0xe000ed08

08008390 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008390:	b580      	push	{r7, lr}
 8008392:	b084      	sub	sp, #16
 8008394:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008396:	4b36      	ldr	r3, [pc, #216]	; (8008470 <xPortStartScheduler+0xe0>)
 8008398:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	781b      	ldrb	r3, [r3, #0]
 800839e:	b2db      	uxtb	r3, r3
 80083a0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	22ff      	movs	r2, #255	; 0xff
 80083a6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	781b      	ldrb	r3, [r3, #0]
 80083ac:	b2db      	uxtb	r3, r3
 80083ae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80083b0:	78fb      	ldrb	r3, [r7, #3]
 80083b2:	b2db      	uxtb	r3, r3
 80083b4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80083b8:	b2da      	uxtb	r2, r3
 80083ba:	4b2e      	ldr	r3, [pc, #184]	; (8008474 <xPortStartScheduler+0xe4>)
 80083bc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80083be:	4b2e      	ldr	r3, [pc, #184]	; (8008478 <xPortStartScheduler+0xe8>)
 80083c0:	2207      	movs	r2, #7
 80083c2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80083c4:	e009      	b.n	80083da <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80083c6:	4b2c      	ldr	r3, [pc, #176]	; (8008478 <xPortStartScheduler+0xe8>)
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	3b01      	subs	r3, #1
 80083cc:	4a2a      	ldr	r2, [pc, #168]	; (8008478 <xPortStartScheduler+0xe8>)
 80083ce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80083d0:	78fb      	ldrb	r3, [r7, #3]
 80083d2:	b2db      	uxtb	r3, r3
 80083d4:	005b      	lsls	r3, r3, #1
 80083d6:	b2db      	uxtb	r3, r3
 80083d8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80083da:	78fb      	ldrb	r3, [r7, #3]
 80083dc:	b2db      	uxtb	r3, r3
 80083de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083e2:	2b80      	cmp	r3, #128	; 0x80
 80083e4:	d0ef      	beq.n	80083c6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80083e6:	4b24      	ldr	r3, [pc, #144]	; (8008478 <xPortStartScheduler+0xe8>)
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	f1c3 0307 	rsb	r3, r3, #7
 80083ee:	2b04      	cmp	r3, #4
 80083f0:	d00b      	beq.n	800840a <xPortStartScheduler+0x7a>
 80083f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083f6:	b672      	cpsid	i
 80083f8:	f383 8811 	msr	BASEPRI, r3
 80083fc:	f3bf 8f6f 	isb	sy
 8008400:	f3bf 8f4f 	dsb	sy
 8008404:	b662      	cpsie	i
 8008406:	60bb      	str	r3, [r7, #8]
 8008408:	e7fe      	b.n	8008408 <xPortStartScheduler+0x78>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800840a:	4b1b      	ldr	r3, [pc, #108]	; (8008478 <xPortStartScheduler+0xe8>)
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	021b      	lsls	r3, r3, #8
 8008410:	4a19      	ldr	r2, [pc, #100]	; (8008478 <xPortStartScheduler+0xe8>)
 8008412:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008414:	4b18      	ldr	r3, [pc, #96]	; (8008478 <xPortStartScheduler+0xe8>)
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800841c:	4a16      	ldr	r2, [pc, #88]	; (8008478 <xPortStartScheduler+0xe8>)
 800841e:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	b2da      	uxtb	r2, r3
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008428:	4b14      	ldr	r3, [pc, #80]	; (800847c <xPortStartScheduler+0xec>)
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	4a13      	ldr	r2, [pc, #76]	; (800847c <xPortStartScheduler+0xec>)
 800842e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008432:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008434:	4b11      	ldr	r3, [pc, #68]	; (800847c <xPortStartScheduler+0xec>)
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	4a10      	ldr	r2, [pc, #64]	; (800847c <xPortStartScheduler+0xec>)
 800843a:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800843e:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008440:	f000 f8d4 	bl	80085ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008444:	4b0e      	ldr	r3, [pc, #56]	; (8008480 <xPortStartScheduler+0xf0>)
 8008446:	2200      	movs	r2, #0
 8008448:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800844a:	f000 f8f3 	bl	8008634 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800844e:	4b0d      	ldr	r3, [pc, #52]	; (8008484 <xPortStartScheduler+0xf4>)
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	4a0c      	ldr	r2, [pc, #48]	; (8008484 <xPortStartScheduler+0xf4>)
 8008454:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008458:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800845a:	f7ff ff85 	bl	8008368 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800845e:	f7ff fa8f 	bl	8007980 <vTaskSwitchContext>
	prvTaskExitError();
 8008462:	f7ff ff3d 	bl	80082e0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008466:	2300      	movs	r3, #0
}
 8008468:	4618      	mov	r0, r3
 800846a:	3710      	adds	r7, #16
 800846c:	46bd      	mov	sp, r7
 800846e:	bd80      	pop	{r7, pc}
 8008470:	e000e400 	.word	0xe000e400
 8008474:	200005b8 	.word	0x200005b8
 8008478:	200005bc 	.word	0x200005bc
 800847c:	e000ed20 	.word	0xe000ed20
 8008480:	2000001c 	.word	0x2000001c
 8008484:	e000ef34 	.word	0xe000ef34

08008488 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008488:	b480      	push	{r7}
 800848a:	b083      	sub	sp, #12
 800848c:	af00      	add	r7, sp, #0
 800848e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008492:	b672      	cpsid	i
 8008494:	f383 8811 	msr	BASEPRI, r3
 8008498:	f3bf 8f6f 	isb	sy
 800849c:	f3bf 8f4f 	dsb	sy
 80084a0:	b662      	cpsie	i
 80084a2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80084a4:	4b0f      	ldr	r3, [pc, #60]	; (80084e4 <vPortEnterCritical+0x5c>)
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	3301      	adds	r3, #1
 80084aa:	4a0e      	ldr	r2, [pc, #56]	; (80084e4 <vPortEnterCritical+0x5c>)
 80084ac:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80084ae:	4b0d      	ldr	r3, [pc, #52]	; (80084e4 <vPortEnterCritical+0x5c>)
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	2b01      	cmp	r3, #1
 80084b4:	d110      	bne.n	80084d8 <vPortEnterCritical+0x50>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80084b6:	4b0c      	ldr	r3, [pc, #48]	; (80084e8 <vPortEnterCritical+0x60>)
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	b2db      	uxtb	r3, r3
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d00b      	beq.n	80084d8 <vPortEnterCritical+0x50>
 80084c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084c4:	b672      	cpsid	i
 80084c6:	f383 8811 	msr	BASEPRI, r3
 80084ca:	f3bf 8f6f 	isb	sy
 80084ce:	f3bf 8f4f 	dsb	sy
 80084d2:	b662      	cpsie	i
 80084d4:	603b      	str	r3, [r7, #0]
 80084d6:	e7fe      	b.n	80084d6 <vPortEnterCritical+0x4e>
	}
}
 80084d8:	bf00      	nop
 80084da:	370c      	adds	r7, #12
 80084dc:	46bd      	mov	sp, r7
 80084de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e2:	4770      	bx	lr
 80084e4:	2000001c 	.word	0x2000001c
 80084e8:	e000ed04 	.word	0xe000ed04

080084ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80084ec:	b480      	push	{r7}
 80084ee:	b083      	sub	sp, #12
 80084f0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80084f2:	4b12      	ldr	r3, [pc, #72]	; (800853c <vPortExitCritical+0x50>)
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d10b      	bne.n	8008512 <vPortExitCritical+0x26>
 80084fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084fe:	b672      	cpsid	i
 8008500:	f383 8811 	msr	BASEPRI, r3
 8008504:	f3bf 8f6f 	isb	sy
 8008508:	f3bf 8f4f 	dsb	sy
 800850c:	b662      	cpsie	i
 800850e:	607b      	str	r3, [r7, #4]
 8008510:	e7fe      	b.n	8008510 <vPortExitCritical+0x24>
	uxCriticalNesting--;
 8008512:	4b0a      	ldr	r3, [pc, #40]	; (800853c <vPortExitCritical+0x50>)
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	3b01      	subs	r3, #1
 8008518:	4a08      	ldr	r2, [pc, #32]	; (800853c <vPortExitCritical+0x50>)
 800851a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800851c:	4b07      	ldr	r3, [pc, #28]	; (800853c <vPortExitCritical+0x50>)
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	2b00      	cmp	r3, #0
 8008522:	d104      	bne.n	800852e <vPortExitCritical+0x42>
 8008524:	2300      	movs	r3, #0
 8008526:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008528:	683b      	ldr	r3, [r7, #0]
 800852a:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800852e:	bf00      	nop
 8008530:	370c      	adds	r7, #12
 8008532:	46bd      	mov	sp, r7
 8008534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008538:	4770      	bx	lr
 800853a:	bf00      	nop
 800853c:	2000001c 	.word	0x2000001c

08008540 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008540:	f3ef 8009 	mrs	r0, PSP
 8008544:	f3bf 8f6f 	isb	sy
 8008548:	4b15      	ldr	r3, [pc, #84]	; (80085a0 <pxCurrentTCBConst>)
 800854a:	681a      	ldr	r2, [r3, #0]
 800854c:	f01e 0f10 	tst.w	lr, #16
 8008550:	bf08      	it	eq
 8008552:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008556:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800855a:	6010      	str	r0, [r2, #0]
 800855c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008560:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008564:	b672      	cpsid	i
 8008566:	f380 8811 	msr	BASEPRI, r0
 800856a:	f3bf 8f4f 	dsb	sy
 800856e:	f3bf 8f6f 	isb	sy
 8008572:	b662      	cpsie	i
 8008574:	f7ff fa04 	bl	8007980 <vTaskSwitchContext>
 8008578:	f04f 0000 	mov.w	r0, #0
 800857c:	f380 8811 	msr	BASEPRI, r0
 8008580:	bc09      	pop	{r0, r3}
 8008582:	6819      	ldr	r1, [r3, #0]
 8008584:	6808      	ldr	r0, [r1, #0]
 8008586:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800858a:	f01e 0f10 	tst.w	lr, #16
 800858e:	bf08      	it	eq
 8008590:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008594:	f380 8809 	msr	PSP, r0
 8008598:	f3bf 8f6f 	isb	sy
 800859c:	4770      	bx	lr
 800859e:	bf00      	nop

080085a0 <pxCurrentTCBConst>:
 80085a0:	2000048c 	.word	0x2000048c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80085a4:	bf00      	nop
 80085a6:	bf00      	nop

080085a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b082      	sub	sp, #8
 80085ac:	af00      	add	r7, sp, #0
	__asm volatile
 80085ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085b2:	b672      	cpsid	i
 80085b4:	f383 8811 	msr	BASEPRI, r3
 80085b8:	f3bf 8f6f 	isb	sy
 80085bc:	f3bf 8f4f 	dsb	sy
 80085c0:	b662      	cpsie	i
 80085c2:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80085c4:	f7ff f922 	bl	800780c <xTaskIncrementTick>
 80085c8:	4603      	mov	r3, r0
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d003      	beq.n	80085d6 <xPortSysTickHandler+0x2e>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80085ce:	4b06      	ldr	r3, [pc, #24]	; (80085e8 <xPortSysTickHandler+0x40>)
 80085d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80085d4:	601a      	str	r2, [r3, #0]
 80085d6:	2300      	movs	r3, #0
 80085d8:	603b      	str	r3, [r7, #0]
	__asm volatile
 80085da:	683b      	ldr	r3, [r7, #0]
 80085dc:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80085e0:	bf00      	nop
 80085e2:	3708      	adds	r7, #8
 80085e4:	46bd      	mov	sp, r7
 80085e6:	bd80      	pop	{r7, pc}
 80085e8:	e000ed04 	.word	0xe000ed04

080085ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80085ec:	b480      	push	{r7}
 80085ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80085f0:	4b0b      	ldr	r3, [pc, #44]	; (8008620 <vPortSetupTimerInterrupt+0x34>)
 80085f2:	2200      	movs	r2, #0
 80085f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80085f6:	4b0b      	ldr	r3, [pc, #44]	; (8008624 <vPortSetupTimerInterrupt+0x38>)
 80085f8:	2200      	movs	r2, #0
 80085fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80085fc:	4b0a      	ldr	r3, [pc, #40]	; (8008628 <vPortSetupTimerInterrupt+0x3c>)
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	4a0a      	ldr	r2, [pc, #40]	; (800862c <vPortSetupTimerInterrupt+0x40>)
 8008602:	fba2 2303 	umull	r2, r3, r2, r3
 8008606:	099b      	lsrs	r3, r3, #6
 8008608:	4a09      	ldr	r2, [pc, #36]	; (8008630 <vPortSetupTimerInterrupt+0x44>)
 800860a:	3b01      	subs	r3, #1
 800860c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800860e:	4b04      	ldr	r3, [pc, #16]	; (8008620 <vPortSetupTimerInterrupt+0x34>)
 8008610:	2207      	movs	r2, #7
 8008612:	601a      	str	r2, [r3, #0]
}
 8008614:	bf00      	nop
 8008616:	46bd      	mov	sp, r7
 8008618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800861c:	4770      	bx	lr
 800861e:	bf00      	nop
 8008620:	e000e010 	.word	0xe000e010
 8008624:	e000e018 	.word	0xe000e018
 8008628:	20000010 	.word	0x20000010
 800862c:	10624dd3 	.word	0x10624dd3
 8008630:	e000e014 	.word	0xe000e014

08008634 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008634:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008644 <vPortEnableVFP+0x10>
 8008638:	6801      	ldr	r1, [r0, #0]
 800863a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800863e:	6001      	str	r1, [r0, #0]
 8008640:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008642:	bf00      	nop
 8008644:	e000ed88 	.word	0xe000ed88

08008648 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008648:	b580      	push	{r7, lr}
 800864a:	b08a      	sub	sp, #40	; 0x28
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008650:	2300      	movs	r3, #0
 8008652:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008654:	f7ff f82e 	bl	80076b4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008658:	4b5a      	ldr	r3, [pc, #360]	; (80087c4 <pvPortMalloc+0x17c>)
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	2b00      	cmp	r3, #0
 800865e:	d101      	bne.n	8008664 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008660:	f000 f916 	bl	8008890 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008664:	4b58      	ldr	r3, [pc, #352]	; (80087c8 <pvPortMalloc+0x180>)
 8008666:	681a      	ldr	r2, [r3, #0]
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	4013      	ands	r3, r2
 800866c:	2b00      	cmp	r3, #0
 800866e:	f040 8090 	bne.w	8008792 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	2b00      	cmp	r3, #0
 8008676:	d01e      	beq.n	80086b6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008678:	2208      	movs	r2, #8
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	4413      	add	r3, r2
 800867e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	f003 0307 	and.w	r3, r3, #7
 8008686:	2b00      	cmp	r3, #0
 8008688:	d015      	beq.n	80086b6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	f023 0307 	bic.w	r3, r3, #7
 8008690:	3308      	adds	r3, #8
 8008692:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	f003 0307 	and.w	r3, r3, #7
 800869a:	2b00      	cmp	r3, #0
 800869c:	d00b      	beq.n	80086b6 <pvPortMalloc+0x6e>
	__asm volatile
 800869e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086a2:	b672      	cpsid	i
 80086a4:	f383 8811 	msr	BASEPRI, r3
 80086a8:	f3bf 8f6f 	isb	sy
 80086ac:	f3bf 8f4f 	dsb	sy
 80086b0:	b662      	cpsie	i
 80086b2:	617b      	str	r3, [r7, #20]
 80086b4:	e7fe      	b.n	80086b4 <pvPortMalloc+0x6c>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d06a      	beq.n	8008792 <pvPortMalloc+0x14a>
 80086bc:	4b43      	ldr	r3, [pc, #268]	; (80087cc <pvPortMalloc+0x184>)
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	687a      	ldr	r2, [r7, #4]
 80086c2:	429a      	cmp	r2, r3
 80086c4:	d865      	bhi.n	8008792 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80086c6:	4b42      	ldr	r3, [pc, #264]	; (80087d0 <pvPortMalloc+0x188>)
 80086c8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80086ca:	4b41      	ldr	r3, [pc, #260]	; (80087d0 <pvPortMalloc+0x188>)
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80086d0:	e004      	b.n	80086dc <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80086d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086d4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80086d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80086dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086de:	685b      	ldr	r3, [r3, #4]
 80086e0:	687a      	ldr	r2, [r7, #4]
 80086e2:	429a      	cmp	r2, r3
 80086e4:	d903      	bls.n	80086ee <pvPortMalloc+0xa6>
 80086e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d1f1      	bne.n	80086d2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80086ee:	4b35      	ldr	r3, [pc, #212]	; (80087c4 <pvPortMalloc+0x17c>)
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80086f4:	429a      	cmp	r2, r3
 80086f6:	d04c      	beq.n	8008792 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80086f8:	6a3b      	ldr	r3, [r7, #32]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	2208      	movs	r2, #8
 80086fe:	4413      	add	r3, r2
 8008700:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008704:	681a      	ldr	r2, [r3, #0]
 8008706:	6a3b      	ldr	r3, [r7, #32]
 8008708:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800870a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800870c:	685a      	ldr	r2, [r3, #4]
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	1ad2      	subs	r2, r2, r3
 8008712:	2308      	movs	r3, #8
 8008714:	005b      	lsls	r3, r3, #1
 8008716:	429a      	cmp	r2, r3
 8008718:	d920      	bls.n	800875c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800871a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	4413      	add	r3, r2
 8008720:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008722:	69bb      	ldr	r3, [r7, #24]
 8008724:	f003 0307 	and.w	r3, r3, #7
 8008728:	2b00      	cmp	r3, #0
 800872a:	d00b      	beq.n	8008744 <pvPortMalloc+0xfc>
 800872c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008730:	b672      	cpsid	i
 8008732:	f383 8811 	msr	BASEPRI, r3
 8008736:	f3bf 8f6f 	isb	sy
 800873a:	f3bf 8f4f 	dsb	sy
 800873e:	b662      	cpsie	i
 8008740:	613b      	str	r3, [r7, #16]
 8008742:	e7fe      	b.n	8008742 <pvPortMalloc+0xfa>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008746:	685a      	ldr	r2, [r3, #4]
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	1ad2      	subs	r2, r2, r3
 800874c:	69bb      	ldr	r3, [r7, #24]
 800874e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008752:	687a      	ldr	r2, [r7, #4]
 8008754:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008756:	69b8      	ldr	r0, [r7, #24]
 8008758:	f000 f8fc 	bl	8008954 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800875c:	4b1b      	ldr	r3, [pc, #108]	; (80087cc <pvPortMalloc+0x184>)
 800875e:	681a      	ldr	r2, [r3, #0]
 8008760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008762:	685b      	ldr	r3, [r3, #4]
 8008764:	1ad3      	subs	r3, r2, r3
 8008766:	4a19      	ldr	r2, [pc, #100]	; (80087cc <pvPortMalloc+0x184>)
 8008768:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800876a:	4b18      	ldr	r3, [pc, #96]	; (80087cc <pvPortMalloc+0x184>)
 800876c:	681a      	ldr	r2, [r3, #0]
 800876e:	4b19      	ldr	r3, [pc, #100]	; (80087d4 <pvPortMalloc+0x18c>)
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	429a      	cmp	r2, r3
 8008774:	d203      	bcs.n	800877e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008776:	4b15      	ldr	r3, [pc, #84]	; (80087cc <pvPortMalloc+0x184>)
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	4a16      	ldr	r2, [pc, #88]	; (80087d4 <pvPortMalloc+0x18c>)
 800877c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800877e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008780:	685a      	ldr	r2, [r3, #4]
 8008782:	4b11      	ldr	r3, [pc, #68]	; (80087c8 <pvPortMalloc+0x180>)
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	431a      	orrs	r2, r3
 8008788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800878a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800878c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800878e:	2200      	movs	r2, #0
 8008790:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008792:	f7fe ff9d 	bl	80076d0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008796:	69fb      	ldr	r3, [r7, #28]
 8008798:	f003 0307 	and.w	r3, r3, #7
 800879c:	2b00      	cmp	r3, #0
 800879e:	d00b      	beq.n	80087b8 <pvPortMalloc+0x170>
 80087a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087a4:	b672      	cpsid	i
 80087a6:	f383 8811 	msr	BASEPRI, r3
 80087aa:	f3bf 8f6f 	isb	sy
 80087ae:	f3bf 8f4f 	dsb	sy
 80087b2:	b662      	cpsie	i
 80087b4:	60fb      	str	r3, [r7, #12]
 80087b6:	e7fe      	b.n	80087b6 <pvPortMalloc+0x16e>
	return pvReturn;
 80087b8:	69fb      	ldr	r3, [r7, #28]
}
 80087ba:	4618      	mov	r0, r3
 80087bc:	3728      	adds	r7, #40	; 0x28
 80087be:	46bd      	mov	sp, r7
 80087c0:	bd80      	pop	{r7, pc}
 80087c2:	bf00      	nop
 80087c4:	200041c8 	.word	0x200041c8
 80087c8:	200041d4 	.word	0x200041d4
 80087cc:	200041cc 	.word	0x200041cc
 80087d0:	200041c0 	.word	0x200041c0
 80087d4:	200041d0 	.word	0x200041d0

080087d8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80087d8:	b580      	push	{r7, lr}
 80087da:	b086      	sub	sp, #24
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d04a      	beq.n	8008880 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80087ea:	2308      	movs	r3, #8
 80087ec:	425b      	negs	r3, r3
 80087ee:	697a      	ldr	r2, [r7, #20]
 80087f0:	4413      	add	r3, r2
 80087f2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80087f4:	697b      	ldr	r3, [r7, #20]
 80087f6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80087f8:	693b      	ldr	r3, [r7, #16]
 80087fa:	685a      	ldr	r2, [r3, #4]
 80087fc:	4b22      	ldr	r3, [pc, #136]	; (8008888 <vPortFree+0xb0>)
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	4013      	ands	r3, r2
 8008802:	2b00      	cmp	r3, #0
 8008804:	d10b      	bne.n	800881e <vPortFree+0x46>
 8008806:	f04f 0350 	mov.w	r3, #80	; 0x50
 800880a:	b672      	cpsid	i
 800880c:	f383 8811 	msr	BASEPRI, r3
 8008810:	f3bf 8f6f 	isb	sy
 8008814:	f3bf 8f4f 	dsb	sy
 8008818:	b662      	cpsie	i
 800881a:	60fb      	str	r3, [r7, #12]
 800881c:	e7fe      	b.n	800881c <vPortFree+0x44>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800881e:	693b      	ldr	r3, [r7, #16]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	2b00      	cmp	r3, #0
 8008824:	d00b      	beq.n	800883e <vPortFree+0x66>
 8008826:	f04f 0350 	mov.w	r3, #80	; 0x50
 800882a:	b672      	cpsid	i
 800882c:	f383 8811 	msr	BASEPRI, r3
 8008830:	f3bf 8f6f 	isb	sy
 8008834:	f3bf 8f4f 	dsb	sy
 8008838:	b662      	cpsie	i
 800883a:	60bb      	str	r3, [r7, #8]
 800883c:	e7fe      	b.n	800883c <vPortFree+0x64>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800883e:	693b      	ldr	r3, [r7, #16]
 8008840:	685a      	ldr	r2, [r3, #4]
 8008842:	4b11      	ldr	r3, [pc, #68]	; (8008888 <vPortFree+0xb0>)
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	4013      	ands	r3, r2
 8008848:	2b00      	cmp	r3, #0
 800884a:	d019      	beq.n	8008880 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800884c:	693b      	ldr	r3, [r7, #16]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	2b00      	cmp	r3, #0
 8008852:	d115      	bne.n	8008880 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008854:	693b      	ldr	r3, [r7, #16]
 8008856:	685a      	ldr	r2, [r3, #4]
 8008858:	4b0b      	ldr	r3, [pc, #44]	; (8008888 <vPortFree+0xb0>)
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	43db      	mvns	r3, r3
 800885e:	401a      	ands	r2, r3
 8008860:	693b      	ldr	r3, [r7, #16]
 8008862:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008864:	f7fe ff26 	bl	80076b4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008868:	693b      	ldr	r3, [r7, #16]
 800886a:	685a      	ldr	r2, [r3, #4]
 800886c:	4b07      	ldr	r3, [pc, #28]	; (800888c <vPortFree+0xb4>)
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	4413      	add	r3, r2
 8008872:	4a06      	ldr	r2, [pc, #24]	; (800888c <vPortFree+0xb4>)
 8008874:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008876:	6938      	ldr	r0, [r7, #16]
 8008878:	f000 f86c 	bl	8008954 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800887c:	f7fe ff28 	bl	80076d0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008880:	bf00      	nop
 8008882:	3718      	adds	r7, #24
 8008884:	46bd      	mov	sp, r7
 8008886:	bd80      	pop	{r7, pc}
 8008888:	200041d4 	.word	0x200041d4
 800888c:	200041cc 	.word	0x200041cc

08008890 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008890:	b480      	push	{r7}
 8008892:	b085      	sub	sp, #20
 8008894:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008896:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800889a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800889c:	4b27      	ldr	r3, [pc, #156]	; (800893c <prvHeapInit+0xac>)
 800889e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	f003 0307 	and.w	r3, r3, #7
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d00c      	beq.n	80088c4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	3307      	adds	r3, #7
 80088ae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	f023 0307 	bic.w	r3, r3, #7
 80088b6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80088b8:	68ba      	ldr	r2, [r7, #8]
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	1ad3      	subs	r3, r2, r3
 80088be:	4a1f      	ldr	r2, [pc, #124]	; (800893c <prvHeapInit+0xac>)
 80088c0:	4413      	add	r3, r2
 80088c2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80088c8:	4a1d      	ldr	r2, [pc, #116]	; (8008940 <prvHeapInit+0xb0>)
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80088ce:	4b1c      	ldr	r3, [pc, #112]	; (8008940 <prvHeapInit+0xb0>)
 80088d0:	2200      	movs	r2, #0
 80088d2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	68ba      	ldr	r2, [r7, #8]
 80088d8:	4413      	add	r3, r2
 80088da:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80088dc:	2208      	movs	r2, #8
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	1a9b      	subs	r3, r3, r2
 80088e2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	f023 0307 	bic.w	r3, r3, #7
 80088ea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	4a15      	ldr	r2, [pc, #84]	; (8008944 <prvHeapInit+0xb4>)
 80088f0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80088f2:	4b14      	ldr	r3, [pc, #80]	; (8008944 <prvHeapInit+0xb4>)
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	2200      	movs	r2, #0
 80088f8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80088fa:	4b12      	ldr	r3, [pc, #72]	; (8008944 <prvHeapInit+0xb4>)
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	2200      	movs	r2, #0
 8008900:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008906:	683b      	ldr	r3, [r7, #0]
 8008908:	68fa      	ldr	r2, [r7, #12]
 800890a:	1ad2      	subs	r2, r2, r3
 800890c:	683b      	ldr	r3, [r7, #0]
 800890e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008910:	4b0c      	ldr	r3, [pc, #48]	; (8008944 <prvHeapInit+0xb4>)
 8008912:	681a      	ldr	r2, [r3, #0]
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008918:	683b      	ldr	r3, [r7, #0]
 800891a:	685b      	ldr	r3, [r3, #4]
 800891c:	4a0a      	ldr	r2, [pc, #40]	; (8008948 <prvHeapInit+0xb8>)
 800891e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008920:	683b      	ldr	r3, [r7, #0]
 8008922:	685b      	ldr	r3, [r3, #4]
 8008924:	4a09      	ldr	r2, [pc, #36]	; (800894c <prvHeapInit+0xbc>)
 8008926:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008928:	4b09      	ldr	r3, [pc, #36]	; (8008950 <prvHeapInit+0xc0>)
 800892a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800892e:	601a      	str	r2, [r3, #0]
}
 8008930:	bf00      	nop
 8008932:	3714      	adds	r7, #20
 8008934:	46bd      	mov	sp, r7
 8008936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893a:	4770      	bx	lr
 800893c:	200005c0 	.word	0x200005c0
 8008940:	200041c0 	.word	0x200041c0
 8008944:	200041c8 	.word	0x200041c8
 8008948:	200041d0 	.word	0x200041d0
 800894c:	200041cc 	.word	0x200041cc
 8008950:	200041d4 	.word	0x200041d4

08008954 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008954:	b480      	push	{r7}
 8008956:	b085      	sub	sp, #20
 8008958:	af00      	add	r7, sp, #0
 800895a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800895c:	4b28      	ldr	r3, [pc, #160]	; (8008a00 <prvInsertBlockIntoFreeList+0xac>)
 800895e:	60fb      	str	r3, [r7, #12]
 8008960:	e002      	b.n	8008968 <prvInsertBlockIntoFreeList+0x14>
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	60fb      	str	r3, [r7, #12]
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	687a      	ldr	r2, [r7, #4]
 800896e:	429a      	cmp	r2, r3
 8008970:	d8f7      	bhi.n	8008962 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	685b      	ldr	r3, [r3, #4]
 800897a:	68ba      	ldr	r2, [r7, #8]
 800897c:	4413      	add	r3, r2
 800897e:	687a      	ldr	r2, [r7, #4]
 8008980:	429a      	cmp	r2, r3
 8008982:	d108      	bne.n	8008996 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	685a      	ldr	r2, [r3, #4]
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	685b      	ldr	r3, [r3, #4]
 800898c:	441a      	add	r2, r3
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	685b      	ldr	r3, [r3, #4]
 800899e:	68ba      	ldr	r2, [r7, #8]
 80089a0:	441a      	add	r2, r3
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	429a      	cmp	r2, r3
 80089a8:	d118      	bne.n	80089dc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	681a      	ldr	r2, [r3, #0]
 80089ae:	4b15      	ldr	r3, [pc, #84]	; (8008a04 <prvInsertBlockIntoFreeList+0xb0>)
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	429a      	cmp	r2, r3
 80089b4:	d00d      	beq.n	80089d2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	685a      	ldr	r2, [r3, #4]
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	685b      	ldr	r3, [r3, #4]
 80089c0:	441a      	add	r2, r3
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	681a      	ldr	r2, [r3, #0]
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	601a      	str	r2, [r3, #0]
 80089d0:	e008      	b.n	80089e4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80089d2:	4b0c      	ldr	r3, [pc, #48]	; (8008a04 <prvInsertBlockIntoFreeList+0xb0>)
 80089d4:	681a      	ldr	r2, [r3, #0]
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	601a      	str	r2, [r3, #0]
 80089da:	e003      	b.n	80089e4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	681a      	ldr	r2, [r3, #0]
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80089e4:	68fa      	ldr	r2, [r7, #12]
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	429a      	cmp	r2, r3
 80089ea:	d002      	beq.n	80089f2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	687a      	ldr	r2, [r7, #4]
 80089f0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80089f2:	bf00      	nop
 80089f4:	3714      	adds	r7, #20
 80089f6:	46bd      	mov	sp, r7
 80089f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fc:	4770      	bx	lr
 80089fe:	bf00      	nop
 8008a00:	200041c0 	.word	0x200041c0
 8008a04:	200041c8 	.word	0x200041c8

08008a08 <__errno>:
 8008a08:	4b01      	ldr	r3, [pc, #4]	; (8008a10 <__errno+0x8>)
 8008a0a:	6818      	ldr	r0, [r3, #0]
 8008a0c:	4770      	bx	lr
 8008a0e:	bf00      	nop
 8008a10:	20000020 	.word	0x20000020

08008a14 <__libc_init_array>:
 8008a14:	b570      	push	{r4, r5, r6, lr}
 8008a16:	4e0d      	ldr	r6, [pc, #52]	; (8008a4c <__libc_init_array+0x38>)
 8008a18:	4c0d      	ldr	r4, [pc, #52]	; (8008a50 <__libc_init_array+0x3c>)
 8008a1a:	1ba4      	subs	r4, r4, r6
 8008a1c:	10a4      	asrs	r4, r4, #2
 8008a1e:	2500      	movs	r5, #0
 8008a20:	42a5      	cmp	r5, r4
 8008a22:	d109      	bne.n	8008a38 <__libc_init_array+0x24>
 8008a24:	4e0b      	ldr	r6, [pc, #44]	; (8008a54 <__libc_init_array+0x40>)
 8008a26:	4c0c      	ldr	r4, [pc, #48]	; (8008a58 <__libc_init_array+0x44>)
 8008a28:	f003 fcc8 	bl	800c3bc <_init>
 8008a2c:	1ba4      	subs	r4, r4, r6
 8008a2e:	10a4      	asrs	r4, r4, #2
 8008a30:	2500      	movs	r5, #0
 8008a32:	42a5      	cmp	r5, r4
 8008a34:	d105      	bne.n	8008a42 <__libc_init_array+0x2e>
 8008a36:	bd70      	pop	{r4, r5, r6, pc}
 8008a38:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008a3c:	4798      	blx	r3
 8008a3e:	3501      	adds	r5, #1
 8008a40:	e7ee      	b.n	8008a20 <__libc_init_array+0xc>
 8008a42:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008a46:	4798      	blx	r3
 8008a48:	3501      	adds	r5, #1
 8008a4a:	e7f2      	b.n	8008a32 <__libc_init_array+0x1e>
 8008a4c:	0800c758 	.word	0x0800c758
 8008a50:	0800c758 	.word	0x0800c758
 8008a54:	0800c758 	.word	0x0800c758
 8008a58:	0800c75c 	.word	0x0800c75c

08008a5c <memcpy>:
 8008a5c:	b510      	push	{r4, lr}
 8008a5e:	1e43      	subs	r3, r0, #1
 8008a60:	440a      	add	r2, r1
 8008a62:	4291      	cmp	r1, r2
 8008a64:	d100      	bne.n	8008a68 <memcpy+0xc>
 8008a66:	bd10      	pop	{r4, pc}
 8008a68:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a6c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008a70:	e7f7      	b.n	8008a62 <memcpy+0x6>

08008a72 <memset>:
 8008a72:	4402      	add	r2, r0
 8008a74:	4603      	mov	r3, r0
 8008a76:	4293      	cmp	r3, r2
 8008a78:	d100      	bne.n	8008a7c <memset+0xa>
 8008a7a:	4770      	bx	lr
 8008a7c:	f803 1b01 	strb.w	r1, [r3], #1
 8008a80:	e7f9      	b.n	8008a76 <memset+0x4>

08008a82 <__cvt>:
 8008a82:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008a84:	ed2d 8b02 	vpush	{d8}
 8008a88:	eeb0 8b40 	vmov.f64	d8, d0
 8008a8c:	b085      	sub	sp, #20
 8008a8e:	4617      	mov	r7, r2
 8008a90:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8008a92:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8008a94:	ee18 2a90 	vmov	r2, s17
 8008a98:	f025 0520 	bic.w	r5, r5, #32
 8008a9c:	2a00      	cmp	r2, #0
 8008a9e:	bfb6      	itet	lt
 8008aa0:	222d      	movlt	r2, #45	; 0x2d
 8008aa2:	2200      	movge	r2, #0
 8008aa4:	eeb1 8b40 	vneglt.f64	d8, d0
 8008aa8:	2d46      	cmp	r5, #70	; 0x46
 8008aaa:	460c      	mov	r4, r1
 8008aac:	701a      	strb	r2, [r3, #0]
 8008aae:	d004      	beq.n	8008aba <__cvt+0x38>
 8008ab0:	2d45      	cmp	r5, #69	; 0x45
 8008ab2:	d100      	bne.n	8008ab6 <__cvt+0x34>
 8008ab4:	3401      	adds	r4, #1
 8008ab6:	2102      	movs	r1, #2
 8008ab8:	e000      	b.n	8008abc <__cvt+0x3a>
 8008aba:	2103      	movs	r1, #3
 8008abc:	ab03      	add	r3, sp, #12
 8008abe:	9301      	str	r3, [sp, #4]
 8008ac0:	ab02      	add	r3, sp, #8
 8008ac2:	9300      	str	r3, [sp, #0]
 8008ac4:	4622      	mov	r2, r4
 8008ac6:	4633      	mov	r3, r6
 8008ac8:	eeb0 0b48 	vmov.f64	d0, d8
 8008acc:	f001 fd68 	bl	800a5a0 <_dtoa_r>
 8008ad0:	2d47      	cmp	r5, #71	; 0x47
 8008ad2:	d101      	bne.n	8008ad8 <__cvt+0x56>
 8008ad4:	07fb      	lsls	r3, r7, #31
 8008ad6:	d51e      	bpl.n	8008b16 <__cvt+0x94>
 8008ad8:	2d46      	cmp	r5, #70	; 0x46
 8008ada:	eb00 0304 	add.w	r3, r0, r4
 8008ade:	d10c      	bne.n	8008afa <__cvt+0x78>
 8008ae0:	7802      	ldrb	r2, [r0, #0]
 8008ae2:	2a30      	cmp	r2, #48	; 0x30
 8008ae4:	d107      	bne.n	8008af6 <__cvt+0x74>
 8008ae6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008aea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008aee:	bf1c      	itt	ne
 8008af0:	f1c4 0401 	rsbne	r4, r4, #1
 8008af4:	6034      	strne	r4, [r6, #0]
 8008af6:	6832      	ldr	r2, [r6, #0]
 8008af8:	4413      	add	r3, r2
 8008afa:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008afe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b02:	d007      	beq.n	8008b14 <__cvt+0x92>
 8008b04:	2130      	movs	r1, #48	; 0x30
 8008b06:	9a03      	ldr	r2, [sp, #12]
 8008b08:	429a      	cmp	r2, r3
 8008b0a:	d204      	bcs.n	8008b16 <__cvt+0x94>
 8008b0c:	1c54      	adds	r4, r2, #1
 8008b0e:	9403      	str	r4, [sp, #12]
 8008b10:	7011      	strb	r1, [r2, #0]
 8008b12:	e7f8      	b.n	8008b06 <__cvt+0x84>
 8008b14:	9303      	str	r3, [sp, #12]
 8008b16:	9b03      	ldr	r3, [sp, #12]
 8008b18:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008b1a:	1a1b      	subs	r3, r3, r0
 8008b1c:	6013      	str	r3, [r2, #0]
 8008b1e:	b005      	add	sp, #20
 8008b20:	ecbd 8b02 	vpop	{d8}
 8008b24:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008b26 <__exponent>:
 8008b26:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008b28:	2900      	cmp	r1, #0
 8008b2a:	4604      	mov	r4, r0
 8008b2c:	bfba      	itte	lt
 8008b2e:	4249      	neglt	r1, r1
 8008b30:	232d      	movlt	r3, #45	; 0x2d
 8008b32:	232b      	movge	r3, #43	; 0x2b
 8008b34:	2909      	cmp	r1, #9
 8008b36:	f804 2b02 	strb.w	r2, [r4], #2
 8008b3a:	7043      	strb	r3, [r0, #1]
 8008b3c:	dd20      	ble.n	8008b80 <__exponent+0x5a>
 8008b3e:	f10d 0307 	add.w	r3, sp, #7
 8008b42:	461f      	mov	r7, r3
 8008b44:	260a      	movs	r6, #10
 8008b46:	fb91 f5f6 	sdiv	r5, r1, r6
 8008b4a:	fb06 1115 	mls	r1, r6, r5, r1
 8008b4e:	3130      	adds	r1, #48	; 0x30
 8008b50:	2d09      	cmp	r5, #9
 8008b52:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008b56:	f103 32ff 	add.w	r2, r3, #4294967295
 8008b5a:	4629      	mov	r1, r5
 8008b5c:	dc09      	bgt.n	8008b72 <__exponent+0x4c>
 8008b5e:	3130      	adds	r1, #48	; 0x30
 8008b60:	3b02      	subs	r3, #2
 8008b62:	f802 1c01 	strb.w	r1, [r2, #-1]
 8008b66:	42bb      	cmp	r3, r7
 8008b68:	4622      	mov	r2, r4
 8008b6a:	d304      	bcc.n	8008b76 <__exponent+0x50>
 8008b6c:	1a10      	subs	r0, r2, r0
 8008b6e:	b003      	add	sp, #12
 8008b70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b72:	4613      	mov	r3, r2
 8008b74:	e7e7      	b.n	8008b46 <__exponent+0x20>
 8008b76:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b7a:	f804 2b01 	strb.w	r2, [r4], #1
 8008b7e:	e7f2      	b.n	8008b66 <__exponent+0x40>
 8008b80:	2330      	movs	r3, #48	; 0x30
 8008b82:	4419      	add	r1, r3
 8008b84:	7083      	strb	r3, [r0, #2]
 8008b86:	1d02      	adds	r2, r0, #4
 8008b88:	70c1      	strb	r1, [r0, #3]
 8008b8a:	e7ef      	b.n	8008b6c <__exponent+0x46>
 8008b8c:	0000      	movs	r0, r0
	...

08008b90 <_printf_float>:
 8008b90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b94:	b08d      	sub	sp, #52	; 0x34
 8008b96:	460c      	mov	r4, r1
 8008b98:	4616      	mov	r6, r2
 8008b9a:	461f      	mov	r7, r3
 8008b9c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8008ba0:	4605      	mov	r5, r0
 8008ba2:	f002 fd75 	bl	800b690 <_localeconv_r>
 8008ba6:	f8d0 b000 	ldr.w	fp, [r0]
 8008baa:	4658      	mov	r0, fp
 8008bac:	f7f7 fb48 	bl	8000240 <strlen>
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	930a      	str	r3, [sp, #40]	; 0x28
 8008bb4:	f8d8 3000 	ldr.w	r3, [r8]
 8008bb8:	9005      	str	r0, [sp, #20]
 8008bba:	3307      	adds	r3, #7
 8008bbc:	f023 0307 	bic.w	r3, r3, #7
 8008bc0:	f103 0108 	add.w	r1, r3, #8
 8008bc4:	f894 9018 	ldrb.w	r9, [r4, #24]
 8008bc8:	6822      	ldr	r2, [r4, #0]
 8008bca:	f8c8 1000 	str.w	r1, [r8]
 8008bce:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008bd2:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8008bd6:	ed9f 7ba2 	vldr	d7, [pc, #648]	; 8008e60 <_printf_float+0x2d0>
 8008bda:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8008bde:	eeb0 6bc0 	vabs.f64	d6, d0
 8008be2:	eeb4 6b47 	vcmp.f64	d6, d7
 8008be6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bea:	dd24      	ble.n	8008c36 <_printf_float+0xa6>
 8008bec:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8008bf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bf4:	d502      	bpl.n	8008bfc <_printf_float+0x6c>
 8008bf6:	232d      	movs	r3, #45	; 0x2d
 8008bf8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008bfc:	499a      	ldr	r1, [pc, #616]	; (8008e68 <_printf_float+0x2d8>)
 8008bfe:	4b9b      	ldr	r3, [pc, #620]	; (8008e6c <_printf_float+0x2dc>)
 8008c00:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8008c04:	bf8c      	ite	hi
 8008c06:	4688      	movhi	r8, r1
 8008c08:	4698      	movls	r8, r3
 8008c0a:	f022 0204 	bic.w	r2, r2, #4
 8008c0e:	2303      	movs	r3, #3
 8008c10:	6123      	str	r3, [r4, #16]
 8008c12:	6022      	str	r2, [r4, #0]
 8008c14:	f04f 0a00 	mov.w	sl, #0
 8008c18:	9700      	str	r7, [sp, #0]
 8008c1a:	4633      	mov	r3, r6
 8008c1c:	aa0b      	add	r2, sp, #44	; 0x2c
 8008c1e:	4621      	mov	r1, r4
 8008c20:	4628      	mov	r0, r5
 8008c22:	f000 f9e1 	bl	8008fe8 <_printf_common>
 8008c26:	3001      	adds	r0, #1
 8008c28:	f040 8089 	bne.w	8008d3e <_printf_float+0x1ae>
 8008c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8008c30:	b00d      	add	sp, #52	; 0x34
 8008c32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c36:	eeb4 0b40 	vcmp.f64	d0, d0
 8008c3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c3e:	d702      	bvc.n	8008c46 <_printf_float+0xb6>
 8008c40:	498b      	ldr	r1, [pc, #556]	; (8008e70 <_printf_float+0x2e0>)
 8008c42:	4b8c      	ldr	r3, [pc, #560]	; (8008e74 <_printf_float+0x2e4>)
 8008c44:	e7dc      	b.n	8008c00 <_printf_float+0x70>
 8008c46:	6861      	ldr	r1, [r4, #4]
 8008c48:	1c4b      	adds	r3, r1, #1
 8008c4a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008c4e:	ab0a      	add	r3, sp, #40	; 0x28
 8008c50:	a809      	add	r0, sp, #36	; 0x24
 8008c52:	d13b      	bne.n	8008ccc <_printf_float+0x13c>
 8008c54:	2106      	movs	r1, #6
 8008c56:	6061      	str	r1, [r4, #4]
 8008c58:	f04f 0c00 	mov.w	ip, #0
 8008c5c:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 8008c60:	e9cd 0900 	strd	r0, r9, [sp]
 8008c64:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008c68:	6022      	str	r2, [r4, #0]
 8008c6a:	6861      	ldr	r1, [r4, #4]
 8008c6c:	4628      	mov	r0, r5
 8008c6e:	f7ff ff08 	bl	8008a82 <__cvt>
 8008c72:	f009 03df 	and.w	r3, r9, #223	; 0xdf
 8008c76:	2b47      	cmp	r3, #71	; 0x47
 8008c78:	4680      	mov	r8, r0
 8008c7a:	d109      	bne.n	8008c90 <_printf_float+0x100>
 8008c7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c7e:	1cd8      	adds	r0, r3, #3
 8008c80:	db02      	blt.n	8008c88 <_printf_float+0xf8>
 8008c82:	6862      	ldr	r2, [r4, #4]
 8008c84:	4293      	cmp	r3, r2
 8008c86:	dd47      	ble.n	8008d18 <_printf_float+0x188>
 8008c88:	f1a9 0902 	sub.w	r9, r9, #2
 8008c8c:	fa5f f989 	uxtb.w	r9, r9
 8008c90:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008c94:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008c96:	d824      	bhi.n	8008ce2 <_printf_float+0x152>
 8008c98:	3901      	subs	r1, #1
 8008c9a:	464a      	mov	r2, r9
 8008c9c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008ca0:	9109      	str	r1, [sp, #36]	; 0x24
 8008ca2:	f7ff ff40 	bl	8008b26 <__exponent>
 8008ca6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008ca8:	1813      	adds	r3, r2, r0
 8008caa:	2a01      	cmp	r2, #1
 8008cac:	4682      	mov	sl, r0
 8008cae:	6123      	str	r3, [r4, #16]
 8008cb0:	dc02      	bgt.n	8008cb8 <_printf_float+0x128>
 8008cb2:	6822      	ldr	r2, [r4, #0]
 8008cb4:	07d1      	lsls	r1, r2, #31
 8008cb6:	d501      	bpl.n	8008cbc <_printf_float+0x12c>
 8008cb8:	3301      	adds	r3, #1
 8008cba:	6123      	str	r3, [r4, #16]
 8008cbc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d0a9      	beq.n	8008c18 <_printf_float+0x88>
 8008cc4:	232d      	movs	r3, #45	; 0x2d
 8008cc6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008cca:	e7a5      	b.n	8008c18 <_printf_float+0x88>
 8008ccc:	f1b9 0f67 	cmp.w	r9, #103	; 0x67
 8008cd0:	f000 8178 	beq.w	8008fc4 <_printf_float+0x434>
 8008cd4:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8008cd8:	d1be      	bne.n	8008c58 <_printf_float+0xc8>
 8008cda:	2900      	cmp	r1, #0
 8008cdc:	d1bc      	bne.n	8008c58 <_printf_float+0xc8>
 8008cde:	2101      	movs	r1, #1
 8008ce0:	e7b9      	b.n	8008c56 <_printf_float+0xc6>
 8008ce2:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8008ce6:	d119      	bne.n	8008d1c <_printf_float+0x18c>
 8008ce8:	2900      	cmp	r1, #0
 8008cea:	6863      	ldr	r3, [r4, #4]
 8008cec:	dd0c      	ble.n	8008d08 <_printf_float+0x178>
 8008cee:	6121      	str	r1, [r4, #16]
 8008cf0:	b913      	cbnz	r3, 8008cf8 <_printf_float+0x168>
 8008cf2:	6822      	ldr	r2, [r4, #0]
 8008cf4:	07d2      	lsls	r2, r2, #31
 8008cf6:	d502      	bpl.n	8008cfe <_printf_float+0x16e>
 8008cf8:	3301      	adds	r3, #1
 8008cfa:	440b      	add	r3, r1
 8008cfc:	6123      	str	r3, [r4, #16]
 8008cfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d00:	65a3      	str	r3, [r4, #88]	; 0x58
 8008d02:	f04f 0a00 	mov.w	sl, #0
 8008d06:	e7d9      	b.n	8008cbc <_printf_float+0x12c>
 8008d08:	b913      	cbnz	r3, 8008d10 <_printf_float+0x180>
 8008d0a:	6822      	ldr	r2, [r4, #0]
 8008d0c:	07d0      	lsls	r0, r2, #31
 8008d0e:	d501      	bpl.n	8008d14 <_printf_float+0x184>
 8008d10:	3302      	adds	r3, #2
 8008d12:	e7f3      	b.n	8008cfc <_printf_float+0x16c>
 8008d14:	2301      	movs	r3, #1
 8008d16:	e7f1      	b.n	8008cfc <_printf_float+0x16c>
 8008d18:	f04f 0967 	mov.w	r9, #103	; 0x67
 8008d1c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008d20:	4293      	cmp	r3, r2
 8008d22:	db05      	blt.n	8008d30 <_printf_float+0x1a0>
 8008d24:	6822      	ldr	r2, [r4, #0]
 8008d26:	6123      	str	r3, [r4, #16]
 8008d28:	07d1      	lsls	r1, r2, #31
 8008d2a:	d5e8      	bpl.n	8008cfe <_printf_float+0x16e>
 8008d2c:	3301      	adds	r3, #1
 8008d2e:	e7e5      	b.n	8008cfc <_printf_float+0x16c>
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	bfd4      	ite	le
 8008d34:	f1c3 0302 	rsble	r3, r3, #2
 8008d38:	2301      	movgt	r3, #1
 8008d3a:	4413      	add	r3, r2
 8008d3c:	e7de      	b.n	8008cfc <_printf_float+0x16c>
 8008d3e:	6823      	ldr	r3, [r4, #0]
 8008d40:	055a      	lsls	r2, r3, #21
 8008d42:	d407      	bmi.n	8008d54 <_printf_float+0x1c4>
 8008d44:	6923      	ldr	r3, [r4, #16]
 8008d46:	4642      	mov	r2, r8
 8008d48:	4631      	mov	r1, r6
 8008d4a:	4628      	mov	r0, r5
 8008d4c:	47b8      	blx	r7
 8008d4e:	3001      	adds	r0, #1
 8008d50:	d12a      	bne.n	8008da8 <_printf_float+0x218>
 8008d52:	e76b      	b.n	8008c2c <_printf_float+0x9c>
 8008d54:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008d58:	f240 80de 	bls.w	8008f18 <_printf_float+0x388>
 8008d5c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8008d60:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008d64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d68:	d133      	bne.n	8008dd2 <_printf_float+0x242>
 8008d6a:	2301      	movs	r3, #1
 8008d6c:	4a42      	ldr	r2, [pc, #264]	; (8008e78 <_printf_float+0x2e8>)
 8008d6e:	4631      	mov	r1, r6
 8008d70:	4628      	mov	r0, r5
 8008d72:	47b8      	blx	r7
 8008d74:	3001      	adds	r0, #1
 8008d76:	f43f af59 	beq.w	8008c2c <_printf_float+0x9c>
 8008d7a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008d7e:	429a      	cmp	r2, r3
 8008d80:	db02      	blt.n	8008d88 <_printf_float+0x1f8>
 8008d82:	6823      	ldr	r3, [r4, #0]
 8008d84:	07d8      	lsls	r0, r3, #31
 8008d86:	d50f      	bpl.n	8008da8 <_printf_float+0x218>
 8008d88:	9b05      	ldr	r3, [sp, #20]
 8008d8a:	465a      	mov	r2, fp
 8008d8c:	4631      	mov	r1, r6
 8008d8e:	4628      	mov	r0, r5
 8008d90:	47b8      	blx	r7
 8008d92:	3001      	adds	r0, #1
 8008d94:	f43f af4a 	beq.w	8008c2c <_printf_float+0x9c>
 8008d98:	f04f 0800 	mov.w	r8, #0
 8008d9c:	f104 091a 	add.w	r9, r4, #26
 8008da0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008da2:	3b01      	subs	r3, #1
 8008da4:	4543      	cmp	r3, r8
 8008da6:	dc09      	bgt.n	8008dbc <_printf_float+0x22c>
 8008da8:	6823      	ldr	r3, [r4, #0]
 8008daa:	079b      	lsls	r3, r3, #30
 8008dac:	f100 8105 	bmi.w	8008fba <_printf_float+0x42a>
 8008db0:	68e0      	ldr	r0, [r4, #12]
 8008db2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008db4:	4298      	cmp	r0, r3
 8008db6:	bfb8      	it	lt
 8008db8:	4618      	movlt	r0, r3
 8008dba:	e739      	b.n	8008c30 <_printf_float+0xa0>
 8008dbc:	2301      	movs	r3, #1
 8008dbe:	464a      	mov	r2, r9
 8008dc0:	4631      	mov	r1, r6
 8008dc2:	4628      	mov	r0, r5
 8008dc4:	47b8      	blx	r7
 8008dc6:	3001      	adds	r0, #1
 8008dc8:	f43f af30 	beq.w	8008c2c <_printf_float+0x9c>
 8008dcc:	f108 0801 	add.w	r8, r8, #1
 8008dd0:	e7e6      	b.n	8008da0 <_printf_float+0x210>
 8008dd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	dc2b      	bgt.n	8008e30 <_printf_float+0x2a0>
 8008dd8:	2301      	movs	r3, #1
 8008dda:	4a27      	ldr	r2, [pc, #156]	; (8008e78 <_printf_float+0x2e8>)
 8008ddc:	4631      	mov	r1, r6
 8008dde:	4628      	mov	r0, r5
 8008de0:	47b8      	blx	r7
 8008de2:	3001      	adds	r0, #1
 8008de4:	f43f af22 	beq.w	8008c2c <_printf_float+0x9c>
 8008de8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008dea:	b923      	cbnz	r3, 8008df6 <_printf_float+0x266>
 8008dec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008dee:	b913      	cbnz	r3, 8008df6 <_printf_float+0x266>
 8008df0:	6823      	ldr	r3, [r4, #0]
 8008df2:	07d9      	lsls	r1, r3, #31
 8008df4:	d5d8      	bpl.n	8008da8 <_printf_float+0x218>
 8008df6:	9b05      	ldr	r3, [sp, #20]
 8008df8:	465a      	mov	r2, fp
 8008dfa:	4631      	mov	r1, r6
 8008dfc:	4628      	mov	r0, r5
 8008dfe:	47b8      	blx	r7
 8008e00:	3001      	adds	r0, #1
 8008e02:	f43f af13 	beq.w	8008c2c <_printf_float+0x9c>
 8008e06:	f04f 0900 	mov.w	r9, #0
 8008e0a:	f104 0a1a 	add.w	sl, r4, #26
 8008e0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e10:	425b      	negs	r3, r3
 8008e12:	454b      	cmp	r3, r9
 8008e14:	dc01      	bgt.n	8008e1a <_printf_float+0x28a>
 8008e16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e18:	e795      	b.n	8008d46 <_printf_float+0x1b6>
 8008e1a:	2301      	movs	r3, #1
 8008e1c:	4652      	mov	r2, sl
 8008e1e:	4631      	mov	r1, r6
 8008e20:	4628      	mov	r0, r5
 8008e22:	47b8      	blx	r7
 8008e24:	3001      	adds	r0, #1
 8008e26:	f43f af01 	beq.w	8008c2c <_printf_float+0x9c>
 8008e2a:	f109 0901 	add.w	r9, r9, #1
 8008e2e:	e7ee      	b.n	8008e0e <_printf_float+0x27e>
 8008e30:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008e32:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008e34:	429a      	cmp	r2, r3
 8008e36:	bfa8      	it	ge
 8008e38:	461a      	movge	r2, r3
 8008e3a:	2a00      	cmp	r2, #0
 8008e3c:	4691      	mov	r9, r2
 8008e3e:	dd07      	ble.n	8008e50 <_printf_float+0x2c0>
 8008e40:	4613      	mov	r3, r2
 8008e42:	4631      	mov	r1, r6
 8008e44:	4642      	mov	r2, r8
 8008e46:	4628      	mov	r0, r5
 8008e48:	47b8      	blx	r7
 8008e4a:	3001      	adds	r0, #1
 8008e4c:	f43f aeee 	beq.w	8008c2c <_printf_float+0x9c>
 8008e50:	f104 031a 	add.w	r3, r4, #26
 8008e54:	f04f 0a00 	mov.w	sl, #0
 8008e58:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008e5c:	9307      	str	r3, [sp, #28]
 8008e5e:	e017      	b.n	8008e90 <_printf_float+0x300>
 8008e60:	ffffffff 	.word	0xffffffff
 8008e64:	7fefffff 	.word	0x7fefffff
 8008e68:	0800c438 	.word	0x0800c438
 8008e6c:	0800c434 	.word	0x0800c434
 8008e70:	0800c440 	.word	0x0800c440
 8008e74:	0800c43c 	.word	0x0800c43c
 8008e78:	0800c444 	.word	0x0800c444
 8008e7c:	2301      	movs	r3, #1
 8008e7e:	9a07      	ldr	r2, [sp, #28]
 8008e80:	4631      	mov	r1, r6
 8008e82:	4628      	mov	r0, r5
 8008e84:	47b8      	blx	r7
 8008e86:	3001      	adds	r0, #1
 8008e88:	f43f aed0 	beq.w	8008c2c <_printf_float+0x9c>
 8008e8c:	f10a 0a01 	add.w	sl, sl, #1
 8008e90:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008e92:	9306      	str	r3, [sp, #24]
 8008e94:	eba3 0309 	sub.w	r3, r3, r9
 8008e98:	4553      	cmp	r3, sl
 8008e9a:	dcef      	bgt.n	8008e7c <_printf_float+0x2ec>
 8008e9c:	9b06      	ldr	r3, [sp, #24]
 8008e9e:	4498      	add	r8, r3
 8008ea0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008ea4:	429a      	cmp	r2, r3
 8008ea6:	db15      	blt.n	8008ed4 <_printf_float+0x344>
 8008ea8:	6823      	ldr	r3, [r4, #0]
 8008eaa:	07da      	lsls	r2, r3, #31
 8008eac:	d412      	bmi.n	8008ed4 <_printf_float+0x344>
 8008eae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008eb0:	9a06      	ldr	r2, [sp, #24]
 8008eb2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008eb4:	1a9a      	subs	r2, r3, r2
 8008eb6:	eba3 0a01 	sub.w	sl, r3, r1
 8008eba:	4592      	cmp	sl, r2
 8008ebc:	bfa8      	it	ge
 8008ebe:	4692      	movge	sl, r2
 8008ec0:	f1ba 0f00 	cmp.w	sl, #0
 8008ec4:	dc0e      	bgt.n	8008ee4 <_printf_float+0x354>
 8008ec6:	f04f 0800 	mov.w	r8, #0
 8008eca:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008ece:	f104 091a 	add.w	r9, r4, #26
 8008ed2:	e019      	b.n	8008f08 <_printf_float+0x378>
 8008ed4:	9b05      	ldr	r3, [sp, #20]
 8008ed6:	465a      	mov	r2, fp
 8008ed8:	4631      	mov	r1, r6
 8008eda:	4628      	mov	r0, r5
 8008edc:	47b8      	blx	r7
 8008ede:	3001      	adds	r0, #1
 8008ee0:	d1e5      	bne.n	8008eae <_printf_float+0x31e>
 8008ee2:	e6a3      	b.n	8008c2c <_printf_float+0x9c>
 8008ee4:	4653      	mov	r3, sl
 8008ee6:	4642      	mov	r2, r8
 8008ee8:	4631      	mov	r1, r6
 8008eea:	4628      	mov	r0, r5
 8008eec:	47b8      	blx	r7
 8008eee:	3001      	adds	r0, #1
 8008ef0:	d1e9      	bne.n	8008ec6 <_printf_float+0x336>
 8008ef2:	e69b      	b.n	8008c2c <_printf_float+0x9c>
 8008ef4:	2301      	movs	r3, #1
 8008ef6:	464a      	mov	r2, r9
 8008ef8:	4631      	mov	r1, r6
 8008efa:	4628      	mov	r0, r5
 8008efc:	47b8      	blx	r7
 8008efe:	3001      	adds	r0, #1
 8008f00:	f43f ae94 	beq.w	8008c2c <_printf_float+0x9c>
 8008f04:	f108 0801 	add.w	r8, r8, #1
 8008f08:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008f0c:	1a9b      	subs	r3, r3, r2
 8008f0e:	eba3 030a 	sub.w	r3, r3, sl
 8008f12:	4543      	cmp	r3, r8
 8008f14:	dcee      	bgt.n	8008ef4 <_printf_float+0x364>
 8008f16:	e747      	b.n	8008da8 <_printf_float+0x218>
 8008f18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008f1a:	2a01      	cmp	r2, #1
 8008f1c:	dc01      	bgt.n	8008f22 <_printf_float+0x392>
 8008f1e:	07db      	lsls	r3, r3, #31
 8008f20:	d539      	bpl.n	8008f96 <_printf_float+0x406>
 8008f22:	2301      	movs	r3, #1
 8008f24:	4642      	mov	r2, r8
 8008f26:	4631      	mov	r1, r6
 8008f28:	4628      	mov	r0, r5
 8008f2a:	47b8      	blx	r7
 8008f2c:	3001      	adds	r0, #1
 8008f2e:	f43f ae7d 	beq.w	8008c2c <_printf_float+0x9c>
 8008f32:	9b05      	ldr	r3, [sp, #20]
 8008f34:	465a      	mov	r2, fp
 8008f36:	4631      	mov	r1, r6
 8008f38:	4628      	mov	r0, r5
 8008f3a:	47b8      	blx	r7
 8008f3c:	3001      	adds	r0, #1
 8008f3e:	f108 0801 	add.w	r8, r8, #1
 8008f42:	f43f ae73 	beq.w	8008c2c <_printf_float+0x9c>
 8008f46:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8008f4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f4c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008f50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f54:	f103 33ff 	add.w	r3, r3, #4294967295
 8008f58:	d018      	beq.n	8008f8c <_printf_float+0x3fc>
 8008f5a:	4642      	mov	r2, r8
 8008f5c:	4631      	mov	r1, r6
 8008f5e:	4628      	mov	r0, r5
 8008f60:	47b8      	blx	r7
 8008f62:	3001      	adds	r0, #1
 8008f64:	d10e      	bne.n	8008f84 <_printf_float+0x3f4>
 8008f66:	e661      	b.n	8008c2c <_printf_float+0x9c>
 8008f68:	2301      	movs	r3, #1
 8008f6a:	464a      	mov	r2, r9
 8008f6c:	4631      	mov	r1, r6
 8008f6e:	4628      	mov	r0, r5
 8008f70:	47b8      	blx	r7
 8008f72:	3001      	adds	r0, #1
 8008f74:	f43f ae5a 	beq.w	8008c2c <_printf_float+0x9c>
 8008f78:	f108 0801 	add.w	r8, r8, #1
 8008f7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f7e:	3b01      	subs	r3, #1
 8008f80:	4543      	cmp	r3, r8
 8008f82:	dcf1      	bgt.n	8008f68 <_printf_float+0x3d8>
 8008f84:	4653      	mov	r3, sl
 8008f86:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008f8a:	e6dd      	b.n	8008d48 <_printf_float+0x1b8>
 8008f8c:	f04f 0800 	mov.w	r8, #0
 8008f90:	f104 091a 	add.w	r9, r4, #26
 8008f94:	e7f2      	b.n	8008f7c <_printf_float+0x3ec>
 8008f96:	2301      	movs	r3, #1
 8008f98:	e7df      	b.n	8008f5a <_printf_float+0x3ca>
 8008f9a:	2301      	movs	r3, #1
 8008f9c:	464a      	mov	r2, r9
 8008f9e:	4631      	mov	r1, r6
 8008fa0:	4628      	mov	r0, r5
 8008fa2:	47b8      	blx	r7
 8008fa4:	3001      	adds	r0, #1
 8008fa6:	f43f ae41 	beq.w	8008c2c <_printf_float+0x9c>
 8008faa:	f108 0801 	add.w	r8, r8, #1
 8008fae:	68e3      	ldr	r3, [r4, #12]
 8008fb0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008fb2:	1a9b      	subs	r3, r3, r2
 8008fb4:	4543      	cmp	r3, r8
 8008fb6:	dcf0      	bgt.n	8008f9a <_printf_float+0x40a>
 8008fb8:	e6fa      	b.n	8008db0 <_printf_float+0x220>
 8008fba:	f04f 0800 	mov.w	r8, #0
 8008fbe:	f104 0919 	add.w	r9, r4, #25
 8008fc2:	e7f4      	b.n	8008fae <_printf_float+0x41e>
 8008fc4:	2900      	cmp	r1, #0
 8008fc6:	f43f ae8a 	beq.w	8008cde <_printf_float+0x14e>
 8008fca:	f04f 0c00 	mov.w	ip, #0
 8008fce:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 8008fd2:	e9cd 0900 	strd	r0, r9, [sp]
 8008fd6:	6022      	str	r2, [r4, #0]
 8008fd8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008fdc:	4628      	mov	r0, r5
 8008fde:	f7ff fd50 	bl	8008a82 <__cvt>
 8008fe2:	4680      	mov	r8, r0
 8008fe4:	e64a      	b.n	8008c7c <_printf_float+0xec>
 8008fe6:	bf00      	nop

08008fe8 <_printf_common>:
 8008fe8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008fec:	4691      	mov	r9, r2
 8008fee:	461f      	mov	r7, r3
 8008ff0:	688a      	ldr	r2, [r1, #8]
 8008ff2:	690b      	ldr	r3, [r1, #16]
 8008ff4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008ff8:	4293      	cmp	r3, r2
 8008ffa:	bfb8      	it	lt
 8008ffc:	4613      	movlt	r3, r2
 8008ffe:	f8c9 3000 	str.w	r3, [r9]
 8009002:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009006:	4606      	mov	r6, r0
 8009008:	460c      	mov	r4, r1
 800900a:	b112      	cbz	r2, 8009012 <_printf_common+0x2a>
 800900c:	3301      	adds	r3, #1
 800900e:	f8c9 3000 	str.w	r3, [r9]
 8009012:	6823      	ldr	r3, [r4, #0]
 8009014:	0699      	lsls	r1, r3, #26
 8009016:	bf42      	ittt	mi
 8009018:	f8d9 3000 	ldrmi.w	r3, [r9]
 800901c:	3302      	addmi	r3, #2
 800901e:	f8c9 3000 	strmi.w	r3, [r9]
 8009022:	6825      	ldr	r5, [r4, #0]
 8009024:	f015 0506 	ands.w	r5, r5, #6
 8009028:	d107      	bne.n	800903a <_printf_common+0x52>
 800902a:	f104 0a19 	add.w	sl, r4, #25
 800902e:	68e3      	ldr	r3, [r4, #12]
 8009030:	f8d9 2000 	ldr.w	r2, [r9]
 8009034:	1a9b      	subs	r3, r3, r2
 8009036:	42ab      	cmp	r3, r5
 8009038:	dc28      	bgt.n	800908c <_printf_common+0xa4>
 800903a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800903e:	6822      	ldr	r2, [r4, #0]
 8009040:	3300      	adds	r3, #0
 8009042:	bf18      	it	ne
 8009044:	2301      	movne	r3, #1
 8009046:	0692      	lsls	r2, r2, #26
 8009048:	d42d      	bmi.n	80090a6 <_printf_common+0xbe>
 800904a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800904e:	4639      	mov	r1, r7
 8009050:	4630      	mov	r0, r6
 8009052:	47c0      	blx	r8
 8009054:	3001      	adds	r0, #1
 8009056:	d020      	beq.n	800909a <_printf_common+0xb2>
 8009058:	6823      	ldr	r3, [r4, #0]
 800905a:	68e5      	ldr	r5, [r4, #12]
 800905c:	f8d9 2000 	ldr.w	r2, [r9]
 8009060:	f003 0306 	and.w	r3, r3, #6
 8009064:	2b04      	cmp	r3, #4
 8009066:	bf08      	it	eq
 8009068:	1aad      	subeq	r5, r5, r2
 800906a:	68a3      	ldr	r3, [r4, #8]
 800906c:	6922      	ldr	r2, [r4, #16]
 800906e:	bf0c      	ite	eq
 8009070:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009074:	2500      	movne	r5, #0
 8009076:	4293      	cmp	r3, r2
 8009078:	bfc4      	itt	gt
 800907a:	1a9b      	subgt	r3, r3, r2
 800907c:	18ed      	addgt	r5, r5, r3
 800907e:	f04f 0900 	mov.w	r9, #0
 8009082:	341a      	adds	r4, #26
 8009084:	454d      	cmp	r5, r9
 8009086:	d11a      	bne.n	80090be <_printf_common+0xd6>
 8009088:	2000      	movs	r0, #0
 800908a:	e008      	b.n	800909e <_printf_common+0xb6>
 800908c:	2301      	movs	r3, #1
 800908e:	4652      	mov	r2, sl
 8009090:	4639      	mov	r1, r7
 8009092:	4630      	mov	r0, r6
 8009094:	47c0      	blx	r8
 8009096:	3001      	adds	r0, #1
 8009098:	d103      	bne.n	80090a2 <_printf_common+0xba>
 800909a:	f04f 30ff 	mov.w	r0, #4294967295
 800909e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090a2:	3501      	adds	r5, #1
 80090a4:	e7c3      	b.n	800902e <_printf_common+0x46>
 80090a6:	18e1      	adds	r1, r4, r3
 80090a8:	1c5a      	adds	r2, r3, #1
 80090aa:	2030      	movs	r0, #48	; 0x30
 80090ac:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80090b0:	4422      	add	r2, r4
 80090b2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80090b6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80090ba:	3302      	adds	r3, #2
 80090bc:	e7c5      	b.n	800904a <_printf_common+0x62>
 80090be:	2301      	movs	r3, #1
 80090c0:	4622      	mov	r2, r4
 80090c2:	4639      	mov	r1, r7
 80090c4:	4630      	mov	r0, r6
 80090c6:	47c0      	blx	r8
 80090c8:	3001      	adds	r0, #1
 80090ca:	d0e6      	beq.n	800909a <_printf_common+0xb2>
 80090cc:	f109 0901 	add.w	r9, r9, #1
 80090d0:	e7d8      	b.n	8009084 <_printf_common+0x9c>
	...

080090d4 <_printf_i>:
 80090d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80090d8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80090dc:	460c      	mov	r4, r1
 80090de:	7e09      	ldrb	r1, [r1, #24]
 80090e0:	b085      	sub	sp, #20
 80090e2:	296e      	cmp	r1, #110	; 0x6e
 80090e4:	4617      	mov	r7, r2
 80090e6:	4606      	mov	r6, r0
 80090e8:	4698      	mov	r8, r3
 80090ea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80090ec:	f000 80b3 	beq.w	8009256 <_printf_i+0x182>
 80090f0:	d822      	bhi.n	8009138 <_printf_i+0x64>
 80090f2:	2963      	cmp	r1, #99	; 0x63
 80090f4:	d036      	beq.n	8009164 <_printf_i+0x90>
 80090f6:	d80a      	bhi.n	800910e <_printf_i+0x3a>
 80090f8:	2900      	cmp	r1, #0
 80090fa:	f000 80b9 	beq.w	8009270 <_printf_i+0x19c>
 80090fe:	2958      	cmp	r1, #88	; 0x58
 8009100:	f000 8083 	beq.w	800920a <_printf_i+0x136>
 8009104:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009108:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800910c:	e032      	b.n	8009174 <_printf_i+0xa0>
 800910e:	2964      	cmp	r1, #100	; 0x64
 8009110:	d001      	beq.n	8009116 <_printf_i+0x42>
 8009112:	2969      	cmp	r1, #105	; 0x69
 8009114:	d1f6      	bne.n	8009104 <_printf_i+0x30>
 8009116:	6820      	ldr	r0, [r4, #0]
 8009118:	6813      	ldr	r3, [r2, #0]
 800911a:	0605      	lsls	r5, r0, #24
 800911c:	f103 0104 	add.w	r1, r3, #4
 8009120:	d52a      	bpl.n	8009178 <_printf_i+0xa4>
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	6011      	str	r1, [r2, #0]
 8009126:	2b00      	cmp	r3, #0
 8009128:	da03      	bge.n	8009132 <_printf_i+0x5e>
 800912a:	222d      	movs	r2, #45	; 0x2d
 800912c:	425b      	negs	r3, r3
 800912e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8009132:	486f      	ldr	r0, [pc, #444]	; (80092f0 <_printf_i+0x21c>)
 8009134:	220a      	movs	r2, #10
 8009136:	e039      	b.n	80091ac <_printf_i+0xd8>
 8009138:	2973      	cmp	r1, #115	; 0x73
 800913a:	f000 809d 	beq.w	8009278 <_printf_i+0x1a4>
 800913e:	d808      	bhi.n	8009152 <_printf_i+0x7e>
 8009140:	296f      	cmp	r1, #111	; 0x6f
 8009142:	d020      	beq.n	8009186 <_printf_i+0xb2>
 8009144:	2970      	cmp	r1, #112	; 0x70
 8009146:	d1dd      	bne.n	8009104 <_printf_i+0x30>
 8009148:	6823      	ldr	r3, [r4, #0]
 800914a:	f043 0320 	orr.w	r3, r3, #32
 800914e:	6023      	str	r3, [r4, #0]
 8009150:	e003      	b.n	800915a <_printf_i+0x86>
 8009152:	2975      	cmp	r1, #117	; 0x75
 8009154:	d017      	beq.n	8009186 <_printf_i+0xb2>
 8009156:	2978      	cmp	r1, #120	; 0x78
 8009158:	d1d4      	bne.n	8009104 <_printf_i+0x30>
 800915a:	2378      	movs	r3, #120	; 0x78
 800915c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009160:	4864      	ldr	r0, [pc, #400]	; (80092f4 <_printf_i+0x220>)
 8009162:	e055      	b.n	8009210 <_printf_i+0x13c>
 8009164:	6813      	ldr	r3, [r2, #0]
 8009166:	1d19      	adds	r1, r3, #4
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	6011      	str	r1, [r2, #0]
 800916c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009170:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009174:	2301      	movs	r3, #1
 8009176:	e08c      	b.n	8009292 <_printf_i+0x1be>
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	6011      	str	r1, [r2, #0]
 800917c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009180:	bf18      	it	ne
 8009182:	b21b      	sxthne	r3, r3
 8009184:	e7cf      	b.n	8009126 <_printf_i+0x52>
 8009186:	6813      	ldr	r3, [r2, #0]
 8009188:	6825      	ldr	r5, [r4, #0]
 800918a:	1d18      	adds	r0, r3, #4
 800918c:	6010      	str	r0, [r2, #0]
 800918e:	0628      	lsls	r0, r5, #24
 8009190:	d501      	bpl.n	8009196 <_printf_i+0xc2>
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	e002      	b.n	800919c <_printf_i+0xc8>
 8009196:	0668      	lsls	r0, r5, #25
 8009198:	d5fb      	bpl.n	8009192 <_printf_i+0xbe>
 800919a:	881b      	ldrh	r3, [r3, #0]
 800919c:	4854      	ldr	r0, [pc, #336]	; (80092f0 <_printf_i+0x21c>)
 800919e:	296f      	cmp	r1, #111	; 0x6f
 80091a0:	bf14      	ite	ne
 80091a2:	220a      	movne	r2, #10
 80091a4:	2208      	moveq	r2, #8
 80091a6:	2100      	movs	r1, #0
 80091a8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80091ac:	6865      	ldr	r5, [r4, #4]
 80091ae:	60a5      	str	r5, [r4, #8]
 80091b0:	2d00      	cmp	r5, #0
 80091b2:	f2c0 8095 	blt.w	80092e0 <_printf_i+0x20c>
 80091b6:	6821      	ldr	r1, [r4, #0]
 80091b8:	f021 0104 	bic.w	r1, r1, #4
 80091bc:	6021      	str	r1, [r4, #0]
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d13d      	bne.n	800923e <_printf_i+0x16a>
 80091c2:	2d00      	cmp	r5, #0
 80091c4:	f040 808e 	bne.w	80092e4 <_printf_i+0x210>
 80091c8:	4665      	mov	r5, ip
 80091ca:	2a08      	cmp	r2, #8
 80091cc:	d10b      	bne.n	80091e6 <_printf_i+0x112>
 80091ce:	6823      	ldr	r3, [r4, #0]
 80091d0:	07db      	lsls	r3, r3, #31
 80091d2:	d508      	bpl.n	80091e6 <_printf_i+0x112>
 80091d4:	6923      	ldr	r3, [r4, #16]
 80091d6:	6862      	ldr	r2, [r4, #4]
 80091d8:	429a      	cmp	r2, r3
 80091da:	bfde      	ittt	le
 80091dc:	2330      	movle	r3, #48	; 0x30
 80091de:	f805 3c01 	strble.w	r3, [r5, #-1]
 80091e2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80091e6:	ebac 0305 	sub.w	r3, ip, r5
 80091ea:	6123      	str	r3, [r4, #16]
 80091ec:	f8cd 8000 	str.w	r8, [sp]
 80091f0:	463b      	mov	r3, r7
 80091f2:	aa03      	add	r2, sp, #12
 80091f4:	4621      	mov	r1, r4
 80091f6:	4630      	mov	r0, r6
 80091f8:	f7ff fef6 	bl	8008fe8 <_printf_common>
 80091fc:	3001      	adds	r0, #1
 80091fe:	d14d      	bne.n	800929c <_printf_i+0x1c8>
 8009200:	f04f 30ff 	mov.w	r0, #4294967295
 8009204:	b005      	add	sp, #20
 8009206:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800920a:	4839      	ldr	r0, [pc, #228]	; (80092f0 <_printf_i+0x21c>)
 800920c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8009210:	6813      	ldr	r3, [r2, #0]
 8009212:	6821      	ldr	r1, [r4, #0]
 8009214:	1d1d      	adds	r5, r3, #4
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	6015      	str	r5, [r2, #0]
 800921a:	060a      	lsls	r2, r1, #24
 800921c:	d50b      	bpl.n	8009236 <_printf_i+0x162>
 800921e:	07ca      	lsls	r2, r1, #31
 8009220:	bf44      	itt	mi
 8009222:	f041 0120 	orrmi.w	r1, r1, #32
 8009226:	6021      	strmi	r1, [r4, #0]
 8009228:	b91b      	cbnz	r3, 8009232 <_printf_i+0x15e>
 800922a:	6822      	ldr	r2, [r4, #0]
 800922c:	f022 0220 	bic.w	r2, r2, #32
 8009230:	6022      	str	r2, [r4, #0]
 8009232:	2210      	movs	r2, #16
 8009234:	e7b7      	b.n	80091a6 <_printf_i+0xd2>
 8009236:	064d      	lsls	r5, r1, #25
 8009238:	bf48      	it	mi
 800923a:	b29b      	uxthmi	r3, r3
 800923c:	e7ef      	b.n	800921e <_printf_i+0x14a>
 800923e:	4665      	mov	r5, ip
 8009240:	fbb3 f1f2 	udiv	r1, r3, r2
 8009244:	fb02 3311 	mls	r3, r2, r1, r3
 8009248:	5cc3      	ldrb	r3, [r0, r3]
 800924a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800924e:	460b      	mov	r3, r1
 8009250:	2900      	cmp	r1, #0
 8009252:	d1f5      	bne.n	8009240 <_printf_i+0x16c>
 8009254:	e7b9      	b.n	80091ca <_printf_i+0xf6>
 8009256:	6813      	ldr	r3, [r2, #0]
 8009258:	6825      	ldr	r5, [r4, #0]
 800925a:	6961      	ldr	r1, [r4, #20]
 800925c:	1d18      	adds	r0, r3, #4
 800925e:	6010      	str	r0, [r2, #0]
 8009260:	0628      	lsls	r0, r5, #24
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	d501      	bpl.n	800926a <_printf_i+0x196>
 8009266:	6019      	str	r1, [r3, #0]
 8009268:	e002      	b.n	8009270 <_printf_i+0x19c>
 800926a:	066a      	lsls	r2, r5, #25
 800926c:	d5fb      	bpl.n	8009266 <_printf_i+0x192>
 800926e:	8019      	strh	r1, [r3, #0]
 8009270:	2300      	movs	r3, #0
 8009272:	6123      	str	r3, [r4, #16]
 8009274:	4665      	mov	r5, ip
 8009276:	e7b9      	b.n	80091ec <_printf_i+0x118>
 8009278:	6813      	ldr	r3, [r2, #0]
 800927a:	1d19      	adds	r1, r3, #4
 800927c:	6011      	str	r1, [r2, #0]
 800927e:	681d      	ldr	r5, [r3, #0]
 8009280:	6862      	ldr	r2, [r4, #4]
 8009282:	2100      	movs	r1, #0
 8009284:	4628      	mov	r0, r5
 8009286:	f7f6 ffe3 	bl	8000250 <memchr>
 800928a:	b108      	cbz	r0, 8009290 <_printf_i+0x1bc>
 800928c:	1b40      	subs	r0, r0, r5
 800928e:	6060      	str	r0, [r4, #4]
 8009290:	6863      	ldr	r3, [r4, #4]
 8009292:	6123      	str	r3, [r4, #16]
 8009294:	2300      	movs	r3, #0
 8009296:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800929a:	e7a7      	b.n	80091ec <_printf_i+0x118>
 800929c:	6923      	ldr	r3, [r4, #16]
 800929e:	462a      	mov	r2, r5
 80092a0:	4639      	mov	r1, r7
 80092a2:	4630      	mov	r0, r6
 80092a4:	47c0      	blx	r8
 80092a6:	3001      	adds	r0, #1
 80092a8:	d0aa      	beq.n	8009200 <_printf_i+0x12c>
 80092aa:	6823      	ldr	r3, [r4, #0]
 80092ac:	079b      	lsls	r3, r3, #30
 80092ae:	d413      	bmi.n	80092d8 <_printf_i+0x204>
 80092b0:	68e0      	ldr	r0, [r4, #12]
 80092b2:	9b03      	ldr	r3, [sp, #12]
 80092b4:	4298      	cmp	r0, r3
 80092b6:	bfb8      	it	lt
 80092b8:	4618      	movlt	r0, r3
 80092ba:	e7a3      	b.n	8009204 <_printf_i+0x130>
 80092bc:	2301      	movs	r3, #1
 80092be:	464a      	mov	r2, r9
 80092c0:	4639      	mov	r1, r7
 80092c2:	4630      	mov	r0, r6
 80092c4:	47c0      	blx	r8
 80092c6:	3001      	adds	r0, #1
 80092c8:	d09a      	beq.n	8009200 <_printf_i+0x12c>
 80092ca:	3501      	adds	r5, #1
 80092cc:	68e3      	ldr	r3, [r4, #12]
 80092ce:	9a03      	ldr	r2, [sp, #12]
 80092d0:	1a9b      	subs	r3, r3, r2
 80092d2:	42ab      	cmp	r3, r5
 80092d4:	dcf2      	bgt.n	80092bc <_printf_i+0x1e8>
 80092d6:	e7eb      	b.n	80092b0 <_printf_i+0x1dc>
 80092d8:	2500      	movs	r5, #0
 80092da:	f104 0919 	add.w	r9, r4, #25
 80092de:	e7f5      	b.n	80092cc <_printf_i+0x1f8>
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d1ac      	bne.n	800923e <_printf_i+0x16a>
 80092e4:	7803      	ldrb	r3, [r0, #0]
 80092e6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80092ea:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80092ee:	e76c      	b.n	80091ca <_printf_i+0xf6>
 80092f0:	0800c446 	.word	0x0800c446
 80092f4:	0800c457 	.word	0x0800c457

080092f8 <_scanf_float>:
 80092f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092fc:	469a      	mov	sl, r3
 80092fe:	688b      	ldr	r3, [r1, #8]
 8009300:	4616      	mov	r6, r2
 8009302:	1e5a      	subs	r2, r3, #1
 8009304:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8009308:	b087      	sub	sp, #28
 800930a:	bf83      	ittte	hi
 800930c:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8009310:	189b      	addhi	r3, r3, r2
 8009312:	9301      	strhi	r3, [sp, #4]
 8009314:	2300      	movls	r3, #0
 8009316:	bf86      	itte	hi
 8009318:	f240 135d 	movwhi	r3, #349	; 0x15d
 800931c:	608b      	strhi	r3, [r1, #8]
 800931e:	9301      	strls	r3, [sp, #4]
 8009320:	680b      	ldr	r3, [r1, #0]
 8009322:	4688      	mov	r8, r1
 8009324:	f04f 0b00 	mov.w	fp, #0
 8009328:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800932c:	f848 3b1c 	str.w	r3, [r8], #28
 8009330:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8009334:	4607      	mov	r7, r0
 8009336:	460c      	mov	r4, r1
 8009338:	4645      	mov	r5, r8
 800933a:	465a      	mov	r2, fp
 800933c:	46d9      	mov	r9, fp
 800933e:	f8cd b008 	str.w	fp, [sp, #8]
 8009342:	68a1      	ldr	r1, [r4, #8]
 8009344:	b181      	cbz	r1, 8009368 <_scanf_float+0x70>
 8009346:	6833      	ldr	r3, [r6, #0]
 8009348:	781b      	ldrb	r3, [r3, #0]
 800934a:	2b49      	cmp	r3, #73	; 0x49
 800934c:	d071      	beq.n	8009432 <_scanf_float+0x13a>
 800934e:	d84d      	bhi.n	80093ec <_scanf_float+0xf4>
 8009350:	2b39      	cmp	r3, #57	; 0x39
 8009352:	d840      	bhi.n	80093d6 <_scanf_float+0xde>
 8009354:	2b31      	cmp	r3, #49	; 0x31
 8009356:	f080 8088 	bcs.w	800946a <_scanf_float+0x172>
 800935a:	2b2d      	cmp	r3, #45	; 0x2d
 800935c:	f000 8090 	beq.w	8009480 <_scanf_float+0x188>
 8009360:	d815      	bhi.n	800938e <_scanf_float+0x96>
 8009362:	2b2b      	cmp	r3, #43	; 0x2b
 8009364:	f000 808c 	beq.w	8009480 <_scanf_float+0x188>
 8009368:	f1b9 0f00 	cmp.w	r9, #0
 800936c:	d003      	beq.n	8009376 <_scanf_float+0x7e>
 800936e:	6823      	ldr	r3, [r4, #0]
 8009370:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009374:	6023      	str	r3, [r4, #0]
 8009376:	3a01      	subs	r2, #1
 8009378:	2a01      	cmp	r2, #1
 800937a:	f200 80ea 	bhi.w	8009552 <_scanf_float+0x25a>
 800937e:	4545      	cmp	r5, r8
 8009380:	f200 80dc 	bhi.w	800953c <_scanf_float+0x244>
 8009384:	2601      	movs	r6, #1
 8009386:	4630      	mov	r0, r6
 8009388:	b007      	add	sp, #28
 800938a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800938e:	2b2e      	cmp	r3, #46	; 0x2e
 8009390:	f000 809f 	beq.w	80094d2 <_scanf_float+0x1da>
 8009394:	2b30      	cmp	r3, #48	; 0x30
 8009396:	d1e7      	bne.n	8009368 <_scanf_float+0x70>
 8009398:	6820      	ldr	r0, [r4, #0]
 800939a:	f410 7f80 	tst.w	r0, #256	; 0x100
 800939e:	d064      	beq.n	800946a <_scanf_float+0x172>
 80093a0:	9b01      	ldr	r3, [sp, #4]
 80093a2:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 80093a6:	6020      	str	r0, [r4, #0]
 80093a8:	f109 0901 	add.w	r9, r9, #1
 80093ac:	b11b      	cbz	r3, 80093b6 <_scanf_float+0xbe>
 80093ae:	3b01      	subs	r3, #1
 80093b0:	3101      	adds	r1, #1
 80093b2:	9301      	str	r3, [sp, #4]
 80093b4:	60a1      	str	r1, [r4, #8]
 80093b6:	68a3      	ldr	r3, [r4, #8]
 80093b8:	3b01      	subs	r3, #1
 80093ba:	60a3      	str	r3, [r4, #8]
 80093bc:	6923      	ldr	r3, [r4, #16]
 80093be:	3301      	adds	r3, #1
 80093c0:	6123      	str	r3, [r4, #16]
 80093c2:	6873      	ldr	r3, [r6, #4]
 80093c4:	3b01      	subs	r3, #1
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	6073      	str	r3, [r6, #4]
 80093ca:	f340 80ac 	ble.w	8009526 <_scanf_float+0x22e>
 80093ce:	6833      	ldr	r3, [r6, #0]
 80093d0:	3301      	adds	r3, #1
 80093d2:	6033      	str	r3, [r6, #0]
 80093d4:	e7b5      	b.n	8009342 <_scanf_float+0x4a>
 80093d6:	2b45      	cmp	r3, #69	; 0x45
 80093d8:	f000 8085 	beq.w	80094e6 <_scanf_float+0x1ee>
 80093dc:	2b46      	cmp	r3, #70	; 0x46
 80093de:	d06a      	beq.n	80094b6 <_scanf_float+0x1be>
 80093e0:	2b41      	cmp	r3, #65	; 0x41
 80093e2:	d1c1      	bne.n	8009368 <_scanf_float+0x70>
 80093e4:	2a01      	cmp	r2, #1
 80093e6:	d1bf      	bne.n	8009368 <_scanf_float+0x70>
 80093e8:	2202      	movs	r2, #2
 80093ea:	e046      	b.n	800947a <_scanf_float+0x182>
 80093ec:	2b65      	cmp	r3, #101	; 0x65
 80093ee:	d07a      	beq.n	80094e6 <_scanf_float+0x1ee>
 80093f0:	d818      	bhi.n	8009424 <_scanf_float+0x12c>
 80093f2:	2b54      	cmp	r3, #84	; 0x54
 80093f4:	d066      	beq.n	80094c4 <_scanf_float+0x1cc>
 80093f6:	d811      	bhi.n	800941c <_scanf_float+0x124>
 80093f8:	2b4e      	cmp	r3, #78	; 0x4e
 80093fa:	d1b5      	bne.n	8009368 <_scanf_float+0x70>
 80093fc:	2a00      	cmp	r2, #0
 80093fe:	d146      	bne.n	800948e <_scanf_float+0x196>
 8009400:	f1b9 0f00 	cmp.w	r9, #0
 8009404:	d145      	bne.n	8009492 <_scanf_float+0x19a>
 8009406:	6821      	ldr	r1, [r4, #0]
 8009408:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800940c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8009410:	d13f      	bne.n	8009492 <_scanf_float+0x19a>
 8009412:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8009416:	6021      	str	r1, [r4, #0]
 8009418:	2201      	movs	r2, #1
 800941a:	e02e      	b.n	800947a <_scanf_float+0x182>
 800941c:	2b59      	cmp	r3, #89	; 0x59
 800941e:	d01e      	beq.n	800945e <_scanf_float+0x166>
 8009420:	2b61      	cmp	r3, #97	; 0x61
 8009422:	e7de      	b.n	80093e2 <_scanf_float+0xea>
 8009424:	2b6e      	cmp	r3, #110	; 0x6e
 8009426:	d0e9      	beq.n	80093fc <_scanf_float+0x104>
 8009428:	d815      	bhi.n	8009456 <_scanf_float+0x15e>
 800942a:	2b66      	cmp	r3, #102	; 0x66
 800942c:	d043      	beq.n	80094b6 <_scanf_float+0x1be>
 800942e:	2b69      	cmp	r3, #105	; 0x69
 8009430:	d19a      	bne.n	8009368 <_scanf_float+0x70>
 8009432:	f1bb 0f00 	cmp.w	fp, #0
 8009436:	d138      	bne.n	80094aa <_scanf_float+0x1b2>
 8009438:	f1b9 0f00 	cmp.w	r9, #0
 800943c:	d197      	bne.n	800936e <_scanf_float+0x76>
 800943e:	6821      	ldr	r1, [r4, #0]
 8009440:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8009444:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8009448:	d195      	bne.n	8009376 <_scanf_float+0x7e>
 800944a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800944e:	6021      	str	r1, [r4, #0]
 8009450:	f04f 0b01 	mov.w	fp, #1
 8009454:	e011      	b.n	800947a <_scanf_float+0x182>
 8009456:	2b74      	cmp	r3, #116	; 0x74
 8009458:	d034      	beq.n	80094c4 <_scanf_float+0x1cc>
 800945a:	2b79      	cmp	r3, #121	; 0x79
 800945c:	d184      	bne.n	8009368 <_scanf_float+0x70>
 800945e:	f1bb 0f07 	cmp.w	fp, #7
 8009462:	d181      	bne.n	8009368 <_scanf_float+0x70>
 8009464:	f04f 0b08 	mov.w	fp, #8
 8009468:	e007      	b.n	800947a <_scanf_float+0x182>
 800946a:	eb12 0f0b 	cmn.w	r2, fp
 800946e:	f47f af7b 	bne.w	8009368 <_scanf_float+0x70>
 8009472:	6821      	ldr	r1, [r4, #0]
 8009474:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8009478:	6021      	str	r1, [r4, #0]
 800947a:	702b      	strb	r3, [r5, #0]
 800947c:	3501      	adds	r5, #1
 800947e:	e79a      	b.n	80093b6 <_scanf_float+0xbe>
 8009480:	6821      	ldr	r1, [r4, #0]
 8009482:	0608      	lsls	r0, r1, #24
 8009484:	f57f af70 	bpl.w	8009368 <_scanf_float+0x70>
 8009488:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800948c:	e7f4      	b.n	8009478 <_scanf_float+0x180>
 800948e:	2a02      	cmp	r2, #2
 8009490:	d047      	beq.n	8009522 <_scanf_float+0x22a>
 8009492:	f1bb 0f01 	cmp.w	fp, #1
 8009496:	d003      	beq.n	80094a0 <_scanf_float+0x1a8>
 8009498:	f1bb 0f04 	cmp.w	fp, #4
 800949c:	f47f af64 	bne.w	8009368 <_scanf_float+0x70>
 80094a0:	f10b 0b01 	add.w	fp, fp, #1
 80094a4:	fa5f fb8b 	uxtb.w	fp, fp
 80094a8:	e7e7      	b.n	800947a <_scanf_float+0x182>
 80094aa:	f1bb 0f03 	cmp.w	fp, #3
 80094ae:	d0f7      	beq.n	80094a0 <_scanf_float+0x1a8>
 80094b0:	f1bb 0f05 	cmp.w	fp, #5
 80094b4:	e7f2      	b.n	800949c <_scanf_float+0x1a4>
 80094b6:	f1bb 0f02 	cmp.w	fp, #2
 80094ba:	f47f af55 	bne.w	8009368 <_scanf_float+0x70>
 80094be:	f04f 0b03 	mov.w	fp, #3
 80094c2:	e7da      	b.n	800947a <_scanf_float+0x182>
 80094c4:	f1bb 0f06 	cmp.w	fp, #6
 80094c8:	f47f af4e 	bne.w	8009368 <_scanf_float+0x70>
 80094cc:	f04f 0b07 	mov.w	fp, #7
 80094d0:	e7d3      	b.n	800947a <_scanf_float+0x182>
 80094d2:	6821      	ldr	r1, [r4, #0]
 80094d4:	0588      	lsls	r0, r1, #22
 80094d6:	f57f af47 	bpl.w	8009368 <_scanf_float+0x70>
 80094da:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 80094de:	6021      	str	r1, [r4, #0]
 80094e0:	f8cd 9008 	str.w	r9, [sp, #8]
 80094e4:	e7c9      	b.n	800947a <_scanf_float+0x182>
 80094e6:	6821      	ldr	r1, [r4, #0]
 80094e8:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 80094ec:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 80094f0:	d006      	beq.n	8009500 <_scanf_float+0x208>
 80094f2:	0548      	lsls	r0, r1, #21
 80094f4:	f57f af38 	bpl.w	8009368 <_scanf_float+0x70>
 80094f8:	f1b9 0f00 	cmp.w	r9, #0
 80094fc:	f43f af3b 	beq.w	8009376 <_scanf_float+0x7e>
 8009500:	0588      	lsls	r0, r1, #22
 8009502:	bf58      	it	pl
 8009504:	9802      	ldrpl	r0, [sp, #8]
 8009506:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800950a:	bf58      	it	pl
 800950c:	eba9 0000 	subpl.w	r0, r9, r0
 8009510:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8009514:	bf58      	it	pl
 8009516:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 800951a:	6021      	str	r1, [r4, #0]
 800951c:	f04f 0900 	mov.w	r9, #0
 8009520:	e7ab      	b.n	800947a <_scanf_float+0x182>
 8009522:	2203      	movs	r2, #3
 8009524:	e7a9      	b.n	800947a <_scanf_float+0x182>
 8009526:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800952a:	9205      	str	r2, [sp, #20]
 800952c:	4631      	mov	r1, r6
 800952e:	4638      	mov	r0, r7
 8009530:	4798      	blx	r3
 8009532:	9a05      	ldr	r2, [sp, #20]
 8009534:	2800      	cmp	r0, #0
 8009536:	f43f af04 	beq.w	8009342 <_scanf_float+0x4a>
 800953a:	e715      	b.n	8009368 <_scanf_float+0x70>
 800953c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009540:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8009544:	4632      	mov	r2, r6
 8009546:	4638      	mov	r0, r7
 8009548:	4798      	blx	r3
 800954a:	6923      	ldr	r3, [r4, #16]
 800954c:	3b01      	subs	r3, #1
 800954e:	6123      	str	r3, [r4, #16]
 8009550:	e715      	b.n	800937e <_scanf_float+0x86>
 8009552:	f10b 33ff 	add.w	r3, fp, #4294967295
 8009556:	2b06      	cmp	r3, #6
 8009558:	d80a      	bhi.n	8009570 <_scanf_float+0x278>
 800955a:	f1bb 0f02 	cmp.w	fp, #2
 800955e:	d966      	bls.n	800962e <_scanf_float+0x336>
 8009560:	f1ab 0b03 	sub.w	fp, fp, #3
 8009564:	fa5f fb8b 	uxtb.w	fp, fp
 8009568:	eba5 0b0b 	sub.w	fp, r5, fp
 800956c:	455d      	cmp	r5, fp
 800956e:	d149      	bne.n	8009604 <_scanf_float+0x30c>
 8009570:	6823      	ldr	r3, [r4, #0]
 8009572:	05da      	lsls	r2, r3, #23
 8009574:	d51f      	bpl.n	80095b6 <_scanf_float+0x2be>
 8009576:	055b      	lsls	r3, r3, #21
 8009578:	d466      	bmi.n	8009648 <_scanf_float+0x350>
 800957a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800957e:	6923      	ldr	r3, [r4, #16]
 8009580:	2965      	cmp	r1, #101	; 0x65
 8009582:	f103 33ff 	add.w	r3, r3, #4294967295
 8009586:	f105 3bff 	add.w	fp, r5, #4294967295
 800958a:	6123      	str	r3, [r4, #16]
 800958c:	d00d      	beq.n	80095aa <_scanf_float+0x2b2>
 800958e:	2945      	cmp	r1, #69	; 0x45
 8009590:	d00b      	beq.n	80095aa <_scanf_float+0x2b2>
 8009592:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009596:	4632      	mov	r2, r6
 8009598:	4638      	mov	r0, r7
 800959a:	4798      	blx	r3
 800959c:	6923      	ldr	r3, [r4, #16]
 800959e:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 80095a2:	3b01      	subs	r3, #1
 80095a4:	f1a5 0b02 	sub.w	fp, r5, #2
 80095a8:	6123      	str	r3, [r4, #16]
 80095aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80095ae:	4632      	mov	r2, r6
 80095b0:	4638      	mov	r0, r7
 80095b2:	4798      	blx	r3
 80095b4:	465d      	mov	r5, fp
 80095b6:	6826      	ldr	r6, [r4, #0]
 80095b8:	f016 0610 	ands.w	r6, r6, #16
 80095bc:	d170      	bne.n	80096a0 <_scanf_float+0x3a8>
 80095be:	702e      	strb	r6, [r5, #0]
 80095c0:	6823      	ldr	r3, [r4, #0]
 80095c2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80095c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80095ca:	d140      	bne.n	800964e <_scanf_float+0x356>
 80095cc:	9b02      	ldr	r3, [sp, #8]
 80095ce:	eba9 0303 	sub.w	r3, r9, r3
 80095d2:	425a      	negs	r2, r3
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d147      	bne.n	8009668 <_scanf_float+0x370>
 80095d8:	2200      	movs	r2, #0
 80095da:	4638      	mov	r0, r7
 80095dc:	4641      	mov	r1, r8
 80095de:	f000 feb3 	bl	800a348 <_strtod_r>
 80095e2:	6820      	ldr	r0, [r4, #0]
 80095e4:	f8da 3000 	ldr.w	r3, [sl]
 80095e8:	f010 0f02 	tst.w	r0, #2
 80095ec:	f103 0204 	add.w	r2, r3, #4
 80095f0:	f8ca 2000 	str.w	r2, [sl]
 80095f4:	d043      	beq.n	800967e <_scanf_float+0x386>
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	ed83 0b00 	vstr	d0, [r3]
 80095fc:	68e3      	ldr	r3, [r4, #12]
 80095fe:	3301      	adds	r3, #1
 8009600:	60e3      	str	r3, [r4, #12]
 8009602:	e6c0      	b.n	8009386 <_scanf_float+0x8e>
 8009604:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009608:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800960c:	4632      	mov	r2, r6
 800960e:	4638      	mov	r0, r7
 8009610:	4798      	blx	r3
 8009612:	6923      	ldr	r3, [r4, #16]
 8009614:	3b01      	subs	r3, #1
 8009616:	6123      	str	r3, [r4, #16]
 8009618:	e7a8      	b.n	800956c <_scanf_float+0x274>
 800961a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800961e:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8009622:	4632      	mov	r2, r6
 8009624:	4638      	mov	r0, r7
 8009626:	4798      	blx	r3
 8009628:	6923      	ldr	r3, [r4, #16]
 800962a:	3b01      	subs	r3, #1
 800962c:	6123      	str	r3, [r4, #16]
 800962e:	4545      	cmp	r5, r8
 8009630:	d8f3      	bhi.n	800961a <_scanf_float+0x322>
 8009632:	e6a7      	b.n	8009384 <_scanf_float+0x8c>
 8009634:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009638:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800963c:	4632      	mov	r2, r6
 800963e:	4638      	mov	r0, r7
 8009640:	4798      	blx	r3
 8009642:	6923      	ldr	r3, [r4, #16]
 8009644:	3b01      	subs	r3, #1
 8009646:	6123      	str	r3, [r4, #16]
 8009648:	4545      	cmp	r5, r8
 800964a:	d8f3      	bhi.n	8009634 <_scanf_float+0x33c>
 800964c:	e69a      	b.n	8009384 <_scanf_float+0x8c>
 800964e:	9b03      	ldr	r3, [sp, #12]
 8009650:	2b00      	cmp	r3, #0
 8009652:	d0c1      	beq.n	80095d8 <_scanf_float+0x2e0>
 8009654:	9904      	ldr	r1, [sp, #16]
 8009656:	230a      	movs	r3, #10
 8009658:	4632      	mov	r2, r6
 800965a:	3101      	adds	r1, #1
 800965c:	4638      	mov	r0, r7
 800965e:	f000 feff 	bl	800a460 <_strtol_r>
 8009662:	9b03      	ldr	r3, [sp, #12]
 8009664:	9d04      	ldr	r5, [sp, #16]
 8009666:	1ac2      	subs	r2, r0, r3
 8009668:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800966c:	429d      	cmp	r5, r3
 800966e:	bf28      	it	cs
 8009670:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8009674:	490b      	ldr	r1, [pc, #44]	; (80096a4 <_scanf_float+0x3ac>)
 8009676:	4628      	mov	r0, r5
 8009678:	f000 f850 	bl	800971c <siprintf>
 800967c:	e7ac      	b.n	80095d8 <_scanf_float+0x2e0>
 800967e:	f010 0004 	ands.w	r0, r0, #4
 8009682:	d1b8      	bne.n	80095f6 <_scanf_float+0x2fe>
 8009684:	eeb4 0b40 	vcmp.f64	d0, d0
 8009688:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800968c:	681d      	ldr	r5, [r3, #0]
 800968e:	d704      	bvc.n	800969a <_scanf_float+0x3a2>
 8009690:	f000 f80a 	bl	80096a8 <nanf>
 8009694:	ed85 0a00 	vstr	s0, [r5]
 8009698:	e7b0      	b.n	80095fc <_scanf_float+0x304>
 800969a:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800969e:	e7f9      	b.n	8009694 <_scanf_float+0x39c>
 80096a0:	2600      	movs	r6, #0
 80096a2:	e670      	b.n	8009386 <_scanf_float+0x8e>
 80096a4:	0800c468 	.word	0x0800c468

080096a8 <nanf>:
 80096a8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80096b0 <nanf+0x8>
 80096ac:	4770      	bx	lr
 80096ae:	bf00      	nop
 80096b0:	7fc00000 	.word	0x7fc00000

080096b4 <sniprintf>:
 80096b4:	b40c      	push	{r2, r3}
 80096b6:	b530      	push	{r4, r5, lr}
 80096b8:	4b17      	ldr	r3, [pc, #92]	; (8009718 <sniprintf+0x64>)
 80096ba:	1e0c      	subs	r4, r1, #0
 80096bc:	b09d      	sub	sp, #116	; 0x74
 80096be:	681d      	ldr	r5, [r3, #0]
 80096c0:	da08      	bge.n	80096d4 <sniprintf+0x20>
 80096c2:	238b      	movs	r3, #139	; 0x8b
 80096c4:	602b      	str	r3, [r5, #0]
 80096c6:	f04f 30ff 	mov.w	r0, #4294967295
 80096ca:	b01d      	add	sp, #116	; 0x74
 80096cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80096d0:	b002      	add	sp, #8
 80096d2:	4770      	bx	lr
 80096d4:	f44f 7302 	mov.w	r3, #520	; 0x208
 80096d8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80096dc:	bf14      	ite	ne
 80096de:	f104 33ff 	addne.w	r3, r4, #4294967295
 80096e2:	4623      	moveq	r3, r4
 80096e4:	9304      	str	r3, [sp, #16]
 80096e6:	9307      	str	r3, [sp, #28]
 80096e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80096ec:	9002      	str	r0, [sp, #8]
 80096ee:	9006      	str	r0, [sp, #24]
 80096f0:	f8ad 3016 	strh.w	r3, [sp, #22]
 80096f4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80096f6:	ab21      	add	r3, sp, #132	; 0x84
 80096f8:	a902      	add	r1, sp, #8
 80096fa:	4628      	mov	r0, r5
 80096fc:	9301      	str	r3, [sp, #4]
 80096fe:	f002 fcff 	bl	800c100 <_svfiprintf_r>
 8009702:	1c43      	adds	r3, r0, #1
 8009704:	bfbc      	itt	lt
 8009706:	238b      	movlt	r3, #139	; 0x8b
 8009708:	602b      	strlt	r3, [r5, #0]
 800970a:	2c00      	cmp	r4, #0
 800970c:	d0dd      	beq.n	80096ca <sniprintf+0x16>
 800970e:	9b02      	ldr	r3, [sp, #8]
 8009710:	2200      	movs	r2, #0
 8009712:	701a      	strb	r2, [r3, #0]
 8009714:	e7d9      	b.n	80096ca <sniprintf+0x16>
 8009716:	bf00      	nop
 8009718:	20000020 	.word	0x20000020

0800971c <siprintf>:
 800971c:	b40e      	push	{r1, r2, r3}
 800971e:	b500      	push	{lr}
 8009720:	b09c      	sub	sp, #112	; 0x70
 8009722:	ab1d      	add	r3, sp, #116	; 0x74
 8009724:	9002      	str	r0, [sp, #8]
 8009726:	9006      	str	r0, [sp, #24]
 8009728:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800972c:	4809      	ldr	r0, [pc, #36]	; (8009754 <siprintf+0x38>)
 800972e:	9107      	str	r1, [sp, #28]
 8009730:	9104      	str	r1, [sp, #16]
 8009732:	4909      	ldr	r1, [pc, #36]	; (8009758 <siprintf+0x3c>)
 8009734:	f853 2b04 	ldr.w	r2, [r3], #4
 8009738:	9105      	str	r1, [sp, #20]
 800973a:	6800      	ldr	r0, [r0, #0]
 800973c:	9301      	str	r3, [sp, #4]
 800973e:	a902      	add	r1, sp, #8
 8009740:	f002 fcde 	bl	800c100 <_svfiprintf_r>
 8009744:	9b02      	ldr	r3, [sp, #8]
 8009746:	2200      	movs	r2, #0
 8009748:	701a      	strb	r2, [r3, #0]
 800974a:	b01c      	add	sp, #112	; 0x70
 800974c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009750:	b003      	add	sp, #12
 8009752:	4770      	bx	lr
 8009754:	20000020 	.word	0x20000020
 8009758:	ffff0208 	.word	0xffff0208

0800975c <strncmp>:
 800975c:	b510      	push	{r4, lr}
 800975e:	b16a      	cbz	r2, 800977c <strncmp+0x20>
 8009760:	3901      	subs	r1, #1
 8009762:	1884      	adds	r4, r0, r2
 8009764:	f810 3b01 	ldrb.w	r3, [r0], #1
 8009768:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800976c:	4293      	cmp	r3, r2
 800976e:	d103      	bne.n	8009778 <strncmp+0x1c>
 8009770:	42a0      	cmp	r0, r4
 8009772:	d001      	beq.n	8009778 <strncmp+0x1c>
 8009774:	2b00      	cmp	r3, #0
 8009776:	d1f5      	bne.n	8009764 <strncmp+0x8>
 8009778:	1a98      	subs	r0, r3, r2
 800977a:	bd10      	pop	{r4, pc}
 800977c:	4610      	mov	r0, r2
 800977e:	e7fc      	b.n	800977a <strncmp+0x1e>

08009780 <sulp>:
 8009780:	b570      	push	{r4, r5, r6, lr}
 8009782:	4604      	mov	r4, r0
 8009784:	460d      	mov	r5, r1
 8009786:	4616      	mov	r6, r2
 8009788:	ec45 4b10 	vmov	d0, r4, r5
 800978c:	f002 fa74 	bl	800bc78 <__ulp>
 8009790:	b17e      	cbz	r6, 80097b2 <sulp+0x32>
 8009792:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009796:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800979a:	2b00      	cmp	r3, #0
 800979c:	dd09      	ble.n	80097b2 <sulp+0x32>
 800979e:	051b      	lsls	r3, r3, #20
 80097a0:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 80097a4:	2000      	movs	r0, #0
 80097a6:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 80097aa:	ec41 0b17 	vmov	d7, r0, r1
 80097ae:	ee20 0b07 	vmul.f64	d0, d0, d7
 80097b2:	bd70      	pop	{r4, r5, r6, pc}
 80097b4:	0000      	movs	r0, r0
	...

080097b8 <_strtod_l>:
 80097b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097bc:	ed2d 8b0c 	vpush	{d8-d13}
 80097c0:	4698      	mov	r8, r3
 80097c2:	b09d      	sub	sp, #116	; 0x74
 80097c4:	2300      	movs	r3, #0
 80097c6:	4604      	mov	r4, r0
 80097c8:	4640      	mov	r0, r8
 80097ca:	460e      	mov	r6, r1
 80097cc:	9214      	str	r2, [sp, #80]	; 0x50
 80097ce:	9318      	str	r3, [sp, #96]	; 0x60
 80097d0:	f001 ff5b 	bl	800b68a <__localeconv_l>
 80097d4:	4681      	mov	r9, r0
 80097d6:	6800      	ldr	r0, [r0, #0]
 80097d8:	f7f6 fd32 	bl	8000240 <strlen>
 80097dc:	f04f 0a00 	mov.w	sl, #0
 80097e0:	4607      	mov	r7, r0
 80097e2:	f04f 0b00 	mov.w	fp, #0
 80097e6:	9617      	str	r6, [sp, #92]	; 0x5c
 80097e8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80097ea:	781a      	ldrb	r2, [r3, #0]
 80097ec:	2a0d      	cmp	r2, #13
 80097ee:	d834      	bhi.n	800985a <_strtod_l+0xa2>
 80097f0:	2a09      	cmp	r2, #9
 80097f2:	d238      	bcs.n	8009866 <_strtod_l+0xae>
 80097f4:	2a00      	cmp	r2, #0
 80097f6:	d040      	beq.n	800987a <_strtod_l+0xc2>
 80097f8:	2300      	movs	r3, #0
 80097fa:	930d      	str	r3, [sp, #52]	; 0x34
 80097fc:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 80097fe:	782b      	ldrb	r3, [r5, #0]
 8009800:	2b30      	cmp	r3, #48	; 0x30
 8009802:	f040 80b3 	bne.w	800996c <_strtod_l+0x1b4>
 8009806:	786b      	ldrb	r3, [r5, #1]
 8009808:	2b58      	cmp	r3, #88	; 0x58
 800980a:	d001      	beq.n	8009810 <_strtod_l+0x58>
 800980c:	2b78      	cmp	r3, #120	; 0x78
 800980e:	d169      	bne.n	80098e4 <_strtod_l+0x12c>
 8009810:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009812:	9301      	str	r3, [sp, #4]
 8009814:	ab18      	add	r3, sp, #96	; 0x60
 8009816:	9300      	str	r3, [sp, #0]
 8009818:	f8cd 8008 	str.w	r8, [sp, #8]
 800981c:	ab19      	add	r3, sp, #100	; 0x64
 800981e:	4a8f      	ldr	r2, [pc, #572]	; (8009a5c <_strtod_l+0x2a4>)
 8009820:	a917      	add	r1, sp, #92	; 0x5c
 8009822:	4620      	mov	r0, r4
 8009824:	f001 fc57 	bl	800b0d6 <__gethex>
 8009828:	f010 0607 	ands.w	r6, r0, #7
 800982c:	4607      	mov	r7, r0
 800982e:	d005      	beq.n	800983c <_strtod_l+0x84>
 8009830:	2e06      	cmp	r6, #6
 8009832:	d12c      	bne.n	800988e <_strtod_l+0xd6>
 8009834:	3501      	adds	r5, #1
 8009836:	2300      	movs	r3, #0
 8009838:	9517      	str	r5, [sp, #92]	; 0x5c
 800983a:	930d      	str	r3, [sp, #52]	; 0x34
 800983c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800983e:	2b00      	cmp	r3, #0
 8009840:	f040 855e 	bne.w	800a300 <_strtod_l+0xb48>
 8009844:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009846:	b1eb      	cbz	r3, 8009884 <_strtod_l+0xcc>
 8009848:	ec4b ab17 	vmov	d7, sl, fp
 800984c:	eeb1 0b47 	vneg.f64	d0, d7
 8009850:	b01d      	add	sp, #116	; 0x74
 8009852:	ecbd 8b0c 	vpop	{d8-d13}
 8009856:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800985a:	2a2b      	cmp	r2, #43	; 0x2b
 800985c:	d015      	beq.n	800988a <_strtod_l+0xd2>
 800985e:	2a2d      	cmp	r2, #45	; 0x2d
 8009860:	d004      	beq.n	800986c <_strtod_l+0xb4>
 8009862:	2a20      	cmp	r2, #32
 8009864:	d1c8      	bne.n	80097f8 <_strtod_l+0x40>
 8009866:	3301      	adds	r3, #1
 8009868:	9317      	str	r3, [sp, #92]	; 0x5c
 800986a:	e7bd      	b.n	80097e8 <_strtod_l+0x30>
 800986c:	2201      	movs	r2, #1
 800986e:	920d      	str	r2, [sp, #52]	; 0x34
 8009870:	1c5a      	adds	r2, r3, #1
 8009872:	9217      	str	r2, [sp, #92]	; 0x5c
 8009874:	785b      	ldrb	r3, [r3, #1]
 8009876:	2b00      	cmp	r3, #0
 8009878:	d1c0      	bne.n	80097fc <_strtod_l+0x44>
 800987a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800987c:	9617      	str	r6, [sp, #92]	; 0x5c
 800987e:	2b00      	cmp	r3, #0
 8009880:	f040 853c 	bne.w	800a2fc <_strtod_l+0xb44>
 8009884:	ec4b ab10 	vmov	d0, sl, fp
 8009888:	e7e2      	b.n	8009850 <_strtod_l+0x98>
 800988a:	2200      	movs	r2, #0
 800988c:	e7ef      	b.n	800986e <_strtod_l+0xb6>
 800988e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009890:	b13a      	cbz	r2, 80098a2 <_strtod_l+0xea>
 8009892:	2135      	movs	r1, #53	; 0x35
 8009894:	a81a      	add	r0, sp, #104	; 0x68
 8009896:	f002 fae8 	bl	800be6a <__copybits>
 800989a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800989c:	4620      	mov	r0, r4
 800989e:	f001 ff53 	bl	800b748 <_Bfree>
 80098a2:	3e01      	subs	r6, #1
 80098a4:	2e04      	cmp	r6, #4
 80098a6:	d806      	bhi.n	80098b6 <_strtod_l+0xfe>
 80098a8:	e8df f006 	tbb	[pc, r6]
 80098ac:	1714030a 	.word	0x1714030a
 80098b0:	0a          	.byte	0x0a
 80098b1:	00          	.byte	0x00
 80098b2:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 80098b6:	073b      	lsls	r3, r7, #28
 80098b8:	d5c0      	bpl.n	800983c <_strtod_l+0x84>
 80098ba:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80098be:	e7bd      	b.n	800983c <_strtod_l+0x84>
 80098c0:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 80098c4:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80098c6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80098ca:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80098ce:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80098d2:	e7f0      	b.n	80098b6 <_strtod_l+0xfe>
 80098d4:	f8df b188 	ldr.w	fp, [pc, #392]	; 8009a60 <_strtod_l+0x2a8>
 80098d8:	e7ed      	b.n	80098b6 <_strtod_l+0xfe>
 80098da:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80098de:	f04f 3aff 	mov.w	sl, #4294967295
 80098e2:	e7e8      	b.n	80098b6 <_strtod_l+0xfe>
 80098e4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80098e6:	1c5a      	adds	r2, r3, #1
 80098e8:	9217      	str	r2, [sp, #92]	; 0x5c
 80098ea:	785b      	ldrb	r3, [r3, #1]
 80098ec:	2b30      	cmp	r3, #48	; 0x30
 80098ee:	d0f9      	beq.n	80098e4 <_strtod_l+0x12c>
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d0a3      	beq.n	800983c <_strtod_l+0x84>
 80098f4:	2301      	movs	r3, #1
 80098f6:	930a      	str	r3, [sp, #40]	; 0x28
 80098f8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80098fa:	930c      	str	r3, [sp, #48]	; 0x30
 80098fc:	2300      	movs	r3, #0
 80098fe:	9306      	str	r3, [sp, #24]
 8009900:	9308      	str	r3, [sp, #32]
 8009902:	461d      	mov	r5, r3
 8009904:	220a      	movs	r2, #10
 8009906:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009908:	f890 8000 	ldrb.w	r8, [r0]
 800990c:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
 8009910:	b2d9      	uxtb	r1, r3
 8009912:	2909      	cmp	r1, #9
 8009914:	d92c      	bls.n	8009970 <_strtod_l+0x1b8>
 8009916:	463a      	mov	r2, r7
 8009918:	f8d9 1000 	ldr.w	r1, [r9]
 800991c:	f7ff ff1e 	bl	800975c <strncmp>
 8009920:	2800      	cmp	r0, #0
 8009922:	d035      	beq.n	8009990 <_strtod_l+0x1d8>
 8009924:	2000      	movs	r0, #0
 8009926:	4642      	mov	r2, r8
 8009928:	462b      	mov	r3, r5
 800992a:	4601      	mov	r1, r0
 800992c:	9004      	str	r0, [sp, #16]
 800992e:	2a65      	cmp	r2, #101	; 0x65
 8009930:	d001      	beq.n	8009936 <_strtod_l+0x17e>
 8009932:	2a45      	cmp	r2, #69	; 0x45
 8009934:	d117      	bne.n	8009966 <_strtod_l+0x1ae>
 8009936:	b923      	cbnz	r3, 8009942 <_strtod_l+0x18a>
 8009938:	b910      	cbnz	r0, 8009940 <_strtod_l+0x188>
 800993a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800993c:	2b00      	cmp	r3, #0
 800993e:	d09c      	beq.n	800987a <_strtod_l+0xc2>
 8009940:	2300      	movs	r3, #0
 8009942:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8009944:	1c72      	adds	r2, r6, #1
 8009946:	9217      	str	r2, [sp, #92]	; 0x5c
 8009948:	7872      	ldrb	r2, [r6, #1]
 800994a:	2a2b      	cmp	r2, #43	; 0x2b
 800994c:	f000 8082 	beq.w	8009a54 <_strtod_l+0x29c>
 8009950:	2a2d      	cmp	r2, #45	; 0x2d
 8009952:	d079      	beq.n	8009a48 <_strtod_l+0x290>
 8009954:	f04f 0e00 	mov.w	lr, #0
 8009958:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800995c:	f1bc 0f09 	cmp.w	ip, #9
 8009960:	f240 8086 	bls.w	8009a70 <_strtod_l+0x2b8>
 8009964:	9617      	str	r6, [sp, #92]	; 0x5c
 8009966:	f04f 0800 	mov.w	r8, #0
 800996a:	e0a8      	b.n	8009abe <_strtod_l+0x306>
 800996c:	2300      	movs	r3, #0
 800996e:	e7c2      	b.n	80098f6 <_strtod_l+0x13e>
 8009970:	2d08      	cmp	r5, #8
 8009972:	bfd5      	itete	le
 8009974:	9908      	ldrle	r1, [sp, #32]
 8009976:	9906      	ldrgt	r1, [sp, #24]
 8009978:	fb02 3301 	mlale	r3, r2, r1, r3
 800997c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8009980:	f100 0001 	add.w	r0, r0, #1
 8009984:	bfd4      	ite	le
 8009986:	9308      	strle	r3, [sp, #32]
 8009988:	9306      	strgt	r3, [sp, #24]
 800998a:	3501      	adds	r5, #1
 800998c:	9017      	str	r0, [sp, #92]	; 0x5c
 800998e:	e7ba      	b.n	8009906 <_strtod_l+0x14e>
 8009990:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009992:	19da      	adds	r2, r3, r7
 8009994:	9217      	str	r2, [sp, #92]	; 0x5c
 8009996:	5dda      	ldrb	r2, [r3, r7]
 8009998:	2d00      	cmp	r5, #0
 800999a:	d038      	beq.n	8009a0e <_strtod_l+0x256>
 800999c:	4601      	mov	r1, r0
 800999e:	462b      	mov	r3, r5
 80099a0:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 80099a4:	2f09      	cmp	r7, #9
 80099a6:	d913      	bls.n	80099d0 <_strtod_l+0x218>
 80099a8:	2701      	movs	r7, #1
 80099aa:	9704      	str	r7, [sp, #16]
 80099ac:	e7bf      	b.n	800992e <_strtod_l+0x176>
 80099ae:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80099b0:	1c5a      	adds	r2, r3, #1
 80099b2:	9217      	str	r2, [sp, #92]	; 0x5c
 80099b4:	785a      	ldrb	r2, [r3, #1]
 80099b6:	3001      	adds	r0, #1
 80099b8:	2a30      	cmp	r2, #48	; 0x30
 80099ba:	d0f8      	beq.n	80099ae <_strtod_l+0x1f6>
 80099bc:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80099c0:	2b08      	cmp	r3, #8
 80099c2:	f200 84a2 	bhi.w	800a30a <_strtod_l+0xb52>
 80099c6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80099c8:	930c      	str	r3, [sp, #48]	; 0x30
 80099ca:	4601      	mov	r1, r0
 80099cc:	2000      	movs	r0, #0
 80099ce:	4603      	mov	r3, r0
 80099d0:	f1b2 0830 	subs.w	r8, r2, #48	; 0x30
 80099d4:	f100 0701 	add.w	r7, r0, #1
 80099d8:	d013      	beq.n	8009a02 <_strtod_l+0x24a>
 80099da:	4439      	add	r1, r7
 80099dc:	eb00 0e03 	add.w	lr, r0, r3
 80099e0:	461f      	mov	r7, r3
 80099e2:	f04f 0c0a 	mov.w	ip, #10
 80099e6:	45be      	cmp	lr, r7
 80099e8:	d113      	bne.n	8009a12 <_strtod_l+0x25a>
 80099ea:	181f      	adds	r7, r3, r0
 80099ec:	2f08      	cmp	r7, #8
 80099ee:	f103 0301 	add.w	r3, r3, #1
 80099f2:	4403      	add	r3, r0
 80099f4:	dc1d      	bgt.n	8009a32 <_strtod_l+0x27a>
 80099f6:	9a08      	ldr	r2, [sp, #32]
 80099f8:	200a      	movs	r0, #10
 80099fa:	fb00 8202 	mla	r2, r0, r2, r8
 80099fe:	9208      	str	r2, [sp, #32]
 8009a00:	2700      	movs	r7, #0
 8009a02:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009a04:	1c50      	adds	r0, r2, #1
 8009a06:	9017      	str	r0, [sp, #92]	; 0x5c
 8009a08:	7852      	ldrb	r2, [r2, #1]
 8009a0a:	4638      	mov	r0, r7
 8009a0c:	e7c8      	b.n	80099a0 <_strtod_l+0x1e8>
 8009a0e:	4628      	mov	r0, r5
 8009a10:	e7d2      	b.n	80099b8 <_strtod_l+0x200>
 8009a12:	2f08      	cmp	r7, #8
 8009a14:	f107 0701 	add.w	r7, r7, #1
 8009a18:	dc04      	bgt.n	8009a24 <_strtod_l+0x26c>
 8009a1a:	9a08      	ldr	r2, [sp, #32]
 8009a1c:	fb0c f202 	mul.w	r2, ip, r2
 8009a20:	9208      	str	r2, [sp, #32]
 8009a22:	e7e0      	b.n	80099e6 <_strtod_l+0x22e>
 8009a24:	2f10      	cmp	r7, #16
 8009a26:	bfde      	ittt	le
 8009a28:	9a06      	ldrle	r2, [sp, #24]
 8009a2a:	fb0c f202 	mulle.w	r2, ip, r2
 8009a2e:	9206      	strle	r2, [sp, #24]
 8009a30:	e7d9      	b.n	80099e6 <_strtod_l+0x22e>
 8009a32:	2b10      	cmp	r3, #16
 8009a34:	bfdf      	itttt	le
 8009a36:	9a06      	ldrle	r2, [sp, #24]
 8009a38:	200a      	movle	r0, #10
 8009a3a:	fb00 8202 	mlale	r2, r0, r2, r8
 8009a3e:	9206      	strle	r2, [sp, #24]
 8009a40:	e7de      	b.n	8009a00 <_strtod_l+0x248>
 8009a42:	2301      	movs	r3, #1
 8009a44:	9304      	str	r3, [sp, #16]
 8009a46:	e777      	b.n	8009938 <_strtod_l+0x180>
 8009a48:	f04f 0e01 	mov.w	lr, #1
 8009a4c:	1cb2      	adds	r2, r6, #2
 8009a4e:	9217      	str	r2, [sp, #92]	; 0x5c
 8009a50:	78b2      	ldrb	r2, [r6, #2]
 8009a52:	e781      	b.n	8009958 <_strtod_l+0x1a0>
 8009a54:	f04f 0e00 	mov.w	lr, #0
 8009a58:	e7f8      	b.n	8009a4c <_strtod_l+0x294>
 8009a5a:	bf00      	nop
 8009a5c:	0800c470 	.word	0x0800c470
 8009a60:	7ff00000 	.word	0x7ff00000
 8009a64:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009a66:	f102 0c01 	add.w	ip, r2, #1
 8009a6a:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
 8009a6e:	7852      	ldrb	r2, [r2, #1]
 8009a70:	2a30      	cmp	r2, #48	; 0x30
 8009a72:	d0f7      	beq.n	8009a64 <_strtod_l+0x2ac>
 8009a74:	f1a2 0c31 	sub.w	ip, r2, #49	; 0x31
 8009a78:	f1bc 0f08 	cmp.w	ip, #8
 8009a7c:	f63f af73 	bhi.w	8009966 <_strtod_l+0x1ae>
 8009a80:	f1a2 0830 	sub.w	r8, r2, #48	; 0x30
 8009a84:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009a86:	920e      	str	r2, [sp, #56]	; 0x38
 8009a88:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009a8a:	f102 0c01 	add.w	ip, r2, #1
 8009a8e:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
 8009a92:	7852      	ldrb	r2, [r2, #1]
 8009a94:	f1a2 0930 	sub.w	r9, r2, #48	; 0x30
 8009a98:	f1b9 0f09 	cmp.w	r9, #9
 8009a9c:	d939      	bls.n	8009b12 <_strtod_l+0x35a>
 8009a9e:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 8009aa0:	ebac 0c07 	sub.w	ip, ip, r7
 8009aa4:	f1bc 0f08 	cmp.w	ip, #8
 8009aa8:	f644 6c1f 	movw	ip, #19999	; 0x4e1f
 8009aac:	dc37      	bgt.n	8009b1e <_strtod_l+0x366>
 8009aae:	45e0      	cmp	r8, ip
 8009ab0:	bfa8      	it	ge
 8009ab2:	46e0      	movge	r8, ip
 8009ab4:	f1be 0f00 	cmp.w	lr, #0
 8009ab8:	d001      	beq.n	8009abe <_strtod_l+0x306>
 8009aba:	f1c8 0800 	rsb	r8, r8, #0
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d151      	bne.n	8009b66 <_strtod_l+0x3ae>
 8009ac2:	2800      	cmp	r0, #0
 8009ac4:	f47f aeba 	bne.w	800983c <_strtod_l+0x84>
 8009ac8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	f47f aeb6 	bne.w	800983c <_strtod_l+0x84>
 8009ad0:	9b04      	ldr	r3, [sp, #16]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	f47f aed1 	bne.w	800987a <_strtod_l+0xc2>
 8009ad8:	2a4e      	cmp	r2, #78	; 0x4e
 8009ada:	d027      	beq.n	8009b2c <_strtod_l+0x374>
 8009adc:	dc21      	bgt.n	8009b22 <_strtod_l+0x36a>
 8009ade:	2a49      	cmp	r2, #73	; 0x49
 8009ae0:	f47f aecb 	bne.w	800987a <_strtod_l+0xc2>
 8009ae4:	499a      	ldr	r1, [pc, #616]	; (8009d50 <_strtod_l+0x598>)
 8009ae6:	a817      	add	r0, sp, #92	; 0x5c
 8009ae8:	f001 fd28 	bl	800b53c <__match>
 8009aec:	2800      	cmp	r0, #0
 8009aee:	f43f aec4 	beq.w	800987a <_strtod_l+0xc2>
 8009af2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009af4:	4997      	ldr	r1, [pc, #604]	; (8009d54 <_strtod_l+0x59c>)
 8009af6:	3b01      	subs	r3, #1
 8009af8:	a817      	add	r0, sp, #92	; 0x5c
 8009afa:	9317      	str	r3, [sp, #92]	; 0x5c
 8009afc:	f001 fd1e 	bl	800b53c <__match>
 8009b00:	b910      	cbnz	r0, 8009b08 <_strtod_l+0x350>
 8009b02:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009b04:	3301      	adds	r3, #1
 8009b06:	9317      	str	r3, [sp, #92]	; 0x5c
 8009b08:	f8df b260 	ldr.w	fp, [pc, #608]	; 8009d6c <_strtod_l+0x5b4>
 8009b0c:	f04f 0a00 	mov.w	sl, #0
 8009b10:	e694      	b.n	800983c <_strtod_l+0x84>
 8009b12:	270a      	movs	r7, #10
 8009b14:	fb07 2808 	mla	r8, r7, r8, r2
 8009b18:	f1a8 0830 	sub.w	r8, r8, #48	; 0x30
 8009b1c:	e7b4      	b.n	8009a88 <_strtod_l+0x2d0>
 8009b1e:	46e0      	mov	r8, ip
 8009b20:	e7c8      	b.n	8009ab4 <_strtod_l+0x2fc>
 8009b22:	2a69      	cmp	r2, #105	; 0x69
 8009b24:	d0de      	beq.n	8009ae4 <_strtod_l+0x32c>
 8009b26:	2a6e      	cmp	r2, #110	; 0x6e
 8009b28:	f47f aea7 	bne.w	800987a <_strtod_l+0xc2>
 8009b2c:	498a      	ldr	r1, [pc, #552]	; (8009d58 <_strtod_l+0x5a0>)
 8009b2e:	a817      	add	r0, sp, #92	; 0x5c
 8009b30:	f001 fd04 	bl	800b53c <__match>
 8009b34:	2800      	cmp	r0, #0
 8009b36:	f43f aea0 	beq.w	800987a <_strtod_l+0xc2>
 8009b3a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009b3c:	781b      	ldrb	r3, [r3, #0]
 8009b3e:	2b28      	cmp	r3, #40	; 0x28
 8009b40:	d10e      	bne.n	8009b60 <_strtod_l+0x3a8>
 8009b42:	aa1a      	add	r2, sp, #104	; 0x68
 8009b44:	4985      	ldr	r1, [pc, #532]	; (8009d5c <_strtod_l+0x5a4>)
 8009b46:	a817      	add	r0, sp, #92	; 0x5c
 8009b48:	f001 fd0c 	bl	800b564 <__hexnan>
 8009b4c:	2805      	cmp	r0, #5
 8009b4e:	d107      	bne.n	8009b60 <_strtod_l+0x3a8>
 8009b50:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009b52:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8009b56:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8009b5a:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8009b5e:	e66d      	b.n	800983c <_strtod_l+0x84>
 8009b60:	f8df b20c 	ldr.w	fp, [pc, #524]	; 8009d70 <_strtod_l+0x5b8>
 8009b64:	e7d2      	b.n	8009b0c <_strtod_l+0x354>
 8009b66:	eddd 7a08 	vldr	s15, [sp, #32]
 8009b6a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8009b6e:	eba8 0201 	sub.w	r2, r8, r1
 8009b72:	2d00      	cmp	r5, #0
 8009b74:	bf08      	it	eq
 8009b76:	461d      	moveq	r5, r3
 8009b78:	2b10      	cmp	r3, #16
 8009b7a:	9204      	str	r2, [sp, #16]
 8009b7c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8009b80:	461a      	mov	r2, r3
 8009b82:	bfa8      	it	ge
 8009b84:	2210      	movge	r2, #16
 8009b86:	2b09      	cmp	r3, #9
 8009b88:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8009b8c:	dc14      	bgt.n	8009bb8 <_strtod_l+0x400>
 8009b8e:	9904      	ldr	r1, [sp, #16]
 8009b90:	2900      	cmp	r1, #0
 8009b92:	f43f ae53 	beq.w	800983c <_strtod_l+0x84>
 8009b96:	9904      	ldr	r1, [sp, #16]
 8009b98:	dd72      	ble.n	8009c80 <_strtod_l+0x4c8>
 8009b9a:	2916      	cmp	r1, #22
 8009b9c:	dc5a      	bgt.n	8009c54 <_strtod_l+0x49c>
 8009b9e:	4970      	ldr	r1, [pc, #448]	; (8009d60 <_strtod_l+0x5a8>)
 8009ba0:	9b04      	ldr	r3, [sp, #16]
 8009ba2:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009ba6:	ed91 7b00 	vldr	d7, [r1]
 8009baa:	ec4b ab16 	vmov	d6, sl, fp
 8009bae:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009bb2:	ec5b ab17 	vmov	sl, fp, d7
 8009bb6:	e641      	b.n	800983c <_strtod_l+0x84>
 8009bb8:	4969      	ldr	r1, [pc, #420]	; (8009d60 <_strtod_l+0x5a8>)
 8009bba:	eddd 7a06 	vldr	s15, [sp, #24]
 8009bbe:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8009bc2:	ed11 6b12 	vldr	d6, [r1, #-72]	; 0xffffffb8
 8009bc6:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8009bca:	2b0f      	cmp	r3, #15
 8009bcc:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8009bd0:	eea5 7b06 	vfma.f64	d7, d5, d6
 8009bd4:	ec5b ab17 	vmov	sl, fp, d7
 8009bd8:	ddd9      	ble.n	8009b8e <_strtod_l+0x3d6>
 8009bda:	9904      	ldr	r1, [sp, #16]
 8009bdc:	1a9a      	subs	r2, r3, r2
 8009bde:	440a      	add	r2, r1
 8009be0:	2a00      	cmp	r2, #0
 8009be2:	f340 8096 	ble.w	8009d12 <_strtod_l+0x55a>
 8009be6:	f012 000f 	ands.w	r0, r2, #15
 8009bea:	d00a      	beq.n	8009c02 <_strtod_l+0x44a>
 8009bec:	495c      	ldr	r1, [pc, #368]	; (8009d60 <_strtod_l+0x5a8>)
 8009bee:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8009bf2:	ed91 7b00 	vldr	d7, [r1]
 8009bf6:	ec4b ab16 	vmov	d6, sl, fp
 8009bfa:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009bfe:	ec5b ab17 	vmov	sl, fp, d7
 8009c02:	f032 020f 	bics.w	r2, r2, #15
 8009c06:	d072      	beq.n	8009cee <_strtod_l+0x536>
 8009c08:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 8009c0c:	dd45      	ble.n	8009c9a <_strtod_l+0x4e2>
 8009c0e:	2500      	movs	r5, #0
 8009c10:	46a8      	mov	r8, r5
 8009c12:	9506      	str	r5, [sp, #24]
 8009c14:	46a9      	mov	r9, r5
 8009c16:	2322      	movs	r3, #34	; 0x22
 8009c18:	f8df b150 	ldr.w	fp, [pc, #336]	; 8009d6c <_strtod_l+0x5b4>
 8009c1c:	6023      	str	r3, [r4, #0]
 8009c1e:	f04f 0a00 	mov.w	sl, #0
 8009c22:	9b06      	ldr	r3, [sp, #24]
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	f43f ae09 	beq.w	800983c <_strtod_l+0x84>
 8009c2a:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009c2c:	4620      	mov	r0, r4
 8009c2e:	f001 fd8b 	bl	800b748 <_Bfree>
 8009c32:	4649      	mov	r1, r9
 8009c34:	4620      	mov	r0, r4
 8009c36:	f001 fd87 	bl	800b748 <_Bfree>
 8009c3a:	4641      	mov	r1, r8
 8009c3c:	4620      	mov	r0, r4
 8009c3e:	f001 fd83 	bl	800b748 <_Bfree>
 8009c42:	9906      	ldr	r1, [sp, #24]
 8009c44:	4620      	mov	r0, r4
 8009c46:	f001 fd7f 	bl	800b748 <_Bfree>
 8009c4a:	4629      	mov	r1, r5
 8009c4c:	4620      	mov	r0, r4
 8009c4e:	f001 fd7b 	bl	800b748 <_Bfree>
 8009c52:	e5f3      	b.n	800983c <_strtod_l+0x84>
 8009c54:	9804      	ldr	r0, [sp, #16]
 8009c56:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 8009c5a:	4281      	cmp	r1, r0
 8009c5c:	dbbd      	blt.n	8009bda <_strtod_l+0x422>
 8009c5e:	4a40      	ldr	r2, [pc, #256]	; (8009d60 <_strtod_l+0x5a8>)
 8009c60:	f1c3 030f 	rsb	r3, r3, #15
 8009c64:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8009c68:	ed91 7b00 	vldr	d7, [r1]
 8009c6c:	ec4b ab16 	vmov	d6, sl, fp
 8009c70:	1ac3      	subs	r3, r0, r3
 8009c72:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8009c76:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009c7a:	ed92 6b00 	vldr	d6, [r2]
 8009c7e:	e796      	b.n	8009bae <_strtod_l+0x3f6>
 8009c80:	3116      	adds	r1, #22
 8009c82:	dbaa      	blt.n	8009bda <_strtod_l+0x422>
 8009c84:	4936      	ldr	r1, [pc, #216]	; (8009d60 <_strtod_l+0x5a8>)
 8009c86:	9b04      	ldr	r3, [sp, #16]
 8009c88:	eba1 01c3 	sub.w	r1, r1, r3, lsl #3
 8009c8c:	ed91 7b00 	vldr	d7, [r1]
 8009c90:	ec4b ab16 	vmov	d6, sl, fp
 8009c94:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8009c98:	e78b      	b.n	8009bb2 <_strtod_l+0x3fa>
 8009c9a:	e9cd ab06 	strd	sl, fp, [sp, #24]
 8009c9e:	2000      	movs	r0, #0
 8009ca0:	4e30      	ldr	r6, [pc, #192]	; (8009d64 <_strtod_l+0x5ac>)
 8009ca2:	1112      	asrs	r2, r2, #4
 8009ca4:	4601      	mov	r1, r0
 8009ca6:	2a01      	cmp	r2, #1
 8009ca8:	dc23      	bgt.n	8009cf2 <_strtod_l+0x53a>
 8009caa:	b108      	cbz	r0, 8009cb0 <_strtod_l+0x4f8>
 8009cac:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 8009cb0:	4a2c      	ldr	r2, [pc, #176]	; (8009d64 <_strtod_l+0x5ac>)
 8009cb2:	482d      	ldr	r0, [pc, #180]	; (8009d68 <_strtod_l+0x5b0>)
 8009cb4:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 8009cb8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8009cbc:	ed91 7b00 	vldr	d7, [r1]
 8009cc0:	ec4b ab16 	vmov	d6, sl, fp
 8009cc4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009cc8:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009ccc:	9907      	ldr	r1, [sp, #28]
 8009cce:	4a27      	ldr	r2, [pc, #156]	; (8009d6c <_strtod_l+0x5b4>)
 8009cd0:	400a      	ands	r2, r1
 8009cd2:	4282      	cmp	r2, r0
 8009cd4:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 8009cd8:	d899      	bhi.n	8009c0e <_strtod_l+0x456>
 8009cda:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 8009cde:	4282      	cmp	r2, r0
 8009ce0:	bf86      	itte	hi
 8009ce2:	f8df b090 	ldrhi.w	fp, [pc, #144]	; 8009d74 <_strtod_l+0x5bc>
 8009ce6:	f04f 3aff 	movhi.w	sl, #4294967295
 8009cea:	f101 7b54 	addls.w	fp, r1, #55574528	; 0x3500000
 8009cee:	2700      	movs	r7, #0
 8009cf0:	e070      	b.n	8009dd4 <_strtod_l+0x61c>
 8009cf2:	07d7      	lsls	r7, r2, #31
 8009cf4:	d50a      	bpl.n	8009d0c <_strtod_l+0x554>
 8009cf6:	eb06 00c1 	add.w	r0, r6, r1, lsl #3
 8009cfa:	ed90 7b00 	vldr	d7, [r0]
 8009cfe:	ed9d 6b06 	vldr	d6, [sp, #24]
 8009d02:	ee26 7b07 	vmul.f64	d7, d6, d7
 8009d06:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009d0a:	2001      	movs	r0, #1
 8009d0c:	3101      	adds	r1, #1
 8009d0e:	1052      	asrs	r2, r2, #1
 8009d10:	e7c9      	b.n	8009ca6 <_strtod_l+0x4ee>
 8009d12:	d0ec      	beq.n	8009cee <_strtod_l+0x536>
 8009d14:	4252      	negs	r2, r2
 8009d16:	f012 000f 	ands.w	r0, r2, #15
 8009d1a:	d00a      	beq.n	8009d32 <_strtod_l+0x57a>
 8009d1c:	4910      	ldr	r1, [pc, #64]	; (8009d60 <_strtod_l+0x5a8>)
 8009d1e:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8009d22:	ed91 7b00 	vldr	d7, [r1]
 8009d26:	ec4b ab16 	vmov	d6, sl, fp
 8009d2a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8009d2e:	ec5b ab17 	vmov	sl, fp, d7
 8009d32:	1112      	asrs	r2, r2, #4
 8009d34:	d0db      	beq.n	8009cee <_strtod_l+0x536>
 8009d36:	2a1f      	cmp	r2, #31
 8009d38:	dd1e      	ble.n	8009d78 <_strtod_l+0x5c0>
 8009d3a:	2500      	movs	r5, #0
 8009d3c:	46a8      	mov	r8, r5
 8009d3e:	9506      	str	r5, [sp, #24]
 8009d40:	46a9      	mov	r9, r5
 8009d42:	2322      	movs	r3, #34	; 0x22
 8009d44:	f04f 0a00 	mov.w	sl, #0
 8009d48:	f04f 0b00 	mov.w	fp, #0
 8009d4c:	6023      	str	r3, [r4, #0]
 8009d4e:	e768      	b.n	8009c22 <_strtod_l+0x46a>
 8009d50:	0800c439 	.word	0x0800c439
 8009d54:	0800c4c3 	.word	0x0800c4c3
 8009d58:	0800c441 	.word	0x0800c441
 8009d5c:	0800c484 	.word	0x0800c484
 8009d60:	0800c568 	.word	0x0800c568
 8009d64:	0800c540 	.word	0x0800c540
 8009d68:	7ca00000 	.word	0x7ca00000
 8009d6c:	7ff00000 	.word	0x7ff00000
 8009d70:	fff80000 	.word	0xfff80000
 8009d74:	7fefffff 	.word	0x7fefffff
 8009d78:	e9cd ab06 	strd	sl, fp, [sp, #24]
 8009d7c:	f012 0710 	ands.w	r7, r2, #16
 8009d80:	49ab      	ldr	r1, [pc, #684]	; (800a030 <_strtod_l+0x878>)
 8009d82:	bf18      	it	ne
 8009d84:	276a      	movne	r7, #106	; 0x6a
 8009d86:	2000      	movs	r0, #0
 8009d88:	2a00      	cmp	r2, #0
 8009d8a:	f300 8113 	bgt.w	8009fb4 <_strtod_l+0x7fc>
 8009d8e:	b108      	cbz	r0, 8009d94 <_strtod_l+0x5dc>
 8009d90:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 8009d94:	b1bf      	cbz	r7, 8009dc6 <_strtod_l+0x60e>
 8009d96:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009d9a:	f1c2 026b 	rsb	r2, r2, #107	; 0x6b
 8009d9e:	2a00      	cmp	r2, #0
 8009da0:	4659      	mov	r1, fp
 8009da2:	dd10      	ble.n	8009dc6 <_strtod_l+0x60e>
 8009da4:	2a1f      	cmp	r2, #31
 8009da6:	f340 8113 	ble.w	8009fd0 <_strtod_l+0x818>
 8009daa:	2a34      	cmp	r2, #52	; 0x34
 8009dac:	bfde      	ittt	le
 8009dae:	3a20      	suble	r2, #32
 8009db0:	f04f 30ff 	movle.w	r0, #4294967295
 8009db4:	fa00 f202 	lslle.w	r2, r0, r2
 8009db8:	f04f 0a00 	mov.w	sl, #0
 8009dbc:	bfcc      	ite	gt
 8009dbe:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8009dc2:	ea02 0b01 	andle.w	fp, r2, r1
 8009dc6:	ec4b ab17 	vmov	d7, sl, fp
 8009dca:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009dce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009dd2:	d0b2      	beq.n	8009d3a <_strtod_l+0x582>
 8009dd4:	9a08      	ldr	r2, [sp, #32]
 8009dd6:	9200      	str	r2, [sp, #0]
 8009dd8:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009dda:	462a      	mov	r2, r5
 8009ddc:	4620      	mov	r0, r4
 8009dde:	f001 fd05 	bl	800b7ec <__s2b>
 8009de2:	9006      	str	r0, [sp, #24]
 8009de4:	2800      	cmp	r0, #0
 8009de6:	f43f af12 	beq.w	8009c0e <_strtod_l+0x456>
 8009dea:	9a04      	ldr	r2, [sp, #16]
 8009dec:	9b04      	ldr	r3, [sp, #16]
 8009dee:	2a00      	cmp	r2, #0
 8009df0:	f1c3 0300 	rsb	r3, r3, #0
 8009df4:	ed9f 9b88 	vldr	d9, [pc, #544]	; 800a018 <_strtod_l+0x860>
 8009df8:	bfa8      	it	ge
 8009dfa:	2300      	movge	r3, #0
 8009dfc:	ed9f ab88 	vldr	d10, [pc, #544]	; 800a020 <_strtod_l+0x868>
 8009e00:	ed9f bb89 	vldr	d11, [pc, #548]	; 800a028 <_strtod_l+0x870>
 8009e04:	930e      	str	r3, [sp, #56]	; 0x38
 8009e06:	2500      	movs	r5, #0
 8009e08:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009e0c:	9310      	str	r3, [sp, #64]	; 0x40
 8009e0e:	46a8      	mov	r8, r5
 8009e10:	9b06      	ldr	r3, [sp, #24]
 8009e12:	4620      	mov	r0, r4
 8009e14:	6859      	ldr	r1, [r3, #4]
 8009e16:	f001 fc63 	bl	800b6e0 <_Balloc>
 8009e1a:	4681      	mov	r9, r0
 8009e1c:	2800      	cmp	r0, #0
 8009e1e:	f43f aefa 	beq.w	8009c16 <_strtod_l+0x45e>
 8009e22:	9b06      	ldr	r3, [sp, #24]
 8009e24:	691a      	ldr	r2, [r3, #16]
 8009e26:	3202      	adds	r2, #2
 8009e28:	f103 010c 	add.w	r1, r3, #12
 8009e2c:	0092      	lsls	r2, r2, #2
 8009e2e:	300c      	adds	r0, #12
 8009e30:	f7fe fe14 	bl	8008a5c <memcpy>
 8009e34:	aa1a      	add	r2, sp, #104	; 0x68
 8009e36:	a919      	add	r1, sp, #100	; 0x64
 8009e38:	ec4b ab10 	vmov	d0, sl, fp
 8009e3c:	4620      	mov	r0, r4
 8009e3e:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8009e42:	f001 ff8f 	bl	800bd64 <__d2b>
 8009e46:	9018      	str	r0, [sp, #96]	; 0x60
 8009e48:	2800      	cmp	r0, #0
 8009e4a:	f43f aee4 	beq.w	8009c16 <_strtod_l+0x45e>
 8009e4e:	2101      	movs	r1, #1
 8009e50:	4620      	mov	r0, r4
 8009e52:	f001 fd57 	bl	800b904 <__i2b>
 8009e56:	4680      	mov	r8, r0
 8009e58:	2800      	cmp	r0, #0
 8009e5a:	f43f aedc 	beq.w	8009c16 <_strtod_l+0x45e>
 8009e5e:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8009e60:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009e62:	2e00      	cmp	r6, #0
 8009e64:	bfb1      	iteee	lt
 8009e66:	9b10      	ldrlt	r3, [sp, #64]	; 0x40
 8009e68:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8009e6a:	9810      	ldrge	r0, [sp, #64]	; 0x40
 8009e6c:	18f3      	addge	r3, r6, r3
 8009e6e:	bfba      	itte	lt
 8009e70:	1b98      	sublt	r0, r3, r6
 8009e72:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8009e74:	9308      	strge	r3, [sp, #32]
 8009e76:	eba6 0607 	sub.w	r6, r6, r7
 8009e7a:	bfb8      	it	lt
 8009e7c:	9308      	strlt	r3, [sp, #32]
 8009e7e:	4416      	add	r6, r2
 8009e80:	4b6c      	ldr	r3, [pc, #432]	; (800a034 <_strtod_l+0x87c>)
 8009e82:	3e01      	subs	r6, #1
 8009e84:	429e      	cmp	r6, r3
 8009e86:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8009e8a:	f280 80b4 	bge.w	8009ff6 <_strtod_l+0x83e>
 8009e8e:	1b9b      	subs	r3, r3, r6
 8009e90:	2b1f      	cmp	r3, #31
 8009e92:	eba2 0203 	sub.w	r2, r2, r3
 8009e96:	f04f 0101 	mov.w	r1, #1
 8009e9a:	f300 80a0 	bgt.w	8009fde <_strtod_l+0x826>
 8009e9e:	fa01 f303 	lsl.w	r3, r1, r3
 8009ea2:	9311      	str	r3, [sp, #68]	; 0x44
 8009ea4:	2300      	movs	r3, #0
 8009ea6:	930f      	str	r3, [sp, #60]	; 0x3c
 8009ea8:	9b08      	ldr	r3, [sp, #32]
 8009eaa:	4413      	add	r3, r2
 8009eac:	4402      	add	r2, r0
 8009eae:	18be      	adds	r6, r7, r2
 8009eb0:	9a08      	ldr	r2, [sp, #32]
 8009eb2:	429a      	cmp	r2, r3
 8009eb4:	bfa8      	it	ge
 8009eb6:	461a      	movge	r2, r3
 8009eb8:	42b2      	cmp	r2, r6
 8009eba:	bfa8      	it	ge
 8009ebc:	4632      	movge	r2, r6
 8009ebe:	2a00      	cmp	r2, #0
 8009ec0:	dd04      	ble.n	8009ecc <_strtod_l+0x714>
 8009ec2:	9908      	ldr	r1, [sp, #32]
 8009ec4:	1a9b      	subs	r3, r3, r2
 8009ec6:	1ab6      	subs	r6, r6, r2
 8009ec8:	1a8a      	subs	r2, r1, r2
 8009eca:	9208      	str	r2, [sp, #32]
 8009ecc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009ece:	b1c2      	cbz	r2, 8009f02 <_strtod_l+0x74a>
 8009ed0:	4641      	mov	r1, r8
 8009ed2:	4620      	mov	r0, r4
 8009ed4:	9315      	str	r3, [sp, #84]	; 0x54
 8009ed6:	f001 fdb5 	bl	800ba44 <__pow5mult>
 8009eda:	4680      	mov	r8, r0
 8009edc:	2800      	cmp	r0, #0
 8009ede:	f43f ae9a 	beq.w	8009c16 <_strtod_l+0x45e>
 8009ee2:	4601      	mov	r1, r0
 8009ee4:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009ee6:	4620      	mov	r0, r4
 8009ee8:	f001 fd15 	bl	800b916 <__multiply>
 8009eec:	900c      	str	r0, [sp, #48]	; 0x30
 8009eee:	2800      	cmp	r0, #0
 8009ef0:	f43f ae91 	beq.w	8009c16 <_strtod_l+0x45e>
 8009ef4:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009ef6:	4620      	mov	r0, r4
 8009ef8:	f001 fc26 	bl	800b748 <_Bfree>
 8009efc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009efe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009f00:	9218      	str	r2, [sp, #96]	; 0x60
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	dc7c      	bgt.n	800a000 <_strtod_l+0x848>
 8009f06:	9b04      	ldr	r3, [sp, #16]
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	dd08      	ble.n	8009f1e <_strtod_l+0x766>
 8009f0c:	4649      	mov	r1, r9
 8009f0e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009f10:	4620      	mov	r0, r4
 8009f12:	f001 fd97 	bl	800ba44 <__pow5mult>
 8009f16:	4681      	mov	r9, r0
 8009f18:	2800      	cmp	r0, #0
 8009f1a:	f43f ae7c 	beq.w	8009c16 <_strtod_l+0x45e>
 8009f1e:	2e00      	cmp	r6, #0
 8009f20:	dd08      	ble.n	8009f34 <_strtod_l+0x77c>
 8009f22:	4649      	mov	r1, r9
 8009f24:	4632      	mov	r2, r6
 8009f26:	4620      	mov	r0, r4
 8009f28:	f001 fdda 	bl	800bae0 <__lshift>
 8009f2c:	4681      	mov	r9, r0
 8009f2e:	2800      	cmp	r0, #0
 8009f30:	f43f ae71 	beq.w	8009c16 <_strtod_l+0x45e>
 8009f34:	9b08      	ldr	r3, [sp, #32]
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	dd08      	ble.n	8009f4c <_strtod_l+0x794>
 8009f3a:	4641      	mov	r1, r8
 8009f3c:	461a      	mov	r2, r3
 8009f3e:	4620      	mov	r0, r4
 8009f40:	f001 fdce 	bl	800bae0 <__lshift>
 8009f44:	4680      	mov	r8, r0
 8009f46:	2800      	cmp	r0, #0
 8009f48:	f43f ae65 	beq.w	8009c16 <_strtod_l+0x45e>
 8009f4c:	464a      	mov	r2, r9
 8009f4e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009f50:	4620      	mov	r0, r4
 8009f52:	f001 fe33 	bl	800bbbc <__mdiff>
 8009f56:	4605      	mov	r5, r0
 8009f58:	2800      	cmp	r0, #0
 8009f5a:	f43f ae5c 	beq.w	8009c16 <_strtod_l+0x45e>
 8009f5e:	68c3      	ldr	r3, [r0, #12]
 8009f60:	930c      	str	r3, [sp, #48]	; 0x30
 8009f62:	2300      	movs	r3, #0
 8009f64:	60c3      	str	r3, [r0, #12]
 8009f66:	4641      	mov	r1, r8
 8009f68:	f001 fe0e 	bl	800bb88 <__mcmp>
 8009f6c:	2800      	cmp	r0, #0
 8009f6e:	da63      	bge.n	800a038 <_strtod_l+0x880>
 8009f70:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009f72:	b9e3      	cbnz	r3, 8009fae <_strtod_l+0x7f6>
 8009f74:	f1ba 0f00 	cmp.w	sl, #0
 8009f78:	d119      	bne.n	8009fae <_strtod_l+0x7f6>
 8009f7a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009f7e:	b9b3      	cbnz	r3, 8009fae <_strtod_l+0x7f6>
 8009f80:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009f84:	0d1b      	lsrs	r3, r3, #20
 8009f86:	051b      	lsls	r3, r3, #20
 8009f88:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009f8c:	d90f      	bls.n	8009fae <_strtod_l+0x7f6>
 8009f8e:	696b      	ldr	r3, [r5, #20]
 8009f90:	b913      	cbnz	r3, 8009f98 <_strtod_l+0x7e0>
 8009f92:	692b      	ldr	r3, [r5, #16]
 8009f94:	2b01      	cmp	r3, #1
 8009f96:	dd0a      	ble.n	8009fae <_strtod_l+0x7f6>
 8009f98:	4629      	mov	r1, r5
 8009f9a:	2201      	movs	r2, #1
 8009f9c:	4620      	mov	r0, r4
 8009f9e:	f001 fd9f 	bl	800bae0 <__lshift>
 8009fa2:	4641      	mov	r1, r8
 8009fa4:	4605      	mov	r5, r0
 8009fa6:	f001 fdef 	bl	800bb88 <__mcmp>
 8009faa:	2800      	cmp	r0, #0
 8009fac:	dc75      	bgt.n	800a09a <_strtod_l+0x8e2>
 8009fae:	2f00      	cmp	r7, #0
 8009fb0:	d17f      	bne.n	800a0b2 <_strtod_l+0x8fa>
 8009fb2:	e63a      	b.n	8009c2a <_strtod_l+0x472>
 8009fb4:	07d6      	lsls	r6, r2, #31
 8009fb6:	d508      	bpl.n	8009fca <_strtod_l+0x812>
 8009fb8:	ed9d 6b06 	vldr	d6, [sp, #24]
 8009fbc:	ed91 7b00 	vldr	d7, [r1]
 8009fc0:	ee26 7b07 	vmul.f64	d7, d6, d7
 8009fc4:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009fc8:	2001      	movs	r0, #1
 8009fca:	1052      	asrs	r2, r2, #1
 8009fcc:	3108      	adds	r1, #8
 8009fce:	e6db      	b.n	8009d88 <_strtod_l+0x5d0>
 8009fd0:	f04f 31ff 	mov.w	r1, #4294967295
 8009fd4:	fa01 f202 	lsl.w	r2, r1, r2
 8009fd8:	ea02 0a0a 	and.w	sl, r2, sl
 8009fdc:	e6f3      	b.n	8009dc6 <_strtod_l+0x60e>
 8009fde:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8009fe2:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8009fe6:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8009fea:	36e2      	adds	r6, #226	; 0xe2
 8009fec:	fa01 f306 	lsl.w	r3, r1, r6
 8009ff0:	930f      	str	r3, [sp, #60]	; 0x3c
 8009ff2:	9111      	str	r1, [sp, #68]	; 0x44
 8009ff4:	e758      	b.n	8009ea8 <_strtod_l+0x6f0>
 8009ff6:	2300      	movs	r3, #0
 8009ff8:	930f      	str	r3, [sp, #60]	; 0x3c
 8009ffa:	2301      	movs	r3, #1
 8009ffc:	9311      	str	r3, [sp, #68]	; 0x44
 8009ffe:	e753      	b.n	8009ea8 <_strtod_l+0x6f0>
 800a000:	461a      	mov	r2, r3
 800a002:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a004:	4620      	mov	r0, r4
 800a006:	f001 fd6b 	bl	800bae0 <__lshift>
 800a00a:	9018      	str	r0, [sp, #96]	; 0x60
 800a00c:	2800      	cmp	r0, #0
 800a00e:	f47f af7a 	bne.w	8009f06 <_strtod_l+0x74e>
 800a012:	e600      	b.n	8009c16 <_strtod_l+0x45e>
 800a014:	f3af 8000 	nop.w
 800a018:	94a03595 	.word	0x94a03595
 800a01c:	3fdfffff 	.word	0x3fdfffff
 800a020:	35afe535 	.word	0x35afe535
 800a024:	3fe00000 	.word	0x3fe00000
 800a028:	94a03595 	.word	0x94a03595
 800a02c:	3fcfffff 	.word	0x3fcfffff
 800a030:	0800c498 	.word	0x0800c498
 800a034:	fffffc02 	.word	0xfffffc02
 800a038:	f8cd b020 	str.w	fp, [sp, #32]
 800a03c:	f040 8085 	bne.w	800a14a <_strtod_l+0x992>
 800a040:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a042:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a046:	b322      	cbz	r2, 800a092 <_strtod_l+0x8da>
 800a048:	4ab7      	ldr	r2, [pc, #732]	; (800a328 <_strtod_l+0xb70>)
 800a04a:	4293      	cmp	r3, r2
 800a04c:	d154      	bne.n	800a0f8 <_strtod_l+0x940>
 800a04e:	4651      	mov	r1, sl
 800a050:	b1e7      	cbz	r7, 800a08c <_strtod_l+0x8d4>
 800a052:	4bb6      	ldr	r3, [pc, #728]	; (800a32c <_strtod_l+0xb74>)
 800a054:	465a      	mov	r2, fp
 800a056:	4013      	ands	r3, r2
 800a058:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a05c:	f04f 32ff 	mov.w	r2, #4294967295
 800a060:	d803      	bhi.n	800a06a <_strtod_l+0x8b2>
 800a062:	0d1b      	lsrs	r3, r3, #20
 800a064:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a068:	409a      	lsls	r2, r3
 800a06a:	4291      	cmp	r1, r2
 800a06c:	d144      	bne.n	800a0f8 <_strtod_l+0x940>
 800a06e:	4bb0      	ldr	r3, [pc, #704]	; (800a330 <_strtod_l+0xb78>)
 800a070:	9a08      	ldr	r2, [sp, #32]
 800a072:	429a      	cmp	r2, r3
 800a074:	d102      	bne.n	800a07c <_strtod_l+0x8c4>
 800a076:	3101      	adds	r1, #1
 800a078:	f43f adcd 	beq.w	8009c16 <_strtod_l+0x45e>
 800a07c:	4bab      	ldr	r3, [pc, #684]	; (800a32c <_strtod_l+0xb74>)
 800a07e:	9a08      	ldr	r2, [sp, #32]
 800a080:	401a      	ands	r2, r3
 800a082:	f502 1b80 	add.w	fp, r2, #1048576	; 0x100000
 800a086:	f04f 0a00 	mov.w	sl, #0
 800a08a:	e790      	b.n	8009fae <_strtod_l+0x7f6>
 800a08c:	f04f 32ff 	mov.w	r2, #4294967295
 800a090:	e7eb      	b.n	800a06a <_strtod_l+0x8b2>
 800a092:	bb8b      	cbnz	r3, 800a0f8 <_strtod_l+0x940>
 800a094:	f1ba 0f00 	cmp.w	sl, #0
 800a098:	d12e      	bne.n	800a0f8 <_strtod_l+0x940>
 800a09a:	465b      	mov	r3, fp
 800a09c:	4aa3      	ldr	r2, [pc, #652]	; (800a32c <_strtod_l+0xb74>)
 800a09e:	b30f      	cbz	r7, 800a0e4 <_strtod_l+0x92c>
 800a0a0:	ea02 010b 	and.w	r1, r2, fp
 800a0a4:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800a0a8:	dc1c      	bgt.n	800a0e4 <_strtod_l+0x92c>
 800a0aa:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800a0ae:	f77f ae48 	ble.w	8009d42 <_strtod_l+0x58a>
 800a0b2:	4aa0      	ldr	r2, [pc, #640]	; (800a334 <_strtod_l+0xb7c>)
 800a0b4:	2300      	movs	r3, #0
 800a0b6:	e9cd 3212 	strd	r3, r2, [sp, #72]	; 0x48
 800a0ba:	ed9d 6b12 	vldr	d6, [sp, #72]	; 0x48
 800a0be:	ec4b ab17 	vmov	d7, sl, fp
 800a0c2:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a0c6:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a0ca:	9b05      	ldr	r3, [sp, #20]
 800a0cc:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	f47f adaa 	bne.w	8009c2a <_strtod_l+0x472>
 800a0d6:	9b04      	ldr	r3, [sp, #16]
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	f47f ada6 	bne.w	8009c2a <_strtod_l+0x472>
 800a0de:	2322      	movs	r3, #34	; 0x22
 800a0e0:	6023      	str	r3, [r4, #0]
 800a0e2:	e5a2      	b.n	8009c2a <_strtod_l+0x472>
 800a0e4:	4013      	ands	r3, r2
 800a0e6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800a0ea:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a0ee:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a0f2:	f04f 3aff 	mov.w	sl, #4294967295
 800a0f6:	e75a      	b.n	8009fae <_strtod_l+0x7f6>
 800a0f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a0fa:	b18b      	cbz	r3, 800a120 <_strtod_l+0x968>
 800a0fc:	9a08      	ldr	r2, [sp, #32]
 800a0fe:	4213      	tst	r3, r2
 800a100:	f43f af55 	beq.w	8009fae <_strtod_l+0x7f6>
 800a104:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a106:	463a      	mov	r2, r7
 800a108:	4650      	mov	r0, sl
 800a10a:	4659      	mov	r1, fp
 800a10c:	b163      	cbz	r3, 800a128 <_strtod_l+0x970>
 800a10e:	f7ff fb37 	bl	8009780 <sulp>
 800a112:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 800a116:	ee37 7b00 	vadd.f64	d7, d7, d0
 800a11a:	ec5b ab17 	vmov	sl, fp, d7
 800a11e:	e746      	b.n	8009fae <_strtod_l+0x7f6>
 800a120:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a122:	ea13 0f0a 	tst.w	r3, sl
 800a126:	e7eb      	b.n	800a100 <_strtod_l+0x948>
 800a128:	f7ff fb2a 	bl	8009780 <sulp>
 800a12c:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 800a130:	ee37 7b40 	vsub.f64	d7, d7, d0
 800a134:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a138:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a13c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a140:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800a144:	f43f adfd 	beq.w	8009d42 <_strtod_l+0x58a>
 800a148:	e731      	b.n	8009fae <_strtod_l+0x7f6>
 800a14a:	4641      	mov	r1, r8
 800a14c:	4628      	mov	r0, r5
 800a14e:	f001 fe58 	bl	800be02 <__ratio>
 800a152:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 800a156:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800a15a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a15e:	d869      	bhi.n	800a234 <_strtod_l+0xa7c>
 800a160:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a162:	2b00      	cmp	r3, #0
 800a164:	d045      	beq.n	800a1f2 <_strtod_l+0xa3a>
 800a166:	4b74      	ldr	r3, [pc, #464]	; (800a338 <_strtod_l+0xb80>)
 800a168:	2200      	movs	r2, #0
 800a16a:	eeb7 8b00 	vmov.f64	d8, #112	; 0x3f800000  1.0
 800a16e:	9808      	ldr	r0, [sp, #32]
 800a170:	496e      	ldr	r1, [pc, #440]	; (800a32c <_strtod_l+0xb74>)
 800a172:	ea00 0601 	and.w	r6, r0, r1
 800a176:	4871      	ldr	r0, [pc, #452]	; (800a33c <_strtod_l+0xb84>)
 800a178:	4286      	cmp	r6, r0
 800a17a:	f040 8089 	bne.w	800a290 <_strtod_l+0xad8>
 800a17e:	910f      	str	r1, [sp, #60]	; 0x3c
 800a180:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a184:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 800a188:	9908      	ldr	r1, [sp, #32]
 800a18a:	f1a1 7b54 	sub.w	fp, r1, #55574528	; 0x3500000
 800a18e:	ec4b ab10 	vmov	d0, sl, fp
 800a192:	ec43 2b1c 	vmov	d12, r2, r3
 800a196:	f001 fd6f 	bl	800bc78 <__ulp>
 800a19a:	ec4b ab1d 	vmov	d13, sl, fp
 800a19e:	eeac db00 	vfma.f64	d13, d12, d0
 800a1a2:	ed8d db08 	vstr	d13, [sp, #32]
 800a1a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1a8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a1aa:	4a65      	ldr	r2, [pc, #404]	; (800a340 <_strtod_l+0xb88>)
 800a1ac:	4019      	ands	r1, r3
 800a1ae:	4291      	cmp	r1, r2
 800a1b0:	e9dd ab08 	ldrd	sl, fp, [sp, #32]
 800a1b4:	d948      	bls.n	800a248 <_strtod_l+0xa90>
 800a1b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a1b8:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800a1bc:	4293      	cmp	r3, r2
 800a1be:	d103      	bne.n	800a1c8 <_strtod_l+0xa10>
 800a1c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a1c2:	3301      	adds	r3, #1
 800a1c4:	f43f ad27 	beq.w	8009c16 <_strtod_l+0x45e>
 800a1c8:	f8df b164 	ldr.w	fp, [pc, #356]	; 800a330 <_strtod_l+0xb78>
 800a1cc:	f04f 3aff 	mov.w	sl, #4294967295
 800a1d0:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a1d2:	4620      	mov	r0, r4
 800a1d4:	f001 fab8 	bl	800b748 <_Bfree>
 800a1d8:	4649      	mov	r1, r9
 800a1da:	4620      	mov	r0, r4
 800a1dc:	f001 fab4 	bl	800b748 <_Bfree>
 800a1e0:	4641      	mov	r1, r8
 800a1e2:	4620      	mov	r0, r4
 800a1e4:	f001 fab0 	bl	800b748 <_Bfree>
 800a1e8:	4629      	mov	r1, r5
 800a1ea:	4620      	mov	r0, r4
 800a1ec:	f001 faac 	bl	800b748 <_Bfree>
 800a1f0:	e60e      	b.n	8009e10 <_strtod_l+0x658>
 800a1f2:	f1ba 0f00 	cmp.w	sl, #0
 800a1f6:	d113      	bne.n	800a220 <_strtod_l+0xa68>
 800a1f8:	9b08      	ldr	r3, [sp, #32]
 800a1fa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a1fe:	b9b3      	cbnz	r3, 800a22e <_strtod_l+0xa76>
 800a200:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800a204:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800a208:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a20c:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 800a210:	d401      	bmi.n	800a216 <_strtod_l+0xa5e>
 800a212:	ee20 8b08 	vmul.f64	d8, d0, d8
 800a216:	eeb1 7b48 	vneg.f64	d7, d8
 800a21a:	ec53 2b17 	vmov	r2, r3, d7
 800a21e:	e7a6      	b.n	800a16e <_strtod_l+0x9b6>
 800a220:	f1ba 0f01 	cmp.w	sl, #1
 800a224:	d103      	bne.n	800a22e <_strtod_l+0xa76>
 800a226:	9b08      	ldr	r3, [sp, #32]
 800a228:	2b00      	cmp	r3, #0
 800a22a:	f43f ad8a 	beq.w	8009d42 <_strtod_l+0x58a>
 800a22e:	2200      	movs	r2, #0
 800a230:	4b44      	ldr	r3, [pc, #272]	; (800a344 <_strtod_l+0xb8c>)
 800a232:	e79a      	b.n	800a16a <_strtod_l+0x9b2>
 800a234:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a236:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 800a23a:	ee20 8b08 	vmul.f64	d8, d0, d8
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d0e9      	beq.n	800a216 <_strtod_l+0xa5e>
 800a242:	ec53 2b18 	vmov	r2, r3, d8
 800a246:	e792      	b.n	800a16e <_strtod_l+0x9b6>
 800a248:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800a24c:	2f00      	cmp	r7, #0
 800a24e:	d1bf      	bne.n	800a1d0 <_strtod_l+0xa18>
 800a250:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a254:	0d1b      	lsrs	r3, r3, #20
 800a256:	051b      	lsls	r3, r3, #20
 800a258:	429e      	cmp	r6, r3
 800a25a:	d1b9      	bne.n	800a1d0 <_strtod_l+0xa18>
 800a25c:	eebd 0bc8 	vcvt.s32.f64	s0, d8
 800a260:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a262:	eeb8 0bc0 	vcvt.f64.s32	d0, s0
 800a266:	ee38 8b40 	vsub.f64	d8, d8, d0
 800a26a:	b92b      	cbnz	r3, 800a278 <_strtod_l+0xac0>
 800a26c:	f1ba 0f00 	cmp.w	sl, #0
 800a270:	d102      	bne.n	800a278 <_strtod_l+0xac0>
 800a272:	f3cb 0213 	ubfx	r2, fp, #0, #20
 800a276:	b3d2      	cbz	r2, 800a2ee <_strtod_l+0xb36>
 800a278:	eeb4 8bc9 	vcmpe.f64	d8, d9
 800a27c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a280:	f53f acd3 	bmi.w	8009c2a <_strtod_l+0x472>
 800a284:	eeb4 8bca 	vcmpe.f64	d8, d10
 800a288:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a28c:	dda0      	ble.n	800a1d0 <_strtod_l+0xa18>
 800a28e:	e4cc      	b.n	8009c2a <_strtod_l+0x472>
 800a290:	b1ef      	cbz	r7, 800a2ce <_strtod_l+0xb16>
 800a292:	f1b6 6fd4 	cmp.w	r6, #111149056	; 0x6a00000
 800a296:	d81a      	bhi.n	800a2ce <_strtod_l+0xb16>
 800a298:	ed9f 7b21 	vldr	d7, [pc, #132]	; 800a320 <_strtod_l+0xb68>
 800a29c:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800a2a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2a4:	d810      	bhi.n	800a2c8 <_strtod_l+0xb10>
 800a2a6:	eefc 7bc8 	vcvt.u32.f64	s15, d8
 800a2aa:	ee17 3a90 	vmov	r3, s15
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	bf08      	it	eq
 800a2b2:	2301      	moveq	r3, #1
 800a2b4:	ee07 3a90 	vmov	s15, r3
 800a2b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a2ba:	eeb8 8b67 	vcvt.f64.u32	d8, s15
 800a2be:	b99b      	cbnz	r3, 800a2e8 <_strtod_l+0xb30>
 800a2c0:	eeb1 7b48 	vneg.f64	d7, d8
 800a2c4:	ec53 2b17 	vmov	r2, r3, d7
 800a2c8:	f103 61d6 	add.w	r1, r3, #112197632	; 0x6b00000
 800a2cc:	1b8b      	subs	r3, r1, r6
 800a2ce:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800a2d2:	ec43 2b1c 	vmov	d12, r2, r3
 800a2d6:	f001 fccf 	bl	800bc78 <__ulp>
 800a2da:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 800a2de:	eeac 7b00 	vfma.f64	d7, d12, d0
 800a2e2:	ec5b ab17 	vmov	sl, fp, d7
 800a2e6:	e7b1      	b.n	800a24c <_strtod_l+0xa94>
 800a2e8:	ec53 2b18 	vmov	r2, r3, d8
 800a2ec:	e7ec      	b.n	800a2c8 <_strtod_l+0xb10>
 800a2ee:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800a2f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2f6:	f57f af6b 	bpl.w	800a1d0 <_strtod_l+0xa18>
 800a2fa:	e496      	b.n	8009c2a <_strtod_l+0x472>
 800a2fc:	2300      	movs	r3, #0
 800a2fe:	930d      	str	r3, [sp, #52]	; 0x34
 800a300:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a302:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a304:	6013      	str	r3, [r2, #0]
 800a306:	f7ff ba9d 	b.w	8009844 <_strtod_l+0x8c>
 800a30a:	2a65      	cmp	r2, #101	; 0x65
 800a30c:	f04f 0100 	mov.w	r1, #0
 800a310:	f43f ab97 	beq.w	8009a42 <_strtod_l+0x28a>
 800a314:	2701      	movs	r7, #1
 800a316:	460b      	mov	r3, r1
 800a318:	9704      	str	r7, [sp, #16]
 800a31a:	f7ff bb0a 	b.w	8009932 <_strtod_l+0x17a>
 800a31e:	bf00      	nop
 800a320:	ffc00000 	.word	0xffc00000
 800a324:	41dfffff 	.word	0x41dfffff
 800a328:	000fffff 	.word	0x000fffff
 800a32c:	7ff00000 	.word	0x7ff00000
 800a330:	7fefffff 	.word	0x7fefffff
 800a334:	39500000 	.word	0x39500000
 800a338:	3ff00000 	.word	0x3ff00000
 800a33c:	7fe00000 	.word	0x7fe00000
 800a340:	7c9fffff 	.word	0x7c9fffff
 800a344:	bff00000 	.word	0xbff00000

0800a348 <_strtod_r>:
 800a348:	4b05      	ldr	r3, [pc, #20]	; (800a360 <_strtod_r+0x18>)
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	b410      	push	{r4}
 800a34e:	6a1b      	ldr	r3, [r3, #32]
 800a350:	4c04      	ldr	r4, [pc, #16]	; (800a364 <_strtod_r+0x1c>)
 800a352:	2b00      	cmp	r3, #0
 800a354:	bf08      	it	eq
 800a356:	4623      	moveq	r3, r4
 800a358:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a35c:	f7ff ba2c 	b.w	80097b8 <_strtod_l>
 800a360:	20000020 	.word	0x20000020
 800a364:	20000084 	.word	0x20000084

0800a368 <_strtol_l.isra.0>:
 800a368:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a36c:	4680      	mov	r8, r0
 800a36e:	4689      	mov	r9, r1
 800a370:	4692      	mov	sl, r2
 800a372:	461e      	mov	r6, r3
 800a374:	460f      	mov	r7, r1
 800a376:	463d      	mov	r5, r7
 800a378:	9808      	ldr	r0, [sp, #32]
 800a37a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a37e:	f001 f981 	bl	800b684 <__locale_ctype_ptr_l>
 800a382:	4420      	add	r0, r4
 800a384:	7843      	ldrb	r3, [r0, #1]
 800a386:	f013 0308 	ands.w	r3, r3, #8
 800a38a:	d132      	bne.n	800a3f2 <_strtol_l.isra.0+0x8a>
 800a38c:	2c2d      	cmp	r4, #45	; 0x2d
 800a38e:	d132      	bne.n	800a3f6 <_strtol_l.isra.0+0x8e>
 800a390:	787c      	ldrb	r4, [r7, #1]
 800a392:	1cbd      	adds	r5, r7, #2
 800a394:	2201      	movs	r2, #1
 800a396:	2e00      	cmp	r6, #0
 800a398:	d05d      	beq.n	800a456 <_strtol_l.isra.0+0xee>
 800a39a:	2e10      	cmp	r6, #16
 800a39c:	d109      	bne.n	800a3b2 <_strtol_l.isra.0+0x4a>
 800a39e:	2c30      	cmp	r4, #48	; 0x30
 800a3a0:	d107      	bne.n	800a3b2 <_strtol_l.isra.0+0x4a>
 800a3a2:	782b      	ldrb	r3, [r5, #0]
 800a3a4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a3a8:	2b58      	cmp	r3, #88	; 0x58
 800a3aa:	d14f      	bne.n	800a44c <_strtol_l.isra.0+0xe4>
 800a3ac:	786c      	ldrb	r4, [r5, #1]
 800a3ae:	2610      	movs	r6, #16
 800a3b0:	3502      	adds	r5, #2
 800a3b2:	2a00      	cmp	r2, #0
 800a3b4:	bf14      	ite	ne
 800a3b6:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800a3ba:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800a3be:	2700      	movs	r7, #0
 800a3c0:	fbb1 fcf6 	udiv	ip, r1, r6
 800a3c4:	4638      	mov	r0, r7
 800a3c6:	fb06 1e1c 	mls	lr, r6, ip, r1
 800a3ca:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800a3ce:	2b09      	cmp	r3, #9
 800a3d0:	d817      	bhi.n	800a402 <_strtol_l.isra.0+0x9a>
 800a3d2:	461c      	mov	r4, r3
 800a3d4:	42a6      	cmp	r6, r4
 800a3d6:	dd23      	ble.n	800a420 <_strtol_l.isra.0+0xb8>
 800a3d8:	1c7b      	adds	r3, r7, #1
 800a3da:	d007      	beq.n	800a3ec <_strtol_l.isra.0+0x84>
 800a3dc:	4584      	cmp	ip, r0
 800a3de:	d31c      	bcc.n	800a41a <_strtol_l.isra.0+0xb2>
 800a3e0:	d101      	bne.n	800a3e6 <_strtol_l.isra.0+0x7e>
 800a3e2:	45a6      	cmp	lr, r4
 800a3e4:	db19      	blt.n	800a41a <_strtol_l.isra.0+0xb2>
 800a3e6:	fb00 4006 	mla	r0, r0, r6, r4
 800a3ea:	2701      	movs	r7, #1
 800a3ec:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a3f0:	e7eb      	b.n	800a3ca <_strtol_l.isra.0+0x62>
 800a3f2:	462f      	mov	r7, r5
 800a3f4:	e7bf      	b.n	800a376 <_strtol_l.isra.0+0xe>
 800a3f6:	2c2b      	cmp	r4, #43	; 0x2b
 800a3f8:	bf04      	itt	eq
 800a3fa:	1cbd      	addeq	r5, r7, #2
 800a3fc:	787c      	ldrbeq	r4, [r7, #1]
 800a3fe:	461a      	mov	r2, r3
 800a400:	e7c9      	b.n	800a396 <_strtol_l.isra.0+0x2e>
 800a402:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800a406:	2b19      	cmp	r3, #25
 800a408:	d801      	bhi.n	800a40e <_strtol_l.isra.0+0xa6>
 800a40a:	3c37      	subs	r4, #55	; 0x37
 800a40c:	e7e2      	b.n	800a3d4 <_strtol_l.isra.0+0x6c>
 800a40e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800a412:	2b19      	cmp	r3, #25
 800a414:	d804      	bhi.n	800a420 <_strtol_l.isra.0+0xb8>
 800a416:	3c57      	subs	r4, #87	; 0x57
 800a418:	e7dc      	b.n	800a3d4 <_strtol_l.isra.0+0x6c>
 800a41a:	f04f 37ff 	mov.w	r7, #4294967295
 800a41e:	e7e5      	b.n	800a3ec <_strtol_l.isra.0+0x84>
 800a420:	1c7b      	adds	r3, r7, #1
 800a422:	d108      	bne.n	800a436 <_strtol_l.isra.0+0xce>
 800a424:	2322      	movs	r3, #34	; 0x22
 800a426:	f8c8 3000 	str.w	r3, [r8]
 800a42a:	4608      	mov	r0, r1
 800a42c:	f1ba 0f00 	cmp.w	sl, #0
 800a430:	d107      	bne.n	800a442 <_strtol_l.isra.0+0xda>
 800a432:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a436:	b102      	cbz	r2, 800a43a <_strtol_l.isra.0+0xd2>
 800a438:	4240      	negs	r0, r0
 800a43a:	f1ba 0f00 	cmp.w	sl, #0
 800a43e:	d0f8      	beq.n	800a432 <_strtol_l.isra.0+0xca>
 800a440:	b10f      	cbz	r7, 800a446 <_strtol_l.isra.0+0xde>
 800a442:	f105 39ff 	add.w	r9, r5, #4294967295
 800a446:	f8ca 9000 	str.w	r9, [sl]
 800a44a:	e7f2      	b.n	800a432 <_strtol_l.isra.0+0xca>
 800a44c:	2430      	movs	r4, #48	; 0x30
 800a44e:	2e00      	cmp	r6, #0
 800a450:	d1af      	bne.n	800a3b2 <_strtol_l.isra.0+0x4a>
 800a452:	2608      	movs	r6, #8
 800a454:	e7ad      	b.n	800a3b2 <_strtol_l.isra.0+0x4a>
 800a456:	2c30      	cmp	r4, #48	; 0x30
 800a458:	d0a3      	beq.n	800a3a2 <_strtol_l.isra.0+0x3a>
 800a45a:	260a      	movs	r6, #10
 800a45c:	e7a9      	b.n	800a3b2 <_strtol_l.isra.0+0x4a>
	...

0800a460 <_strtol_r>:
 800a460:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a462:	4c06      	ldr	r4, [pc, #24]	; (800a47c <_strtol_r+0x1c>)
 800a464:	4d06      	ldr	r5, [pc, #24]	; (800a480 <_strtol_r+0x20>)
 800a466:	6824      	ldr	r4, [r4, #0]
 800a468:	6a24      	ldr	r4, [r4, #32]
 800a46a:	2c00      	cmp	r4, #0
 800a46c:	bf08      	it	eq
 800a46e:	462c      	moveq	r4, r5
 800a470:	9400      	str	r4, [sp, #0]
 800a472:	f7ff ff79 	bl	800a368 <_strtol_l.isra.0>
 800a476:	b003      	add	sp, #12
 800a478:	bd30      	pop	{r4, r5, pc}
 800a47a:	bf00      	nop
 800a47c:	20000020 	.word	0x20000020
 800a480:	20000084 	.word	0x20000084

0800a484 <quorem>:
 800a484:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a488:	6903      	ldr	r3, [r0, #16]
 800a48a:	690c      	ldr	r4, [r1, #16]
 800a48c:	42a3      	cmp	r3, r4
 800a48e:	4680      	mov	r8, r0
 800a490:	f2c0 8082 	blt.w	800a598 <quorem+0x114>
 800a494:	3c01      	subs	r4, #1
 800a496:	f101 0714 	add.w	r7, r1, #20
 800a49a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800a49e:	f100 0614 	add.w	r6, r0, #20
 800a4a2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800a4a6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800a4aa:	eb06 030c 	add.w	r3, r6, ip
 800a4ae:	3501      	adds	r5, #1
 800a4b0:	eb07 090c 	add.w	r9, r7, ip
 800a4b4:	9301      	str	r3, [sp, #4]
 800a4b6:	fbb0 f5f5 	udiv	r5, r0, r5
 800a4ba:	b395      	cbz	r5, 800a522 <quorem+0x9e>
 800a4bc:	f04f 0a00 	mov.w	sl, #0
 800a4c0:	4638      	mov	r0, r7
 800a4c2:	46b6      	mov	lr, r6
 800a4c4:	46d3      	mov	fp, sl
 800a4c6:	f850 2b04 	ldr.w	r2, [r0], #4
 800a4ca:	b293      	uxth	r3, r2
 800a4cc:	fb05 a303 	mla	r3, r5, r3, sl
 800a4d0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a4d4:	b29b      	uxth	r3, r3
 800a4d6:	ebab 0303 	sub.w	r3, fp, r3
 800a4da:	0c12      	lsrs	r2, r2, #16
 800a4dc:	f8de b000 	ldr.w	fp, [lr]
 800a4e0:	fb05 a202 	mla	r2, r5, r2, sl
 800a4e4:	fa13 f38b 	uxtah	r3, r3, fp
 800a4e8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800a4ec:	fa1f fb82 	uxth.w	fp, r2
 800a4f0:	f8de 2000 	ldr.w	r2, [lr]
 800a4f4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800a4f8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a4fc:	b29b      	uxth	r3, r3
 800a4fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a502:	4581      	cmp	r9, r0
 800a504:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800a508:	f84e 3b04 	str.w	r3, [lr], #4
 800a50c:	d2db      	bcs.n	800a4c6 <quorem+0x42>
 800a50e:	f856 300c 	ldr.w	r3, [r6, ip]
 800a512:	b933      	cbnz	r3, 800a522 <quorem+0x9e>
 800a514:	9b01      	ldr	r3, [sp, #4]
 800a516:	3b04      	subs	r3, #4
 800a518:	429e      	cmp	r6, r3
 800a51a:	461a      	mov	r2, r3
 800a51c:	d330      	bcc.n	800a580 <quorem+0xfc>
 800a51e:	f8c8 4010 	str.w	r4, [r8, #16]
 800a522:	4640      	mov	r0, r8
 800a524:	f001 fb30 	bl	800bb88 <__mcmp>
 800a528:	2800      	cmp	r0, #0
 800a52a:	db25      	blt.n	800a578 <quorem+0xf4>
 800a52c:	3501      	adds	r5, #1
 800a52e:	4630      	mov	r0, r6
 800a530:	f04f 0c00 	mov.w	ip, #0
 800a534:	f857 2b04 	ldr.w	r2, [r7], #4
 800a538:	f8d0 e000 	ldr.w	lr, [r0]
 800a53c:	b293      	uxth	r3, r2
 800a53e:	ebac 0303 	sub.w	r3, ip, r3
 800a542:	0c12      	lsrs	r2, r2, #16
 800a544:	fa13 f38e 	uxtah	r3, r3, lr
 800a548:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a54c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a550:	b29b      	uxth	r3, r3
 800a552:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a556:	45b9      	cmp	r9, r7
 800a558:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a55c:	f840 3b04 	str.w	r3, [r0], #4
 800a560:	d2e8      	bcs.n	800a534 <quorem+0xb0>
 800a562:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800a566:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800a56a:	b92a      	cbnz	r2, 800a578 <quorem+0xf4>
 800a56c:	3b04      	subs	r3, #4
 800a56e:	429e      	cmp	r6, r3
 800a570:	461a      	mov	r2, r3
 800a572:	d30b      	bcc.n	800a58c <quorem+0x108>
 800a574:	f8c8 4010 	str.w	r4, [r8, #16]
 800a578:	4628      	mov	r0, r5
 800a57a:	b003      	add	sp, #12
 800a57c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a580:	6812      	ldr	r2, [r2, #0]
 800a582:	3b04      	subs	r3, #4
 800a584:	2a00      	cmp	r2, #0
 800a586:	d1ca      	bne.n	800a51e <quorem+0x9a>
 800a588:	3c01      	subs	r4, #1
 800a58a:	e7c5      	b.n	800a518 <quorem+0x94>
 800a58c:	6812      	ldr	r2, [r2, #0]
 800a58e:	3b04      	subs	r3, #4
 800a590:	2a00      	cmp	r2, #0
 800a592:	d1ef      	bne.n	800a574 <quorem+0xf0>
 800a594:	3c01      	subs	r4, #1
 800a596:	e7ea      	b.n	800a56e <quorem+0xea>
 800a598:	2000      	movs	r0, #0
 800a59a:	e7ee      	b.n	800a57a <quorem+0xf6>
 800a59c:	0000      	movs	r0, r0
	...

0800a5a0 <_dtoa_r>:
 800a5a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5a4:	ec57 6b10 	vmov	r6, r7, d0
 800a5a8:	b095      	sub	sp, #84	; 0x54
 800a5aa:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a5ac:	9108      	str	r1, [sp, #32]
 800a5ae:	4604      	mov	r4, r0
 800a5b0:	920a      	str	r2, [sp, #40]	; 0x28
 800a5b2:	9311      	str	r3, [sp, #68]	; 0x44
 800a5b4:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 800a5b8:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800a5bc:	b93d      	cbnz	r5, 800a5ce <_dtoa_r+0x2e>
 800a5be:	2010      	movs	r0, #16
 800a5c0:	f001 f874 	bl	800b6ac <malloc>
 800a5c4:	6260      	str	r0, [r4, #36]	; 0x24
 800a5c6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a5ca:	6005      	str	r5, [r0, #0]
 800a5cc:	60c5      	str	r5, [r0, #12]
 800a5ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a5d0:	6819      	ldr	r1, [r3, #0]
 800a5d2:	b151      	cbz	r1, 800a5ea <_dtoa_r+0x4a>
 800a5d4:	685a      	ldr	r2, [r3, #4]
 800a5d6:	604a      	str	r2, [r1, #4]
 800a5d8:	2301      	movs	r3, #1
 800a5da:	4093      	lsls	r3, r2
 800a5dc:	608b      	str	r3, [r1, #8]
 800a5de:	4620      	mov	r0, r4
 800a5e0:	f001 f8b2 	bl	800b748 <_Bfree>
 800a5e4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a5e6:	2200      	movs	r2, #0
 800a5e8:	601a      	str	r2, [r3, #0]
 800a5ea:	1e3b      	subs	r3, r7, #0
 800a5ec:	bfb9      	ittee	lt
 800a5ee:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a5f2:	9303      	strlt	r3, [sp, #12]
 800a5f4:	2300      	movge	r3, #0
 800a5f6:	f8c8 3000 	strge.w	r3, [r8]
 800a5fa:	9d03      	ldr	r5, [sp, #12]
 800a5fc:	4bac      	ldr	r3, [pc, #688]	; (800a8b0 <_dtoa_r+0x310>)
 800a5fe:	bfbc      	itt	lt
 800a600:	2201      	movlt	r2, #1
 800a602:	f8c8 2000 	strlt.w	r2, [r8]
 800a606:	43ab      	bics	r3, r5
 800a608:	d11b      	bne.n	800a642 <_dtoa_r+0xa2>
 800a60a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a60c:	f242 730f 	movw	r3, #9999	; 0x270f
 800a610:	6013      	str	r3, [r2, #0]
 800a612:	9b02      	ldr	r3, [sp, #8]
 800a614:	b923      	cbnz	r3, 800a620 <_dtoa_r+0x80>
 800a616:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800a61a:	2d00      	cmp	r5, #0
 800a61c:	f000 84dd 	beq.w	800afda <_dtoa_r+0xa3a>
 800a620:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a622:	b953      	cbnz	r3, 800a63a <_dtoa_r+0x9a>
 800a624:	4ba3      	ldr	r3, [pc, #652]	; (800a8b4 <_dtoa_r+0x314>)
 800a626:	e020      	b.n	800a66a <_dtoa_r+0xca>
 800a628:	4ba3      	ldr	r3, [pc, #652]	; (800a8b8 <_dtoa_r+0x318>)
 800a62a:	9304      	str	r3, [sp, #16]
 800a62c:	3308      	adds	r3, #8
 800a62e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800a630:	6013      	str	r3, [r2, #0]
 800a632:	9804      	ldr	r0, [sp, #16]
 800a634:	b015      	add	sp, #84	; 0x54
 800a636:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a63a:	4b9e      	ldr	r3, [pc, #632]	; (800a8b4 <_dtoa_r+0x314>)
 800a63c:	9304      	str	r3, [sp, #16]
 800a63e:	3303      	adds	r3, #3
 800a640:	e7f5      	b.n	800a62e <_dtoa_r+0x8e>
 800a642:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a646:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a64a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a64e:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a652:	d10c      	bne.n	800a66e <_dtoa_r+0xce>
 800a654:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a656:	2301      	movs	r3, #1
 800a658:	6013      	str	r3, [r2, #0]
 800a65a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	f000 84b9 	beq.w	800afd4 <_dtoa_r+0xa34>
 800a662:	4b96      	ldr	r3, [pc, #600]	; (800a8bc <_dtoa_r+0x31c>)
 800a664:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800a666:	6013      	str	r3, [r2, #0]
 800a668:	3b01      	subs	r3, #1
 800a66a:	9304      	str	r3, [sp, #16]
 800a66c:	e7e1      	b.n	800a632 <_dtoa_r+0x92>
 800a66e:	a913      	add	r1, sp, #76	; 0x4c
 800a670:	aa12      	add	r2, sp, #72	; 0x48
 800a672:	ed9d 0b04 	vldr	d0, [sp, #16]
 800a676:	4620      	mov	r0, r4
 800a678:	f001 fb74 	bl	800bd64 <__d2b>
 800a67c:	f3c5 560a 	ubfx	r6, r5, #20, #11
 800a680:	9001      	str	r0, [sp, #4]
 800a682:	9912      	ldr	r1, [sp, #72]	; 0x48
 800a684:	2e00      	cmp	r6, #0
 800a686:	d046      	beq.n	800a716 <_dtoa_r+0x176>
 800a688:	9805      	ldr	r0, [sp, #20]
 800a68a:	f3c0 0013 	ubfx	r0, r0, #0, #20
 800a68e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a692:	f040 537f 	orr.w	r3, r0, #1069547520	; 0x3fc00000
 800a696:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a69a:	f2a6 3aff 	subw	sl, r6, #1023	; 0x3ff
 800a69e:	2700      	movs	r7, #0
 800a6a0:	ee07 aa90 	vmov	s15, sl
 800a6a4:	ec43 2b16 	vmov	d6, r2, r3
 800a6a8:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 800a6ac:	ed9f 4b7a 	vldr	d4, [pc, #488]	; 800a898 <_dtoa_r+0x2f8>
 800a6b0:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800a6b4:	ee36 7b47 	vsub.f64	d7, d6, d7
 800a6b8:	ed9f 6b79 	vldr	d6, [pc, #484]	; 800a8a0 <_dtoa_r+0x300>
 800a6bc:	eea7 6b04 	vfma.f64	d6, d7, d4
 800a6c0:	eeb0 7b46 	vmov.f64	d7, d6
 800a6c4:	ed9f 6b78 	vldr	d6, [pc, #480]	; 800a8a8 <_dtoa_r+0x308>
 800a6c8:	eea5 7b06 	vfma.f64	d7, d5, d6
 800a6cc:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800a6d0:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800a6d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6d8:	ee16 ba90 	vmov	fp, s13
 800a6dc:	d508      	bpl.n	800a6f0 <_dtoa_r+0x150>
 800a6de:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800a6e2:	eeb4 6b47 	vcmp.f64	d6, d7
 800a6e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6ea:	bf18      	it	ne
 800a6ec:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800a6f0:	f1bb 0f16 	cmp.w	fp, #22
 800a6f4:	d834      	bhi.n	800a760 <_dtoa_r+0x1c0>
 800a6f6:	4b72      	ldr	r3, [pc, #456]	; (800a8c0 <_dtoa_r+0x320>)
 800a6f8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a6fc:	ed93 7b00 	vldr	d7, [r3]
 800a700:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a704:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800a708:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a70c:	dd01      	ble.n	800a712 <_dtoa_r+0x172>
 800a70e:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a712:	2300      	movs	r3, #0
 800a714:	e025      	b.n	800a762 <_dtoa_r+0x1c2>
 800a716:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a718:	eb01 0a03 	add.w	sl, r1, r3
 800a71c:	f20a 4332 	addw	r3, sl, #1074	; 0x432
 800a720:	2b20      	cmp	r3, #32
 800a722:	dd17      	ble.n	800a754 <_dtoa_r+0x1b4>
 800a724:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800a728:	9a02      	ldr	r2, [sp, #8]
 800a72a:	409d      	lsls	r5, r3
 800a72c:	f20a 4312 	addw	r3, sl, #1042	; 0x412
 800a730:	fa22 f303 	lsr.w	r3, r2, r3
 800a734:	432b      	orrs	r3, r5
 800a736:	ee07 3a90 	vmov	s15, r3
 800a73a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800a73e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a742:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a746:	9805      	ldr	r0, [sp, #20]
 800a748:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a74c:	2701      	movs	r7, #1
 800a74e:	f1a0 73f8 	sub.w	r3, r0, #32505856	; 0x1f00000
 800a752:	e7a5      	b.n	800a6a0 <_dtoa_r+0x100>
 800a754:	9a02      	ldr	r2, [sp, #8]
 800a756:	f1c3 0320 	rsb	r3, r3, #32
 800a75a:	fa02 f303 	lsl.w	r3, r2, r3
 800a75e:	e7ea      	b.n	800a736 <_dtoa_r+0x196>
 800a760:	2301      	movs	r3, #1
 800a762:	eba1 0a0a 	sub.w	sl, r1, sl
 800a766:	9310      	str	r3, [sp, #64]	; 0x40
 800a768:	f1ba 0301 	subs.w	r3, sl, #1
 800a76c:	9307      	str	r3, [sp, #28]
 800a76e:	bf43      	ittte	mi
 800a770:	2300      	movmi	r3, #0
 800a772:	f1ca 0a01 	rsbmi	sl, sl, #1
 800a776:	9307      	strmi	r3, [sp, #28]
 800a778:	f04f 0a00 	movpl.w	sl, #0
 800a77c:	f1bb 0f00 	cmp.w	fp, #0
 800a780:	db19      	blt.n	800a7b6 <_dtoa_r+0x216>
 800a782:	9b07      	ldr	r3, [sp, #28]
 800a784:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800a788:	445b      	add	r3, fp
 800a78a:	9307      	str	r3, [sp, #28]
 800a78c:	f04f 0800 	mov.w	r8, #0
 800a790:	9b08      	ldr	r3, [sp, #32]
 800a792:	2b09      	cmp	r3, #9
 800a794:	d866      	bhi.n	800a864 <_dtoa_r+0x2c4>
 800a796:	2b05      	cmp	r3, #5
 800a798:	bfc4      	itt	gt
 800a79a:	3b04      	subgt	r3, #4
 800a79c:	9308      	strgt	r3, [sp, #32]
 800a79e:	9b08      	ldr	r3, [sp, #32]
 800a7a0:	f1a3 0302 	sub.w	r3, r3, #2
 800a7a4:	bfcc      	ite	gt
 800a7a6:	2500      	movgt	r5, #0
 800a7a8:	2501      	movle	r5, #1
 800a7aa:	2b03      	cmp	r3, #3
 800a7ac:	d866      	bhi.n	800a87c <_dtoa_r+0x2dc>
 800a7ae:	e8df f003 	tbb	[pc, r3]
 800a7b2:	5755      	.short	0x5755
 800a7b4:	4909      	.short	0x4909
 800a7b6:	2300      	movs	r3, #0
 800a7b8:	ebaa 0a0b 	sub.w	sl, sl, fp
 800a7bc:	f1cb 0800 	rsb	r8, fp, #0
 800a7c0:	930b      	str	r3, [sp, #44]	; 0x2c
 800a7c2:	e7e5      	b.n	800a790 <_dtoa_r+0x1f0>
 800a7c4:	2301      	movs	r3, #1
 800a7c6:	9309      	str	r3, [sp, #36]	; 0x24
 800a7c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	dd59      	ble.n	800a882 <_dtoa_r+0x2e2>
 800a7ce:	9306      	str	r3, [sp, #24]
 800a7d0:	4699      	mov	r9, r3
 800a7d2:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a7d4:	2200      	movs	r2, #0
 800a7d6:	6072      	str	r2, [r6, #4]
 800a7d8:	2204      	movs	r2, #4
 800a7da:	f102 0014 	add.w	r0, r2, #20
 800a7de:	4298      	cmp	r0, r3
 800a7e0:	6871      	ldr	r1, [r6, #4]
 800a7e2:	d953      	bls.n	800a88c <_dtoa_r+0x2ec>
 800a7e4:	4620      	mov	r0, r4
 800a7e6:	f000 ff7b 	bl	800b6e0 <_Balloc>
 800a7ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a7ec:	6030      	str	r0, [r6, #0]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	9304      	str	r3, [sp, #16]
 800a7f2:	f1b9 0f0e 	cmp.w	r9, #14
 800a7f6:	f200 80c2 	bhi.w	800a97e <_dtoa_r+0x3de>
 800a7fa:	2d00      	cmp	r5, #0
 800a7fc:	f000 80bf 	beq.w	800a97e <_dtoa_r+0x3de>
 800a800:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a804:	f1bb 0f00 	cmp.w	fp, #0
 800a808:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 800a80c:	f340 80e6 	ble.w	800a9dc <_dtoa_r+0x43c>
 800a810:	4a2b      	ldr	r2, [pc, #172]	; (800a8c0 <_dtoa_r+0x320>)
 800a812:	f00b 030f 	and.w	r3, fp, #15
 800a816:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a81a:	ed93 7b00 	vldr	d7, [r3]
 800a81e:	ea4f 132b 	mov.w	r3, fp, asr #4
 800a822:	06da      	lsls	r2, r3, #27
 800a824:	f140 80d8 	bpl.w	800a9d8 <_dtoa_r+0x438>
 800a828:	4a26      	ldr	r2, [pc, #152]	; (800a8c4 <_dtoa_r+0x324>)
 800a82a:	ed9d 5b0e 	vldr	d5, [sp, #56]	; 0x38
 800a82e:	ed92 6b08 	vldr	d6, [r2, #32]
 800a832:	ee85 6b06 	vdiv.f64	d6, d5, d6
 800a836:	ed8d 6b02 	vstr	d6, [sp, #8]
 800a83a:	f003 030f 	and.w	r3, r3, #15
 800a83e:	2203      	movs	r2, #3
 800a840:	4920      	ldr	r1, [pc, #128]	; (800a8c4 <_dtoa_r+0x324>)
 800a842:	e04a      	b.n	800a8da <_dtoa_r+0x33a>
 800a844:	2301      	movs	r3, #1
 800a846:	9309      	str	r3, [sp, #36]	; 0x24
 800a848:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a84a:	445b      	add	r3, fp
 800a84c:	f103 0901 	add.w	r9, r3, #1
 800a850:	9306      	str	r3, [sp, #24]
 800a852:	464b      	mov	r3, r9
 800a854:	2b01      	cmp	r3, #1
 800a856:	bfb8      	it	lt
 800a858:	2301      	movlt	r3, #1
 800a85a:	e7ba      	b.n	800a7d2 <_dtoa_r+0x232>
 800a85c:	2300      	movs	r3, #0
 800a85e:	e7b2      	b.n	800a7c6 <_dtoa_r+0x226>
 800a860:	2300      	movs	r3, #0
 800a862:	e7f0      	b.n	800a846 <_dtoa_r+0x2a6>
 800a864:	2501      	movs	r5, #1
 800a866:	2300      	movs	r3, #0
 800a868:	e9cd 3508 	strd	r3, r5, [sp, #32]
 800a86c:	f04f 33ff 	mov.w	r3, #4294967295
 800a870:	9306      	str	r3, [sp, #24]
 800a872:	4699      	mov	r9, r3
 800a874:	2200      	movs	r2, #0
 800a876:	2312      	movs	r3, #18
 800a878:	920a      	str	r2, [sp, #40]	; 0x28
 800a87a:	e7aa      	b.n	800a7d2 <_dtoa_r+0x232>
 800a87c:	2301      	movs	r3, #1
 800a87e:	9309      	str	r3, [sp, #36]	; 0x24
 800a880:	e7f4      	b.n	800a86c <_dtoa_r+0x2cc>
 800a882:	2301      	movs	r3, #1
 800a884:	9306      	str	r3, [sp, #24]
 800a886:	4699      	mov	r9, r3
 800a888:	461a      	mov	r2, r3
 800a88a:	e7f5      	b.n	800a878 <_dtoa_r+0x2d8>
 800a88c:	3101      	adds	r1, #1
 800a88e:	6071      	str	r1, [r6, #4]
 800a890:	0052      	lsls	r2, r2, #1
 800a892:	e7a2      	b.n	800a7da <_dtoa_r+0x23a>
 800a894:	f3af 8000 	nop.w
 800a898:	636f4361 	.word	0x636f4361
 800a89c:	3fd287a7 	.word	0x3fd287a7
 800a8a0:	8b60c8b3 	.word	0x8b60c8b3
 800a8a4:	3fc68a28 	.word	0x3fc68a28
 800a8a8:	509f79fb 	.word	0x509f79fb
 800a8ac:	3fd34413 	.word	0x3fd34413
 800a8b0:	7ff00000 	.word	0x7ff00000
 800a8b4:	0800c4c9 	.word	0x0800c4c9
 800a8b8:	0800c4c0 	.word	0x0800c4c0
 800a8bc:	0800c445 	.word	0x0800c445
 800a8c0:	0800c568 	.word	0x0800c568
 800a8c4:	0800c540 	.word	0x0800c540
 800a8c8:	07de      	lsls	r6, r3, #31
 800a8ca:	d504      	bpl.n	800a8d6 <_dtoa_r+0x336>
 800a8cc:	ed91 6b00 	vldr	d6, [r1]
 800a8d0:	3201      	adds	r2, #1
 800a8d2:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a8d6:	105b      	asrs	r3, r3, #1
 800a8d8:	3108      	adds	r1, #8
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d1f4      	bne.n	800a8c8 <_dtoa_r+0x328>
 800a8de:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a8e2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a8e6:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a8ea:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	f000 80a7 	beq.w	800aa40 <_dtoa_r+0x4a0>
 800a8f2:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800a8f6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a8fa:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800a8fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a902:	f140 809d 	bpl.w	800aa40 <_dtoa_r+0x4a0>
 800a906:	f1b9 0f00 	cmp.w	r9, #0
 800a90a:	f000 8099 	beq.w	800aa40 <_dtoa_r+0x4a0>
 800a90e:	9b06      	ldr	r3, [sp, #24]
 800a910:	2b00      	cmp	r3, #0
 800a912:	dd30      	ble.n	800a976 <_dtoa_r+0x3d6>
 800a914:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800a918:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a91c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a920:	9d06      	ldr	r5, [sp, #24]
 800a922:	f10b 33ff 	add.w	r3, fp, #4294967295
 800a926:	3201      	adds	r2, #1
 800a928:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a92c:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800a930:	ee07 2a90 	vmov	s15, r2
 800a934:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800a938:	eea7 5b06 	vfma.f64	d5, d7, d6
 800a93c:	ed8d 5b02 	vstr	d5, [sp, #8]
 800a940:	9a03      	ldr	r2, [sp, #12]
 800a942:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a946:	f1a2 7150 	sub.w	r1, r2, #54525952	; 0x3400000
 800a94a:	2d00      	cmp	r5, #0
 800a94c:	d17b      	bne.n	800aa46 <_dtoa_r+0x4a6>
 800a94e:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800a952:	ee36 6b47 	vsub.f64	d6, d6, d7
 800a956:	ec41 0b17 	vmov	d7, r0, r1
 800a95a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a95e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a962:	f300 8253 	bgt.w	800ae0c <_dtoa_r+0x86c>
 800a966:	eeb1 7b47 	vneg.f64	d7, d7
 800a96a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a96e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a972:	f100 8249 	bmi.w	800ae08 <_dtoa_r+0x868>
 800a976:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800a97a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a97e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a980:	2b00      	cmp	r3, #0
 800a982:	f2c0 8119 	blt.w	800abb8 <_dtoa_r+0x618>
 800a986:	f1bb 0f0e 	cmp.w	fp, #14
 800a98a:	f300 8115 	bgt.w	800abb8 <_dtoa_r+0x618>
 800a98e:	4bc3      	ldr	r3, [pc, #780]	; (800ac9c <_dtoa_r+0x6fc>)
 800a990:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a994:	ed93 6b00 	vldr	d6, [r3]
 800a998:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	f280 80ba 	bge.w	800ab14 <_dtoa_r+0x574>
 800a9a0:	f1b9 0f00 	cmp.w	r9, #0
 800a9a4:	f300 80b6 	bgt.w	800ab14 <_dtoa_r+0x574>
 800a9a8:	f040 822d 	bne.w	800ae06 <_dtoa_r+0x866>
 800a9ac:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800a9b0:	ee26 6b07 	vmul.f64	d6, d6, d7
 800a9b4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a9b8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a9bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a9c0:	464d      	mov	r5, r9
 800a9c2:	464f      	mov	r7, r9
 800a9c4:	f280 8204 	bge.w	800add0 <_dtoa_r+0x830>
 800a9c8:	9b04      	ldr	r3, [sp, #16]
 800a9ca:	9a04      	ldr	r2, [sp, #16]
 800a9cc:	1c5e      	adds	r6, r3, #1
 800a9ce:	2331      	movs	r3, #49	; 0x31
 800a9d0:	7013      	strb	r3, [r2, #0]
 800a9d2:	f10b 0b01 	add.w	fp, fp, #1
 800a9d6:	e1ff      	b.n	800add8 <_dtoa_r+0x838>
 800a9d8:	2202      	movs	r2, #2
 800a9da:	e731      	b.n	800a840 <_dtoa_r+0x2a0>
 800a9dc:	d02e      	beq.n	800aa3c <_dtoa_r+0x49c>
 800a9de:	f1cb 0300 	rsb	r3, fp, #0
 800a9e2:	4aae      	ldr	r2, [pc, #696]	; (800ac9c <_dtoa_r+0x6fc>)
 800a9e4:	f003 010f 	and.w	r1, r3, #15
 800a9e8:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800a9ec:	ed92 7b00 	vldr	d7, [r2]
 800a9f0:	ed9d 6b0e 	vldr	d6, [sp, #56]	; 0x38
 800a9f4:	ee26 7b07 	vmul.f64	d7, d6, d7
 800a9f8:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800a9fc:	e9dd 120c 	ldrd	r1, r2, [sp, #48]	; 0x30
 800aa00:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800aa04:	49a6      	ldr	r1, [pc, #664]	; (800aca0 <_dtoa_r+0x700>)
 800aa06:	111b      	asrs	r3, r3, #4
 800aa08:	2000      	movs	r0, #0
 800aa0a:	2202      	movs	r2, #2
 800aa0c:	b93b      	cbnz	r3, 800aa1e <_dtoa_r+0x47e>
 800aa0e:	2800      	cmp	r0, #0
 800aa10:	f43f af6b 	beq.w	800a8ea <_dtoa_r+0x34a>
 800aa14:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800aa18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aa1c:	e765      	b.n	800a8ea <_dtoa_r+0x34a>
 800aa1e:	07dd      	lsls	r5, r3, #31
 800aa20:	d509      	bpl.n	800aa36 <_dtoa_r+0x496>
 800aa22:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 800aa26:	ed91 7b00 	vldr	d7, [r1]
 800aa2a:	ee26 7b07 	vmul.f64	d7, d6, d7
 800aa2e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800aa32:	3201      	adds	r2, #1
 800aa34:	2001      	movs	r0, #1
 800aa36:	105b      	asrs	r3, r3, #1
 800aa38:	3108      	adds	r1, #8
 800aa3a:	e7e7      	b.n	800aa0c <_dtoa_r+0x46c>
 800aa3c:	2202      	movs	r2, #2
 800aa3e:	e754      	b.n	800a8ea <_dtoa_r+0x34a>
 800aa40:	465b      	mov	r3, fp
 800aa42:	464d      	mov	r5, r9
 800aa44:	e770      	b.n	800a928 <_dtoa_r+0x388>
 800aa46:	4a95      	ldr	r2, [pc, #596]	; (800ac9c <_dtoa_r+0x6fc>)
 800aa48:	eb02 02c5 	add.w	r2, r2, r5, lsl #3
 800aa4c:	ed12 4b02 	vldr	d4, [r2, #-8]
 800aa50:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aa52:	ec41 0b17 	vmov	d7, r0, r1
 800aa56:	b35a      	cbz	r2, 800aab0 <_dtoa_r+0x510>
 800aa58:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800aa5c:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800aa60:	9e04      	ldr	r6, [sp, #16]
 800aa62:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800aa66:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800aa6a:	ee35 7b47 	vsub.f64	d7, d5, d7
 800aa6e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800aa72:	ee14 2a90 	vmov	r2, s9
 800aa76:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800aa7a:	3230      	adds	r2, #48	; 0x30
 800aa7c:	ee36 6b45 	vsub.f64	d6, d6, d5
 800aa80:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800aa84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa88:	f806 2b01 	strb.w	r2, [r6], #1
 800aa8c:	d43b      	bmi.n	800ab06 <_dtoa_r+0x566>
 800aa8e:	ee32 5b46 	vsub.f64	d5, d2, d6
 800aa92:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800aa96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa9a:	d472      	bmi.n	800ab82 <_dtoa_r+0x5e2>
 800aa9c:	9a04      	ldr	r2, [sp, #16]
 800aa9e:	1ab2      	subs	r2, r6, r2
 800aaa0:	4295      	cmp	r5, r2
 800aaa2:	f77f af68 	ble.w	800a976 <_dtoa_r+0x3d6>
 800aaa6:	ee27 7b03 	vmul.f64	d7, d7, d3
 800aaaa:	ee26 6b03 	vmul.f64	d6, d6, d3
 800aaae:	e7de      	b.n	800aa6e <_dtoa_r+0x4ce>
 800aab0:	9a04      	ldr	r2, [sp, #16]
 800aab2:	ee24 7b07 	vmul.f64	d7, d4, d7
 800aab6:	1956      	adds	r6, r2, r5
 800aab8:	4611      	mov	r1, r2
 800aaba:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800aabe:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800aac2:	ee14 2a90 	vmov	r2, s9
 800aac6:	3230      	adds	r2, #48	; 0x30
 800aac8:	f801 2b01 	strb.w	r2, [r1], #1
 800aacc:	42b1      	cmp	r1, r6
 800aace:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800aad2:	ee36 6b45 	vsub.f64	d6, d6, d5
 800aad6:	d11a      	bne.n	800ab0e <_dtoa_r+0x56e>
 800aad8:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800aadc:	ee37 4b05 	vadd.f64	d4, d7, d5
 800aae0:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800aae4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aae8:	dc4b      	bgt.n	800ab82 <_dtoa_r+0x5e2>
 800aaea:	ee35 7b47 	vsub.f64	d7, d5, d7
 800aaee:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800aaf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aaf6:	f57f af3e 	bpl.w	800a976 <_dtoa_r+0x3d6>
 800aafa:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800aafe:	2a30      	cmp	r2, #48	; 0x30
 800ab00:	f106 31ff 	add.w	r1, r6, #4294967295
 800ab04:	d001      	beq.n	800ab0a <_dtoa_r+0x56a>
 800ab06:	469b      	mov	fp, r3
 800ab08:	e02a      	b.n	800ab60 <_dtoa_r+0x5c0>
 800ab0a:	460e      	mov	r6, r1
 800ab0c:	e7f5      	b.n	800aafa <_dtoa_r+0x55a>
 800ab0e:	ee26 6b03 	vmul.f64	d6, d6, d3
 800ab12:	e7d4      	b.n	800aabe <_dtoa_r+0x51e>
 800ab14:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ab18:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800ab1c:	9e04      	ldr	r6, [sp, #16]
 800ab1e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800ab22:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800ab26:	ee15 3a10 	vmov	r3, s10
 800ab2a:	3330      	adds	r3, #48	; 0x30
 800ab2c:	f806 3b01 	strb.w	r3, [r6], #1
 800ab30:	9b04      	ldr	r3, [sp, #16]
 800ab32:	1af3      	subs	r3, r6, r3
 800ab34:	4599      	cmp	r9, r3
 800ab36:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800ab3a:	eea3 7b46 	vfms.f64	d7, d3, d6
 800ab3e:	d133      	bne.n	800aba8 <_dtoa_r+0x608>
 800ab40:	ee37 7b07 	vadd.f64	d7, d7, d7
 800ab44:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800ab48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab4c:	dc18      	bgt.n	800ab80 <_dtoa_r+0x5e0>
 800ab4e:	eeb4 7b46 	vcmp.f64	d7, d6
 800ab52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab56:	d103      	bne.n	800ab60 <_dtoa_r+0x5c0>
 800ab58:	ee15 3a10 	vmov	r3, s10
 800ab5c:	07db      	lsls	r3, r3, #31
 800ab5e:	d40f      	bmi.n	800ab80 <_dtoa_r+0x5e0>
 800ab60:	9901      	ldr	r1, [sp, #4]
 800ab62:	4620      	mov	r0, r4
 800ab64:	f000 fdf0 	bl	800b748 <_Bfree>
 800ab68:	2300      	movs	r3, #0
 800ab6a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ab6c:	7033      	strb	r3, [r6, #0]
 800ab6e:	f10b 0301 	add.w	r3, fp, #1
 800ab72:	6013      	str	r3, [r2, #0]
 800ab74:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	f43f ad5b 	beq.w	800a632 <_dtoa_r+0x92>
 800ab7c:	601e      	str	r6, [r3, #0]
 800ab7e:	e558      	b.n	800a632 <_dtoa_r+0x92>
 800ab80:	465b      	mov	r3, fp
 800ab82:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800ab86:	2939      	cmp	r1, #57	; 0x39
 800ab88:	f106 32ff 	add.w	r2, r6, #4294967295
 800ab8c:	d106      	bne.n	800ab9c <_dtoa_r+0x5fc>
 800ab8e:	9904      	ldr	r1, [sp, #16]
 800ab90:	4291      	cmp	r1, r2
 800ab92:	d107      	bne.n	800aba4 <_dtoa_r+0x604>
 800ab94:	2230      	movs	r2, #48	; 0x30
 800ab96:	700a      	strb	r2, [r1, #0]
 800ab98:	3301      	adds	r3, #1
 800ab9a:	460a      	mov	r2, r1
 800ab9c:	7811      	ldrb	r1, [r2, #0]
 800ab9e:	3101      	adds	r1, #1
 800aba0:	7011      	strb	r1, [r2, #0]
 800aba2:	e7b0      	b.n	800ab06 <_dtoa_r+0x566>
 800aba4:	4616      	mov	r6, r2
 800aba6:	e7ec      	b.n	800ab82 <_dtoa_r+0x5e2>
 800aba8:	ee27 7b04 	vmul.f64	d7, d7, d4
 800abac:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800abb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abb4:	d1b3      	bne.n	800ab1e <_dtoa_r+0x57e>
 800abb6:	e7d3      	b.n	800ab60 <_dtoa_r+0x5c0>
 800abb8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800abba:	2a00      	cmp	r2, #0
 800abbc:	f000 808d 	beq.w	800acda <_dtoa_r+0x73a>
 800abc0:	9a08      	ldr	r2, [sp, #32]
 800abc2:	2a01      	cmp	r2, #1
 800abc4:	dc72      	bgt.n	800acac <_dtoa_r+0x70c>
 800abc6:	2f00      	cmp	r7, #0
 800abc8:	d06c      	beq.n	800aca4 <_dtoa_r+0x704>
 800abca:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800abce:	4645      	mov	r5, r8
 800abd0:	4656      	mov	r6, sl
 800abd2:	9a07      	ldr	r2, [sp, #28]
 800abd4:	2101      	movs	r1, #1
 800abd6:	441a      	add	r2, r3
 800abd8:	4620      	mov	r0, r4
 800abda:	449a      	add	sl, r3
 800abdc:	9207      	str	r2, [sp, #28]
 800abde:	f000 fe91 	bl	800b904 <__i2b>
 800abe2:	4607      	mov	r7, r0
 800abe4:	2e00      	cmp	r6, #0
 800abe6:	dd0b      	ble.n	800ac00 <_dtoa_r+0x660>
 800abe8:	9b07      	ldr	r3, [sp, #28]
 800abea:	2b00      	cmp	r3, #0
 800abec:	dd08      	ble.n	800ac00 <_dtoa_r+0x660>
 800abee:	42b3      	cmp	r3, r6
 800abf0:	9a07      	ldr	r2, [sp, #28]
 800abf2:	bfa8      	it	ge
 800abf4:	4633      	movge	r3, r6
 800abf6:	ebaa 0a03 	sub.w	sl, sl, r3
 800abfa:	1af6      	subs	r6, r6, r3
 800abfc:	1ad3      	subs	r3, r2, r3
 800abfe:	9307      	str	r3, [sp, #28]
 800ac00:	f1b8 0f00 	cmp.w	r8, #0
 800ac04:	d01d      	beq.n	800ac42 <_dtoa_r+0x6a2>
 800ac06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d06a      	beq.n	800ace2 <_dtoa_r+0x742>
 800ac0c:	b18d      	cbz	r5, 800ac32 <_dtoa_r+0x692>
 800ac0e:	4639      	mov	r1, r7
 800ac10:	462a      	mov	r2, r5
 800ac12:	4620      	mov	r0, r4
 800ac14:	f000 ff16 	bl	800ba44 <__pow5mult>
 800ac18:	9a01      	ldr	r2, [sp, #4]
 800ac1a:	4601      	mov	r1, r0
 800ac1c:	4607      	mov	r7, r0
 800ac1e:	4620      	mov	r0, r4
 800ac20:	f000 fe79 	bl	800b916 <__multiply>
 800ac24:	9901      	ldr	r1, [sp, #4]
 800ac26:	900c      	str	r0, [sp, #48]	; 0x30
 800ac28:	4620      	mov	r0, r4
 800ac2a:	f000 fd8d 	bl	800b748 <_Bfree>
 800ac2e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ac30:	9301      	str	r3, [sp, #4]
 800ac32:	ebb8 0205 	subs.w	r2, r8, r5
 800ac36:	d004      	beq.n	800ac42 <_dtoa_r+0x6a2>
 800ac38:	9901      	ldr	r1, [sp, #4]
 800ac3a:	4620      	mov	r0, r4
 800ac3c:	f000 ff02 	bl	800ba44 <__pow5mult>
 800ac40:	9001      	str	r0, [sp, #4]
 800ac42:	2101      	movs	r1, #1
 800ac44:	4620      	mov	r0, r4
 800ac46:	f000 fe5d 	bl	800b904 <__i2b>
 800ac4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ac4c:	4605      	mov	r5, r0
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	f000 81ca 	beq.w	800afe8 <_dtoa_r+0xa48>
 800ac54:	461a      	mov	r2, r3
 800ac56:	4601      	mov	r1, r0
 800ac58:	4620      	mov	r0, r4
 800ac5a:	f000 fef3 	bl	800ba44 <__pow5mult>
 800ac5e:	9b08      	ldr	r3, [sp, #32]
 800ac60:	2b01      	cmp	r3, #1
 800ac62:	4605      	mov	r5, r0
 800ac64:	dc44      	bgt.n	800acf0 <_dtoa_r+0x750>
 800ac66:	9b02      	ldr	r3, [sp, #8]
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d13c      	bne.n	800ace6 <_dtoa_r+0x746>
 800ac6c:	9b03      	ldr	r3, [sp, #12]
 800ac6e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d137      	bne.n	800ace6 <_dtoa_r+0x746>
 800ac76:	9b03      	ldr	r3, [sp, #12]
 800ac78:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ac7c:	0d1b      	lsrs	r3, r3, #20
 800ac7e:	051b      	lsls	r3, r3, #20
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d033      	beq.n	800acec <_dtoa_r+0x74c>
 800ac84:	9b07      	ldr	r3, [sp, #28]
 800ac86:	3301      	adds	r3, #1
 800ac88:	f10a 0a01 	add.w	sl, sl, #1
 800ac8c:	9307      	str	r3, [sp, #28]
 800ac8e:	f04f 0801 	mov.w	r8, #1
 800ac92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ac94:	bb73      	cbnz	r3, 800acf4 <_dtoa_r+0x754>
 800ac96:	2001      	movs	r0, #1
 800ac98:	e034      	b.n	800ad04 <_dtoa_r+0x764>
 800ac9a:	bf00      	nop
 800ac9c:	0800c568 	.word	0x0800c568
 800aca0:	0800c540 	.word	0x0800c540
 800aca4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800aca6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800acaa:	e790      	b.n	800abce <_dtoa_r+0x62e>
 800acac:	f109 35ff 	add.w	r5, r9, #4294967295
 800acb0:	45a8      	cmp	r8, r5
 800acb2:	bfbf      	itttt	lt
 800acb4:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 800acb6:	eba5 0808 	sublt.w	r8, r5, r8
 800acba:	4443      	addlt	r3, r8
 800acbc:	930b      	strlt	r3, [sp, #44]	; 0x2c
 800acbe:	bfb6      	itet	lt
 800acc0:	46a8      	movlt	r8, r5
 800acc2:	eba8 0505 	subge.w	r5, r8, r5
 800acc6:	2500      	movlt	r5, #0
 800acc8:	f1b9 0f00 	cmp.w	r9, #0
 800accc:	bfb9      	ittee	lt
 800acce:	ebaa 0609 	sublt.w	r6, sl, r9
 800acd2:	2300      	movlt	r3, #0
 800acd4:	4656      	movge	r6, sl
 800acd6:	464b      	movge	r3, r9
 800acd8:	e77b      	b.n	800abd2 <_dtoa_r+0x632>
 800acda:	4645      	mov	r5, r8
 800acdc:	4656      	mov	r6, sl
 800acde:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ace0:	e780      	b.n	800abe4 <_dtoa_r+0x644>
 800ace2:	4642      	mov	r2, r8
 800ace4:	e7a8      	b.n	800ac38 <_dtoa_r+0x698>
 800ace6:	f04f 0800 	mov.w	r8, #0
 800acea:	e7d2      	b.n	800ac92 <_dtoa_r+0x6f2>
 800acec:	4698      	mov	r8, r3
 800acee:	e7d0      	b.n	800ac92 <_dtoa_r+0x6f2>
 800acf0:	f04f 0800 	mov.w	r8, #0
 800acf4:	692b      	ldr	r3, [r5, #16]
 800acf6:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800acfa:	6918      	ldr	r0, [r3, #16]
 800acfc:	f000 fdb4 	bl	800b868 <__hi0bits>
 800ad00:	f1c0 0020 	rsb	r0, r0, #32
 800ad04:	9b07      	ldr	r3, [sp, #28]
 800ad06:	4418      	add	r0, r3
 800ad08:	f010 001f 	ands.w	r0, r0, #31
 800ad0c:	d047      	beq.n	800ad9e <_dtoa_r+0x7fe>
 800ad0e:	f1c0 0320 	rsb	r3, r0, #32
 800ad12:	2b04      	cmp	r3, #4
 800ad14:	dd3b      	ble.n	800ad8e <_dtoa_r+0x7ee>
 800ad16:	9b07      	ldr	r3, [sp, #28]
 800ad18:	f1c0 001c 	rsb	r0, r0, #28
 800ad1c:	4482      	add	sl, r0
 800ad1e:	4406      	add	r6, r0
 800ad20:	4403      	add	r3, r0
 800ad22:	9307      	str	r3, [sp, #28]
 800ad24:	f1ba 0f00 	cmp.w	sl, #0
 800ad28:	dd05      	ble.n	800ad36 <_dtoa_r+0x796>
 800ad2a:	4652      	mov	r2, sl
 800ad2c:	9901      	ldr	r1, [sp, #4]
 800ad2e:	4620      	mov	r0, r4
 800ad30:	f000 fed6 	bl	800bae0 <__lshift>
 800ad34:	9001      	str	r0, [sp, #4]
 800ad36:	9b07      	ldr	r3, [sp, #28]
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	dd05      	ble.n	800ad48 <_dtoa_r+0x7a8>
 800ad3c:	4629      	mov	r1, r5
 800ad3e:	461a      	mov	r2, r3
 800ad40:	4620      	mov	r0, r4
 800ad42:	f000 fecd 	bl	800bae0 <__lshift>
 800ad46:	4605      	mov	r5, r0
 800ad48:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ad4a:	b353      	cbz	r3, 800ada2 <_dtoa_r+0x802>
 800ad4c:	4629      	mov	r1, r5
 800ad4e:	9801      	ldr	r0, [sp, #4]
 800ad50:	f000 ff1a 	bl	800bb88 <__mcmp>
 800ad54:	2800      	cmp	r0, #0
 800ad56:	da24      	bge.n	800ada2 <_dtoa_r+0x802>
 800ad58:	2300      	movs	r3, #0
 800ad5a:	220a      	movs	r2, #10
 800ad5c:	9901      	ldr	r1, [sp, #4]
 800ad5e:	4620      	mov	r0, r4
 800ad60:	f000 fd09 	bl	800b776 <__multadd>
 800ad64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad66:	9001      	str	r0, [sp, #4]
 800ad68:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	f000 8142 	beq.w	800aff6 <_dtoa_r+0xa56>
 800ad72:	2300      	movs	r3, #0
 800ad74:	4639      	mov	r1, r7
 800ad76:	220a      	movs	r2, #10
 800ad78:	4620      	mov	r0, r4
 800ad7a:	f000 fcfc 	bl	800b776 <__multadd>
 800ad7e:	9b06      	ldr	r3, [sp, #24]
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	4607      	mov	r7, r0
 800ad84:	dc4b      	bgt.n	800ae1e <_dtoa_r+0x87e>
 800ad86:	9b08      	ldr	r3, [sp, #32]
 800ad88:	2b02      	cmp	r3, #2
 800ad8a:	dd48      	ble.n	800ae1e <_dtoa_r+0x87e>
 800ad8c:	e011      	b.n	800adb2 <_dtoa_r+0x812>
 800ad8e:	d0c9      	beq.n	800ad24 <_dtoa_r+0x784>
 800ad90:	9a07      	ldr	r2, [sp, #28]
 800ad92:	331c      	adds	r3, #28
 800ad94:	441a      	add	r2, r3
 800ad96:	449a      	add	sl, r3
 800ad98:	441e      	add	r6, r3
 800ad9a:	4613      	mov	r3, r2
 800ad9c:	e7c1      	b.n	800ad22 <_dtoa_r+0x782>
 800ad9e:	4603      	mov	r3, r0
 800ada0:	e7f6      	b.n	800ad90 <_dtoa_r+0x7f0>
 800ada2:	f1b9 0f00 	cmp.w	r9, #0
 800ada6:	dc34      	bgt.n	800ae12 <_dtoa_r+0x872>
 800ada8:	9b08      	ldr	r3, [sp, #32]
 800adaa:	2b02      	cmp	r3, #2
 800adac:	dd31      	ble.n	800ae12 <_dtoa_r+0x872>
 800adae:	f8cd 9018 	str.w	r9, [sp, #24]
 800adb2:	9b06      	ldr	r3, [sp, #24]
 800adb4:	b963      	cbnz	r3, 800add0 <_dtoa_r+0x830>
 800adb6:	4629      	mov	r1, r5
 800adb8:	2205      	movs	r2, #5
 800adba:	4620      	mov	r0, r4
 800adbc:	f000 fcdb 	bl	800b776 <__multadd>
 800adc0:	4601      	mov	r1, r0
 800adc2:	4605      	mov	r5, r0
 800adc4:	9801      	ldr	r0, [sp, #4]
 800adc6:	f000 fedf 	bl	800bb88 <__mcmp>
 800adca:	2800      	cmp	r0, #0
 800adcc:	f73f adfc 	bgt.w	800a9c8 <_dtoa_r+0x428>
 800add0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800add2:	9e04      	ldr	r6, [sp, #16]
 800add4:	ea6f 0b03 	mvn.w	fp, r3
 800add8:	f04f 0900 	mov.w	r9, #0
 800addc:	4629      	mov	r1, r5
 800adde:	4620      	mov	r0, r4
 800ade0:	f000 fcb2 	bl	800b748 <_Bfree>
 800ade4:	2f00      	cmp	r7, #0
 800ade6:	f43f aebb 	beq.w	800ab60 <_dtoa_r+0x5c0>
 800adea:	f1b9 0f00 	cmp.w	r9, #0
 800adee:	d005      	beq.n	800adfc <_dtoa_r+0x85c>
 800adf0:	45b9      	cmp	r9, r7
 800adf2:	d003      	beq.n	800adfc <_dtoa_r+0x85c>
 800adf4:	4649      	mov	r1, r9
 800adf6:	4620      	mov	r0, r4
 800adf8:	f000 fca6 	bl	800b748 <_Bfree>
 800adfc:	4639      	mov	r1, r7
 800adfe:	4620      	mov	r0, r4
 800ae00:	f000 fca2 	bl	800b748 <_Bfree>
 800ae04:	e6ac      	b.n	800ab60 <_dtoa_r+0x5c0>
 800ae06:	2500      	movs	r5, #0
 800ae08:	462f      	mov	r7, r5
 800ae0a:	e7e1      	b.n	800add0 <_dtoa_r+0x830>
 800ae0c:	469b      	mov	fp, r3
 800ae0e:	462f      	mov	r7, r5
 800ae10:	e5da      	b.n	800a9c8 <_dtoa_r+0x428>
 800ae12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae14:	f8cd 9018 	str.w	r9, [sp, #24]
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	f000 80f3 	beq.w	800b004 <_dtoa_r+0xa64>
 800ae1e:	2e00      	cmp	r6, #0
 800ae20:	dd05      	ble.n	800ae2e <_dtoa_r+0x88e>
 800ae22:	4639      	mov	r1, r7
 800ae24:	4632      	mov	r2, r6
 800ae26:	4620      	mov	r0, r4
 800ae28:	f000 fe5a 	bl	800bae0 <__lshift>
 800ae2c:	4607      	mov	r7, r0
 800ae2e:	f1b8 0f00 	cmp.w	r8, #0
 800ae32:	d04c      	beq.n	800aece <_dtoa_r+0x92e>
 800ae34:	6879      	ldr	r1, [r7, #4]
 800ae36:	4620      	mov	r0, r4
 800ae38:	f000 fc52 	bl	800b6e0 <_Balloc>
 800ae3c:	693a      	ldr	r2, [r7, #16]
 800ae3e:	3202      	adds	r2, #2
 800ae40:	4606      	mov	r6, r0
 800ae42:	0092      	lsls	r2, r2, #2
 800ae44:	f107 010c 	add.w	r1, r7, #12
 800ae48:	300c      	adds	r0, #12
 800ae4a:	f7fd fe07 	bl	8008a5c <memcpy>
 800ae4e:	2201      	movs	r2, #1
 800ae50:	4631      	mov	r1, r6
 800ae52:	4620      	mov	r0, r4
 800ae54:	f000 fe44 	bl	800bae0 <__lshift>
 800ae58:	9b02      	ldr	r3, [sp, #8]
 800ae5a:	f8dd a010 	ldr.w	sl, [sp, #16]
 800ae5e:	f003 0301 	and.w	r3, r3, #1
 800ae62:	46b9      	mov	r9, r7
 800ae64:	9307      	str	r3, [sp, #28]
 800ae66:	4607      	mov	r7, r0
 800ae68:	4629      	mov	r1, r5
 800ae6a:	9801      	ldr	r0, [sp, #4]
 800ae6c:	f7ff fb0a 	bl	800a484 <quorem>
 800ae70:	4649      	mov	r1, r9
 800ae72:	4606      	mov	r6, r0
 800ae74:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800ae78:	9801      	ldr	r0, [sp, #4]
 800ae7a:	f000 fe85 	bl	800bb88 <__mcmp>
 800ae7e:	463a      	mov	r2, r7
 800ae80:	9002      	str	r0, [sp, #8]
 800ae82:	4629      	mov	r1, r5
 800ae84:	4620      	mov	r0, r4
 800ae86:	f000 fe99 	bl	800bbbc <__mdiff>
 800ae8a:	68c3      	ldr	r3, [r0, #12]
 800ae8c:	4602      	mov	r2, r0
 800ae8e:	bb03      	cbnz	r3, 800aed2 <_dtoa_r+0x932>
 800ae90:	4601      	mov	r1, r0
 800ae92:	9009      	str	r0, [sp, #36]	; 0x24
 800ae94:	9801      	ldr	r0, [sp, #4]
 800ae96:	f000 fe77 	bl	800bb88 <__mcmp>
 800ae9a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ae9c:	4603      	mov	r3, r0
 800ae9e:	4611      	mov	r1, r2
 800aea0:	4620      	mov	r0, r4
 800aea2:	9309      	str	r3, [sp, #36]	; 0x24
 800aea4:	f000 fc50 	bl	800b748 <_Bfree>
 800aea8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aeaa:	b9a3      	cbnz	r3, 800aed6 <_dtoa_r+0x936>
 800aeac:	9a08      	ldr	r2, [sp, #32]
 800aeae:	b992      	cbnz	r2, 800aed6 <_dtoa_r+0x936>
 800aeb0:	9a07      	ldr	r2, [sp, #28]
 800aeb2:	b982      	cbnz	r2, 800aed6 <_dtoa_r+0x936>
 800aeb4:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800aeb8:	d029      	beq.n	800af0e <_dtoa_r+0x96e>
 800aeba:	9b02      	ldr	r3, [sp, #8]
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	dd01      	ble.n	800aec4 <_dtoa_r+0x924>
 800aec0:	f106 0831 	add.w	r8, r6, #49	; 0x31
 800aec4:	f10a 0601 	add.w	r6, sl, #1
 800aec8:	f88a 8000 	strb.w	r8, [sl]
 800aecc:	e786      	b.n	800addc <_dtoa_r+0x83c>
 800aece:	4638      	mov	r0, r7
 800aed0:	e7c2      	b.n	800ae58 <_dtoa_r+0x8b8>
 800aed2:	2301      	movs	r3, #1
 800aed4:	e7e3      	b.n	800ae9e <_dtoa_r+0x8fe>
 800aed6:	9a02      	ldr	r2, [sp, #8]
 800aed8:	2a00      	cmp	r2, #0
 800aeda:	db04      	blt.n	800aee6 <_dtoa_r+0x946>
 800aedc:	d124      	bne.n	800af28 <_dtoa_r+0x988>
 800aede:	9a08      	ldr	r2, [sp, #32]
 800aee0:	bb12      	cbnz	r2, 800af28 <_dtoa_r+0x988>
 800aee2:	9a07      	ldr	r2, [sp, #28]
 800aee4:	bb02      	cbnz	r2, 800af28 <_dtoa_r+0x988>
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	ddec      	ble.n	800aec4 <_dtoa_r+0x924>
 800aeea:	2201      	movs	r2, #1
 800aeec:	9901      	ldr	r1, [sp, #4]
 800aeee:	4620      	mov	r0, r4
 800aef0:	f000 fdf6 	bl	800bae0 <__lshift>
 800aef4:	4629      	mov	r1, r5
 800aef6:	9001      	str	r0, [sp, #4]
 800aef8:	f000 fe46 	bl	800bb88 <__mcmp>
 800aefc:	2800      	cmp	r0, #0
 800aefe:	dc03      	bgt.n	800af08 <_dtoa_r+0x968>
 800af00:	d1e0      	bne.n	800aec4 <_dtoa_r+0x924>
 800af02:	f018 0f01 	tst.w	r8, #1
 800af06:	d0dd      	beq.n	800aec4 <_dtoa_r+0x924>
 800af08:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800af0c:	d1d8      	bne.n	800aec0 <_dtoa_r+0x920>
 800af0e:	2339      	movs	r3, #57	; 0x39
 800af10:	f10a 0601 	add.w	r6, sl, #1
 800af14:	f88a 3000 	strb.w	r3, [sl]
 800af18:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800af1c:	2b39      	cmp	r3, #57	; 0x39
 800af1e:	f106 32ff 	add.w	r2, r6, #4294967295
 800af22:	d04c      	beq.n	800afbe <_dtoa_r+0xa1e>
 800af24:	3301      	adds	r3, #1
 800af26:	e051      	b.n	800afcc <_dtoa_r+0xa2c>
 800af28:	2b00      	cmp	r3, #0
 800af2a:	f10a 0601 	add.w	r6, sl, #1
 800af2e:	dd05      	ble.n	800af3c <_dtoa_r+0x99c>
 800af30:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800af34:	d0eb      	beq.n	800af0e <_dtoa_r+0x96e>
 800af36:	f108 0801 	add.w	r8, r8, #1
 800af3a:	e7c5      	b.n	800aec8 <_dtoa_r+0x928>
 800af3c:	9b04      	ldr	r3, [sp, #16]
 800af3e:	9a06      	ldr	r2, [sp, #24]
 800af40:	f806 8c01 	strb.w	r8, [r6, #-1]
 800af44:	1af3      	subs	r3, r6, r3
 800af46:	4293      	cmp	r3, r2
 800af48:	d021      	beq.n	800af8e <_dtoa_r+0x9ee>
 800af4a:	2300      	movs	r3, #0
 800af4c:	220a      	movs	r2, #10
 800af4e:	9901      	ldr	r1, [sp, #4]
 800af50:	4620      	mov	r0, r4
 800af52:	f000 fc10 	bl	800b776 <__multadd>
 800af56:	45b9      	cmp	r9, r7
 800af58:	9001      	str	r0, [sp, #4]
 800af5a:	f04f 0300 	mov.w	r3, #0
 800af5e:	f04f 020a 	mov.w	r2, #10
 800af62:	4649      	mov	r1, r9
 800af64:	4620      	mov	r0, r4
 800af66:	d105      	bne.n	800af74 <_dtoa_r+0x9d4>
 800af68:	f000 fc05 	bl	800b776 <__multadd>
 800af6c:	4681      	mov	r9, r0
 800af6e:	4607      	mov	r7, r0
 800af70:	46b2      	mov	sl, r6
 800af72:	e779      	b.n	800ae68 <_dtoa_r+0x8c8>
 800af74:	f000 fbff 	bl	800b776 <__multadd>
 800af78:	4639      	mov	r1, r7
 800af7a:	4681      	mov	r9, r0
 800af7c:	2300      	movs	r3, #0
 800af7e:	220a      	movs	r2, #10
 800af80:	4620      	mov	r0, r4
 800af82:	f000 fbf8 	bl	800b776 <__multadd>
 800af86:	4607      	mov	r7, r0
 800af88:	e7f2      	b.n	800af70 <_dtoa_r+0x9d0>
 800af8a:	f04f 0900 	mov.w	r9, #0
 800af8e:	2201      	movs	r2, #1
 800af90:	9901      	ldr	r1, [sp, #4]
 800af92:	4620      	mov	r0, r4
 800af94:	f000 fda4 	bl	800bae0 <__lshift>
 800af98:	4629      	mov	r1, r5
 800af9a:	9001      	str	r0, [sp, #4]
 800af9c:	f000 fdf4 	bl	800bb88 <__mcmp>
 800afa0:	2800      	cmp	r0, #0
 800afa2:	dcb9      	bgt.n	800af18 <_dtoa_r+0x978>
 800afa4:	d102      	bne.n	800afac <_dtoa_r+0xa0c>
 800afa6:	f018 0f01 	tst.w	r8, #1
 800afaa:	d1b5      	bne.n	800af18 <_dtoa_r+0x978>
 800afac:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800afb0:	2b30      	cmp	r3, #48	; 0x30
 800afb2:	f106 32ff 	add.w	r2, r6, #4294967295
 800afb6:	f47f af11 	bne.w	800addc <_dtoa_r+0x83c>
 800afba:	4616      	mov	r6, r2
 800afbc:	e7f6      	b.n	800afac <_dtoa_r+0xa0c>
 800afbe:	9b04      	ldr	r3, [sp, #16]
 800afc0:	4293      	cmp	r3, r2
 800afc2:	d105      	bne.n	800afd0 <_dtoa_r+0xa30>
 800afc4:	9a04      	ldr	r2, [sp, #16]
 800afc6:	f10b 0b01 	add.w	fp, fp, #1
 800afca:	2331      	movs	r3, #49	; 0x31
 800afcc:	7013      	strb	r3, [r2, #0]
 800afce:	e705      	b.n	800addc <_dtoa_r+0x83c>
 800afd0:	4616      	mov	r6, r2
 800afd2:	e7a1      	b.n	800af18 <_dtoa_r+0x978>
 800afd4:	4b16      	ldr	r3, [pc, #88]	; (800b030 <_dtoa_r+0xa90>)
 800afd6:	f7ff bb48 	b.w	800a66a <_dtoa_r+0xca>
 800afda:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800afdc:	2b00      	cmp	r3, #0
 800afde:	f47f ab23 	bne.w	800a628 <_dtoa_r+0x88>
 800afe2:	4b14      	ldr	r3, [pc, #80]	; (800b034 <_dtoa_r+0xa94>)
 800afe4:	f7ff bb41 	b.w	800a66a <_dtoa_r+0xca>
 800afe8:	9b08      	ldr	r3, [sp, #32]
 800afea:	2b01      	cmp	r3, #1
 800afec:	f77f ae3b 	ble.w	800ac66 <_dtoa_r+0x6c6>
 800aff0:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 800aff4:	e64f      	b.n	800ac96 <_dtoa_r+0x6f6>
 800aff6:	9b06      	ldr	r3, [sp, #24]
 800aff8:	2b00      	cmp	r3, #0
 800affa:	dc03      	bgt.n	800b004 <_dtoa_r+0xa64>
 800affc:	9b08      	ldr	r3, [sp, #32]
 800affe:	2b02      	cmp	r3, #2
 800b000:	f73f aed7 	bgt.w	800adb2 <_dtoa_r+0x812>
 800b004:	9e04      	ldr	r6, [sp, #16]
 800b006:	9801      	ldr	r0, [sp, #4]
 800b008:	4629      	mov	r1, r5
 800b00a:	f7ff fa3b 	bl	800a484 <quorem>
 800b00e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800b012:	f806 8b01 	strb.w	r8, [r6], #1
 800b016:	9b04      	ldr	r3, [sp, #16]
 800b018:	9a06      	ldr	r2, [sp, #24]
 800b01a:	1af3      	subs	r3, r6, r3
 800b01c:	429a      	cmp	r2, r3
 800b01e:	ddb4      	ble.n	800af8a <_dtoa_r+0x9ea>
 800b020:	2300      	movs	r3, #0
 800b022:	220a      	movs	r2, #10
 800b024:	9901      	ldr	r1, [sp, #4]
 800b026:	4620      	mov	r0, r4
 800b028:	f000 fba5 	bl	800b776 <__multadd>
 800b02c:	9001      	str	r0, [sp, #4]
 800b02e:	e7ea      	b.n	800b006 <_dtoa_r+0xa66>
 800b030:	0800c444 	.word	0x0800c444
 800b034:	0800c4c0 	.word	0x0800c4c0

0800b038 <rshift>:
 800b038:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b03a:	6906      	ldr	r6, [r0, #16]
 800b03c:	114b      	asrs	r3, r1, #5
 800b03e:	429e      	cmp	r6, r3
 800b040:	f100 0414 	add.w	r4, r0, #20
 800b044:	dd30      	ble.n	800b0a8 <rshift+0x70>
 800b046:	f011 011f 	ands.w	r1, r1, #31
 800b04a:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800b04e:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800b052:	d108      	bne.n	800b066 <rshift+0x2e>
 800b054:	4621      	mov	r1, r4
 800b056:	42b2      	cmp	r2, r6
 800b058:	460b      	mov	r3, r1
 800b05a:	d211      	bcs.n	800b080 <rshift+0x48>
 800b05c:	f852 3b04 	ldr.w	r3, [r2], #4
 800b060:	f841 3b04 	str.w	r3, [r1], #4
 800b064:	e7f7      	b.n	800b056 <rshift+0x1e>
 800b066:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800b06a:	f1c1 0c20 	rsb	ip, r1, #32
 800b06e:	40cd      	lsrs	r5, r1
 800b070:	3204      	adds	r2, #4
 800b072:	4623      	mov	r3, r4
 800b074:	42b2      	cmp	r2, r6
 800b076:	4617      	mov	r7, r2
 800b078:	d30c      	bcc.n	800b094 <rshift+0x5c>
 800b07a:	601d      	str	r5, [r3, #0]
 800b07c:	b105      	cbz	r5, 800b080 <rshift+0x48>
 800b07e:	3304      	adds	r3, #4
 800b080:	1b1a      	subs	r2, r3, r4
 800b082:	42a3      	cmp	r3, r4
 800b084:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b088:	bf08      	it	eq
 800b08a:	2300      	moveq	r3, #0
 800b08c:	6102      	str	r2, [r0, #16]
 800b08e:	bf08      	it	eq
 800b090:	6143      	streq	r3, [r0, #20]
 800b092:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b094:	683f      	ldr	r7, [r7, #0]
 800b096:	fa07 f70c 	lsl.w	r7, r7, ip
 800b09a:	433d      	orrs	r5, r7
 800b09c:	f843 5b04 	str.w	r5, [r3], #4
 800b0a0:	f852 5b04 	ldr.w	r5, [r2], #4
 800b0a4:	40cd      	lsrs	r5, r1
 800b0a6:	e7e5      	b.n	800b074 <rshift+0x3c>
 800b0a8:	4623      	mov	r3, r4
 800b0aa:	e7e9      	b.n	800b080 <rshift+0x48>

0800b0ac <__hexdig_fun>:
 800b0ac:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800b0b0:	2b09      	cmp	r3, #9
 800b0b2:	d802      	bhi.n	800b0ba <__hexdig_fun+0xe>
 800b0b4:	3820      	subs	r0, #32
 800b0b6:	b2c0      	uxtb	r0, r0
 800b0b8:	4770      	bx	lr
 800b0ba:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800b0be:	2b05      	cmp	r3, #5
 800b0c0:	d801      	bhi.n	800b0c6 <__hexdig_fun+0x1a>
 800b0c2:	3847      	subs	r0, #71	; 0x47
 800b0c4:	e7f7      	b.n	800b0b6 <__hexdig_fun+0xa>
 800b0c6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800b0ca:	2b05      	cmp	r3, #5
 800b0cc:	d801      	bhi.n	800b0d2 <__hexdig_fun+0x26>
 800b0ce:	3827      	subs	r0, #39	; 0x27
 800b0d0:	e7f1      	b.n	800b0b6 <__hexdig_fun+0xa>
 800b0d2:	2000      	movs	r0, #0
 800b0d4:	4770      	bx	lr

0800b0d6 <__gethex>:
 800b0d6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0da:	b08b      	sub	sp, #44	; 0x2c
 800b0dc:	468a      	mov	sl, r1
 800b0de:	9002      	str	r0, [sp, #8]
 800b0e0:	9816      	ldr	r0, [sp, #88]	; 0x58
 800b0e2:	9306      	str	r3, [sp, #24]
 800b0e4:	4690      	mov	r8, r2
 800b0e6:	f000 fad0 	bl	800b68a <__localeconv_l>
 800b0ea:	6803      	ldr	r3, [r0, #0]
 800b0ec:	9303      	str	r3, [sp, #12]
 800b0ee:	4618      	mov	r0, r3
 800b0f0:	f7f5 f8a6 	bl	8000240 <strlen>
 800b0f4:	9b03      	ldr	r3, [sp, #12]
 800b0f6:	9001      	str	r0, [sp, #4]
 800b0f8:	4403      	add	r3, r0
 800b0fa:	f04f 0b00 	mov.w	fp, #0
 800b0fe:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800b102:	9307      	str	r3, [sp, #28]
 800b104:	f8da 3000 	ldr.w	r3, [sl]
 800b108:	3302      	adds	r3, #2
 800b10a:	461f      	mov	r7, r3
 800b10c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b110:	2830      	cmp	r0, #48	; 0x30
 800b112:	d06c      	beq.n	800b1ee <__gethex+0x118>
 800b114:	f7ff ffca 	bl	800b0ac <__hexdig_fun>
 800b118:	4604      	mov	r4, r0
 800b11a:	2800      	cmp	r0, #0
 800b11c:	d16a      	bne.n	800b1f4 <__gethex+0x11e>
 800b11e:	9a01      	ldr	r2, [sp, #4]
 800b120:	9903      	ldr	r1, [sp, #12]
 800b122:	4638      	mov	r0, r7
 800b124:	f7fe fb1a 	bl	800975c <strncmp>
 800b128:	2800      	cmp	r0, #0
 800b12a:	d166      	bne.n	800b1fa <__gethex+0x124>
 800b12c:	9b01      	ldr	r3, [sp, #4]
 800b12e:	5cf8      	ldrb	r0, [r7, r3]
 800b130:	18fe      	adds	r6, r7, r3
 800b132:	f7ff ffbb 	bl	800b0ac <__hexdig_fun>
 800b136:	2800      	cmp	r0, #0
 800b138:	d062      	beq.n	800b200 <__gethex+0x12a>
 800b13a:	4633      	mov	r3, r6
 800b13c:	7818      	ldrb	r0, [r3, #0]
 800b13e:	2830      	cmp	r0, #48	; 0x30
 800b140:	461f      	mov	r7, r3
 800b142:	f103 0301 	add.w	r3, r3, #1
 800b146:	d0f9      	beq.n	800b13c <__gethex+0x66>
 800b148:	f7ff ffb0 	bl	800b0ac <__hexdig_fun>
 800b14c:	fab0 f580 	clz	r5, r0
 800b150:	096d      	lsrs	r5, r5, #5
 800b152:	4634      	mov	r4, r6
 800b154:	f04f 0b01 	mov.w	fp, #1
 800b158:	463a      	mov	r2, r7
 800b15a:	4616      	mov	r6, r2
 800b15c:	3201      	adds	r2, #1
 800b15e:	7830      	ldrb	r0, [r6, #0]
 800b160:	f7ff ffa4 	bl	800b0ac <__hexdig_fun>
 800b164:	2800      	cmp	r0, #0
 800b166:	d1f8      	bne.n	800b15a <__gethex+0x84>
 800b168:	9a01      	ldr	r2, [sp, #4]
 800b16a:	9903      	ldr	r1, [sp, #12]
 800b16c:	4630      	mov	r0, r6
 800b16e:	f7fe faf5 	bl	800975c <strncmp>
 800b172:	b950      	cbnz	r0, 800b18a <__gethex+0xb4>
 800b174:	b954      	cbnz	r4, 800b18c <__gethex+0xb6>
 800b176:	9b01      	ldr	r3, [sp, #4]
 800b178:	18f4      	adds	r4, r6, r3
 800b17a:	4622      	mov	r2, r4
 800b17c:	4616      	mov	r6, r2
 800b17e:	3201      	adds	r2, #1
 800b180:	7830      	ldrb	r0, [r6, #0]
 800b182:	f7ff ff93 	bl	800b0ac <__hexdig_fun>
 800b186:	2800      	cmp	r0, #0
 800b188:	d1f8      	bne.n	800b17c <__gethex+0xa6>
 800b18a:	b10c      	cbz	r4, 800b190 <__gethex+0xba>
 800b18c:	1ba4      	subs	r4, r4, r6
 800b18e:	00a4      	lsls	r4, r4, #2
 800b190:	7833      	ldrb	r3, [r6, #0]
 800b192:	2b50      	cmp	r3, #80	; 0x50
 800b194:	d001      	beq.n	800b19a <__gethex+0xc4>
 800b196:	2b70      	cmp	r3, #112	; 0x70
 800b198:	d140      	bne.n	800b21c <__gethex+0x146>
 800b19a:	7873      	ldrb	r3, [r6, #1]
 800b19c:	2b2b      	cmp	r3, #43	; 0x2b
 800b19e:	d031      	beq.n	800b204 <__gethex+0x12e>
 800b1a0:	2b2d      	cmp	r3, #45	; 0x2d
 800b1a2:	d033      	beq.n	800b20c <__gethex+0x136>
 800b1a4:	1c71      	adds	r1, r6, #1
 800b1a6:	f04f 0900 	mov.w	r9, #0
 800b1aa:	7808      	ldrb	r0, [r1, #0]
 800b1ac:	f7ff ff7e 	bl	800b0ac <__hexdig_fun>
 800b1b0:	1e43      	subs	r3, r0, #1
 800b1b2:	b2db      	uxtb	r3, r3
 800b1b4:	2b18      	cmp	r3, #24
 800b1b6:	d831      	bhi.n	800b21c <__gethex+0x146>
 800b1b8:	f1a0 0210 	sub.w	r2, r0, #16
 800b1bc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b1c0:	f7ff ff74 	bl	800b0ac <__hexdig_fun>
 800b1c4:	1e43      	subs	r3, r0, #1
 800b1c6:	b2db      	uxtb	r3, r3
 800b1c8:	2b18      	cmp	r3, #24
 800b1ca:	d922      	bls.n	800b212 <__gethex+0x13c>
 800b1cc:	f1b9 0f00 	cmp.w	r9, #0
 800b1d0:	d000      	beq.n	800b1d4 <__gethex+0xfe>
 800b1d2:	4252      	negs	r2, r2
 800b1d4:	4414      	add	r4, r2
 800b1d6:	f8ca 1000 	str.w	r1, [sl]
 800b1da:	b30d      	cbz	r5, 800b220 <__gethex+0x14a>
 800b1dc:	f1bb 0f00 	cmp.w	fp, #0
 800b1e0:	bf0c      	ite	eq
 800b1e2:	2706      	moveq	r7, #6
 800b1e4:	2700      	movne	r7, #0
 800b1e6:	4638      	mov	r0, r7
 800b1e8:	b00b      	add	sp, #44	; 0x2c
 800b1ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1ee:	f10b 0b01 	add.w	fp, fp, #1
 800b1f2:	e78a      	b.n	800b10a <__gethex+0x34>
 800b1f4:	2500      	movs	r5, #0
 800b1f6:	462c      	mov	r4, r5
 800b1f8:	e7ae      	b.n	800b158 <__gethex+0x82>
 800b1fa:	463e      	mov	r6, r7
 800b1fc:	2501      	movs	r5, #1
 800b1fe:	e7c7      	b.n	800b190 <__gethex+0xba>
 800b200:	4604      	mov	r4, r0
 800b202:	e7fb      	b.n	800b1fc <__gethex+0x126>
 800b204:	f04f 0900 	mov.w	r9, #0
 800b208:	1cb1      	adds	r1, r6, #2
 800b20a:	e7ce      	b.n	800b1aa <__gethex+0xd4>
 800b20c:	f04f 0901 	mov.w	r9, #1
 800b210:	e7fa      	b.n	800b208 <__gethex+0x132>
 800b212:	230a      	movs	r3, #10
 800b214:	fb03 0202 	mla	r2, r3, r2, r0
 800b218:	3a10      	subs	r2, #16
 800b21a:	e7cf      	b.n	800b1bc <__gethex+0xe6>
 800b21c:	4631      	mov	r1, r6
 800b21e:	e7da      	b.n	800b1d6 <__gethex+0x100>
 800b220:	1bf3      	subs	r3, r6, r7
 800b222:	3b01      	subs	r3, #1
 800b224:	4629      	mov	r1, r5
 800b226:	2b07      	cmp	r3, #7
 800b228:	dc49      	bgt.n	800b2be <__gethex+0x1e8>
 800b22a:	9802      	ldr	r0, [sp, #8]
 800b22c:	f000 fa58 	bl	800b6e0 <_Balloc>
 800b230:	9b01      	ldr	r3, [sp, #4]
 800b232:	f100 0914 	add.w	r9, r0, #20
 800b236:	f04f 0b00 	mov.w	fp, #0
 800b23a:	f1c3 0301 	rsb	r3, r3, #1
 800b23e:	4605      	mov	r5, r0
 800b240:	f8cd 9010 	str.w	r9, [sp, #16]
 800b244:	46da      	mov	sl, fp
 800b246:	9308      	str	r3, [sp, #32]
 800b248:	42b7      	cmp	r7, r6
 800b24a:	d33b      	bcc.n	800b2c4 <__gethex+0x1ee>
 800b24c:	9804      	ldr	r0, [sp, #16]
 800b24e:	f840 ab04 	str.w	sl, [r0], #4
 800b252:	eba0 0009 	sub.w	r0, r0, r9
 800b256:	1080      	asrs	r0, r0, #2
 800b258:	6128      	str	r0, [r5, #16]
 800b25a:	0147      	lsls	r7, r0, #5
 800b25c:	4650      	mov	r0, sl
 800b25e:	f000 fb03 	bl	800b868 <__hi0bits>
 800b262:	f8d8 6000 	ldr.w	r6, [r8]
 800b266:	1a3f      	subs	r7, r7, r0
 800b268:	42b7      	cmp	r7, r6
 800b26a:	dd64      	ble.n	800b336 <__gethex+0x260>
 800b26c:	1bbf      	subs	r7, r7, r6
 800b26e:	4639      	mov	r1, r7
 800b270:	4628      	mov	r0, r5
 800b272:	f000 fe14 	bl	800be9e <__any_on>
 800b276:	4682      	mov	sl, r0
 800b278:	b178      	cbz	r0, 800b29a <__gethex+0x1c4>
 800b27a:	1e7b      	subs	r3, r7, #1
 800b27c:	1159      	asrs	r1, r3, #5
 800b27e:	f003 021f 	and.w	r2, r3, #31
 800b282:	f04f 0a01 	mov.w	sl, #1
 800b286:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800b28a:	fa0a f202 	lsl.w	r2, sl, r2
 800b28e:	420a      	tst	r2, r1
 800b290:	d003      	beq.n	800b29a <__gethex+0x1c4>
 800b292:	4553      	cmp	r3, sl
 800b294:	dc46      	bgt.n	800b324 <__gethex+0x24e>
 800b296:	f04f 0a02 	mov.w	sl, #2
 800b29a:	4639      	mov	r1, r7
 800b29c:	4628      	mov	r0, r5
 800b29e:	f7ff fecb 	bl	800b038 <rshift>
 800b2a2:	443c      	add	r4, r7
 800b2a4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b2a8:	42a3      	cmp	r3, r4
 800b2aa:	da52      	bge.n	800b352 <__gethex+0x27c>
 800b2ac:	4629      	mov	r1, r5
 800b2ae:	9802      	ldr	r0, [sp, #8]
 800b2b0:	f000 fa4a 	bl	800b748 <_Bfree>
 800b2b4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b2b6:	2300      	movs	r3, #0
 800b2b8:	6013      	str	r3, [r2, #0]
 800b2ba:	27a3      	movs	r7, #163	; 0xa3
 800b2bc:	e793      	b.n	800b1e6 <__gethex+0x110>
 800b2be:	3101      	adds	r1, #1
 800b2c0:	105b      	asrs	r3, r3, #1
 800b2c2:	e7b0      	b.n	800b226 <__gethex+0x150>
 800b2c4:	1e73      	subs	r3, r6, #1
 800b2c6:	9305      	str	r3, [sp, #20]
 800b2c8:	9a07      	ldr	r2, [sp, #28]
 800b2ca:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b2ce:	4293      	cmp	r3, r2
 800b2d0:	d018      	beq.n	800b304 <__gethex+0x22e>
 800b2d2:	f1bb 0f20 	cmp.w	fp, #32
 800b2d6:	d107      	bne.n	800b2e8 <__gethex+0x212>
 800b2d8:	9b04      	ldr	r3, [sp, #16]
 800b2da:	f8c3 a000 	str.w	sl, [r3]
 800b2de:	3304      	adds	r3, #4
 800b2e0:	f04f 0a00 	mov.w	sl, #0
 800b2e4:	9304      	str	r3, [sp, #16]
 800b2e6:	46d3      	mov	fp, sl
 800b2e8:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800b2ec:	f7ff fede 	bl	800b0ac <__hexdig_fun>
 800b2f0:	f000 000f 	and.w	r0, r0, #15
 800b2f4:	fa00 f00b 	lsl.w	r0, r0, fp
 800b2f8:	ea4a 0a00 	orr.w	sl, sl, r0
 800b2fc:	f10b 0b04 	add.w	fp, fp, #4
 800b300:	9b05      	ldr	r3, [sp, #20]
 800b302:	e00d      	b.n	800b320 <__gethex+0x24a>
 800b304:	9b05      	ldr	r3, [sp, #20]
 800b306:	9a08      	ldr	r2, [sp, #32]
 800b308:	4413      	add	r3, r2
 800b30a:	42bb      	cmp	r3, r7
 800b30c:	d3e1      	bcc.n	800b2d2 <__gethex+0x1fc>
 800b30e:	4618      	mov	r0, r3
 800b310:	9a01      	ldr	r2, [sp, #4]
 800b312:	9903      	ldr	r1, [sp, #12]
 800b314:	9309      	str	r3, [sp, #36]	; 0x24
 800b316:	f7fe fa21 	bl	800975c <strncmp>
 800b31a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b31c:	2800      	cmp	r0, #0
 800b31e:	d1d8      	bne.n	800b2d2 <__gethex+0x1fc>
 800b320:	461e      	mov	r6, r3
 800b322:	e791      	b.n	800b248 <__gethex+0x172>
 800b324:	1eb9      	subs	r1, r7, #2
 800b326:	4628      	mov	r0, r5
 800b328:	f000 fdb9 	bl	800be9e <__any_on>
 800b32c:	2800      	cmp	r0, #0
 800b32e:	d0b2      	beq.n	800b296 <__gethex+0x1c0>
 800b330:	f04f 0a03 	mov.w	sl, #3
 800b334:	e7b1      	b.n	800b29a <__gethex+0x1c4>
 800b336:	da09      	bge.n	800b34c <__gethex+0x276>
 800b338:	1bf7      	subs	r7, r6, r7
 800b33a:	4629      	mov	r1, r5
 800b33c:	463a      	mov	r2, r7
 800b33e:	9802      	ldr	r0, [sp, #8]
 800b340:	f000 fbce 	bl	800bae0 <__lshift>
 800b344:	1be4      	subs	r4, r4, r7
 800b346:	4605      	mov	r5, r0
 800b348:	f100 0914 	add.w	r9, r0, #20
 800b34c:	f04f 0a00 	mov.w	sl, #0
 800b350:	e7a8      	b.n	800b2a4 <__gethex+0x1ce>
 800b352:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800b356:	42a0      	cmp	r0, r4
 800b358:	dd6a      	ble.n	800b430 <__gethex+0x35a>
 800b35a:	1b04      	subs	r4, r0, r4
 800b35c:	42a6      	cmp	r6, r4
 800b35e:	dc2e      	bgt.n	800b3be <__gethex+0x2e8>
 800b360:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b364:	2b02      	cmp	r3, #2
 800b366:	d022      	beq.n	800b3ae <__gethex+0x2d8>
 800b368:	2b03      	cmp	r3, #3
 800b36a:	d024      	beq.n	800b3b6 <__gethex+0x2e0>
 800b36c:	2b01      	cmp	r3, #1
 800b36e:	d115      	bne.n	800b39c <__gethex+0x2c6>
 800b370:	42a6      	cmp	r6, r4
 800b372:	d113      	bne.n	800b39c <__gethex+0x2c6>
 800b374:	2e01      	cmp	r6, #1
 800b376:	dc0b      	bgt.n	800b390 <__gethex+0x2ba>
 800b378:	9a06      	ldr	r2, [sp, #24]
 800b37a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b37e:	6013      	str	r3, [r2, #0]
 800b380:	2301      	movs	r3, #1
 800b382:	612b      	str	r3, [r5, #16]
 800b384:	f8c9 3000 	str.w	r3, [r9]
 800b388:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b38a:	2762      	movs	r7, #98	; 0x62
 800b38c:	601d      	str	r5, [r3, #0]
 800b38e:	e72a      	b.n	800b1e6 <__gethex+0x110>
 800b390:	1e71      	subs	r1, r6, #1
 800b392:	4628      	mov	r0, r5
 800b394:	f000 fd83 	bl	800be9e <__any_on>
 800b398:	2800      	cmp	r0, #0
 800b39a:	d1ed      	bne.n	800b378 <__gethex+0x2a2>
 800b39c:	4629      	mov	r1, r5
 800b39e:	9802      	ldr	r0, [sp, #8]
 800b3a0:	f000 f9d2 	bl	800b748 <_Bfree>
 800b3a4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b3a6:	2300      	movs	r3, #0
 800b3a8:	6013      	str	r3, [r2, #0]
 800b3aa:	2750      	movs	r7, #80	; 0x50
 800b3ac:	e71b      	b.n	800b1e6 <__gethex+0x110>
 800b3ae:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d0e1      	beq.n	800b378 <__gethex+0x2a2>
 800b3b4:	e7f2      	b.n	800b39c <__gethex+0x2c6>
 800b3b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	d1dd      	bne.n	800b378 <__gethex+0x2a2>
 800b3bc:	e7ee      	b.n	800b39c <__gethex+0x2c6>
 800b3be:	1e67      	subs	r7, r4, #1
 800b3c0:	f1ba 0f00 	cmp.w	sl, #0
 800b3c4:	d131      	bne.n	800b42a <__gethex+0x354>
 800b3c6:	b127      	cbz	r7, 800b3d2 <__gethex+0x2fc>
 800b3c8:	4639      	mov	r1, r7
 800b3ca:	4628      	mov	r0, r5
 800b3cc:	f000 fd67 	bl	800be9e <__any_on>
 800b3d0:	4682      	mov	sl, r0
 800b3d2:	117a      	asrs	r2, r7, #5
 800b3d4:	2301      	movs	r3, #1
 800b3d6:	f007 071f 	and.w	r7, r7, #31
 800b3da:	fa03 f707 	lsl.w	r7, r3, r7
 800b3de:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800b3e2:	4621      	mov	r1, r4
 800b3e4:	421f      	tst	r7, r3
 800b3e6:	4628      	mov	r0, r5
 800b3e8:	bf18      	it	ne
 800b3ea:	f04a 0a02 	orrne.w	sl, sl, #2
 800b3ee:	1b36      	subs	r6, r6, r4
 800b3f0:	f7ff fe22 	bl	800b038 <rshift>
 800b3f4:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800b3f8:	2702      	movs	r7, #2
 800b3fa:	f1ba 0f00 	cmp.w	sl, #0
 800b3fe:	d048      	beq.n	800b492 <__gethex+0x3bc>
 800b400:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b404:	2b02      	cmp	r3, #2
 800b406:	d015      	beq.n	800b434 <__gethex+0x35e>
 800b408:	2b03      	cmp	r3, #3
 800b40a:	d017      	beq.n	800b43c <__gethex+0x366>
 800b40c:	2b01      	cmp	r3, #1
 800b40e:	d109      	bne.n	800b424 <__gethex+0x34e>
 800b410:	f01a 0f02 	tst.w	sl, #2
 800b414:	d006      	beq.n	800b424 <__gethex+0x34e>
 800b416:	f8d9 3000 	ldr.w	r3, [r9]
 800b41a:	ea4a 0a03 	orr.w	sl, sl, r3
 800b41e:	f01a 0f01 	tst.w	sl, #1
 800b422:	d10e      	bne.n	800b442 <__gethex+0x36c>
 800b424:	f047 0710 	orr.w	r7, r7, #16
 800b428:	e033      	b.n	800b492 <__gethex+0x3bc>
 800b42a:	f04f 0a01 	mov.w	sl, #1
 800b42e:	e7d0      	b.n	800b3d2 <__gethex+0x2fc>
 800b430:	2701      	movs	r7, #1
 800b432:	e7e2      	b.n	800b3fa <__gethex+0x324>
 800b434:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b436:	f1c3 0301 	rsb	r3, r3, #1
 800b43a:	9315      	str	r3, [sp, #84]	; 0x54
 800b43c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b43e:	2b00      	cmp	r3, #0
 800b440:	d0f0      	beq.n	800b424 <__gethex+0x34e>
 800b442:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800b446:	f105 0314 	add.w	r3, r5, #20
 800b44a:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800b44e:	eb03 010a 	add.w	r1, r3, sl
 800b452:	f04f 0c00 	mov.w	ip, #0
 800b456:	4618      	mov	r0, r3
 800b458:	f853 2b04 	ldr.w	r2, [r3], #4
 800b45c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b460:	d01c      	beq.n	800b49c <__gethex+0x3c6>
 800b462:	3201      	adds	r2, #1
 800b464:	6002      	str	r2, [r0, #0]
 800b466:	2f02      	cmp	r7, #2
 800b468:	f105 0314 	add.w	r3, r5, #20
 800b46c:	d138      	bne.n	800b4e0 <__gethex+0x40a>
 800b46e:	f8d8 2000 	ldr.w	r2, [r8]
 800b472:	3a01      	subs	r2, #1
 800b474:	42b2      	cmp	r2, r6
 800b476:	d10a      	bne.n	800b48e <__gethex+0x3b8>
 800b478:	1171      	asrs	r1, r6, #5
 800b47a:	2201      	movs	r2, #1
 800b47c:	f006 061f 	and.w	r6, r6, #31
 800b480:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b484:	fa02 f606 	lsl.w	r6, r2, r6
 800b488:	421e      	tst	r6, r3
 800b48a:	bf18      	it	ne
 800b48c:	4617      	movne	r7, r2
 800b48e:	f047 0720 	orr.w	r7, r7, #32
 800b492:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b494:	601d      	str	r5, [r3, #0]
 800b496:	9b06      	ldr	r3, [sp, #24]
 800b498:	601c      	str	r4, [r3, #0]
 800b49a:	e6a4      	b.n	800b1e6 <__gethex+0x110>
 800b49c:	4299      	cmp	r1, r3
 800b49e:	f843 cc04 	str.w	ip, [r3, #-4]
 800b4a2:	d8d8      	bhi.n	800b456 <__gethex+0x380>
 800b4a4:	68ab      	ldr	r3, [r5, #8]
 800b4a6:	4599      	cmp	r9, r3
 800b4a8:	db12      	blt.n	800b4d0 <__gethex+0x3fa>
 800b4aa:	6869      	ldr	r1, [r5, #4]
 800b4ac:	9802      	ldr	r0, [sp, #8]
 800b4ae:	3101      	adds	r1, #1
 800b4b0:	f000 f916 	bl	800b6e0 <_Balloc>
 800b4b4:	692a      	ldr	r2, [r5, #16]
 800b4b6:	3202      	adds	r2, #2
 800b4b8:	f105 010c 	add.w	r1, r5, #12
 800b4bc:	4683      	mov	fp, r0
 800b4be:	0092      	lsls	r2, r2, #2
 800b4c0:	300c      	adds	r0, #12
 800b4c2:	f7fd facb 	bl	8008a5c <memcpy>
 800b4c6:	4629      	mov	r1, r5
 800b4c8:	9802      	ldr	r0, [sp, #8]
 800b4ca:	f000 f93d 	bl	800b748 <_Bfree>
 800b4ce:	465d      	mov	r5, fp
 800b4d0:	692b      	ldr	r3, [r5, #16]
 800b4d2:	1c5a      	adds	r2, r3, #1
 800b4d4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800b4d8:	612a      	str	r2, [r5, #16]
 800b4da:	2201      	movs	r2, #1
 800b4dc:	615a      	str	r2, [r3, #20]
 800b4de:	e7c2      	b.n	800b466 <__gethex+0x390>
 800b4e0:	692a      	ldr	r2, [r5, #16]
 800b4e2:	454a      	cmp	r2, r9
 800b4e4:	dd0b      	ble.n	800b4fe <__gethex+0x428>
 800b4e6:	2101      	movs	r1, #1
 800b4e8:	4628      	mov	r0, r5
 800b4ea:	f7ff fda5 	bl	800b038 <rshift>
 800b4ee:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b4f2:	3401      	adds	r4, #1
 800b4f4:	42a3      	cmp	r3, r4
 800b4f6:	f6ff aed9 	blt.w	800b2ac <__gethex+0x1d6>
 800b4fa:	2701      	movs	r7, #1
 800b4fc:	e7c7      	b.n	800b48e <__gethex+0x3b8>
 800b4fe:	f016 061f 	ands.w	r6, r6, #31
 800b502:	d0fa      	beq.n	800b4fa <__gethex+0x424>
 800b504:	449a      	add	sl, r3
 800b506:	f1c6 0620 	rsb	r6, r6, #32
 800b50a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800b50e:	f000 f9ab 	bl	800b868 <__hi0bits>
 800b512:	42b0      	cmp	r0, r6
 800b514:	dbe7      	blt.n	800b4e6 <__gethex+0x410>
 800b516:	e7f0      	b.n	800b4fa <__gethex+0x424>

0800b518 <L_shift>:
 800b518:	f1c2 0208 	rsb	r2, r2, #8
 800b51c:	0092      	lsls	r2, r2, #2
 800b51e:	b570      	push	{r4, r5, r6, lr}
 800b520:	f1c2 0620 	rsb	r6, r2, #32
 800b524:	6843      	ldr	r3, [r0, #4]
 800b526:	6804      	ldr	r4, [r0, #0]
 800b528:	fa03 f506 	lsl.w	r5, r3, r6
 800b52c:	432c      	orrs	r4, r5
 800b52e:	40d3      	lsrs	r3, r2
 800b530:	6004      	str	r4, [r0, #0]
 800b532:	f840 3f04 	str.w	r3, [r0, #4]!
 800b536:	4288      	cmp	r0, r1
 800b538:	d3f4      	bcc.n	800b524 <L_shift+0xc>
 800b53a:	bd70      	pop	{r4, r5, r6, pc}

0800b53c <__match>:
 800b53c:	b530      	push	{r4, r5, lr}
 800b53e:	6803      	ldr	r3, [r0, #0]
 800b540:	3301      	adds	r3, #1
 800b542:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b546:	b914      	cbnz	r4, 800b54e <__match+0x12>
 800b548:	6003      	str	r3, [r0, #0]
 800b54a:	2001      	movs	r0, #1
 800b54c:	bd30      	pop	{r4, r5, pc}
 800b54e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b552:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800b556:	2d19      	cmp	r5, #25
 800b558:	bf98      	it	ls
 800b55a:	3220      	addls	r2, #32
 800b55c:	42a2      	cmp	r2, r4
 800b55e:	d0f0      	beq.n	800b542 <__match+0x6>
 800b560:	2000      	movs	r0, #0
 800b562:	e7f3      	b.n	800b54c <__match+0x10>

0800b564 <__hexnan>:
 800b564:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b568:	680b      	ldr	r3, [r1, #0]
 800b56a:	6801      	ldr	r1, [r0, #0]
 800b56c:	115f      	asrs	r7, r3, #5
 800b56e:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800b572:	f013 031f 	ands.w	r3, r3, #31
 800b576:	b087      	sub	sp, #28
 800b578:	bf18      	it	ne
 800b57a:	3704      	addne	r7, #4
 800b57c:	2500      	movs	r5, #0
 800b57e:	1f3e      	subs	r6, r7, #4
 800b580:	4682      	mov	sl, r0
 800b582:	4690      	mov	r8, r2
 800b584:	9301      	str	r3, [sp, #4]
 800b586:	f847 5c04 	str.w	r5, [r7, #-4]
 800b58a:	46b1      	mov	r9, r6
 800b58c:	4634      	mov	r4, r6
 800b58e:	9502      	str	r5, [sp, #8]
 800b590:	46ab      	mov	fp, r5
 800b592:	784a      	ldrb	r2, [r1, #1]
 800b594:	1c4b      	adds	r3, r1, #1
 800b596:	9303      	str	r3, [sp, #12]
 800b598:	b342      	cbz	r2, 800b5ec <__hexnan+0x88>
 800b59a:	4610      	mov	r0, r2
 800b59c:	9105      	str	r1, [sp, #20]
 800b59e:	9204      	str	r2, [sp, #16]
 800b5a0:	f7ff fd84 	bl	800b0ac <__hexdig_fun>
 800b5a4:	2800      	cmp	r0, #0
 800b5a6:	d143      	bne.n	800b630 <__hexnan+0xcc>
 800b5a8:	9a04      	ldr	r2, [sp, #16]
 800b5aa:	9905      	ldr	r1, [sp, #20]
 800b5ac:	2a20      	cmp	r2, #32
 800b5ae:	d818      	bhi.n	800b5e2 <__hexnan+0x7e>
 800b5b0:	9b02      	ldr	r3, [sp, #8]
 800b5b2:	459b      	cmp	fp, r3
 800b5b4:	dd13      	ble.n	800b5de <__hexnan+0x7a>
 800b5b6:	454c      	cmp	r4, r9
 800b5b8:	d206      	bcs.n	800b5c8 <__hexnan+0x64>
 800b5ba:	2d07      	cmp	r5, #7
 800b5bc:	dc04      	bgt.n	800b5c8 <__hexnan+0x64>
 800b5be:	462a      	mov	r2, r5
 800b5c0:	4649      	mov	r1, r9
 800b5c2:	4620      	mov	r0, r4
 800b5c4:	f7ff ffa8 	bl	800b518 <L_shift>
 800b5c8:	4544      	cmp	r4, r8
 800b5ca:	d944      	bls.n	800b656 <__hexnan+0xf2>
 800b5cc:	2300      	movs	r3, #0
 800b5ce:	f1a4 0904 	sub.w	r9, r4, #4
 800b5d2:	f844 3c04 	str.w	r3, [r4, #-4]
 800b5d6:	f8cd b008 	str.w	fp, [sp, #8]
 800b5da:	464c      	mov	r4, r9
 800b5dc:	461d      	mov	r5, r3
 800b5de:	9903      	ldr	r1, [sp, #12]
 800b5e0:	e7d7      	b.n	800b592 <__hexnan+0x2e>
 800b5e2:	2a29      	cmp	r2, #41	; 0x29
 800b5e4:	d14a      	bne.n	800b67c <__hexnan+0x118>
 800b5e6:	3102      	adds	r1, #2
 800b5e8:	f8ca 1000 	str.w	r1, [sl]
 800b5ec:	f1bb 0f00 	cmp.w	fp, #0
 800b5f0:	d044      	beq.n	800b67c <__hexnan+0x118>
 800b5f2:	454c      	cmp	r4, r9
 800b5f4:	d206      	bcs.n	800b604 <__hexnan+0xa0>
 800b5f6:	2d07      	cmp	r5, #7
 800b5f8:	dc04      	bgt.n	800b604 <__hexnan+0xa0>
 800b5fa:	462a      	mov	r2, r5
 800b5fc:	4649      	mov	r1, r9
 800b5fe:	4620      	mov	r0, r4
 800b600:	f7ff ff8a 	bl	800b518 <L_shift>
 800b604:	4544      	cmp	r4, r8
 800b606:	d928      	bls.n	800b65a <__hexnan+0xf6>
 800b608:	4643      	mov	r3, r8
 800b60a:	f854 2b04 	ldr.w	r2, [r4], #4
 800b60e:	f843 2b04 	str.w	r2, [r3], #4
 800b612:	42a6      	cmp	r6, r4
 800b614:	d2f9      	bcs.n	800b60a <__hexnan+0xa6>
 800b616:	2200      	movs	r2, #0
 800b618:	f843 2b04 	str.w	r2, [r3], #4
 800b61c:	429e      	cmp	r6, r3
 800b61e:	d2fb      	bcs.n	800b618 <__hexnan+0xb4>
 800b620:	6833      	ldr	r3, [r6, #0]
 800b622:	b91b      	cbnz	r3, 800b62c <__hexnan+0xc8>
 800b624:	4546      	cmp	r6, r8
 800b626:	d127      	bne.n	800b678 <__hexnan+0x114>
 800b628:	2301      	movs	r3, #1
 800b62a:	6033      	str	r3, [r6, #0]
 800b62c:	2005      	movs	r0, #5
 800b62e:	e026      	b.n	800b67e <__hexnan+0x11a>
 800b630:	3501      	adds	r5, #1
 800b632:	2d08      	cmp	r5, #8
 800b634:	f10b 0b01 	add.w	fp, fp, #1
 800b638:	dd06      	ble.n	800b648 <__hexnan+0xe4>
 800b63a:	4544      	cmp	r4, r8
 800b63c:	d9cf      	bls.n	800b5de <__hexnan+0x7a>
 800b63e:	2300      	movs	r3, #0
 800b640:	f844 3c04 	str.w	r3, [r4, #-4]
 800b644:	2501      	movs	r5, #1
 800b646:	3c04      	subs	r4, #4
 800b648:	6822      	ldr	r2, [r4, #0]
 800b64a:	f000 000f 	and.w	r0, r0, #15
 800b64e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b652:	6020      	str	r0, [r4, #0]
 800b654:	e7c3      	b.n	800b5de <__hexnan+0x7a>
 800b656:	2508      	movs	r5, #8
 800b658:	e7c1      	b.n	800b5de <__hexnan+0x7a>
 800b65a:	9b01      	ldr	r3, [sp, #4]
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d0df      	beq.n	800b620 <__hexnan+0xbc>
 800b660:	f04f 32ff 	mov.w	r2, #4294967295
 800b664:	f1c3 0320 	rsb	r3, r3, #32
 800b668:	fa22 f303 	lsr.w	r3, r2, r3
 800b66c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800b670:	401a      	ands	r2, r3
 800b672:	f847 2c04 	str.w	r2, [r7, #-4]
 800b676:	e7d3      	b.n	800b620 <__hexnan+0xbc>
 800b678:	3e04      	subs	r6, #4
 800b67a:	e7d1      	b.n	800b620 <__hexnan+0xbc>
 800b67c:	2004      	movs	r0, #4
 800b67e:	b007      	add	sp, #28
 800b680:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b684 <__locale_ctype_ptr_l>:
 800b684:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800b688:	4770      	bx	lr

0800b68a <__localeconv_l>:
 800b68a:	30f0      	adds	r0, #240	; 0xf0
 800b68c:	4770      	bx	lr
	...

0800b690 <_localeconv_r>:
 800b690:	4b04      	ldr	r3, [pc, #16]	; (800b6a4 <_localeconv_r+0x14>)
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	6a18      	ldr	r0, [r3, #32]
 800b696:	4b04      	ldr	r3, [pc, #16]	; (800b6a8 <_localeconv_r+0x18>)
 800b698:	2800      	cmp	r0, #0
 800b69a:	bf08      	it	eq
 800b69c:	4618      	moveq	r0, r3
 800b69e:	30f0      	adds	r0, #240	; 0xf0
 800b6a0:	4770      	bx	lr
 800b6a2:	bf00      	nop
 800b6a4:	20000020 	.word	0x20000020
 800b6a8:	20000084 	.word	0x20000084

0800b6ac <malloc>:
 800b6ac:	4b02      	ldr	r3, [pc, #8]	; (800b6b8 <malloc+0xc>)
 800b6ae:	4601      	mov	r1, r0
 800b6b0:	6818      	ldr	r0, [r3, #0]
 800b6b2:	f000 bc71 	b.w	800bf98 <_malloc_r>
 800b6b6:	bf00      	nop
 800b6b8:	20000020 	.word	0x20000020

0800b6bc <__ascii_mbtowc>:
 800b6bc:	b082      	sub	sp, #8
 800b6be:	b901      	cbnz	r1, 800b6c2 <__ascii_mbtowc+0x6>
 800b6c0:	a901      	add	r1, sp, #4
 800b6c2:	b142      	cbz	r2, 800b6d6 <__ascii_mbtowc+0x1a>
 800b6c4:	b14b      	cbz	r3, 800b6da <__ascii_mbtowc+0x1e>
 800b6c6:	7813      	ldrb	r3, [r2, #0]
 800b6c8:	600b      	str	r3, [r1, #0]
 800b6ca:	7812      	ldrb	r2, [r2, #0]
 800b6cc:	1c10      	adds	r0, r2, #0
 800b6ce:	bf18      	it	ne
 800b6d0:	2001      	movne	r0, #1
 800b6d2:	b002      	add	sp, #8
 800b6d4:	4770      	bx	lr
 800b6d6:	4610      	mov	r0, r2
 800b6d8:	e7fb      	b.n	800b6d2 <__ascii_mbtowc+0x16>
 800b6da:	f06f 0001 	mvn.w	r0, #1
 800b6de:	e7f8      	b.n	800b6d2 <__ascii_mbtowc+0x16>

0800b6e0 <_Balloc>:
 800b6e0:	b570      	push	{r4, r5, r6, lr}
 800b6e2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b6e4:	4604      	mov	r4, r0
 800b6e6:	460e      	mov	r6, r1
 800b6e8:	b93d      	cbnz	r5, 800b6fa <_Balloc+0x1a>
 800b6ea:	2010      	movs	r0, #16
 800b6ec:	f7ff ffde 	bl	800b6ac <malloc>
 800b6f0:	6260      	str	r0, [r4, #36]	; 0x24
 800b6f2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b6f6:	6005      	str	r5, [r0, #0]
 800b6f8:	60c5      	str	r5, [r0, #12]
 800b6fa:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b6fc:	68eb      	ldr	r3, [r5, #12]
 800b6fe:	b183      	cbz	r3, 800b722 <_Balloc+0x42>
 800b700:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b702:	68db      	ldr	r3, [r3, #12]
 800b704:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800b708:	b9b8      	cbnz	r0, 800b73a <_Balloc+0x5a>
 800b70a:	2101      	movs	r1, #1
 800b70c:	fa01 f506 	lsl.w	r5, r1, r6
 800b710:	1d6a      	adds	r2, r5, #5
 800b712:	0092      	lsls	r2, r2, #2
 800b714:	4620      	mov	r0, r4
 800b716:	f000 fbe3 	bl	800bee0 <_calloc_r>
 800b71a:	b160      	cbz	r0, 800b736 <_Balloc+0x56>
 800b71c:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800b720:	e00e      	b.n	800b740 <_Balloc+0x60>
 800b722:	2221      	movs	r2, #33	; 0x21
 800b724:	2104      	movs	r1, #4
 800b726:	4620      	mov	r0, r4
 800b728:	f000 fbda 	bl	800bee0 <_calloc_r>
 800b72c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b72e:	60e8      	str	r0, [r5, #12]
 800b730:	68db      	ldr	r3, [r3, #12]
 800b732:	2b00      	cmp	r3, #0
 800b734:	d1e4      	bne.n	800b700 <_Balloc+0x20>
 800b736:	2000      	movs	r0, #0
 800b738:	bd70      	pop	{r4, r5, r6, pc}
 800b73a:	6802      	ldr	r2, [r0, #0]
 800b73c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800b740:	2300      	movs	r3, #0
 800b742:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b746:	e7f7      	b.n	800b738 <_Balloc+0x58>

0800b748 <_Bfree>:
 800b748:	b570      	push	{r4, r5, r6, lr}
 800b74a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800b74c:	4606      	mov	r6, r0
 800b74e:	460d      	mov	r5, r1
 800b750:	b93c      	cbnz	r4, 800b762 <_Bfree+0x1a>
 800b752:	2010      	movs	r0, #16
 800b754:	f7ff ffaa 	bl	800b6ac <malloc>
 800b758:	6270      	str	r0, [r6, #36]	; 0x24
 800b75a:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b75e:	6004      	str	r4, [r0, #0]
 800b760:	60c4      	str	r4, [r0, #12]
 800b762:	b13d      	cbz	r5, 800b774 <_Bfree+0x2c>
 800b764:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800b766:	686a      	ldr	r2, [r5, #4]
 800b768:	68db      	ldr	r3, [r3, #12]
 800b76a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b76e:	6029      	str	r1, [r5, #0]
 800b770:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800b774:	bd70      	pop	{r4, r5, r6, pc}

0800b776 <__multadd>:
 800b776:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b77a:	690d      	ldr	r5, [r1, #16]
 800b77c:	461f      	mov	r7, r3
 800b77e:	4606      	mov	r6, r0
 800b780:	460c      	mov	r4, r1
 800b782:	f101 0c14 	add.w	ip, r1, #20
 800b786:	2300      	movs	r3, #0
 800b788:	f8dc 0000 	ldr.w	r0, [ip]
 800b78c:	b281      	uxth	r1, r0
 800b78e:	fb02 7101 	mla	r1, r2, r1, r7
 800b792:	0c0f      	lsrs	r7, r1, #16
 800b794:	0c00      	lsrs	r0, r0, #16
 800b796:	fb02 7000 	mla	r0, r2, r0, r7
 800b79a:	b289      	uxth	r1, r1
 800b79c:	3301      	adds	r3, #1
 800b79e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800b7a2:	429d      	cmp	r5, r3
 800b7a4:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800b7a8:	f84c 1b04 	str.w	r1, [ip], #4
 800b7ac:	dcec      	bgt.n	800b788 <__multadd+0x12>
 800b7ae:	b1d7      	cbz	r7, 800b7e6 <__multadd+0x70>
 800b7b0:	68a3      	ldr	r3, [r4, #8]
 800b7b2:	42ab      	cmp	r3, r5
 800b7b4:	dc12      	bgt.n	800b7dc <__multadd+0x66>
 800b7b6:	6861      	ldr	r1, [r4, #4]
 800b7b8:	4630      	mov	r0, r6
 800b7ba:	3101      	adds	r1, #1
 800b7bc:	f7ff ff90 	bl	800b6e0 <_Balloc>
 800b7c0:	6922      	ldr	r2, [r4, #16]
 800b7c2:	3202      	adds	r2, #2
 800b7c4:	f104 010c 	add.w	r1, r4, #12
 800b7c8:	4680      	mov	r8, r0
 800b7ca:	0092      	lsls	r2, r2, #2
 800b7cc:	300c      	adds	r0, #12
 800b7ce:	f7fd f945 	bl	8008a5c <memcpy>
 800b7d2:	4621      	mov	r1, r4
 800b7d4:	4630      	mov	r0, r6
 800b7d6:	f7ff ffb7 	bl	800b748 <_Bfree>
 800b7da:	4644      	mov	r4, r8
 800b7dc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b7e0:	3501      	adds	r5, #1
 800b7e2:	615f      	str	r7, [r3, #20]
 800b7e4:	6125      	str	r5, [r4, #16]
 800b7e6:	4620      	mov	r0, r4
 800b7e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800b7ec <__s2b>:
 800b7ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b7f0:	460c      	mov	r4, r1
 800b7f2:	4615      	mov	r5, r2
 800b7f4:	461f      	mov	r7, r3
 800b7f6:	2209      	movs	r2, #9
 800b7f8:	3308      	adds	r3, #8
 800b7fa:	4606      	mov	r6, r0
 800b7fc:	fb93 f3f2 	sdiv	r3, r3, r2
 800b800:	2100      	movs	r1, #0
 800b802:	2201      	movs	r2, #1
 800b804:	429a      	cmp	r2, r3
 800b806:	db20      	blt.n	800b84a <__s2b+0x5e>
 800b808:	4630      	mov	r0, r6
 800b80a:	f7ff ff69 	bl	800b6e0 <_Balloc>
 800b80e:	9b08      	ldr	r3, [sp, #32]
 800b810:	6143      	str	r3, [r0, #20]
 800b812:	2d09      	cmp	r5, #9
 800b814:	f04f 0301 	mov.w	r3, #1
 800b818:	6103      	str	r3, [r0, #16]
 800b81a:	dd19      	ble.n	800b850 <__s2b+0x64>
 800b81c:	f104 0809 	add.w	r8, r4, #9
 800b820:	46c1      	mov	r9, r8
 800b822:	442c      	add	r4, r5
 800b824:	f819 3b01 	ldrb.w	r3, [r9], #1
 800b828:	4601      	mov	r1, r0
 800b82a:	3b30      	subs	r3, #48	; 0x30
 800b82c:	220a      	movs	r2, #10
 800b82e:	4630      	mov	r0, r6
 800b830:	f7ff ffa1 	bl	800b776 <__multadd>
 800b834:	45a1      	cmp	r9, r4
 800b836:	d1f5      	bne.n	800b824 <__s2b+0x38>
 800b838:	eb08 0405 	add.w	r4, r8, r5
 800b83c:	3c08      	subs	r4, #8
 800b83e:	1b2d      	subs	r5, r5, r4
 800b840:	1963      	adds	r3, r4, r5
 800b842:	42bb      	cmp	r3, r7
 800b844:	db07      	blt.n	800b856 <__s2b+0x6a>
 800b846:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b84a:	0052      	lsls	r2, r2, #1
 800b84c:	3101      	adds	r1, #1
 800b84e:	e7d9      	b.n	800b804 <__s2b+0x18>
 800b850:	340a      	adds	r4, #10
 800b852:	2509      	movs	r5, #9
 800b854:	e7f3      	b.n	800b83e <__s2b+0x52>
 800b856:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b85a:	4601      	mov	r1, r0
 800b85c:	3b30      	subs	r3, #48	; 0x30
 800b85e:	220a      	movs	r2, #10
 800b860:	4630      	mov	r0, r6
 800b862:	f7ff ff88 	bl	800b776 <__multadd>
 800b866:	e7eb      	b.n	800b840 <__s2b+0x54>

0800b868 <__hi0bits>:
 800b868:	0c02      	lsrs	r2, r0, #16
 800b86a:	0412      	lsls	r2, r2, #16
 800b86c:	4603      	mov	r3, r0
 800b86e:	b9b2      	cbnz	r2, 800b89e <__hi0bits+0x36>
 800b870:	0403      	lsls	r3, r0, #16
 800b872:	2010      	movs	r0, #16
 800b874:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800b878:	bf04      	itt	eq
 800b87a:	021b      	lsleq	r3, r3, #8
 800b87c:	3008      	addeq	r0, #8
 800b87e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800b882:	bf04      	itt	eq
 800b884:	011b      	lsleq	r3, r3, #4
 800b886:	3004      	addeq	r0, #4
 800b888:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800b88c:	bf04      	itt	eq
 800b88e:	009b      	lsleq	r3, r3, #2
 800b890:	3002      	addeq	r0, #2
 800b892:	2b00      	cmp	r3, #0
 800b894:	db06      	blt.n	800b8a4 <__hi0bits+0x3c>
 800b896:	005b      	lsls	r3, r3, #1
 800b898:	d503      	bpl.n	800b8a2 <__hi0bits+0x3a>
 800b89a:	3001      	adds	r0, #1
 800b89c:	4770      	bx	lr
 800b89e:	2000      	movs	r0, #0
 800b8a0:	e7e8      	b.n	800b874 <__hi0bits+0xc>
 800b8a2:	2020      	movs	r0, #32
 800b8a4:	4770      	bx	lr

0800b8a6 <__lo0bits>:
 800b8a6:	6803      	ldr	r3, [r0, #0]
 800b8a8:	f013 0207 	ands.w	r2, r3, #7
 800b8ac:	4601      	mov	r1, r0
 800b8ae:	d00b      	beq.n	800b8c8 <__lo0bits+0x22>
 800b8b0:	07da      	lsls	r2, r3, #31
 800b8b2:	d423      	bmi.n	800b8fc <__lo0bits+0x56>
 800b8b4:	0798      	lsls	r0, r3, #30
 800b8b6:	bf49      	itett	mi
 800b8b8:	085b      	lsrmi	r3, r3, #1
 800b8ba:	089b      	lsrpl	r3, r3, #2
 800b8bc:	2001      	movmi	r0, #1
 800b8be:	600b      	strmi	r3, [r1, #0]
 800b8c0:	bf5c      	itt	pl
 800b8c2:	600b      	strpl	r3, [r1, #0]
 800b8c4:	2002      	movpl	r0, #2
 800b8c6:	4770      	bx	lr
 800b8c8:	b298      	uxth	r0, r3
 800b8ca:	b9a8      	cbnz	r0, 800b8f8 <__lo0bits+0x52>
 800b8cc:	0c1b      	lsrs	r3, r3, #16
 800b8ce:	2010      	movs	r0, #16
 800b8d0:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b8d4:	bf04      	itt	eq
 800b8d6:	0a1b      	lsreq	r3, r3, #8
 800b8d8:	3008      	addeq	r0, #8
 800b8da:	071a      	lsls	r2, r3, #28
 800b8dc:	bf04      	itt	eq
 800b8de:	091b      	lsreq	r3, r3, #4
 800b8e0:	3004      	addeq	r0, #4
 800b8e2:	079a      	lsls	r2, r3, #30
 800b8e4:	bf04      	itt	eq
 800b8e6:	089b      	lsreq	r3, r3, #2
 800b8e8:	3002      	addeq	r0, #2
 800b8ea:	07da      	lsls	r2, r3, #31
 800b8ec:	d402      	bmi.n	800b8f4 <__lo0bits+0x4e>
 800b8ee:	085b      	lsrs	r3, r3, #1
 800b8f0:	d006      	beq.n	800b900 <__lo0bits+0x5a>
 800b8f2:	3001      	adds	r0, #1
 800b8f4:	600b      	str	r3, [r1, #0]
 800b8f6:	4770      	bx	lr
 800b8f8:	4610      	mov	r0, r2
 800b8fa:	e7e9      	b.n	800b8d0 <__lo0bits+0x2a>
 800b8fc:	2000      	movs	r0, #0
 800b8fe:	4770      	bx	lr
 800b900:	2020      	movs	r0, #32
 800b902:	4770      	bx	lr

0800b904 <__i2b>:
 800b904:	b510      	push	{r4, lr}
 800b906:	460c      	mov	r4, r1
 800b908:	2101      	movs	r1, #1
 800b90a:	f7ff fee9 	bl	800b6e0 <_Balloc>
 800b90e:	2201      	movs	r2, #1
 800b910:	6144      	str	r4, [r0, #20]
 800b912:	6102      	str	r2, [r0, #16]
 800b914:	bd10      	pop	{r4, pc}

0800b916 <__multiply>:
 800b916:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b91a:	4614      	mov	r4, r2
 800b91c:	690a      	ldr	r2, [r1, #16]
 800b91e:	6923      	ldr	r3, [r4, #16]
 800b920:	429a      	cmp	r2, r3
 800b922:	bfb8      	it	lt
 800b924:	460b      	movlt	r3, r1
 800b926:	4688      	mov	r8, r1
 800b928:	bfbc      	itt	lt
 800b92a:	46a0      	movlt	r8, r4
 800b92c:	461c      	movlt	r4, r3
 800b92e:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b932:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800b936:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b93a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b93e:	eb07 0609 	add.w	r6, r7, r9
 800b942:	42b3      	cmp	r3, r6
 800b944:	bfb8      	it	lt
 800b946:	3101      	addlt	r1, #1
 800b948:	f7ff feca 	bl	800b6e0 <_Balloc>
 800b94c:	f100 0514 	add.w	r5, r0, #20
 800b950:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800b954:	462b      	mov	r3, r5
 800b956:	2200      	movs	r2, #0
 800b958:	4573      	cmp	r3, lr
 800b95a:	d316      	bcc.n	800b98a <__multiply+0x74>
 800b95c:	f104 0214 	add.w	r2, r4, #20
 800b960:	f108 0114 	add.w	r1, r8, #20
 800b964:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800b968:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800b96c:	9300      	str	r3, [sp, #0]
 800b96e:	9b00      	ldr	r3, [sp, #0]
 800b970:	9201      	str	r2, [sp, #4]
 800b972:	4293      	cmp	r3, r2
 800b974:	d80c      	bhi.n	800b990 <__multiply+0x7a>
 800b976:	2e00      	cmp	r6, #0
 800b978:	dd03      	ble.n	800b982 <__multiply+0x6c>
 800b97a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d05d      	beq.n	800ba3e <__multiply+0x128>
 800b982:	6106      	str	r6, [r0, #16]
 800b984:	b003      	add	sp, #12
 800b986:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b98a:	f843 2b04 	str.w	r2, [r3], #4
 800b98e:	e7e3      	b.n	800b958 <__multiply+0x42>
 800b990:	f8b2 b000 	ldrh.w	fp, [r2]
 800b994:	f1bb 0f00 	cmp.w	fp, #0
 800b998:	d023      	beq.n	800b9e2 <__multiply+0xcc>
 800b99a:	4689      	mov	r9, r1
 800b99c:	46ac      	mov	ip, r5
 800b99e:	f04f 0800 	mov.w	r8, #0
 800b9a2:	f859 4b04 	ldr.w	r4, [r9], #4
 800b9a6:	f8dc a000 	ldr.w	sl, [ip]
 800b9aa:	b2a3      	uxth	r3, r4
 800b9ac:	fa1f fa8a 	uxth.w	sl, sl
 800b9b0:	fb0b a303 	mla	r3, fp, r3, sl
 800b9b4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800b9b8:	f8dc 4000 	ldr.w	r4, [ip]
 800b9bc:	4443      	add	r3, r8
 800b9be:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800b9c2:	fb0b 840a 	mla	r4, fp, sl, r8
 800b9c6:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800b9ca:	46e2      	mov	sl, ip
 800b9cc:	b29b      	uxth	r3, r3
 800b9ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800b9d2:	454f      	cmp	r7, r9
 800b9d4:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800b9d8:	f84a 3b04 	str.w	r3, [sl], #4
 800b9dc:	d82b      	bhi.n	800ba36 <__multiply+0x120>
 800b9de:	f8cc 8004 	str.w	r8, [ip, #4]
 800b9e2:	9b01      	ldr	r3, [sp, #4]
 800b9e4:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800b9e8:	3204      	adds	r2, #4
 800b9ea:	f1ba 0f00 	cmp.w	sl, #0
 800b9ee:	d020      	beq.n	800ba32 <__multiply+0x11c>
 800b9f0:	682b      	ldr	r3, [r5, #0]
 800b9f2:	4689      	mov	r9, r1
 800b9f4:	46a8      	mov	r8, r5
 800b9f6:	f04f 0b00 	mov.w	fp, #0
 800b9fa:	f8b9 c000 	ldrh.w	ip, [r9]
 800b9fe:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800ba02:	fb0a 440c 	mla	r4, sl, ip, r4
 800ba06:	445c      	add	r4, fp
 800ba08:	46c4      	mov	ip, r8
 800ba0a:	b29b      	uxth	r3, r3
 800ba0c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800ba10:	f84c 3b04 	str.w	r3, [ip], #4
 800ba14:	f859 3b04 	ldr.w	r3, [r9], #4
 800ba18:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800ba1c:	0c1b      	lsrs	r3, r3, #16
 800ba1e:	fb0a b303 	mla	r3, sl, r3, fp
 800ba22:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800ba26:	454f      	cmp	r7, r9
 800ba28:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800ba2c:	d805      	bhi.n	800ba3a <__multiply+0x124>
 800ba2e:	f8c8 3004 	str.w	r3, [r8, #4]
 800ba32:	3504      	adds	r5, #4
 800ba34:	e79b      	b.n	800b96e <__multiply+0x58>
 800ba36:	46d4      	mov	ip, sl
 800ba38:	e7b3      	b.n	800b9a2 <__multiply+0x8c>
 800ba3a:	46e0      	mov	r8, ip
 800ba3c:	e7dd      	b.n	800b9fa <__multiply+0xe4>
 800ba3e:	3e01      	subs	r6, #1
 800ba40:	e799      	b.n	800b976 <__multiply+0x60>
	...

0800ba44 <__pow5mult>:
 800ba44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba48:	4615      	mov	r5, r2
 800ba4a:	f012 0203 	ands.w	r2, r2, #3
 800ba4e:	4606      	mov	r6, r0
 800ba50:	460f      	mov	r7, r1
 800ba52:	d007      	beq.n	800ba64 <__pow5mult+0x20>
 800ba54:	3a01      	subs	r2, #1
 800ba56:	4c21      	ldr	r4, [pc, #132]	; (800badc <__pow5mult+0x98>)
 800ba58:	2300      	movs	r3, #0
 800ba5a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ba5e:	f7ff fe8a 	bl	800b776 <__multadd>
 800ba62:	4607      	mov	r7, r0
 800ba64:	10ad      	asrs	r5, r5, #2
 800ba66:	d035      	beq.n	800bad4 <__pow5mult+0x90>
 800ba68:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ba6a:	b93c      	cbnz	r4, 800ba7c <__pow5mult+0x38>
 800ba6c:	2010      	movs	r0, #16
 800ba6e:	f7ff fe1d 	bl	800b6ac <malloc>
 800ba72:	6270      	str	r0, [r6, #36]	; 0x24
 800ba74:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ba78:	6004      	str	r4, [r0, #0]
 800ba7a:	60c4      	str	r4, [r0, #12]
 800ba7c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ba80:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ba84:	b94c      	cbnz	r4, 800ba9a <__pow5mult+0x56>
 800ba86:	f240 2171 	movw	r1, #625	; 0x271
 800ba8a:	4630      	mov	r0, r6
 800ba8c:	f7ff ff3a 	bl	800b904 <__i2b>
 800ba90:	2300      	movs	r3, #0
 800ba92:	f8c8 0008 	str.w	r0, [r8, #8]
 800ba96:	4604      	mov	r4, r0
 800ba98:	6003      	str	r3, [r0, #0]
 800ba9a:	f04f 0800 	mov.w	r8, #0
 800ba9e:	07eb      	lsls	r3, r5, #31
 800baa0:	d50a      	bpl.n	800bab8 <__pow5mult+0x74>
 800baa2:	4639      	mov	r1, r7
 800baa4:	4622      	mov	r2, r4
 800baa6:	4630      	mov	r0, r6
 800baa8:	f7ff ff35 	bl	800b916 <__multiply>
 800baac:	4639      	mov	r1, r7
 800baae:	4681      	mov	r9, r0
 800bab0:	4630      	mov	r0, r6
 800bab2:	f7ff fe49 	bl	800b748 <_Bfree>
 800bab6:	464f      	mov	r7, r9
 800bab8:	106d      	asrs	r5, r5, #1
 800baba:	d00b      	beq.n	800bad4 <__pow5mult+0x90>
 800babc:	6820      	ldr	r0, [r4, #0]
 800babe:	b938      	cbnz	r0, 800bad0 <__pow5mult+0x8c>
 800bac0:	4622      	mov	r2, r4
 800bac2:	4621      	mov	r1, r4
 800bac4:	4630      	mov	r0, r6
 800bac6:	f7ff ff26 	bl	800b916 <__multiply>
 800baca:	6020      	str	r0, [r4, #0]
 800bacc:	f8c0 8000 	str.w	r8, [r0]
 800bad0:	4604      	mov	r4, r0
 800bad2:	e7e4      	b.n	800ba9e <__pow5mult+0x5a>
 800bad4:	4638      	mov	r0, r7
 800bad6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bada:	bf00      	nop
 800badc:	0800c630 	.word	0x0800c630

0800bae0 <__lshift>:
 800bae0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bae4:	460c      	mov	r4, r1
 800bae6:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800baea:	6923      	ldr	r3, [r4, #16]
 800baec:	6849      	ldr	r1, [r1, #4]
 800baee:	eb0a 0903 	add.w	r9, sl, r3
 800baf2:	68a3      	ldr	r3, [r4, #8]
 800baf4:	4607      	mov	r7, r0
 800baf6:	4616      	mov	r6, r2
 800baf8:	f109 0501 	add.w	r5, r9, #1
 800bafc:	42ab      	cmp	r3, r5
 800bafe:	db32      	blt.n	800bb66 <__lshift+0x86>
 800bb00:	4638      	mov	r0, r7
 800bb02:	f7ff fded 	bl	800b6e0 <_Balloc>
 800bb06:	2300      	movs	r3, #0
 800bb08:	4680      	mov	r8, r0
 800bb0a:	f100 0114 	add.w	r1, r0, #20
 800bb0e:	461a      	mov	r2, r3
 800bb10:	4553      	cmp	r3, sl
 800bb12:	db2b      	blt.n	800bb6c <__lshift+0x8c>
 800bb14:	6920      	ldr	r0, [r4, #16]
 800bb16:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bb1a:	f104 0314 	add.w	r3, r4, #20
 800bb1e:	f016 021f 	ands.w	r2, r6, #31
 800bb22:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bb26:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bb2a:	d025      	beq.n	800bb78 <__lshift+0x98>
 800bb2c:	f1c2 0e20 	rsb	lr, r2, #32
 800bb30:	2000      	movs	r0, #0
 800bb32:	681e      	ldr	r6, [r3, #0]
 800bb34:	468a      	mov	sl, r1
 800bb36:	4096      	lsls	r6, r2
 800bb38:	4330      	orrs	r0, r6
 800bb3a:	f84a 0b04 	str.w	r0, [sl], #4
 800bb3e:	f853 0b04 	ldr.w	r0, [r3], #4
 800bb42:	459c      	cmp	ip, r3
 800bb44:	fa20 f00e 	lsr.w	r0, r0, lr
 800bb48:	d814      	bhi.n	800bb74 <__lshift+0x94>
 800bb4a:	6048      	str	r0, [r1, #4]
 800bb4c:	b108      	cbz	r0, 800bb52 <__lshift+0x72>
 800bb4e:	f109 0502 	add.w	r5, r9, #2
 800bb52:	3d01      	subs	r5, #1
 800bb54:	4638      	mov	r0, r7
 800bb56:	f8c8 5010 	str.w	r5, [r8, #16]
 800bb5a:	4621      	mov	r1, r4
 800bb5c:	f7ff fdf4 	bl	800b748 <_Bfree>
 800bb60:	4640      	mov	r0, r8
 800bb62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb66:	3101      	adds	r1, #1
 800bb68:	005b      	lsls	r3, r3, #1
 800bb6a:	e7c7      	b.n	800bafc <__lshift+0x1c>
 800bb6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800bb70:	3301      	adds	r3, #1
 800bb72:	e7cd      	b.n	800bb10 <__lshift+0x30>
 800bb74:	4651      	mov	r1, sl
 800bb76:	e7dc      	b.n	800bb32 <__lshift+0x52>
 800bb78:	3904      	subs	r1, #4
 800bb7a:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb7e:	f841 2f04 	str.w	r2, [r1, #4]!
 800bb82:	459c      	cmp	ip, r3
 800bb84:	d8f9      	bhi.n	800bb7a <__lshift+0x9a>
 800bb86:	e7e4      	b.n	800bb52 <__lshift+0x72>

0800bb88 <__mcmp>:
 800bb88:	6903      	ldr	r3, [r0, #16]
 800bb8a:	690a      	ldr	r2, [r1, #16]
 800bb8c:	1a9b      	subs	r3, r3, r2
 800bb8e:	b530      	push	{r4, r5, lr}
 800bb90:	d10c      	bne.n	800bbac <__mcmp+0x24>
 800bb92:	0092      	lsls	r2, r2, #2
 800bb94:	3014      	adds	r0, #20
 800bb96:	3114      	adds	r1, #20
 800bb98:	1884      	adds	r4, r0, r2
 800bb9a:	4411      	add	r1, r2
 800bb9c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bba0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bba4:	4295      	cmp	r5, r2
 800bba6:	d003      	beq.n	800bbb0 <__mcmp+0x28>
 800bba8:	d305      	bcc.n	800bbb6 <__mcmp+0x2e>
 800bbaa:	2301      	movs	r3, #1
 800bbac:	4618      	mov	r0, r3
 800bbae:	bd30      	pop	{r4, r5, pc}
 800bbb0:	42a0      	cmp	r0, r4
 800bbb2:	d3f3      	bcc.n	800bb9c <__mcmp+0x14>
 800bbb4:	e7fa      	b.n	800bbac <__mcmp+0x24>
 800bbb6:	f04f 33ff 	mov.w	r3, #4294967295
 800bbba:	e7f7      	b.n	800bbac <__mcmp+0x24>

0800bbbc <__mdiff>:
 800bbbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bbc0:	460d      	mov	r5, r1
 800bbc2:	4607      	mov	r7, r0
 800bbc4:	4611      	mov	r1, r2
 800bbc6:	4628      	mov	r0, r5
 800bbc8:	4614      	mov	r4, r2
 800bbca:	f7ff ffdd 	bl	800bb88 <__mcmp>
 800bbce:	1e06      	subs	r6, r0, #0
 800bbd0:	d108      	bne.n	800bbe4 <__mdiff+0x28>
 800bbd2:	4631      	mov	r1, r6
 800bbd4:	4638      	mov	r0, r7
 800bbd6:	f7ff fd83 	bl	800b6e0 <_Balloc>
 800bbda:	2301      	movs	r3, #1
 800bbdc:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800bbe0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbe4:	bfa4      	itt	ge
 800bbe6:	4623      	movge	r3, r4
 800bbe8:	462c      	movge	r4, r5
 800bbea:	4638      	mov	r0, r7
 800bbec:	6861      	ldr	r1, [r4, #4]
 800bbee:	bfa6      	itte	ge
 800bbf0:	461d      	movge	r5, r3
 800bbf2:	2600      	movge	r6, #0
 800bbf4:	2601      	movlt	r6, #1
 800bbf6:	f7ff fd73 	bl	800b6e0 <_Balloc>
 800bbfa:	692b      	ldr	r3, [r5, #16]
 800bbfc:	60c6      	str	r6, [r0, #12]
 800bbfe:	6926      	ldr	r6, [r4, #16]
 800bc00:	f105 0914 	add.w	r9, r5, #20
 800bc04:	f104 0214 	add.w	r2, r4, #20
 800bc08:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800bc0c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800bc10:	f100 0514 	add.w	r5, r0, #20
 800bc14:	f04f 0e00 	mov.w	lr, #0
 800bc18:	f852 ab04 	ldr.w	sl, [r2], #4
 800bc1c:	f859 4b04 	ldr.w	r4, [r9], #4
 800bc20:	fa1e f18a 	uxtah	r1, lr, sl
 800bc24:	b2a3      	uxth	r3, r4
 800bc26:	1ac9      	subs	r1, r1, r3
 800bc28:	0c23      	lsrs	r3, r4, #16
 800bc2a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800bc2e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800bc32:	b289      	uxth	r1, r1
 800bc34:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800bc38:	45c8      	cmp	r8, r9
 800bc3a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800bc3e:	4694      	mov	ip, r2
 800bc40:	f845 3b04 	str.w	r3, [r5], #4
 800bc44:	d8e8      	bhi.n	800bc18 <__mdiff+0x5c>
 800bc46:	45bc      	cmp	ip, r7
 800bc48:	d304      	bcc.n	800bc54 <__mdiff+0x98>
 800bc4a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800bc4e:	b183      	cbz	r3, 800bc72 <__mdiff+0xb6>
 800bc50:	6106      	str	r6, [r0, #16]
 800bc52:	e7c5      	b.n	800bbe0 <__mdiff+0x24>
 800bc54:	f85c 1b04 	ldr.w	r1, [ip], #4
 800bc58:	fa1e f381 	uxtah	r3, lr, r1
 800bc5c:	141a      	asrs	r2, r3, #16
 800bc5e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800bc62:	b29b      	uxth	r3, r3
 800bc64:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bc68:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800bc6c:	f845 3b04 	str.w	r3, [r5], #4
 800bc70:	e7e9      	b.n	800bc46 <__mdiff+0x8a>
 800bc72:	3e01      	subs	r6, #1
 800bc74:	e7e9      	b.n	800bc4a <__mdiff+0x8e>
	...

0800bc78 <__ulp>:
 800bc78:	4b12      	ldr	r3, [pc, #72]	; (800bcc4 <__ulp+0x4c>)
 800bc7a:	ee10 2a90 	vmov	r2, s1
 800bc7e:	401a      	ands	r2, r3
 800bc80:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	dd04      	ble.n	800bc92 <__ulp+0x1a>
 800bc88:	2000      	movs	r0, #0
 800bc8a:	4619      	mov	r1, r3
 800bc8c:	ec41 0b10 	vmov	d0, r0, r1
 800bc90:	4770      	bx	lr
 800bc92:	425b      	negs	r3, r3
 800bc94:	151b      	asrs	r3, r3, #20
 800bc96:	2b13      	cmp	r3, #19
 800bc98:	f04f 0000 	mov.w	r0, #0
 800bc9c:	f04f 0100 	mov.w	r1, #0
 800bca0:	dc04      	bgt.n	800bcac <__ulp+0x34>
 800bca2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800bca6:	fa42 f103 	asr.w	r1, r2, r3
 800bcaa:	e7ef      	b.n	800bc8c <__ulp+0x14>
 800bcac:	3b14      	subs	r3, #20
 800bcae:	2b1e      	cmp	r3, #30
 800bcb0:	f04f 0201 	mov.w	r2, #1
 800bcb4:	bfda      	itte	le
 800bcb6:	f1c3 031f 	rsble	r3, r3, #31
 800bcba:	fa02 f303 	lslle.w	r3, r2, r3
 800bcbe:	4613      	movgt	r3, r2
 800bcc0:	4618      	mov	r0, r3
 800bcc2:	e7e3      	b.n	800bc8c <__ulp+0x14>
 800bcc4:	7ff00000 	.word	0x7ff00000

0800bcc8 <__b2d>:
 800bcc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcca:	6905      	ldr	r5, [r0, #16]
 800bccc:	f100 0714 	add.w	r7, r0, #20
 800bcd0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800bcd4:	1f2e      	subs	r6, r5, #4
 800bcd6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800bcda:	4620      	mov	r0, r4
 800bcdc:	f7ff fdc4 	bl	800b868 <__hi0bits>
 800bce0:	f1c0 0320 	rsb	r3, r0, #32
 800bce4:	280a      	cmp	r0, #10
 800bce6:	600b      	str	r3, [r1, #0]
 800bce8:	f8df c074 	ldr.w	ip, [pc, #116]	; 800bd60 <__b2d+0x98>
 800bcec:	dc14      	bgt.n	800bd18 <__b2d+0x50>
 800bcee:	f1c0 0e0b 	rsb	lr, r0, #11
 800bcf2:	fa24 f10e 	lsr.w	r1, r4, lr
 800bcf6:	42b7      	cmp	r7, r6
 800bcf8:	ea41 030c 	orr.w	r3, r1, ip
 800bcfc:	bf34      	ite	cc
 800bcfe:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800bd02:	2100      	movcs	r1, #0
 800bd04:	3015      	adds	r0, #21
 800bd06:	fa04 f000 	lsl.w	r0, r4, r0
 800bd0a:	fa21 f10e 	lsr.w	r1, r1, lr
 800bd0e:	ea40 0201 	orr.w	r2, r0, r1
 800bd12:	ec43 2b10 	vmov	d0, r2, r3
 800bd16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd18:	42b7      	cmp	r7, r6
 800bd1a:	bf3a      	itte	cc
 800bd1c:	f1a5 0608 	subcc.w	r6, r5, #8
 800bd20:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800bd24:	2100      	movcs	r1, #0
 800bd26:	380b      	subs	r0, #11
 800bd28:	d015      	beq.n	800bd56 <__b2d+0x8e>
 800bd2a:	4084      	lsls	r4, r0
 800bd2c:	f1c0 0520 	rsb	r5, r0, #32
 800bd30:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800bd34:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 800bd38:	42be      	cmp	r6, r7
 800bd3a:	fa21 fc05 	lsr.w	ip, r1, r5
 800bd3e:	ea44 030c 	orr.w	r3, r4, ip
 800bd42:	bf8c      	ite	hi
 800bd44:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800bd48:	2400      	movls	r4, #0
 800bd4a:	fa01 f000 	lsl.w	r0, r1, r0
 800bd4e:	40ec      	lsrs	r4, r5
 800bd50:	ea40 0204 	orr.w	r2, r0, r4
 800bd54:	e7dd      	b.n	800bd12 <__b2d+0x4a>
 800bd56:	ea44 030c 	orr.w	r3, r4, ip
 800bd5a:	460a      	mov	r2, r1
 800bd5c:	e7d9      	b.n	800bd12 <__b2d+0x4a>
 800bd5e:	bf00      	nop
 800bd60:	3ff00000 	.word	0x3ff00000

0800bd64 <__d2b>:
 800bd64:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bd68:	460e      	mov	r6, r1
 800bd6a:	2101      	movs	r1, #1
 800bd6c:	ec59 8b10 	vmov	r8, r9, d0
 800bd70:	4615      	mov	r5, r2
 800bd72:	f7ff fcb5 	bl	800b6e0 <_Balloc>
 800bd76:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800bd7a:	4607      	mov	r7, r0
 800bd7c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bd80:	bb34      	cbnz	r4, 800bdd0 <__d2b+0x6c>
 800bd82:	9301      	str	r3, [sp, #4]
 800bd84:	f1b8 0300 	subs.w	r3, r8, #0
 800bd88:	d027      	beq.n	800bdda <__d2b+0x76>
 800bd8a:	a802      	add	r0, sp, #8
 800bd8c:	f840 3d08 	str.w	r3, [r0, #-8]!
 800bd90:	f7ff fd89 	bl	800b8a6 <__lo0bits>
 800bd94:	9900      	ldr	r1, [sp, #0]
 800bd96:	b1f0      	cbz	r0, 800bdd6 <__d2b+0x72>
 800bd98:	9a01      	ldr	r2, [sp, #4]
 800bd9a:	f1c0 0320 	rsb	r3, r0, #32
 800bd9e:	fa02 f303 	lsl.w	r3, r2, r3
 800bda2:	430b      	orrs	r3, r1
 800bda4:	40c2      	lsrs	r2, r0
 800bda6:	617b      	str	r3, [r7, #20]
 800bda8:	9201      	str	r2, [sp, #4]
 800bdaa:	9b01      	ldr	r3, [sp, #4]
 800bdac:	61bb      	str	r3, [r7, #24]
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	bf14      	ite	ne
 800bdb2:	2102      	movne	r1, #2
 800bdb4:	2101      	moveq	r1, #1
 800bdb6:	6139      	str	r1, [r7, #16]
 800bdb8:	b1c4      	cbz	r4, 800bdec <__d2b+0x88>
 800bdba:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800bdbe:	4404      	add	r4, r0
 800bdc0:	6034      	str	r4, [r6, #0]
 800bdc2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bdc6:	6028      	str	r0, [r5, #0]
 800bdc8:	4638      	mov	r0, r7
 800bdca:	b003      	add	sp, #12
 800bdcc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bdd0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bdd4:	e7d5      	b.n	800bd82 <__d2b+0x1e>
 800bdd6:	6179      	str	r1, [r7, #20]
 800bdd8:	e7e7      	b.n	800bdaa <__d2b+0x46>
 800bdda:	a801      	add	r0, sp, #4
 800bddc:	f7ff fd63 	bl	800b8a6 <__lo0bits>
 800bde0:	9b01      	ldr	r3, [sp, #4]
 800bde2:	617b      	str	r3, [r7, #20]
 800bde4:	2101      	movs	r1, #1
 800bde6:	6139      	str	r1, [r7, #16]
 800bde8:	3020      	adds	r0, #32
 800bdea:	e7e5      	b.n	800bdb8 <__d2b+0x54>
 800bdec:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800bdf0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bdf4:	6030      	str	r0, [r6, #0]
 800bdf6:	6918      	ldr	r0, [r3, #16]
 800bdf8:	f7ff fd36 	bl	800b868 <__hi0bits>
 800bdfc:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800be00:	e7e1      	b.n	800bdc6 <__d2b+0x62>

0800be02 <__ratio>:
 800be02:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be06:	4688      	mov	r8, r1
 800be08:	4669      	mov	r1, sp
 800be0a:	4681      	mov	r9, r0
 800be0c:	f7ff ff5c 	bl	800bcc8 <__b2d>
 800be10:	a901      	add	r1, sp, #4
 800be12:	4640      	mov	r0, r8
 800be14:	ec57 6b10 	vmov	r6, r7, d0
 800be18:	ee10 4a10 	vmov	r4, s0
 800be1c:	f7ff ff54 	bl	800bcc8 <__b2d>
 800be20:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800be24:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800be28:	eba3 0c02 	sub.w	ip, r3, r2
 800be2c:	e9dd 3200 	ldrd	r3, r2, [sp]
 800be30:	1a9b      	subs	r3, r3, r2
 800be32:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800be36:	ec51 0b10 	vmov	r0, r1, d0
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	ee10 aa10 	vmov	sl, s0
 800be40:	bfce      	itee	gt
 800be42:	463a      	movgt	r2, r7
 800be44:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800be48:	460a      	movle	r2, r1
 800be4a:	463d      	mov	r5, r7
 800be4c:	468b      	mov	fp, r1
 800be4e:	bfcc      	ite	gt
 800be50:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 800be54:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800be58:	ec45 4b17 	vmov	d7, r4, r5
 800be5c:	ec4b ab16 	vmov	d6, sl, fp
 800be60:	ee87 0b06 	vdiv.f64	d0, d7, d6
 800be64:	b003      	add	sp, #12
 800be66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800be6a <__copybits>:
 800be6a:	3901      	subs	r1, #1
 800be6c:	b510      	push	{r4, lr}
 800be6e:	1149      	asrs	r1, r1, #5
 800be70:	6914      	ldr	r4, [r2, #16]
 800be72:	3101      	adds	r1, #1
 800be74:	f102 0314 	add.w	r3, r2, #20
 800be78:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800be7c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800be80:	42a3      	cmp	r3, r4
 800be82:	4602      	mov	r2, r0
 800be84:	d303      	bcc.n	800be8e <__copybits+0x24>
 800be86:	2300      	movs	r3, #0
 800be88:	428a      	cmp	r2, r1
 800be8a:	d305      	bcc.n	800be98 <__copybits+0x2e>
 800be8c:	bd10      	pop	{r4, pc}
 800be8e:	f853 2b04 	ldr.w	r2, [r3], #4
 800be92:	f840 2b04 	str.w	r2, [r0], #4
 800be96:	e7f3      	b.n	800be80 <__copybits+0x16>
 800be98:	f842 3b04 	str.w	r3, [r2], #4
 800be9c:	e7f4      	b.n	800be88 <__copybits+0x1e>

0800be9e <__any_on>:
 800be9e:	f100 0214 	add.w	r2, r0, #20
 800bea2:	6900      	ldr	r0, [r0, #16]
 800bea4:	114b      	asrs	r3, r1, #5
 800bea6:	4298      	cmp	r0, r3
 800bea8:	b510      	push	{r4, lr}
 800beaa:	db11      	blt.n	800bed0 <__any_on+0x32>
 800beac:	dd0a      	ble.n	800bec4 <__any_on+0x26>
 800beae:	f011 011f 	ands.w	r1, r1, #31
 800beb2:	d007      	beq.n	800bec4 <__any_on+0x26>
 800beb4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800beb8:	fa24 f001 	lsr.w	r0, r4, r1
 800bebc:	fa00 f101 	lsl.w	r1, r0, r1
 800bec0:	428c      	cmp	r4, r1
 800bec2:	d10b      	bne.n	800bedc <__any_on+0x3e>
 800bec4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bec8:	4293      	cmp	r3, r2
 800beca:	d803      	bhi.n	800bed4 <__any_on+0x36>
 800becc:	2000      	movs	r0, #0
 800bece:	bd10      	pop	{r4, pc}
 800bed0:	4603      	mov	r3, r0
 800bed2:	e7f7      	b.n	800bec4 <__any_on+0x26>
 800bed4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bed8:	2900      	cmp	r1, #0
 800beda:	d0f5      	beq.n	800bec8 <__any_on+0x2a>
 800bedc:	2001      	movs	r0, #1
 800bede:	e7f6      	b.n	800bece <__any_on+0x30>

0800bee0 <_calloc_r>:
 800bee0:	b538      	push	{r3, r4, r5, lr}
 800bee2:	fb02 f401 	mul.w	r4, r2, r1
 800bee6:	4621      	mov	r1, r4
 800bee8:	f000 f856 	bl	800bf98 <_malloc_r>
 800beec:	4605      	mov	r5, r0
 800beee:	b118      	cbz	r0, 800bef8 <_calloc_r+0x18>
 800bef0:	4622      	mov	r2, r4
 800bef2:	2100      	movs	r1, #0
 800bef4:	f7fc fdbd 	bl	8008a72 <memset>
 800bef8:	4628      	mov	r0, r5
 800befa:	bd38      	pop	{r3, r4, r5, pc}

0800befc <_free_r>:
 800befc:	b538      	push	{r3, r4, r5, lr}
 800befe:	4605      	mov	r5, r0
 800bf00:	2900      	cmp	r1, #0
 800bf02:	d045      	beq.n	800bf90 <_free_r+0x94>
 800bf04:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bf08:	1f0c      	subs	r4, r1, #4
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	bfb8      	it	lt
 800bf0e:	18e4      	addlt	r4, r4, r3
 800bf10:	f000 fa24 	bl	800c35c <__malloc_lock>
 800bf14:	4a1f      	ldr	r2, [pc, #124]	; (800bf94 <_free_r+0x98>)
 800bf16:	6813      	ldr	r3, [r2, #0]
 800bf18:	4610      	mov	r0, r2
 800bf1a:	b933      	cbnz	r3, 800bf2a <_free_r+0x2e>
 800bf1c:	6063      	str	r3, [r4, #4]
 800bf1e:	6014      	str	r4, [r2, #0]
 800bf20:	4628      	mov	r0, r5
 800bf22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bf26:	f000 ba1a 	b.w	800c35e <__malloc_unlock>
 800bf2a:	42a3      	cmp	r3, r4
 800bf2c:	d90c      	bls.n	800bf48 <_free_r+0x4c>
 800bf2e:	6821      	ldr	r1, [r4, #0]
 800bf30:	1862      	adds	r2, r4, r1
 800bf32:	4293      	cmp	r3, r2
 800bf34:	bf04      	itt	eq
 800bf36:	681a      	ldreq	r2, [r3, #0]
 800bf38:	685b      	ldreq	r3, [r3, #4]
 800bf3a:	6063      	str	r3, [r4, #4]
 800bf3c:	bf04      	itt	eq
 800bf3e:	1852      	addeq	r2, r2, r1
 800bf40:	6022      	streq	r2, [r4, #0]
 800bf42:	6004      	str	r4, [r0, #0]
 800bf44:	e7ec      	b.n	800bf20 <_free_r+0x24>
 800bf46:	4613      	mov	r3, r2
 800bf48:	685a      	ldr	r2, [r3, #4]
 800bf4a:	b10a      	cbz	r2, 800bf50 <_free_r+0x54>
 800bf4c:	42a2      	cmp	r2, r4
 800bf4e:	d9fa      	bls.n	800bf46 <_free_r+0x4a>
 800bf50:	6819      	ldr	r1, [r3, #0]
 800bf52:	1858      	adds	r0, r3, r1
 800bf54:	42a0      	cmp	r0, r4
 800bf56:	d10b      	bne.n	800bf70 <_free_r+0x74>
 800bf58:	6820      	ldr	r0, [r4, #0]
 800bf5a:	4401      	add	r1, r0
 800bf5c:	1858      	adds	r0, r3, r1
 800bf5e:	4282      	cmp	r2, r0
 800bf60:	6019      	str	r1, [r3, #0]
 800bf62:	d1dd      	bne.n	800bf20 <_free_r+0x24>
 800bf64:	6810      	ldr	r0, [r2, #0]
 800bf66:	6852      	ldr	r2, [r2, #4]
 800bf68:	605a      	str	r2, [r3, #4]
 800bf6a:	4401      	add	r1, r0
 800bf6c:	6019      	str	r1, [r3, #0]
 800bf6e:	e7d7      	b.n	800bf20 <_free_r+0x24>
 800bf70:	d902      	bls.n	800bf78 <_free_r+0x7c>
 800bf72:	230c      	movs	r3, #12
 800bf74:	602b      	str	r3, [r5, #0]
 800bf76:	e7d3      	b.n	800bf20 <_free_r+0x24>
 800bf78:	6820      	ldr	r0, [r4, #0]
 800bf7a:	1821      	adds	r1, r4, r0
 800bf7c:	428a      	cmp	r2, r1
 800bf7e:	bf04      	itt	eq
 800bf80:	6811      	ldreq	r1, [r2, #0]
 800bf82:	6852      	ldreq	r2, [r2, #4]
 800bf84:	6062      	str	r2, [r4, #4]
 800bf86:	bf04      	itt	eq
 800bf88:	1809      	addeq	r1, r1, r0
 800bf8a:	6021      	streq	r1, [r4, #0]
 800bf8c:	605c      	str	r4, [r3, #4]
 800bf8e:	e7c7      	b.n	800bf20 <_free_r+0x24>
 800bf90:	bd38      	pop	{r3, r4, r5, pc}
 800bf92:	bf00      	nop
 800bf94:	200041d8 	.word	0x200041d8

0800bf98 <_malloc_r>:
 800bf98:	b570      	push	{r4, r5, r6, lr}
 800bf9a:	1ccd      	adds	r5, r1, #3
 800bf9c:	f025 0503 	bic.w	r5, r5, #3
 800bfa0:	3508      	adds	r5, #8
 800bfa2:	2d0c      	cmp	r5, #12
 800bfa4:	bf38      	it	cc
 800bfa6:	250c      	movcc	r5, #12
 800bfa8:	2d00      	cmp	r5, #0
 800bfaa:	4606      	mov	r6, r0
 800bfac:	db01      	blt.n	800bfb2 <_malloc_r+0x1a>
 800bfae:	42a9      	cmp	r1, r5
 800bfb0:	d903      	bls.n	800bfba <_malloc_r+0x22>
 800bfb2:	230c      	movs	r3, #12
 800bfb4:	6033      	str	r3, [r6, #0]
 800bfb6:	2000      	movs	r0, #0
 800bfb8:	bd70      	pop	{r4, r5, r6, pc}
 800bfba:	f000 f9cf 	bl	800c35c <__malloc_lock>
 800bfbe:	4a21      	ldr	r2, [pc, #132]	; (800c044 <_malloc_r+0xac>)
 800bfc0:	6814      	ldr	r4, [r2, #0]
 800bfc2:	4621      	mov	r1, r4
 800bfc4:	b991      	cbnz	r1, 800bfec <_malloc_r+0x54>
 800bfc6:	4c20      	ldr	r4, [pc, #128]	; (800c048 <_malloc_r+0xb0>)
 800bfc8:	6823      	ldr	r3, [r4, #0]
 800bfca:	b91b      	cbnz	r3, 800bfd4 <_malloc_r+0x3c>
 800bfcc:	4630      	mov	r0, r6
 800bfce:	f000 f98f 	bl	800c2f0 <_sbrk_r>
 800bfd2:	6020      	str	r0, [r4, #0]
 800bfd4:	4629      	mov	r1, r5
 800bfd6:	4630      	mov	r0, r6
 800bfd8:	f000 f98a 	bl	800c2f0 <_sbrk_r>
 800bfdc:	1c43      	adds	r3, r0, #1
 800bfde:	d124      	bne.n	800c02a <_malloc_r+0x92>
 800bfe0:	230c      	movs	r3, #12
 800bfe2:	6033      	str	r3, [r6, #0]
 800bfe4:	4630      	mov	r0, r6
 800bfe6:	f000 f9ba 	bl	800c35e <__malloc_unlock>
 800bfea:	e7e4      	b.n	800bfb6 <_malloc_r+0x1e>
 800bfec:	680b      	ldr	r3, [r1, #0]
 800bfee:	1b5b      	subs	r3, r3, r5
 800bff0:	d418      	bmi.n	800c024 <_malloc_r+0x8c>
 800bff2:	2b0b      	cmp	r3, #11
 800bff4:	d90f      	bls.n	800c016 <_malloc_r+0x7e>
 800bff6:	600b      	str	r3, [r1, #0]
 800bff8:	50cd      	str	r5, [r1, r3]
 800bffa:	18cc      	adds	r4, r1, r3
 800bffc:	4630      	mov	r0, r6
 800bffe:	f000 f9ae 	bl	800c35e <__malloc_unlock>
 800c002:	f104 000b 	add.w	r0, r4, #11
 800c006:	1d23      	adds	r3, r4, #4
 800c008:	f020 0007 	bic.w	r0, r0, #7
 800c00c:	1ac3      	subs	r3, r0, r3
 800c00e:	d0d3      	beq.n	800bfb8 <_malloc_r+0x20>
 800c010:	425a      	negs	r2, r3
 800c012:	50e2      	str	r2, [r4, r3]
 800c014:	e7d0      	b.n	800bfb8 <_malloc_r+0x20>
 800c016:	428c      	cmp	r4, r1
 800c018:	684b      	ldr	r3, [r1, #4]
 800c01a:	bf16      	itet	ne
 800c01c:	6063      	strne	r3, [r4, #4]
 800c01e:	6013      	streq	r3, [r2, #0]
 800c020:	460c      	movne	r4, r1
 800c022:	e7eb      	b.n	800bffc <_malloc_r+0x64>
 800c024:	460c      	mov	r4, r1
 800c026:	6849      	ldr	r1, [r1, #4]
 800c028:	e7cc      	b.n	800bfc4 <_malloc_r+0x2c>
 800c02a:	1cc4      	adds	r4, r0, #3
 800c02c:	f024 0403 	bic.w	r4, r4, #3
 800c030:	42a0      	cmp	r0, r4
 800c032:	d005      	beq.n	800c040 <_malloc_r+0xa8>
 800c034:	1a21      	subs	r1, r4, r0
 800c036:	4630      	mov	r0, r6
 800c038:	f000 f95a 	bl	800c2f0 <_sbrk_r>
 800c03c:	3001      	adds	r0, #1
 800c03e:	d0cf      	beq.n	800bfe0 <_malloc_r+0x48>
 800c040:	6025      	str	r5, [r4, #0]
 800c042:	e7db      	b.n	800bffc <_malloc_r+0x64>
 800c044:	200041d8 	.word	0x200041d8
 800c048:	200041dc 	.word	0x200041dc

0800c04c <__ssputs_r>:
 800c04c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c050:	688e      	ldr	r6, [r1, #8]
 800c052:	429e      	cmp	r6, r3
 800c054:	4682      	mov	sl, r0
 800c056:	460c      	mov	r4, r1
 800c058:	4690      	mov	r8, r2
 800c05a:	4699      	mov	r9, r3
 800c05c:	d837      	bhi.n	800c0ce <__ssputs_r+0x82>
 800c05e:	898a      	ldrh	r2, [r1, #12]
 800c060:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c064:	d031      	beq.n	800c0ca <__ssputs_r+0x7e>
 800c066:	6825      	ldr	r5, [r4, #0]
 800c068:	6909      	ldr	r1, [r1, #16]
 800c06a:	1a6f      	subs	r7, r5, r1
 800c06c:	6965      	ldr	r5, [r4, #20]
 800c06e:	2302      	movs	r3, #2
 800c070:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c074:	fb95 f5f3 	sdiv	r5, r5, r3
 800c078:	f109 0301 	add.w	r3, r9, #1
 800c07c:	443b      	add	r3, r7
 800c07e:	429d      	cmp	r5, r3
 800c080:	bf38      	it	cc
 800c082:	461d      	movcc	r5, r3
 800c084:	0553      	lsls	r3, r2, #21
 800c086:	d530      	bpl.n	800c0ea <__ssputs_r+0x9e>
 800c088:	4629      	mov	r1, r5
 800c08a:	f7ff ff85 	bl	800bf98 <_malloc_r>
 800c08e:	4606      	mov	r6, r0
 800c090:	b950      	cbnz	r0, 800c0a8 <__ssputs_r+0x5c>
 800c092:	230c      	movs	r3, #12
 800c094:	f8ca 3000 	str.w	r3, [sl]
 800c098:	89a3      	ldrh	r3, [r4, #12]
 800c09a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c09e:	81a3      	strh	r3, [r4, #12]
 800c0a0:	f04f 30ff 	mov.w	r0, #4294967295
 800c0a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c0a8:	463a      	mov	r2, r7
 800c0aa:	6921      	ldr	r1, [r4, #16]
 800c0ac:	f7fc fcd6 	bl	8008a5c <memcpy>
 800c0b0:	89a3      	ldrh	r3, [r4, #12]
 800c0b2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c0b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c0ba:	81a3      	strh	r3, [r4, #12]
 800c0bc:	6126      	str	r6, [r4, #16]
 800c0be:	6165      	str	r5, [r4, #20]
 800c0c0:	443e      	add	r6, r7
 800c0c2:	1bed      	subs	r5, r5, r7
 800c0c4:	6026      	str	r6, [r4, #0]
 800c0c6:	60a5      	str	r5, [r4, #8]
 800c0c8:	464e      	mov	r6, r9
 800c0ca:	454e      	cmp	r6, r9
 800c0cc:	d900      	bls.n	800c0d0 <__ssputs_r+0x84>
 800c0ce:	464e      	mov	r6, r9
 800c0d0:	4632      	mov	r2, r6
 800c0d2:	4641      	mov	r1, r8
 800c0d4:	6820      	ldr	r0, [r4, #0]
 800c0d6:	f000 f928 	bl	800c32a <memmove>
 800c0da:	68a3      	ldr	r3, [r4, #8]
 800c0dc:	1b9b      	subs	r3, r3, r6
 800c0de:	60a3      	str	r3, [r4, #8]
 800c0e0:	6823      	ldr	r3, [r4, #0]
 800c0e2:	441e      	add	r6, r3
 800c0e4:	6026      	str	r6, [r4, #0]
 800c0e6:	2000      	movs	r0, #0
 800c0e8:	e7dc      	b.n	800c0a4 <__ssputs_r+0x58>
 800c0ea:	462a      	mov	r2, r5
 800c0ec:	f000 f938 	bl	800c360 <_realloc_r>
 800c0f0:	4606      	mov	r6, r0
 800c0f2:	2800      	cmp	r0, #0
 800c0f4:	d1e2      	bne.n	800c0bc <__ssputs_r+0x70>
 800c0f6:	6921      	ldr	r1, [r4, #16]
 800c0f8:	4650      	mov	r0, sl
 800c0fa:	f7ff feff 	bl	800befc <_free_r>
 800c0fe:	e7c8      	b.n	800c092 <__ssputs_r+0x46>

0800c100 <_svfiprintf_r>:
 800c100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c104:	461d      	mov	r5, r3
 800c106:	898b      	ldrh	r3, [r1, #12]
 800c108:	061f      	lsls	r7, r3, #24
 800c10a:	b09d      	sub	sp, #116	; 0x74
 800c10c:	4680      	mov	r8, r0
 800c10e:	460c      	mov	r4, r1
 800c110:	4616      	mov	r6, r2
 800c112:	d50f      	bpl.n	800c134 <_svfiprintf_r+0x34>
 800c114:	690b      	ldr	r3, [r1, #16]
 800c116:	b96b      	cbnz	r3, 800c134 <_svfiprintf_r+0x34>
 800c118:	2140      	movs	r1, #64	; 0x40
 800c11a:	f7ff ff3d 	bl	800bf98 <_malloc_r>
 800c11e:	6020      	str	r0, [r4, #0]
 800c120:	6120      	str	r0, [r4, #16]
 800c122:	b928      	cbnz	r0, 800c130 <_svfiprintf_r+0x30>
 800c124:	230c      	movs	r3, #12
 800c126:	f8c8 3000 	str.w	r3, [r8]
 800c12a:	f04f 30ff 	mov.w	r0, #4294967295
 800c12e:	e0c8      	b.n	800c2c2 <_svfiprintf_r+0x1c2>
 800c130:	2340      	movs	r3, #64	; 0x40
 800c132:	6163      	str	r3, [r4, #20]
 800c134:	2300      	movs	r3, #0
 800c136:	9309      	str	r3, [sp, #36]	; 0x24
 800c138:	2320      	movs	r3, #32
 800c13a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c13e:	2330      	movs	r3, #48	; 0x30
 800c140:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c144:	9503      	str	r5, [sp, #12]
 800c146:	f04f 0b01 	mov.w	fp, #1
 800c14a:	4637      	mov	r7, r6
 800c14c:	463d      	mov	r5, r7
 800c14e:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c152:	b10b      	cbz	r3, 800c158 <_svfiprintf_r+0x58>
 800c154:	2b25      	cmp	r3, #37	; 0x25
 800c156:	d13e      	bne.n	800c1d6 <_svfiprintf_r+0xd6>
 800c158:	ebb7 0a06 	subs.w	sl, r7, r6
 800c15c:	d00b      	beq.n	800c176 <_svfiprintf_r+0x76>
 800c15e:	4653      	mov	r3, sl
 800c160:	4632      	mov	r2, r6
 800c162:	4621      	mov	r1, r4
 800c164:	4640      	mov	r0, r8
 800c166:	f7ff ff71 	bl	800c04c <__ssputs_r>
 800c16a:	3001      	adds	r0, #1
 800c16c:	f000 80a4 	beq.w	800c2b8 <_svfiprintf_r+0x1b8>
 800c170:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c172:	4453      	add	r3, sl
 800c174:	9309      	str	r3, [sp, #36]	; 0x24
 800c176:	783b      	ldrb	r3, [r7, #0]
 800c178:	2b00      	cmp	r3, #0
 800c17a:	f000 809d 	beq.w	800c2b8 <_svfiprintf_r+0x1b8>
 800c17e:	2300      	movs	r3, #0
 800c180:	f04f 32ff 	mov.w	r2, #4294967295
 800c184:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c188:	9304      	str	r3, [sp, #16]
 800c18a:	9307      	str	r3, [sp, #28]
 800c18c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c190:	931a      	str	r3, [sp, #104]	; 0x68
 800c192:	462f      	mov	r7, r5
 800c194:	2205      	movs	r2, #5
 800c196:	f817 1b01 	ldrb.w	r1, [r7], #1
 800c19a:	4850      	ldr	r0, [pc, #320]	; (800c2dc <_svfiprintf_r+0x1dc>)
 800c19c:	f7f4 f858 	bl	8000250 <memchr>
 800c1a0:	9b04      	ldr	r3, [sp, #16]
 800c1a2:	b9d0      	cbnz	r0, 800c1da <_svfiprintf_r+0xda>
 800c1a4:	06d9      	lsls	r1, r3, #27
 800c1a6:	bf44      	itt	mi
 800c1a8:	2220      	movmi	r2, #32
 800c1aa:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c1ae:	071a      	lsls	r2, r3, #28
 800c1b0:	bf44      	itt	mi
 800c1b2:	222b      	movmi	r2, #43	; 0x2b
 800c1b4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c1b8:	782a      	ldrb	r2, [r5, #0]
 800c1ba:	2a2a      	cmp	r2, #42	; 0x2a
 800c1bc:	d015      	beq.n	800c1ea <_svfiprintf_r+0xea>
 800c1be:	9a07      	ldr	r2, [sp, #28]
 800c1c0:	462f      	mov	r7, r5
 800c1c2:	2000      	movs	r0, #0
 800c1c4:	250a      	movs	r5, #10
 800c1c6:	4639      	mov	r1, r7
 800c1c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c1cc:	3b30      	subs	r3, #48	; 0x30
 800c1ce:	2b09      	cmp	r3, #9
 800c1d0:	d94d      	bls.n	800c26e <_svfiprintf_r+0x16e>
 800c1d2:	b1b8      	cbz	r0, 800c204 <_svfiprintf_r+0x104>
 800c1d4:	e00f      	b.n	800c1f6 <_svfiprintf_r+0xf6>
 800c1d6:	462f      	mov	r7, r5
 800c1d8:	e7b8      	b.n	800c14c <_svfiprintf_r+0x4c>
 800c1da:	4a40      	ldr	r2, [pc, #256]	; (800c2dc <_svfiprintf_r+0x1dc>)
 800c1dc:	1a80      	subs	r0, r0, r2
 800c1de:	fa0b f000 	lsl.w	r0, fp, r0
 800c1e2:	4318      	orrs	r0, r3
 800c1e4:	9004      	str	r0, [sp, #16]
 800c1e6:	463d      	mov	r5, r7
 800c1e8:	e7d3      	b.n	800c192 <_svfiprintf_r+0x92>
 800c1ea:	9a03      	ldr	r2, [sp, #12]
 800c1ec:	1d11      	adds	r1, r2, #4
 800c1ee:	6812      	ldr	r2, [r2, #0]
 800c1f0:	9103      	str	r1, [sp, #12]
 800c1f2:	2a00      	cmp	r2, #0
 800c1f4:	db01      	blt.n	800c1fa <_svfiprintf_r+0xfa>
 800c1f6:	9207      	str	r2, [sp, #28]
 800c1f8:	e004      	b.n	800c204 <_svfiprintf_r+0x104>
 800c1fa:	4252      	negs	r2, r2
 800c1fc:	f043 0302 	orr.w	r3, r3, #2
 800c200:	9207      	str	r2, [sp, #28]
 800c202:	9304      	str	r3, [sp, #16]
 800c204:	783b      	ldrb	r3, [r7, #0]
 800c206:	2b2e      	cmp	r3, #46	; 0x2e
 800c208:	d10c      	bne.n	800c224 <_svfiprintf_r+0x124>
 800c20a:	787b      	ldrb	r3, [r7, #1]
 800c20c:	2b2a      	cmp	r3, #42	; 0x2a
 800c20e:	d133      	bne.n	800c278 <_svfiprintf_r+0x178>
 800c210:	9b03      	ldr	r3, [sp, #12]
 800c212:	1d1a      	adds	r2, r3, #4
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	9203      	str	r2, [sp, #12]
 800c218:	2b00      	cmp	r3, #0
 800c21a:	bfb8      	it	lt
 800c21c:	f04f 33ff 	movlt.w	r3, #4294967295
 800c220:	3702      	adds	r7, #2
 800c222:	9305      	str	r3, [sp, #20]
 800c224:	4d2e      	ldr	r5, [pc, #184]	; (800c2e0 <_svfiprintf_r+0x1e0>)
 800c226:	7839      	ldrb	r1, [r7, #0]
 800c228:	2203      	movs	r2, #3
 800c22a:	4628      	mov	r0, r5
 800c22c:	f7f4 f810 	bl	8000250 <memchr>
 800c230:	b138      	cbz	r0, 800c242 <_svfiprintf_r+0x142>
 800c232:	2340      	movs	r3, #64	; 0x40
 800c234:	1b40      	subs	r0, r0, r5
 800c236:	fa03 f000 	lsl.w	r0, r3, r0
 800c23a:	9b04      	ldr	r3, [sp, #16]
 800c23c:	4303      	orrs	r3, r0
 800c23e:	3701      	adds	r7, #1
 800c240:	9304      	str	r3, [sp, #16]
 800c242:	7839      	ldrb	r1, [r7, #0]
 800c244:	4827      	ldr	r0, [pc, #156]	; (800c2e4 <_svfiprintf_r+0x1e4>)
 800c246:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c24a:	2206      	movs	r2, #6
 800c24c:	1c7e      	adds	r6, r7, #1
 800c24e:	f7f3 ffff 	bl	8000250 <memchr>
 800c252:	2800      	cmp	r0, #0
 800c254:	d038      	beq.n	800c2c8 <_svfiprintf_r+0x1c8>
 800c256:	4b24      	ldr	r3, [pc, #144]	; (800c2e8 <_svfiprintf_r+0x1e8>)
 800c258:	bb13      	cbnz	r3, 800c2a0 <_svfiprintf_r+0x1a0>
 800c25a:	9b03      	ldr	r3, [sp, #12]
 800c25c:	3307      	adds	r3, #7
 800c25e:	f023 0307 	bic.w	r3, r3, #7
 800c262:	3308      	adds	r3, #8
 800c264:	9303      	str	r3, [sp, #12]
 800c266:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c268:	444b      	add	r3, r9
 800c26a:	9309      	str	r3, [sp, #36]	; 0x24
 800c26c:	e76d      	b.n	800c14a <_svfiprintf_r+0x4a>
 800c26e:	fb05 3202 	mla	r2, r5, r2, r3
 800c272:	2001      	movs	r0, #1
 800c274:	460f      	mov	r7, r1
 800c276:	e7a6      	b.n	800c1c6 <_svfiprintf_r+0xc6>
 800c278:	2300      	movs	r3, #0
 800c27a:	3701      	adds	r7, #1
 800c27c:	9305      	str	r3, [sp, #20]
 800c27e:	4619      	mov	r1, r3
 800c280:	250a      	movs	r5, #10
 800c282:	4638      	mov	r0, r7
 800c284:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c288:	3a30      	subs	r2, #48	; 0x30
 800c28a:	2a09      	cmp	r2, #9
 800c28c:	d903      	bls.n	800c296 <_svfiprintf_r+0x196>
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d0c8      	beq.n	800c224 <_svfiprintf_r+0x124>
 800c292:	9105      	str	r1, [sp, #20]
 800c294:	e7c6      	b.n	800c224 <_svfiprintf_r+0x124>
 800c296:	fb05 2101 	mla	r1, r5, r1, r2
 800c29a:	2301      	movs	r3, #1
 800c29c:	4607      	mov	r7, r0
 800c29e:	e7f0      	b.n	800c282 <_svfiprintf_r+0x182>
 800c2a0:	ab03      	add	r3, sp, #12
 800c2a2:	9300      	str	r3, [sp, #0]
 800c2a4:	4622      	mov	r2, r4
 800c2a6:	4b11      	ldr	r3, [pc, #68]	; (800c2ec <_svfiprintf_r+0x1ec>)
 800c2a8:	a904      	add	r1, sp, #16
 800c2aa:	4640      	mov	r0, r8
 800c2ac:	f7fc fc70 	bl	8008b90 <_printf_float>
 800c2b0:	f1b0 3fff 	cmp.w	r0, #4294967295
 800c2b4:	4681      	mov	r9, r0
 800c2b6:	d1d6      	bne.n	800c266 <_svfiprintf_r+0x166>
 800c2b8:	89a3      	ldrh	r3, [r4, #12]
 800c2ba:	065b      	lsls	r3, r3, #25
 800c2bc:	f53f af35 	bmi.w	800c12a <_svfiprintf_r+0x2a>
 800c2c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c2c2:	b01d      	add	sp, #116	; 0x74
 800c2c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2c8:	ab03      	add	r3, sp, #12
 800c2ca:	9300      	str	r3, [sp, #0]
 800c2cc:	4622      	mov	r2, r4
 800c2ce:	4b07      	ldr	r3, [pc, #28]	; (800c2ec <_svfiprintf_r+0x1ec>)
 800c2d0:	a904      	add	r1, sp, #16
 800c2d2:	4640      	mov	r0, r8
 800c2d4:	f7fc fefe 	bl	80090d4 <_printf_i>
 800c2d8:	e7ea      	b.n	800c2b0 <_svfiprintf_r+0x1b0>
 800c2da:	bf00      	nop
 800c2dc:	0800c63c 	.word	0x0800c63c
 800c2e0:	0800c642 	.word	0x0800c642
 800c2e4:	0800c646 	.word	0x0800c646
 800c2e8:	08008b91 	.word	0x08008b91
 800c2ec:	0800c04d 	.word	0x0800c04d

0800c2f0 <_sbrk_r>:
 800c2f0:	b538      	push	{r3, r4, r5, lr}
 800c2f2:	4c06      	ldr	r4, [pc, #24]	; (800c30c <_sbrk_r+0x1c>)
 800c2f4:	2300      	movs	r3, #0
 800c2f6:	4605      	mov	r5, r0
 800c2f8:	4608      	mov	r0, r1
 800c2fa:	6023      	str	r3, [r4, #0]
 800c2fc:	f7f5 fa42 	bl	8001784 <_sbrk>
 800c300:	1c43      	adds	r3, r0, #1
 800c302:	d102      	bne.n	800c30a <_sbrk_r+0x1a>
 800c304:	6823      	ldr	r3, [r4, #0]
 800c306:	b103      	cbz	r3, 800c30a <_sbrk_r+0x1a>
 800c308:	602b      	str	r3, [r5, #0]
 800c30a:	bd38      	pop	{r3, r4, r5, pc}
 800c30c:	2000ae9c 	.word	0x2000ae9c

0800c310 <__ascii_wctomb>:
 800c310:	b149      	cbz	r1, 800c326 <__ascii_wctomb+0x16>
 800c312:	2aff      	cmp	r2, #255	; 0xff
 800c314:	bf85      	ittet	hi
 800c316:	238a      	movhi	r3, #138	; 0x8a
 800c318:	6003      	strhi	r3, [r0, #0]
 800c31a:	700a      	strbls	r2, [r1, #0]
 800c31c:	f04f 30ff 	movhi.w	r0, #4294967295
 800c320:	bf98      	it	ls
 800c322:	2001      	movls	r0, #1
 800c324:	4770      	bx	lr
 800c326:	4608      	mov	r0, r1
 800c328:	4770      	bx	lr

0800c32a <memmove>:
 800c32a:	4288      	cmp	r0, r1
 800c32c:	b510      	push	{r4, lr}
 800c32e:	eb01 0302 	add.w	r3, r1, r2
 800c332:	d807      	bhi.n	800c344 <memmove+0x1a>
 800c334:	1e42      	subs	r2, r0, #1
 800c336:	4299      	cmp	r1, r3
 800c338:	d00a      	beq.n	800c350 <memmove+0x26>
 800c33a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c33e:	f802 4f01 	strb.w	r4, [r2, #1]!
 800c342:	e7f8      	b.n	800c336 <memmove+0xc>
 800c344:	4283      	cmp	r3, r0
 800c346:	d9f5      	bls.n	800c334 <memmove+0xa>
 800c348:	1881      	adds	r1, r0, r2
 800c34a:	1ad2      	subs	r2, r2, r3
 800c34c:	42d3      	cmn	r3, r2
 800c34e:	d100      	bne.n	800c352 <memmove+0x28>
 800c350:	bd10      	pop	{r4, pc}
 800c352:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c356:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800c35a:	e7f7      	b.n	800c34c <memmove+0x22>

0800c35c <__malloc_lock>:
 800c35c:	4770      	bx	lr

0800c35e <__malloc_unlock>:
 800c35e:	4770      	bx	lr

0800c360 <_realloc_r>:
 800c360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c362:	4607      	mov	r7, r0
 800c364:	4614      	mov	r4, r2
 800c366:	460e      	mov	r6, r1
 800c368:	b921      	cbnz	r1, 800c374 <_realloc_r+0x14>
 800c36a:	4611      	mov	r1, r2
 800c36c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c370:	f7ff be12 	b.w	800bf98 <_malloc_r>
 800c374:	b922      	cbnz	r2, 800c380 <_realloc_r+0x20>
 800c376:	f7ff fdc1 	bl	800befc <_free_r>
 800c37a:	4625      	mov	r5, r4
 800c37c:	4628      	mov	r0, r5
 800c37e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c380:	f000 f814 	bl	800c3ac <_malloc_usable_size_r>
 800c384:	42a0      	cmp	r0, r4
 800c386:	d20f      	bcs.n	800c3a8 <_realloc_r+0x48>
 800c388:	4621      	mov	r1, r4
 800c38a:	4638      	mov	r0, r7
 800c38c:	f7ff fe04 	bl	800bf98 <_malloc_r>
 800c390:	4605      	mov	r5, r0
 800c392:	2800      	cmp	r0, #0
 800c394:	d0f2      	beq.n	800c37c <_realloc_r+0x1c>
 800c396:	4631      	mov	r1, r6
 800c398:	4622      	mov	r2, r4
 800c39a:	f7fc fb5f 	bl	8008a5c <memcpy>
 800c39e:	4631      	mov	r1, r6
 800c3a0:	4638      	mov	r0, r7
 800c3a2:	f7ff fdab 	bl	800befc <_free_r>
 800c3a6:	e7e9      	b.n	800c37c <_realloc_r+0x1c>
 800c3a8:	4635      	mov	r5, r6
 800c3aa:	e7e7      	b.n	800c37c <_realloc_r+0x1c>

0800c3ac <_malloc_usable_size_r>:
 800c3ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c3b0:	1f18      	subs	r0, r3, #4
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	bfbc      	itt	lt
 800c3b6:	580b      	ldrlt	r3, [r1, r0]
 800c3b8:	18c0      	addlt	r0, r0, r3
 800c3ba:	4770      	bx	lr

0800c3bc <_init>:
 800c3bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3be:	bf00      	nop
 800c3c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c3c2:	bc08      	pop	{r3}
 800c3c4:	469e      	mov	lr, r3
 800c3c6:	4770      	bx	lr

0800c3c8 <_fini>:
 800c3c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3ca:	bf00      	nop
 800c3cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c3ce:	bc08      	pop	{r3}
 800c3d0:	469e      	mov	lr, r3
 800c3d2:	4770      	bx	lr
