--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml TOP_ENTITY.twx TOP_ENTITY.ncd -o TOP_ENTITY.twr
TOP_ENTITY.pcf -ucf Nexys3_Master.ucf

Design file:              TOP_ENTITY.ncd
Physical constraint file: TOP_ENTITY.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1313 paths analyzed, 367 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.964ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/VOL_6 (SLICE_X27Y27.D2), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/BUTTON_O_2_3 (FF)
  Destination:          XLXI_1/VOL_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.898ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.521 - 0.552)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_4/BUTTON_O_2_3 to XLXI_1/VOL_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.CQ       Tcko                  0.430   XLXI_4/BUTTON_O_2_3
                                                       XLXI_4/BUTTON_O_2_3
    SLICE_X27Y26.D2      net (fanout=10)       2.606   XLXI_4/BUTTON_O_2_3
    SLICE_X27Y26.D       Tilo                  0.259   XLXI_1/Mcount_VOL_lut<0>
                                                       XLXI_1/Mcount_VOL_lut<0>
    SLICE_X26Y26.A2      net (fanout=1)        0.717   XLXI_1/Mcount_VOL_lut<0>
    SLICE_X26Y26.COUT    Topcya                0.474   XLXI_1/Mcount_VOL_cy<3>
                                                       XLXI_1/Mcount_VOL_lut<0>_rt
                                                       XLXI_1/Mcount_VOL_cy<3>
    SLICE_X26Y27.CIN     net (fanout=1)        0.003   XLXI_1/Mcount_VOL_cy<3>
    SLICE_X26Y27.CMUX    Tcinc                 0.279   XLXI_1/Result<7>
                                                       XLXI_1/Mcount_VOL_xor<7>
    SLICE_X27Y27.D2      net (fanout=1)        0.757   XLXI_1/Result<6>
    SLICE_X27Y27.CLK     Tas                   0.373   XLXI_1/VOL<6>
                                                       XLXI_1/VOL_6_dpot
                                                       XLXI_1/VOL_6
    -------------------------------------------------  ---------------------------
    Total                                      5.898ns (1.815ns logic, 4.083ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/BUTTON_O_3_2 (FF)
  Destination:          XLXI_1/VOL_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.030ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.521 - 0.526)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_4/BUTTON_O_3_2 to XLXI_1/VOL_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y37.BQ      Tcko                  0.430   XLXI_4/BUTTON_O_3_2
                                                       XLXI_4/BUTTON_O_3_2
    SLICE_X27Y26.D5      net (fanout=14)       1.738   XLXI_4/BUTTON_O_3_2
    SLICE_X27Y26.D       Tilo                  0.259   XLXI_1/Mcount_VOL_lut<0>
                                                       XLXI_1/Mcount_VOL_lut<0>
    SLICE_X26Y26.A2      net (fanout=1)        0.717   XLXI_1/Mcount_VOL_lut<0>
    SLICE_X26Y26.COUT    Topcya                0.474   XLXI_1/Mcount_VOL_cy<3>
                                                       XLXI_1/Mcount_VOL_lut<0>_rt
                                                       XLXI_1/Mcount_VOL_cy<3>
    SLICE_X26Y27.CIN     net (fanout=1)        0.003   XLXI_1/Mcount_VOL_cy<3>
    SLICE_X26Y27.CMUX    Tcinc                 0.279   XLXI_1/Result<7>
                                                       XLXI_1/Mcount_VOL_xor<7>
    SLICE_X27Y27.D2      net (fanout=1)        0.757   XLXI_1/Result<6>
    SLICE_X27Y27.CLK     Tas                   0.373   XLXI_1/VOL<6>
                                                       XLXI_1/VOL_6_dpot
                                                       XLXI_1/VOL_6
    -------------------------------------------------  ---------------------------
    Total                                      5.030ns (1.815ns logic, 3.215ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/BUTTON_O_2_2 (FF)
  Destination:          XLXI_1/VOL_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.969ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.521 - 0.552)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_4/BUTTON_O_2_2 to XLXI_1/VOL_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.BQ       Tcko                  0.430   XLXI_4/BUTTON_O_2_3
                                                       XLXI_4/BUTTON_O_2_2
    SLICE_X20Y30.A4      net (fanout=1)        1.458   XLXI_4/BUTTON_O_2_2
    SLICE_X20Y30.A       Tilo                  0.235   XLXI_1/GND_6_o_SELECT_I[4]_equal_18_o_inv1_inv
                                                       XLXI_1/GND_6_o_SELECT_I[4]_equal_18_o<4>1
    SLICE_X26Y26.AX      net (fanout=2)        1.175   XLXI_1/GND_6_o_SELECT_I[4]_equal_18_o_inv1_inv
    SLICE_X26Y26.COUT    Taxcy                 0.259   XLXI_1/Mcount_VOL_cy<3>
                                                       XLXI_1/Mcount_VOL_cy<3>
    SLICE_X26Y27.CIN     net (fanout=1)        0.003   XLXI_1/Mcount_VOL_cy<3>
    SLICE_X26Y27.CMUX    Tcinc                 0.279   XLXI_1/Result<7>
                                                       XLXI_1/Mcount_VOL_xor<7>
    SLICE_X27Y27.D2      net (fanout=1)        0.757   XLXI_1/Result<6>
    SLICE_X27Y27.CLK     Tas                   0.373   XLXI_1/VOL<6>
                                                       XLXI_1/VOL_6_dpot
                                                       XLXI_1/VOL_6
    -------------------------------------------------  ---------------------------
    Total                                      4.969ns (1.576ns logic, 3.393ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/VOL_4 (SLICE_X27Y27.B1), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/BUTTON_O_2_3 (FF)
  Destination:          XLXI_1/VOL_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.811ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.521 - 0.552)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_4/BUTTON_O_2_3 to XLXI_1/VOL_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.CQ       Tcko                  0.430   XLXI_4/BUTTON_O_2_3
                                                       XLXI_4/BUTTON_O_2_3
    SLICE_X27Y26.D2      net (fanout=10)       2.606   XLXI_4/BUTTON_O_2_3
    SLICE_X27Y26.D       Tilo                  0.259   XLXI_1/Mcount_VOL_lut<0>
                                                       XLXI_1/Mcount_VOL_lut<0>
    SLICE_X26Y26.A2      net (fanout=1)        0.717   XLXI_1/Mcount_VOL_lut<0>
    SLICE_X26Y26.COUT    Topcya                0.474   XLXI_1/Mcount_VOL_cy<3>
                                                       XLXI_1/Mcount_VOL_lut<0>_rt
                                                       XLXI_1/Mcount_VOL_cy<3>
    SLICE_X26Y27.CIN     net (fanout=1)        0.003   XLXI_1/Mcount_VOL_cy<3>
    SLICE_X26Y27.AMUX    Tcina                 0.220   XLXI_1/Result<7>
                                                       XLXI_1/Mcount_VOL_xor<7>
    SLICE_X27Y27.B1      net (fanout=1)        0.729   XLXI_1/Result<4>
    SLICE_X27Y27.CLK     Tas                   0.373   XLXI_1/VOL<6>
                                                       XLXI_1/VOL_4_dpot
                                                       XLXI_1/VOL_4
    -------------------------------------------------  ---------------------------
    Total                                      5.811ns (1.756ns logic, 4.055ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/BUTTON_O_3_2 (FF)
  Destination:          XLXI_1/VOL_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.943ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.521 - 0.526)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_4/BUTTON_O_3_2 to XLXI_1/VOL_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y37.BQ      Tcko                  0.430   XLXI_4/BUTTON_O_3_2
                                                       XLXI_4/BUTTON_O_3_2
    SLICE_X27Y26.D5      net (fanout=14)       1.738   XLXI_4/BUTTON_O_3_2
    SLICE_X27Y26.D       Tilo                  0.259   XLXI_1/Mcount_VOL_lut<0>
                                                       XLXI_1/Mcount_VOL_lut<0>
    SLICE_X26Y26.A2      net (fanout=1)        0.717   XLXI_1/Mcount_VOL_lut<0>
    SLICE_X26Y26.COUT    Topcya                0.474   XLXI_1/Mcount_VOL_cy<3>
                                                       XLXI_1/Mcount_VOL_lut<0>_rt
                                                       XLXI_1/Mcount_VOL_cy<3>
    SLICE_X26Y27.CIN     net (fanout=1)        0.003   XLXI_1/Mcount_VOL_cy<3>
    SLICE_X26Y27.AMUX    Tcina                 0.220   XLXI_1/Result<7>
                                                       XLXI_1/Mcount_VOL_xor<7>
    SLICE_X27Y27.B1      net (fanout=1)        0.729   XLXI_1/Result<4>
    SLICE_X27Y27.CLK     Tas                   0.373   XLXI_1/VOL<6>
                                                       XLXI_1/VOL_4_dpot
                                                       XLXI_1/VOL_4
    -------------------------------------------------  ---------------------------
    Total                                      4.943ns (1.756ns logic, 3.187ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/BUTTON_O_2_2 (FF)
  Destination:          XLXI_1/VOL_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.882ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.521 - 0.552)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_4/BUTTON_O_2_2 to XLXI_1/VOL_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.BQ       Tcko                  0.430   XLXI_4/BUTTON_O_2_3
                                                       XLXI_4/BUTTON_O_2_2
    SLICE_X20Y30.A4      net (fanout=1)        1.458   XLXI_4/BUTTON_O_2_2
    SLICE_X20Y30.A       Tilo                  0.235   XLXI_1/GND_6_o_SELECT_I[4]_equal_18_o_inv1_inv
                                                       XLXI_1/GND_6_o_SELECT_I[4]_equal_18_o<4>1
    SLICE_X26Y26.AX      net (fanout=2)        1.175   XLXI_1/GND_6_o_SELECT_I[4]_equal_18_o_inv1_inv
    SLICE_X26Y26.COUT    Taxcy                 0.259   XLXI_1/Mcount_VOL_cy<3>
                                                       XLXI_1/Mcount_VOL_cy<3>
    SLICE_X26Y27.CIN     net (fanout=1)        0.003   XLXI_1/Mcount_VOL_cy<3>
    SLICE_X26Y27.AMUX    Tcina                 0.220   XLXI_1/Result<7>
                                                       XLXI_1/Mcount_VOL_xor<7>
    SLICE_X27Y27.B1      net (fanout=1)        0.729   XLXI_1/Result<4>
    SLICE_X27Y27.CLK     Tas                   0.373   XLXI_1/VOL<6>
                                                       XLXI_1/VOL_4_dpot
                                                       XLXI_1/VOL_4
    -------------------------------------------------  ---------------------------
    Total                                      4.882ns (1.517ns logic, 3.365ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/VOL_5 (SLICE_X27Y27.C1), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/BUTTON_O_2_3 (FF)
  Destination:          XLXI_1/VOL_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.716ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.521 - 0.552)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_4/BUTTON_O_2_3 to XLXI_1/VOL_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.CQ       Tcko                  0.430   XLXI_4/BUTTON_O_2_3
                                                       XLXI_4/BUTTON_O_2_3
    SLICE_X27Y26.D2      net (fanout=10)       2.606   XLXI_4/BUTTON_O_2_3
    SLICE_X27Y26.D       Tilo                  0.259   XLXI_1/Mcount_VOL_lut<0>
                                                       XLXI_1/Mcount_VOL_lut<0>
    SLICE_X26Y26.A2      net (fanout=1)        0.717   XLXI_1/Mcount_VOL_lut<0>
    SLICE_X26Y26.COUT    Topcya                0.474   XLXI_1/Mcount_VOL_cy<3>
                                                       XLXI_1/Mcount_VOL_lut<0>_rt
                                                       XLXI_1/Mcount_VOL_cy<3>
    SLICE_X26Y27.CIN     net (fanout=1)        0.003   XLXI_1/Mcount_VOL_cy<3>
    SLICE_X26Y27.BMUX    Tcinb                 0.310   XLXI_1/Result<7>
                                                       XLXI_1/Mcount_VOL_xor<7>
    SLICE_X27Y27.C1      net (fanout=1)        0.544   XLXI_1/Result<5>
    SLICE_X27Y27.CLK     Tas                   0.373   XLXI_1/VOL<6>
                                                       XLXI_1/VOL_5_dpot
                                                       XLXI_1/VOL_5
    -------------------------------------------------  ---------------------------
    Total                                      5.716ns (1.846ns logic, 3.870ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/BUTTON_O_3_2 (FF)
  Destination:          XLXI_1/VOL_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.848ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.521 - 0.526)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_4/BUTTON_O_3_2 to XLXI_1/VOL_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y37.BQ      Tcko                  0.430   XLXI_4/BUTTON_O_3_2
                                                       XLXI_4/BUTTON_O_3_2
    SLICE_X27Y26.D5      net (fanout=14)       1.738   XLXI_4/BUTTON_O_3_2
    SLICE_X27Y26.D       Tilo                  0.259   XLXI_1/Mcount_VOL_lut<0>
                                                       XLXI_1/Mcount_VOL_lut<0>
    SLICE_X26Y26.A2      net (fanout=1)        0.717   XLXI_1/Mcount_VOL_lut<0>
    SLICE_X26Y26.COUT    Topcya                0.474   XLXI_1/Mcount_VOL_cy<3>
                                                       XLXI_1/Mcount_VOL_lut<0>_rt
                                                       XLXI_1/Mcount_VOL_cy<3>
    SLICE_X26Y27.CIN     net (fanout=1)        0.003   XLXI_1/Mcount_VOL_cy<3>
    SLICE_X26Y27.BMUX    Tcinb                 0.310   XLXI_1/Result<7>
                                                       XLXI_1/Mcount_VOL_xor<7>
    SLICE_X27Y27.C1      net (fanout=1)        0.544   XLXI_1/Result<5>
    SLICE_X27Y27.CLK     Tas                   0.373   XLXI_1/VOL<6>
                                                       XLXI_1/VOL_5_dpot
                                                       XLXI_1/VOL_5
    -------------------------------------------------  ---------------------------
    Total                                      4.848ns (1.846ns logic, 3.002ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/BUTTON_O_2_2 (FF)
  Destination:          XLXI_1/VOL_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.787ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.521 - 0.552)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_4/BUTTON_O_2_2 to XLXI_1/VOL_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.BQ       Tcko                  0.430   XLXI_4/BUTTON_O_2_3
                                                       XLXI_4/BUTTON_O_2_2
    SLICE_X20Y30.A4      net (fanout=1)        1.458   XLXI_4/BUTTON_O_2_2
    SLICE_X20Y30.A       Tilo                  0.235   XLXI_1/GND_6_o_SELECT_I[4]_equal_18_o_inv1_inv
                                                       XLXI_1/GND_6_o_SELECT_I[4]_equal_18_o<4>1
    SLICE_X26Y26.AX      net (fanout=2)        1.175   XLXI_1/GND_6_o_SELECT_I[4]_equal_18_o_inv1_inv
    SLICE_X26Y26.COUT    Taxcy                 0.259   XLXI_1/Mcount_VOL_cy<3>
                                                       XLXI_1/Mcount_VOL_cy<3>
    SLICE_X26Y27.CIN     net (fanout=1)        0.003   XLXI_1/Mcount_VOL_cy<3>
    SLICE_X26Y27.BMUX    Tcinb                 0.310   XLXI_1/Result<7>
                                                       XLXI_1/Mcount_VOL_xor<7>
    SLICE_X27Y27.C1      net (fanout=1)        0.544   XLXI_1/Result<5>
    SLICE_X27Y27.CLK     Tas                   0.373   XLXI_1/VOL<6>
                                                       XLXI_1/VOL_5_dpot
                                                       XLXI_1/VOL_5
    -------------------------------------------------  ---------------------------
    Total                                      4.787ns (1.607ns logic, 3.180ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_2/INT_COUNT_400_6 (SLICE_X9Y27.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/INT_COUNT_400_5 (FF)
  Destination:          XLXI_2/INT_COUNT_400_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_I_BUFGP rising at 10.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_2/INT_COUNT_400_5 to XLXI_2/INT_COUNT_400_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.CQ       Tcko                  0.198   XLXI_2/INT_COUNT_400<5>
                                                       XLXI_2/INT_COUNT_400_5
    SLICE_X9Y27.C5       net (fanout=3)        0.067   XLXI_2/INT_COUNT_400<5>
    SLICE_X9Y27.CLK      Tah         (-Th)    -0.155   XLXI_2/INT_COUNT_400<5>
                                                       XLXI_2/Mcount_INT_COUNT_400_xor<6>11
                                                       XLXI_2/INT_COUNT_400_6
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.353ns logic, 0.067ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/INT_COUNT_400_0 (SLICE_X8Y27.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/INT_COUNT_400_0 (FF)
  Destination:          XLXI_2/INT_COUNT_400_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_I_BUFGP rising at 10.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_2/INT_COUNT_400_0 to XLXI_2/INT_COUNT_400_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.AQ       Tcko                  0.200   XLXI_2/INT_COUNT_400<3>
                                                       XLXI_2/INT_COUNT_400_0
    SLICE_X8Y27.A6       net (fanout=4)        0.031   XLXI_2/INT_COUNT_400<0>
    SLICE_X8Y27.CLK      Tah         (-Th)    -0.190   XLXI_2/INT_COUNT_400<3>
                                                       XLXI_2/Mcount_INT_COUNT_400_xor<0>11_INV_0
                                                       XLXI_2/INT_COUNT_400_0
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/VOL_3 (SLICE_X27Y27.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/VOL_3 (FF)
  Destination:          XLXI_1/VOL_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_I_BUFGP rising at 10.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/VOL_3 to XLXI_1/VOL_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.AQ      Tcko                  0.198   XLXI_1/VOL<6>
                                                       XLXI_1/VOL_3
    SLICE_X27Y27.A6      net (fanout=4)        0.024   XLXI_1/VOL<3>
    SLICE_X27Y27.CLK     Tah         (-Th)    -0.215   XLXI_1/VOL<6>
                                                       XLXI_1/VOL_3_dpot
                                                       XLXI_1/VOL_3
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.413ns logic, 0.024ns route)
                                                       (94.5% logic, 5.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_I_BUFGP/BUFG/I0
  Logical resource: clk_I_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_I_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: XLXI_4/BUTTON_O<3>/CLK
  Logical resource: XLXI_4/BUTTON_O_0/CK
  Location pin: SLICE_X18Y30.CLK
  Clock network: clk_I_BUFGP
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: XLXI_4/BUTTON_O<3>/CLK
  Logical resource: XLXI_4/BUTTON_O_1/CK
  Location pin: SLICE_X18Y30.CLK
  Clock network: clk_I_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_I          |    5.964|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1313 paths, 0 nets, and 515 connections

Design statistics:
   Minimum period:   5.964ns{1}   (Maximum frequency: 167.673MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 29 14:06:05 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 249 MB



