<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p445" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_445{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_445{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_445{left:698px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_445{left:76px;bottom:1017px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5_445{left:207px;bottom:1017px;}
#t6_445{left:223px;bottom:1017px;letter-spacing:-0.12px;}
#t7_445{left:223px;bottom:1002px;letter-spacing:-0.11px;}
#t8_445{left:207px;bottom:987px;}
#t9_445{left:223px;bottom:987px;letter-spacing:-0.12px;}
#ta_445{left:223px;bottom:972px;letter-spacing:-0.11px;}
#tb_445{left:207px;bottom:956px;}
#tc_445{left:223px;bottom:956px;letter-spacing:-0.11px;}
#td_445{left:207px;bottom:941px;}
#te_445{left:223px;bottom:941px;letter-spacing:-0.12px;}
#tf_445{left:207px;bottom:926px;}
#tg_445{left:223px;bottom:926px;letter-spacing:-0.11px;}
#th_445{left:207px;bottom:910px;}
#ti_445{left:223px;bottom:910px;letter-spacing:-0.11px;word-spacing:-0.55px;}
#tj_445{left:223px;bottom:895px;letter-spacing:-0.11px;}
#tk_445{left:207px;bottom:880px;}
#tl_445{left:223px;bottom:880px;letter-spacing:-0.11px;}
#tm_445{left:207px;bottom:865px;}
#tn_445{left:223px;bottom:865px;letter-spacing:-0.12px;}
#to_445{left:223px;bottom:849px;letter-spacing:-0.11px;}
#tp_445{left:207px;bottom:834px;}
#tq_445{left:223px;bottom:834px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#tr_445{left:223px;bottom:819px;letter-spacing:-0.11px;}
#ts_445{left:76px;bottom:794px;letter-spacing:-0.12px;}
#tt_445{left:207px;bottom:794px;}
#tu_445{left:223px;bottom:794px;letter-spacing:-0.11px;word-spacing:-0.47px;}
#tv_445{left:223px;bottom:779px;letter-spacing:-0.11px;}
#tw_445{left:207px;bottom:764px;}
#tx_445{left:223px;bottom:764px;letter-spacing:-0.11px;}
#ty_445{left:223px;bottom:749px;letter-spacing:-0.09px;}
#tz_445{left:207px;bottom:733px;}
#t10_445{left:223px;bottom:733px;letter-spacing:-0.11px;}
#t11_445{left:207px;bottom:718px;}
#t12_445{left:223px;bottom:718px;letter-spacing:-0.11px;}
#t13_445{left:76px;bottom:694px;letter-spacing:-0.11px;}
#t14_445{left:76px;bottom:677px;letter-spacing:-0.12px;}
#t15_445{left:207px;bottom:694px;}
#t16_445{left:223px;bottom:694px;letter-spacing:-0.12px;}
#t17_445{left:223px;bottom:678px;letter-spacing:-0.11px;}
#t18_445{left:207px;bottom:663px;}
#t19_445{left:223px;bottom:663px;letter-spacing:-0.11px;}
#t1a_445{left:207px;bottom:648px;}
#t1b_445{left:223px;bottom:648px;letter-spacing:-0.11px;}
#t1c_445{left:207px;bottom:632px;}
#t1d_445{left:223px;bottom:632px;letter-spacing:-0.11px;}
#t1e_445{left:223px;bottom:617px;letter-spacing:-0.11px;}
#t1f_445{left:207px;bottom:602px;}
#t1g_445{left:223px;bottom:602px;letter-spacing:-0.11px;}
#t1h_445{left:207px;bottom:587px;}
#t1i_445{left:223px;bottom:587px;letter-spacing:-0.11px;word-spacing:-0.64px;}
#t1j_445{left:223px;bottom:571px;letter-spacing:-0.12px;}
#t1k_445{left:76px;bottom:547px;letter-spacing:-0.12px;}
#t1l_445{left:76px;bottom:530px;letter-spacing:-0.12px;}
#t1m_445{left:207px;bottom:547px;}
#t1n_445{left:223px;bottom:547px;letter-spacing:-0.11px;}
#t1o_445{left:207px;bottom:532px;}
#t1p_445{left:223px;bottom:532px;letter-spacing:-0.12px;}
#t1q_445{left:207px;bottom:516px;}
#t1r_445{left:223px;bottom:516px;letter-spacing:-0.11px;}
#t1s_445{left:223px;bottom:501px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1t_445{left:207px;bottom:486px;}
#t1u_445{left:223px;bottom:486px;letter-spacing:-0.11px;}
#t1v_445{left:223px;bottom:470px;letter-spacing:-0.11px;}
#t1w_445{left:207px;bottom:455px;}
#t1x_445{left:223px;bottom:455px;letter-spacing:-0.11px;}
#t1y_445{left:207px;bottom:440px;}
#t1z_445{left:223px;bottom:440px;letter-spacing:-0.11px;}
#t20_445{left:223px;bottom:425px;letter-spacing:-0.12px;}
#t21_445{left:76px;bottom:400px;letter-spacing:-0.11px;}
#t22_445{left:76px;bottom:383px;letter-spacing:-0.12px;}
#t23_445{left:207px;bottom:400px;}
#t24_445{left:223px;bottom:400px;letter-spacing:-0.11px;}
#t25_445{left:207px;bottom:385px;}
#t26_445{left:223px;bottom:385px;letter-spacing:-0.11px;}
#t27_445{left:207px;bottom:370px;}
#t28_445{left:223px;bottom:370px;letter-spacing:-0.12px;}
#t29_445{left:207px;bottom:354px;}
#t2a_445{left:223px;bottom:354px;letter-spacing:-0.11px;}
#t2b_445{left:207px;bottom:339px;}
#t2c_445{left:223px;bottom:339px;letter-spacing:-0.11px;}
#t2d_445{left:207px;bottom:324px;}
#t2e_445{left:223px;bottom:324px;letter-spacing:-0.12px;}
#t2f_445{left:76px;bottom:299px;letter-spacing:-0.11px;}
#t2g_445{left:76px;bottom:283px;letter-spacing:-0.12px;}
#t2h_445{left:207px;bottom:299px;}
#t2i_445{left:223px;bottom:299px;letter-spacing:-0.11px;}
#t2j_445{left:207px;bottom:284px;}
#t2k_445{left:223px;bottom:284px;letter-spacing:-0.11px;}
#t2l_445{left:207px;bottom:269px;}
#t2m_445{left:223px;bottom:269px;letter-spacing:-0.11px;}
#t2n_445{left:207px;bottom:254px;}
#t2o_445{left:223px;bottom:254px;letter-spacing:-0.11px;}
#t2p_445{left:207px;bottom:238px;}
#t2q_445{left:223px;bottom:238px;letter-spacing:-0.11px;}
#t2r_445{left:207px;bottom:223px;}
#t2s_445{left:223px;bottom:223px;letter-spacing:-0.11px;}
#t2t_445{left:207px;bottom:208px;}
#t2u_445{left:223px;bottom:208px;letter-spacing:-0.12px;}
#t2v_445{left:223px;bottom:192px;letter-spacing:-0.12px;}
#t2w_445{left:76px;bottom:168px;letter-spacing:-0.11px;word-spacing:-1.83px;}
#t2x_445{left:76px;bottom:151px;letter-spacing:-0.11px;}
#t2y_445{left:76px;bottom:134px;letter-spacing:-0.12px;}
#t2z_445{left:207px;bottom:168px;}
#t30_445{left:223px;bottom:168px;letter-spacing:-0.11px;}
#t31_445{left:235px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t32_445{left:321px;bottom:1086px;letter-spacing:0.11px;}
#t33_445{left:240px;bottom:1065px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t34_445{left:76px;bottom:1042px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t35_445{left:207px;bottom:1042px;letter-spacing:-0.12px;}

.s1_445{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_445{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_445{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s4_445{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_445{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts445" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg445Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg445" style="-webkit-user-select: none;"><object width="935" height="1210" data="445/445.svg" type="image/svg+xml" id="pdf445" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_445" class="t s1_445">Vol. 3A </span><span id="t2_445" class="t s1_445">12-3 </span>
<span id="t3_445" class="t s2_445">MEMORY CACHE CONTROL </span>
<span id="t4_445" class="t s3_445">L2 Unified Cache </span><span id="t5_445" class="t s3_445">• </span><span id="t6_445" class="t s3_445">Intel Core 2 Duo and Intel Xeon processors: up to 4-MByte (or 4MBx2 in quadcore processors), 16-way set </span>
<span id="t7_445" class="t s3_445">associative, 64-byte cache line size. </span>
<span id="t8_445" class="t s3_445">• </span><span id="t9_445" class="t s3_445">Intel Core 2 Duo and Intel Xeon processors: up to 6-MByte (or 6MBx2 in quadcore processors), 24-way set </span>
<span id="ta_445" class="t s3_445">associative, 64-byte cache line size. </span>
<span id="tb_445" class="t s3_445">• </span><span id="tc_445" class="t s3_445">Intel Core i7, i5, i3 processors: 256KBbyte, 8-way set associative, 64-byte cache line size. </span>
<span id="td_445" class="t s3_445">• </span><span id="te_445" class="t s3_445">Intel Atom processors: 512-KByte, 8-way set associative, 64-byte cache line size. </span>
<span id="tf_445" class="t s3_445">• </span><span id="tg_445" class="t s3_445">Intel Core Duo, Intel Core Solo processors: 2-MByte, 8-way set associative, 64-byte cache line size </span>
<span id="th_445" class="t s3_445">• </span><span id="ti_445" class="t s3_445">Pentium 4 and Intel Xeon processors: 256, 512, 1024, or 2048-KByte, 8-way set associative, 64-byte cache </span>
<span id="tj_445" class="t s3_445">line size, 128-byte sector size. </span>
<span id="tk_445" class="t s3_445">• </span><span id="tl_445" class="t s3_445">Pentium M processor: 1 or 2-MByte, 8-way set associative, 64-byte cache line size. </span>
<span id="tm_445" class="t s3_445">• </span><span id="tn_445" class="t s3_445">P6 family processors: 128-KByte, 256-KByte, 512-KByte, 1-MByte, or 2-MByte, 4-way set associative, </span>
<span id="to_445" class="t s3_445">32-byte cache line size. </span>
<span id="tp_445" class="t s3_445">• </span><span id="tq_445" class="t s3_445">Pentium processor (external optional): System specific, typically 256- or 512-KByte, 4-way set associative, </span>
<span id="tr_445" class="t s3_445">32-byte cache line size. </span>
<span id="ts_445" class="t s3_445">L3 Unified Cache </span><span id="tt_445" class="t s3_445">• </span><span id="tu_445" class="t s3_445">Intel Xeon processors: 512-KByte, 1-MByte, 2-MByte, or 4-MByte, 8-way set associative, 64-byte cache line </span>
<span id="tv_445" class="t s3_445">size, 128-byte sector size. </span>
<span id="tw_445" class="t s3_445">• </span><span id="tx_445" class="t s3_445">Intel Core i7 processor, Intel Xeon processor 5500: Up to 8MByte, 16-way set associative, 64-byte cache </span>
<span id="ty_445" class="t s3_445">line size. </span>
<span id="tz_445" class="t s3_445">• </span><span id="t10_445" class="t s3_445">Intel Xeon processor 5600: Up to 12MByte, 64-byte cache line size. </span>
<span id="t11_445" class="t s3_445">• </span><span id="t12_445" class="t s3_445">Intel Xeon processor 7500: Up to 24MByte, 64-byte cache line size. </span>
<span id="t13_445" class="t s3_445">Instruction TLB </span>
<span id="t14_445" class="t s3_445">(4-KByte Pages) </span>
<span id="t15_445" class="t s3_445">• </span><span id="t16_445" class="t s3_445">Pentium 4 and Intel Xeon processors (Based on Intel NetBurst microarchitecture): 128 entries, 4-way set </span>
<span id="t17_445" class="t s3_445">associative. </span>
<span id="t18_445" class="t s3_445">• </span><span id="t19_445" class="t s3_445">Intel Atom processors: 32-entries, fully associative. </span>
<span id="t1a_445" class="t s3_445">• </span><span id="t1b_445" class="t s3_445">Intel Core i7, i5, i3 processors: 64-entries per thread (128-entries per core), 4-way set associative. </span>
<span id="t1c_445" class="t s3_445">• </span><span id="t1d_445" class="t s3_445">Intel Core 2 Duo, Intel Core Duo, Intel Core Solo processors, Pentium M processor: 128 entries, 4-way set </span>
<span id="t1e_445" class="t s3_445">associative. </span>
<span id="t1f_445" class="t s3_445">• </span><span id="t1g_445" class="t s3_445">P6 family processors: 32 entries, 4-way set associative. </span>
<span id="t1h_445" class="t s3_445">• </span><span id="t1i_445" class="t s3_445">Pentium processor: 32 entries, 4-way set associative; fully set associative for Pentium processors with MMX </span>
<span id="t1j_445" class="t s3_445">technology. </span>
<span id="t1k_445" class="t s3_445">Data TLB (4-KByte </span>
<span id="t1l_445" class="t s3_445">Pages) </span>
<span id="t1m_445" class="t s3_445">• </span><span id="t1n_445" class="t s3_445">Intel Core i7, i5, i3 processors, DTLB0: 64-entries, 4-way set associative. </span>
<span id="t1o_445" class="t s3_445">• </span><span id="t1p_445" class="t s3_445">Intel Core 2 Duo processors: DTLB0, 16 entries, DTLB1, 256 entries, 4 ways. </span>
<span id="t1q_445" class="t s3_445">• </span><span id="t1r_445" class="t s3_445">Intel Atom processors: 16-entry-per-thread micro-TLB, fully associative; 64-entry DTLB, 4-way set </span>
<span id="t1s_445" class="t s3_445">associative; 16-entry PDE cache, fully associative. </span>
<span id="t1t_445" class="t s3_445">• </span><span id="t1u_445" class="t s3_445">Pentium 4 and Intel Xeon processors (Based on Intel NetBurst microarchitecture): 64 entry, fully set </span>
<span id="t1v_445" class="t s3_445">associative, shared with large page DTLB. </span>
<span id="t1w_445" class="t s3_445">• </span><span id="t1x_445" class="t s3_445">Intel Core Duo, Intel Core Solo processors, Pentium M processor: 128 entries, 4-way set associative. </span>
<span id="t1y_445" class="t s3_445">• </span><span id="t1z_445" class="t s3_445">Pentium and P6 family processors: 64 entries, 4-way set associative; fully set, associative for Pentium </span>
<span id="t20_445" class="t s3_445">processors with MMX technology. </span>
<span id="t21_445" class="t s3_445">Instruction TLB </span>
<span id="t22_445" class="t s3_445">(Large Pages) </span>
<span id="t23_445" class="t s3_445">• </span><span id="t24_445" class="t s3_445">Intel Core i7, i5, i3 processors: 7-entries per thread, fully associative. </span>
<span id="t25_445" class="t s3_445">• </span><span id="t26_445" class="t s3_445">Intel Core 2 Duo processors: 4 entries, 4 ways. </span>
<span id="t27_445" class="t s3_445">• </span><span id="t28_445" class="t s3_445">Pentium 4 and Intel Xeon processors: large pages are fragmented. </span>
<span id="t29_445" class="t s3_445">• </span><span id="t2a_445" class="t s3_445">Intel Core Duo, Intel Core Solo, Pentium M processor: 2 entries, fully associative. </span>
<span id="t2b_445" class="t s3_445">• </span><span id="t2c_445" class="t s3_445">P6 family processors: 2 entries, fully associative. </span>
<span id="t2d_445" class="t s3_445">• </span><span id="t2e_445" class="t s3_445">Pentium processor: Uses same TLB as used for 4-KByte pages. </span>
<span id="t2f_445" class="t s3_445">Data TLB (Large </span>
<span id="t2g_445" class="t s3_445">Pages) </span>
<span id="t2h_445" class="t s3_445">• </span><span id="t2i_445" class="t s3_445">Intel Core i7, i5, i3 processors, DTLB0: 32-entries, 4-way set associative. </span>
<span id="t2j_445" class="t s3_445">• </span><span id="t2k_445" class="t s3_445">Intel Core 2 Duo processors: DTLB0, 16 entries, DTLB1, 32 entries, 4 ways. </span>
<span id="t2l_445" class="t s3_445">• </span><span id="t2m_445" class="t s3_445">Intel Atom processors: 8 entries, 4-way set associative. </span>
<span id="t2n_445" class="t s3_445">• </span><span id="t2o_445" class="t s3_445">Pentium 4 and Intel Xeon processors: 64 entries, fully set associative; shared with small page data TLBs. </span>
<span id="t2p_445" class="t s3_445">• </span><span id="t2q_445" class="t s3_445">Intel Core Duo, Intel Core Solo, Pentium M processor: 8 entries, fully associative. </span>
<span id="t2r_445" class="t s3_445">• </span><span id="t2s_445" class="t s3_445">P6 family processors: 8 entries, 4-way set associative. </span>
<span id="t2t_445" class="t s3_445">• </span><span id="t2u_445" class="t s3_445">Pentium processor: 8 entries, 4-way set associative; uses same TLB as used for 4-KByte pages in Pentium </span>
<span id="t2v_445" class="t s3_445">processors with MMX technology. </span>
<span id="t2w_445" class="t s3_445">Second-level Unified </span>
<span id="t2x_445" class="t s3_445">TLB (4-KByte </span>
<span id="t2y_445" class="t s3_445">Pages) </span>
<span id="t2z_445" class="t s3_445">• </span><span id="t30_445" class="t s3_445">Intel Core i7, i5, i3 processor, STLB: 512-entries, 4-way set associative. </span>
<span id="t31_445" class="t s4_445">Table 12-1. </span><span id="t32_445" class="t s4_445">Characteristics of the Caches, TLBs, Store Buffer, and </span>
<span id="t33_445" class="t s4_445">Write Combining Buffer in Intel 64 and IA-32 Processors (Contd.) </span>
<span id="t34_445" class="t s5_445">Cache or Buffer </span><span id="t35_445" class="t s5_445">Characteristics </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
