$date
	Sun Oct 23 01:57:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#336388
b10011 !
1"
#336390
b10011 &
b10011 %
1$
#336391
0"
#336394
b111010 &
b111010 %
#336398
b11101 &
b11101 %
#336402
b1011000 &
b1011000 %
#336406
b101100 &
b101100 %
#336410
b10110 &
b10110 %
#336414
b1011 &
b1011 %
#336418
b100010 &
b100010 %
#336422
b10001 &
b10001 %
#336426
b110100 &
b110100 %
#336430
b11010 &
b11010 %
#336434
b1101 &
b1101 %
#336438
b101000 &
b101000 %
#336442
b10100 &
b10100 %
#336446
b1010 &
b1010 %
#336450
b101 &
b101 %
#336454
b10000 &
b10000 %
#336458
b1000 &
b1000 %
#336462
b100 &
b100 %
#336466
b10 &
b10 %
#336470
b1 &
1#
b1 %
#336474
b0 &
b0 %
0#
0$
#1343088
b11010 !
1"
#1343090
b11010 &
b11010 %
1$
#1343091
0"
#1343094
b1101 &
b1101 %
#1343098
b101000 &
b101000 %
#1343102
b10100 &
b10100 %
#1343106
b1010 &
b1010 %
#1343110
b101 &
b101 %
#1343114
b10000 &
b10000 %
#1343118
b1000 &
b1000 %
#1343122
b100 &
b100 %
#1343126
b10 &
b10 %
#1343130
b1 &
b1 %
1#
#1343134
b0 &
0#
b0 %
0$
#2376299
b10000 !
1"
#2376302
b10000 &
b10000 %
1$
#2376303
0"
#2376306
b1000 &
b1000 %
#2376310
b100 &
b100 %
#2376314
b10 &
b10 %
#2376318
b1 &
1#
b1 %
#2376322
b0 &
b0 %
0#
0$
#4500012
