{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545163235198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545163235211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 18 18:00:35 2018 " "Processing started: Tue Dec 18 18:00:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545163235211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163235211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163235211 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Fitter Effort Standard Fit " "Mode behavior is affected by advanced setting Fitter Effort (default for this mode is Standard Fit)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1545163236283 ""} { "Info" "IQCU_OPT_MODE_OVERRIDE" "Perform Physical Synthesis for Combinational Logic for Performance On " "Mode behavior is affected by advanced setting Perform Physical Synthesis for Combinational Logic for Performance (default for this mode is On)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1545163236283 ""} { "Info" "IQCU_OPT_MODE_OVERRIDE" "Perform Register Retiming for Performance On " "Mode behavior is affected by advanced setting Perform Register Retiming for Performance (default for this mode is On)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1545163236283 ""} { "Info" "IQCU_OPT_MODE_OVERRIDE" "Physical Synthesis Effort Level Normal " "Mode behavior is affected by advanced setting Physical Synthesis Effort Level (default for this mode is Normal)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1545163236283 ""} { "Info" "IQCU_OPT_MODE_OVERRIDE" "Router Timing Optimization Level MAXIMUM " "Mode behavior is affected by advanced setting Router Timing Optimization Level (default for this mode is MAXIMUM)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1545163236283 ""} { "Info" "IQCU_OPT_MODE_OVERRIDE" "Enable Beneficial Skew Optimization On " "Mode behavior is affected by advanced setting Enable Beneficial Skew Optimization (default for this mode is On)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1545163236283 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163236283 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1545163236333 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "8 4 " "Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1545163236333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.v" "" { Text "C:/processadorGit/LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163248839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163248839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display_string.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display_string.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_display_string " "Found entity 1: LCD_display_string" {  } { { "LCD_display_string.v" "" { Text "C:/processadorGit/LCD_display_string.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163248849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163248849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/processadorGit/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163248857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163248857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoReg " "Found entity 1: BancoReg" {  } { { "BancoReg.v" "" { Text "C:/processadorGit/BancoReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163248869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163248869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/processadorGit/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163248881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163248881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extsinal.v 1 1 " "Found 1 design units, including 1 entities, in source file extsinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 ExtSinal " "Found entity 1: ExtSinal" {  } { { "ExtSinal.v" "" { Text "C:/processadorGit/ExtSinal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163248890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163248890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memdados.v 1 1 " "Found 1 design units, including 1 entities, in source file memdados.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemDados " "Found entity 1: MemDados" {  } { { "MemDados.v" "" { Text "C:/processadorGit/MemDados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163248898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163248898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meminst.v 1 1 " "Found 1 design units, including 1 entities, in source file meminst.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemInst " "Found entity 1: MemInst" {  } { { "MemInst.v" "" { Text "C:/processadorGit/MemInst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163248905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163248905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io.v 1 1 " "Found 1 design units, including 1 entities, in source file io.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO " "Found entity 1: IO" {  } { { "IO.v" "" { Text "C:/processadorGit/IO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163248914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163248914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/processadorGit/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163248923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163248923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extsinal26.v 1 1 " "Found 1 design units, including 1 entities, in source file extsinal26.v" { { "Info" "ISGN_ENTITY_NAME" "1 ExtSinal26 " "Found entity 1: ExtSinal26" {  } { { "ExtSinal26.v" "" { Text "C:/processadorGit/ExtSinal26.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163248932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163248932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add " "Found entity 1: Add" {  } { { "Add.v" "" { Text "C:/processadorGit/Add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163248941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163248941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux1 " "Found entity 1: Mux1" {  } { { "Mux1.v" "" { Text "C:/processadorGit/Mux1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163248951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163248951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "Mux2.v" "" { Text "C:/processadorGit/Mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163248960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163248960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3 " "Found entity 1: Mux3" {  } { { "Mux3.v" "" { Text "C:/processadorGit/Mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163248969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163248969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Found entity 1: Mux4" {  } { { "Mux4.v" "" { Text "C:/processadorGit/Mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163248977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163248977 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DB1 db1 Processador.v(44) " "Verilog HDL Declaration information at Processador.v(44): object \"DB1\" differs only in case from object \"db1\" in the same scope" {  } { { "Processador.v" "" { Text "C:/processadorGit/Processador.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545163248983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DB2 db2 Processador.v(46) " "Verilog HDL Declaration information at Processador.v(46): object \"DB2\" differs only in case from object \"db2\" in the same scope" {  } { { "Processador.v" "" { Text "C:/processadorGit/Processador.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545163248984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.v 1 1 " "Found 1 design units, including 1 entities, in source file processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "Processador.v" "" { Text "C:/processadorGit/Processador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163248987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163248987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file display7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display7seg " "Found entity 1: Display7seg" {  } { { "Display7seg.v" "" { Text "C:/processadorGit/Display7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163248995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163248995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd4.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd4.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD4 " "Found entity 1: BCD4" {  } { { "BCD4.v" "" { Text "C:/processadorGit/BCD4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163249004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163249004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd2.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD2 " "Found entity 1: BCD2" {  } { { "BCD2.v" "" { Text "C:/processadorGit/BCD2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163249012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163249012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.v 1 1 " "Found 1 design units, including 1 entities, in source file controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "Controle.v" "" { Text "C:/processadorGit/Controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163249022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163249022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.v 1 1 " "Found 1 design units, including 1 entities, in source file temporizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "temporizador.v" "" { Text "C:/processadorGit/temporizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163249030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163249030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce.v" "" { Text "C:/processadorGit/DeBounce.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163249039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163249039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce2.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce2.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce2 " "Found entity 1: debounce2" {  } { { "debounce2.v" "" { Text "C:/processadorGit/debounce2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163249048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163249048 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/BCD8.v " "Can't analyze file -- file output_files/BCD8.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1545163249054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "discorigido.v 1 1 " "Found 1 design units, including 1 entities, in source file discorigido.v" { { "Info" "ISGN_ENTITY_NAME" "1 DiscoRigido " "Found entity 1: DiscoRigido" {  } { { "DiscoRigido.v" "" { Text "C:/processadorGit/DiscoRigido.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163249070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163249070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador_hd.v 1 1 " "Found 1 design units, including 1 entities, in source file temporizador_hd.v" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador_hd " "Found entity 1: temporizador_hd" {  } { { "temporizador_hd.v" "" { Text "C:/processadorGit/temporizador_hd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163249080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163249080 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 bios.v(70) " "Verilog HDL Expression warning at bios.v(70): truncated literal to match 32 bits" {  } { { "bios.v" "" { Text "C:/processadorGit/bios.v" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1545163249085 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 bios.v(76) " "Verilog HDL Expression warning at bios.v(76): truncated literal to match 32 bits" {  } { { "bios.v" "" { Text "C:/processadorGit/bios.v" 76 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1545163249086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bios.v 1 1 " "Found 1 design units, including 1 entities, in source file bios.v" { { "Info" "ISGN_ENTITY_NAME" "1 bios " "Found entity 1: bios" {  } { { "bios.v" "" { Text "C:/processadorGit/bios.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163249090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163249090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/processadorGit/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163249100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163249100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux5 " "Found entity 1: Mux5" {  } { { "Mux5.v" "" { Text "C:/processadorGit/Mux5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163249109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163249109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tabarquivos.v 1 1 " "Found 1 design units, including 1 entities, in source file tabarquivos.v" { { "Info" "ISGN_ENTITY_NAME" "1 TabArquivos " "Found entity 1: TabArquivos" {  } { { "TabArquivos.v" "" { Text "C:/processadorGit/TabArquivos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163249118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163249118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "LCD_Display.v" "" { Text "C:/processadorGit/LCD_Display.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163249127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163249127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd8.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd8.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD8 " "Found entity 1: BCD8" {  } { { "BCD8.v" "" { Text "C:/processadorGit/BCD8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163249139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163249139 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processador " "Elaborating entity \"Processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1545163249204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador temporizador:temp " "Elaborating entity \"temporizador\" for hierarchy \"temporizador:temp\"" {  } { { "Processador.v" "temp" { Text "C:/processadorGit/Processador.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163249346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador_hd temporizador_hd:temp2 " "Elaborating entity \"temporizador_hd\" for hierarchy \"temporizador_hd:temp2\"" {  } { { "Processador.v" "temp2" { Text "C:/processadorGit/Processador.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163249362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc " "Elaborating entity \"PC\" for hierarchy \"PC:pc\"" {  } { { "Processador.v" "pc" { Text "C:/processadorGit/Processador.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163249377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bios bios:b " "Elaborating entity \"bios\" for hierarchy \"bios:b\"" {  } { { "Processador.v" "b" { Text "C:/processadorGit/Processador.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163249499 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bancoInst\[1130..44\] 0 bios.v(8) " "Net \"bancoInst\[1130..44\]\" at bios.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "bios.v" "" { Text "C:/processadorGit/bios.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545163249599 "|Processador|bios:b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DiscoRigido DiscoRigido:hd " "Elaborating entity \"DiscoRigido\" for hierarchy \"DiscoRigido:hd\"" {  } { { "Processador.v" "hd" { Text "C:/processadorGit/Processador.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163249890 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 DiscoRigido.v(1639) " "Verilog HDL assignment warning at DiscoRigido.v(1639): truncated value with size 32 to match size of target (7)" {  } { { "DiscoRigido.v" "" { Text "C:/processadorGit/DiscoRigido.v" 1639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545163268343 "|Processador|DiscoRigido:hd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 DiscoRigido.v(1646) " "Verilog HDL assignment warning at DiscoRigido.v(1646): truncated value with size 32 to match size of target (7)" {  } { { "DiscoRigido.v" "" { Text "C:/processadorGit/DiscoRigido.v" 1646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545163268344 "|Processador|DiscoRigido:hd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:st " "Elaborating entity \"timer\" for hierarchy \"timer:st\"" {  } { { "Processador.v" "st" { Text "C:/processadorGit/Processador.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163268648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux5 Mux5:m5 " "Elaborating entity \"Mux5\" for hierarchy \"Mux5:m5\"" {  } { { "Processador.v" "m5" { Text "C:/processadorGit/Processador.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163268667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TabArquivos TabArquivos:ta " "Elaborating entity \"TabArquivos\" for hierarchy \"TabArquivos:ta\"" {  } { { "Processador.v" "ta" { Text "C:/processadorGit/Processador.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163268683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemInst MemInst:mi " "Elaborating entity \"MemInst\" for hierarchy \"MemInst:mi\"" {  } { { "Processador.v" "mi" { Text "C:/processadorGit/Processador.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163268703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce DeBounce:DB1 " "Elaborating entity \"DeBounce\" for hierarchy \"DeBounce:DB1\"" {  } { { "Processador.v" "DB1" { Text "C:/processadorGit/Processador.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163269111 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DeBounce.v(54) " "Verilog HDL assignment warning at DeBounce.v(54): truncated value with size 32 to match size of target (11)" {  } { { "DeBounce.v" "" { Text "C:/processadorGit/DeBounce.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545163269112 "|Processador|DeBounce:DB1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce2 debounce2:db1 " "Elaborating entity \"debounce2\" for hierarchy \"debounce2:db1\"" {  } { { "Processador.v" "db1" { Text "C:/processadorGit/Processador.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163269130 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 debounce2.v(20) " "Verilog HDL assignment warning at debounce2.v(20): truncated value with size 32 to match size of target (1)" {  } { { "debounce2.v" "" { Text "C:/processadorGit/debounce2.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545163269131 "|Processador|debounce2:db1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:ctr " "Elaborating entity \"Controle\" for hierarchy \"Controle:ctr\"" {  } { { "Processador.v" "ctr" { Text "C:/processadorGit/Processador.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163269148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoReg BancoReg:bg " "Elaborating entity \"BancoReg\" for hierarchy \"BancoReg:bg\"" {  } { { "Processador.v" "bg" { Text "C:/processadorGit/Processador.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163269171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtSinal26 ExtSinal26:es26 " "Elaborating entity \"ExtSinal26\" for hierarchy \"ExtSinal26:es26\"" {  } { { "Processador.v" "es26" { Text "C:/processadorGit/Processador.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163269286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtSinal ExtSinal:es " "Elaborating entity \"ExtSinal\" for hierarchy \"ExtSinal:es\"" {  } { { "Processador.v" "es" { Text "C:/processadorGit/Processador.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163269299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux1 Mux1:m1 " "Elaborating entity \"Mux1\" for hierarchy \"Mux1:m1\"" {  } { { "Processador.v" "m1" { Text "C:/processadorGit/Processador.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163269314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add Add:add " "Elaborating entity \"Add\" for hierarchy \"Add:add\"" {  } { { "Processador.v" "add" { Text "C:/processadorGit/Processador.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163269327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 Mux2:m2 " "Elaborating entity \"Mux2\" for hierarchy \"Mux2:m2\"" {  } { { "Processador.v" "m2" { Text "C:/processadorGit/Processador.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163269339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ula " "Elaborating entity \"ULA\" for hierarchy \"ULA:ula\"" {  } { { "Processador.v" "ula" { Text "C:/processadorGit/Processador.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163269352 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ULA.v(31) " "Verilog HDL assignment warning at ULA.v(31): truncated value with size 32 to match size of target (1)" {  } { { "ULA.v" "" { Text "C:/processadorGit/ULA.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545163269354 "|Processador|ULA:ula"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ULA.v(32) " "Verilog HDL assignment warning at ULA.v(32): truncated value with size 32 to match size of target (1)" {  } { { "ULA.v" "" { Text "C:/processadorGit/ULA.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545163269354 "|Processador|ULA:ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3 Mux3:m3 " "Elaborating entity \"Mux3\" for hierarchy \"Mux3:m3\"" {  } { { "Processador.v" "m3" { Text "C:/processadorGit/Processador.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163269374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemDados MemDados:md " "Elaborating entity \"MemDados\" for hierarchy \"MemDados:md\"" {  } { { "Processador.v" "md" { Text "C:/processadorGit/Processador.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163269392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO IO:io " "Elaborating entity \"IO\" for hierarchy \"IO:io\"" {  } { { "Processador.v" "io" { Text "C:/processadorGit/Processador.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163269565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD8 IO:io\|BCD8:bcd8 " "Elaborating entity \"BCD8\" for hierarchy \"IO:io\|BCD8:bcd8\"" {  } { { "IO.v" "bcd8" { Text "C:/processadorGit/IO.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163269592 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numeroP BCD8.v(69) " "Verilog HDL Always Construct warning at BCD8.v(69): variable \"numeroP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD8.v" "" { Text "C:/processadorGit/BCD8.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545163269593 "|Processador|IO:io|BCD8:bcd8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD8.v(52) " "Verilog HDL assignment warning at BCD8.v(52): truncated value with size 32 to match size of target (4)" {  } { { "BCD8.v" "" { Text "C:/processadorGit/BCD8.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545163269594 "|Processador|IO:io|BCD8:bcd8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD8.v(50) " "Verilog HDL assignment warning at BCD8.v(50): truncated value with size 32 to match size of target (4)" {  } { { "BCD8.v" "" { Text "C:/processadorGit/BCD8.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545163269594 "|Processador|IO:io|BCD8:bcd8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD8.v(48) " "Verilog HDL assignment warning at BCD8.v(48): truncated value with size 32 to match size of target (4)" {  } { { "BCD8.v" "" { Text "C:/processadorGit/BCD8.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545163269595 "|Processador|IO:io|BCD8:bcd8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD8.v(46) " "Verilog HDL assignment warning at BCD8.v(46): truncated value with size 32 to match size of target (4)" {  } { { "BCD8.v" "" { Text "C:/processadorGit/BCD8.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545163269597 "|Processador|IO:io|BCD8:bcd8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD8.v(43) " "Verilog HDL assignment warning at BCD8.v(43): truncated value with size 32 to match size of target (4)" {  } { { "BCD8.v" "" { Text "C:/processadorGit/BCD8.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545163269598 "|Processador|IO:io|BCD8:bcd8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD8.v(41) " "Verilog HDL assignment warning at BCD8.v(41): truncated value with size 32 to match size of target (4)" {  } { { "BCD8.v" "" { Text "C:/processadorGit/BCD8.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545163269601 "|Processador|IO:io|BCD8:bcd8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD8.v(39) " "Verilog HDL assignment warning at BCD8.v(39): truncated value with size 32 to match size of target (4)" {  } { { "BCD8.v" "" { Text "C:/processadorGit/BCD8.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545163269603 "|Processador|IO:io|BCD8:bcd8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD8.v(37) " "Verilog HDL assignment warning at BCD8.v(37): truncated value with size 32 to match size of target (4)" {  } { { "BCD8.v" "" { Text "C:/processadorGit/BCD8.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545163269607 "|Processador|IO:io|BCD8:bcd8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD IO:io\|LCD:lcd " "Elaborating entity \"LCD\" for hierarchy \"IO:io\|LCD:lcd\"" {  } { { "IO.v" "lcd" { Text "C:/processadorGit/IO.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163269661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay IO:io\|LCD:lcd\|Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"IO:io\|LCD:lcd\|Reset_Delay:r0\"" {  } { { "LCD.v" "r0" { Text "C:/processadorGit/LCD.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163269675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display IO:io\|LCD:lcd\|LCD_Display:u1 " "Elaborating entity \"LCD_Display\" for hierarchy \"IO:io\|LCD:lcd\|LCD_Display:u1\"" {  } { { "LCD.v" "u1" { Text "C:/processadorGit/LCD.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163269689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_display_string IO:io\|LCD:lcd\|LCD_Display:u1\|LCD_display_string:u1 " "Elaborating entity \"LCD_display_string\" for hierarchy \"IO:io\|LCD:lcd\|LCD_Display:u1\|LCD_display_string:u1\"" {  } { { "LCD_Display.v" "u1" { Text "C:/processadorGit/LCD_Display.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163269719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD2 IO:io\|LCD:lcd\|LCD_Display:u1\|LCD_display_string:u1\|BCD2:bcd2 " "Elaborating entity \"BCD2\" for hierarchy \"IO:io\|LCD:lcd\|LCD_Display:u1\|LCD_display_string:u1\|BCD2:bcd2\"" {  } { { "LCD_display_string.v" "bcd2" { Text "C:/processadorGit/LCD_display_string.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163269744 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numeroP BCD2.v(33) " "Verilog HDL Always Construct warning at BCD2.v(33): variable \"numeroP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD2.v" "" { Text "C:/processadorGit/BCD2.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545163269745 "|Processador|IO:io|LCD:lcd|LCD_Display:u1|LCD_display_string:u1|BCD2:bcd2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD2.v(28) " "Verilog HDL assignment warning at BCD2.v(28): truncated value with size 32 to match size of target (4)" {  } { { "BCD2.v" "" { Text "C:/processadorGit/BCD2.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545163269746 "|Processador|IO:io|LCD:lcd|LCD_Display:u1|LCD_display_string:u1|BCD2:bcd2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD2.v(26) " "Verilog HDL assignment warning at BCD2.v(26): truncated value with size 32 to match size of target (4)" {  } { { "BCD2.v" "" { Text "C:/processadorGit/BCD2.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545163269746 "|Processador|IO:io|LCD:lcd|LCD_Display:u1|LCD_display_string:u1|BCD2:bcd2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD4 IO:io\|LCD:lcd\|LCD_Display:u1\|LCD_display_string:u1\|BCD4:bcd3 " "Elaborating entity \"BCD4\" for hierarchy \"IO:io\|LCD:lcd\|LCD_Display:u1\|LCD_display_string:u1\|BCD4:bcd3\"" {  } { { "LCD_display_string.v" "bcd3" { Text "C:/processadorGit/LCD_display_string.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163269774 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numeroP BCD4.v(44) " "Verilog HDL Always Construct warning at BCD4.v(44): variable \"numeroP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD4.v" "" { Text "C:/processadorGit/BCD4.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545163269775 "|Processador|IO:io|LCD:lcd|LCD_Display:u1|LCD_display_string:u1|BCD4:bcd3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD4.v(35) " "Verilog HDL assignment warning at BCD4.v(35): truncated value with size 32 to match size of target (4)" {  } { { "BCD4.v" "" { Text "C:/processadorGit/BCD4.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545163269775 "|Processador|IO:io|LCD:lcd|LCD_Display:u1|LCD_display_string:u1|BCD4:bcd3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD4.v(33) " "Verilog HDL assignment warning at BCD4.v(33): truncated value with size 32 to match size of target (4)" {  } { { "BCD4.v" "" { Text "C:/processadorGit/BCD4.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545163269775 "|Processador|IO:io|LCD:lcd|LCD_Display:u1|LCD_display_string:u1|BCD4:bcd3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD4.v(31) " "Verilog HDL assignment warning at BCD4.v(31): truncated value with size 32 to match size of target (4)" {  } { { "BCD4.v" "" { Text "C:/processadorGit/BCD4.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545163269776 "|Processador|IO:io|LCD:lcd|LCD_Display:u1|LCD_display_string:u1|BCD4:bcd3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD4.v(29) " "Verilog HDL assignment warning at BCD4.v(29): truncated value with size 32 to match size of target (4)" {  } { { "BCD4.v" "" { Text "C:/processadorGit/BCD4.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545163269777 "|Processador|IO:io|LCD:lcd|LCD_Display:u1|LCD_display_string:u1|BCD4:bcd3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display7seg IO:io\|Display7seg:d1 " "Elaborating entity \"Display7seg\" for hierarchy \"IO:io\|Display7seg:d1\"" {  } { { "IO.v" "d1" { Text "C:/processadorGit/IO.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163269821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4 Mux4:m4 " "Elaborating entity \"Mux4\" for hierarchy \"Mux4:m4\"" {  } { { "Processador.v" "m4" { Text "C:/processadorGit/Processador.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163269847 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MemInst:mi\|bancoInst_rtl_0 " "Inferred RAM node \"MemInst:mi\|bancoInst_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1545163273108 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "IO:io\|LCD:lcd\|LCD_Display:u1\|LCD_display_string:u1\|Ram0 " "RAM logic \"IO:io\|LCD:lcd\|LCD_Display:u1\|LCD_display_string:u1\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "LCD_display_string.v" "Ram0" { Text "C:/processadorGit/LCD_display_string.v" 139 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1545163273110 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "TabArquivos:ta\|tab " "RAM logic \"TabArquivos:ta\|tab\" is uninferred due to asynchronous read logic" {  } { { "TabArquivos.v" "tab" { Text "C:/processadorGit/TabArquivos.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1545163273110 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1545163273110 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MemInst:mi\|bancoInst_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MemInst:mi\|bancoInst_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MemDados:md\|bancoMem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MemDados:md\|bancoMem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 7001 " "Parameter NUMWORDS_A set to 7001" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 7001 " "Parameter NUMWORDS_B set to 7001" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DiscoRigido:hd\|hd_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DiscoRigido:hd\|hd_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Processador.ram0_DiscoRigido_d14f46ca.hdl.mif " "Parameter INIT_FILE set to db/Processador.ram0_DiscoRigido_d14f46ca.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545163283650 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1545163283650 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1545163283650 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ULA:ula\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ULA:ula\|Div0\"" {  } { { "ULA.v" "Div0" { Text "C:/processadorGit/ULA.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545163283655 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ULA:ula\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ULA:ula\|Mod0\"" {  } { { "ULA.v" "Mod0" { Text "C:/processadorGit/ULA.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545163283655 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ULA:ula\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ULA:ula\|Mult0\"" {  } { { "ULA.v" "Mult0" { Text "C:/processadorGit/ULA.v" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545163283655 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DiscoRigido:hd\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DiscoRigido:hd\|Mult0\"" {  } { { "DiscoRigido.v" "Mult0" { Text "C:/processadorGit/DiscoRigido.v" 1627 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545163283655 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1545163283655 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemInst:mi\|altsyncram:bancoInst_rtl_0 " "Elaborated megafunction instantiation \"MemInst:mi\|altsyncram:bancoInst_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163283836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemInst:mi\|altsyncram:bancoInst_rtl_0 " "Instantiated megafunction \"MemInst:mi\|altsyncram:bancoInst_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163283836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163283836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163283836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163283836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163283836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163283836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163283836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163283836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163283836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163283836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163283836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163283836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163283836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163283836 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545163283836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_opc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_opc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_opc1 " "Found entity 1: altsyncram_opc1" {  } { { "db/altsyncram_opc1.tdf" "" { Text "C:/processadorGit/db/altsyncram_opc1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163283942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163283942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/processadorGit/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163284052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163284052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "C:/processadorGit/db/decode_c8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163284129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163284129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "C:/processadorGit/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163284217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163284217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemDados:md\|altsyncram:bancoMem_rtl_0 " "Elaborated megafunction instantiation \"MemDados:md\|altsyncram:bancoMem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163284275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemDados:md\|altsyncram:bancoMem_rtl_0 " "Instantiated megafunction \"MemDados:md\|altsyncram:bancoMem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163284275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163284275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163284275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 7001 " "Parameter \"NUMWORDS_A\" = \"7001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163284275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163284275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163284275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 7001 " "Parameter \"NUMWORDS_B\" = \"7001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163284275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163284275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163284275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163284275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163284275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163284275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163284275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163284275 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545163284275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o8d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o8d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o8d1 " "Found entity 1: altsyncram_o8d1" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/processadorGit/db/altsyncram_o8d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163284365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163284365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DiscoRigido:hd\|altsyncram:hd_rtl_0 " "Elaborated megafunction instantiation \"DiscoRigido:hd\|altsyncram:hd_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163284438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DiscoRigido:hd\|altsyncram:hd_rtl_0 " "Instantiated megafunction \"DiscoRigido:hd\|altsyncram:hd_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163284438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163284438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163284438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163284438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163284438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163284438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163284438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163284438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163284438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163284438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163284438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163284438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163284438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163284438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Processador.ram0_DiscoRigido_d14f46ca.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Processador.ram0_DiscoRigido_d14f46ca.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163284438 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545163284438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tsi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tsi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tsi1 " "Found entity 1: altsyncram_tsi1" {  } { { "db/altsyncram_tsi1.tdf" "" { Text "C:/processadorGit/db/altsyncram_tsi1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163284537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163284537 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/processadorGit/db/Processador.ram0_DiscoRigido_d14f46ca.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/processadorGit/db/Processador.ram0_DiscoRigido_d14f46ca.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1545163284712 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/processadorGit/db/Processador.ram0_DiscoRigido_d14f46ca.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/processadorGit/db/Processador.ram0_DiscoRigido_d14f46ca.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1545163284726 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/processadorGit/db/Processador.ram0_DiscoRigido_d14f46ca.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/processadorGit/db/Processador.ram0_DiscoRigido_d14f46ca.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1545163285029 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/processadorGit/db/Processador.ram0_DiscoRigido_d14f46ca.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/processadorGit/db/Processador.ram0_DiscoRigido_d14f46ca.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1545163285038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:ula\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ULA:ula\|lpm_divide:Div0\"" {  } { { "ULA.v" "" { Text "C:/processadorGit/ULA.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163285521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA:ula\|lpm_divide:Div0 " "Instantiated megafunction \"ULA:ula\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163285521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163285521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163285521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163285521 ""}  } { { "ULA.v" "" { Text "C:/processadorGit/ULA.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545163285521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "C:/processadorGit/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163285595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163285595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/processadorGit/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163285648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163285648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/processadorGit/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163285772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163285772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/processadorGit/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163286017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163286017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/processadorGit/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163286113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163286113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:ula\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ULA:ula\|lpm_divide:Mod0\"" {  } { { "ULA.v" "" { Text "C:/processadorGit/ULA.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163286164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA:ula\|lpm_divide:Mod0 " "Instantiated megafunction \"ULA:ula\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163286164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163286164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163286164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163286164 ""}  } { { "ULA.v" "" { Text "C:/processadorGit/ULA.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545163286164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "C:/processadorGit/db/lpm_divide_kcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163286233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163286233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:ula\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ULA:ula\|lpm_mult:Mult0\"" {  } { { "ULA.v" "" { Text "C:/processadorGit/ULA.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163286410 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA:ula\|lpm_mult:Mult0 " "Instantiated megafunction \"ULA:ula\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163286410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163286410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163286410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163286410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163286410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163286410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163286410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163286410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163286410 ""}  } { { "ULA.v" "" { Text "C:/processadorGit/ULA.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545163286410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/processadorGit/db/mult_7dt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163286490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163286490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DiscoRigido:hd\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DiscoRigido:hd\|lpm_mult:Mult0\"" {  } { { "DiscoRigido.v" "" { Text "C:/processadorGit/DiscoRigido.v" 1627 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163286546 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DiscoRigido:hd\|lpm_mult:Mult0 " "Instantiated megafunction \"DiscoRigido:hd\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163286546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163286546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163286546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163286546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163286546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163286546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163286546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163286546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545163286546 ""}  } { { "DiscoRigido.v" "" { Text "C:/processadorGit/DiscoRigido.v" 1627 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545163286546 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DiscoRigido:hd\|lpm_mult:Mult0\|multcore:mult_core DiscoRigido:hd\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DiscoRigido:hd\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"DiscoRigido:hd\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "DiscoRigido.v" "" { Text "C:/processadorGit/DiscoRigido.v" 1627 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163286711 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DiscoRigido:hd\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder DiscoRigido:hd\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DiscoRigido:hd\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"DiscoRigido:hd\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "DiscoRigido.v" "" { Text "C:/processadorGit/DiscoRigido.v" 1627 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163286806 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DiscoRigido:hd\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] DiscoRigido:hd\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DiscoRigido:hd\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"DiscoRigido:hd\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "DiscoRigido.v" "" { Text "C:/processadorGit/DiscoRigido.v" 1627 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163286933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "C:/processadorGit/db/add_sub_mgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163287013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163287013 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DiscoRigido:hd\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add DiscoRigido:hd\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DiscoRigido:hd\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"DiscoRigido:hd\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "DiscoRigido.v" "" { Text "C:/processadorGit/DiscoRigido.v" 1627 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163287120 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DiscoRigido:hd\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] DiscoRigido:hd\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DiscoRigido:hd\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"DiscoRigido:hd\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "DiscoRigido.v" "" { Text "C:/processadorGit/DiscoRigido.v" 1627 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163287161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "C:/processadorGit/db/add_sub_qgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545163287246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163287246 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DiscoRigido:hd\|lpm_mult:Mult0\|altshift:external_latency_ffs DiscoRigido:hd\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DiscoRigido:hd\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"DiscoRigido:hd\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "DiscoRigido.v" "" { Text "C:/processadorGit/DiscoRigido.v" 1627 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163287331 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1545163294294 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "IO:io\|LCD_DATA\[0\] LCD_DATA\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"IO:io\|LCD_DATA\[0\]\" to the node \"LCD_DATA\[0\]\" into a wire" {  } { { "IO.v" "" { Text "C:/processadorGit/IO.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1545163294488 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "IO:io\|LCD_DATA\[1\] LCD_DATA\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"IO:io\|LCD_DATA\[1\]\" to the node \"LCD_DATA\[1\]\" into a wire" {  } { { "IO.v" "" { Text "C:/processadorGit/IO.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1545163294488 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "IO:io\|LCD_DATA\[2\] LCD_DATA\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"IO:io\|LCD_DATA\[2\]\" to the node \"LCD_DATA\[2\]\" into a wire" {  } { { "IO.v" "" { Text "C:/processadorGit/IO.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1545163294488 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "IO:io\|LCD_DATA\[3\] LCD_DATA\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"IO:io\|LCD_DATA\[3\]\" to the node \"LCD_DATA\[3\]\" into a wire" {  } { { "IO.v" "" { Text "C:/processadorGit/IO.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1545163294488 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "IO:io\|LCD_DATA\[4\] LCD_DATA\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"IO:io\|LCD_DATA\[4\]\" to the node \"LCD_DATA\[4\]\" into a wire" {  } { { "IO.v" "" { Text "C:/processadorGit/IO.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1545163294488 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "IO:io\|LCD_DATA\[5\] LCD_DATA\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"IO:io\|LCD_DATA\[5\]\" to the node \"LCD_DATA\[5\]\" into a wire" {  } { { "IO.v" "" { Text "C:/processadorGit/IO.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1545163294488 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "IO:io\|LCD_DATA\[6\] LCD_DATA\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"IO:io\|LCD_DATA\[6\]\" to the node \"LCD_DATA\[6\]\" into a wire" {  } { { "IO.v" "" { Text "C:/processadorGit/IO.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1545163294488 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "IO:io\|LCD_DATA\[7\] LCD_DATA\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"IO:io\|LCD_DATA\[7\]\" to the node \"LCD_DATA\[7\]\" into a wire" {  } { { "IO.v" "" { Text "C:/processadorGit/IO.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1545163294488 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1545163294488 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "neg1 GND " "Pin \"neg1\" is stuck at GND" {  } { { "Processador.v" "" { Text "C:/processadorGit/Processador.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545163312290 "|Processador|neg1"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg2 GND " "Pin \"neg2\" is stuck at GND" {  } { { "Processador.v" "" { Text "C:/processadorGit/Processador.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545163312290 "|Processador|neg2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "Processador.v" "" { Text "C:/processadorGit/Processador.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545163312290 "|Processador|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "Processador.v" "" { Text "C:/processadorGit/Processador.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545163312290 "|Processador|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "Processador.v" "" { Text "C:/processadorGit/Processador.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545163312290 "|Processador|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1545163312290 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1545163313077 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1545163328677 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/processadorGit/output_files/Processador.map.smsg " "Generated suppressed messages file C:/processadorGit/output_files/Processador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163329201 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1545163330205 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545163330205 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19914 " "Implemented 19914 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1545163331394 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1545163331394 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19655 " "Implemented 19655 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1545163331394 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1545163331394 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1545163331394 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1545163331394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4960 " "Peak virtual memory: 4960 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545163331474 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 18 18:02:11 2018 " "Processing ended: Tue Dec 18 18:02:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545163331474 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:36 " "Elapsed time: 00:01:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545163331474 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:50 " "Total CPU time (on all processors): 00:01:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545163331474 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1545163331474 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1545163333636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545163333649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 18 18:02:13 2018 " "Processing started: Tue Dec 18 18:02:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545163333649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1545163333649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Processador -c Processador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1545163333650 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1545163333869 ""}
{ "Info" "0" "" "Project  = Processador" {  } {  } 0 0 "Project  = Processador" 0 0 "Fitter" 0 0 1545163333870 ""}
{ "Info" "0" "" "Revision = Processador" {  } {  } 0 0 "Revision = Processador" 0 0 "Fitter" 0 0 1545163333870 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Fitter Effort Standard Fit " "Mode behavior is affected by advanced setting Fitter Effort (default for this mode is Standard Fit)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1545163334200 ""} { "Info" "IQCU_OPT_MODE_OVERRIDE" "Perform Physical Synthesis for Combinational Logic for Performance On " "Mode behavior is affected by advanced setting Perform Physical Synthesis for Combinational Logic for Performance (default for this mode is On)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1545163334200 ""} { "Info" "IQCU_OPT_MODE_OVERRIDE" "Perform Register Retiming for Performance On " "Mode behavior is affected by advanced setting Perform Register Retiming for Performance (default for this mode is On)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1545163334200 ""} { "Info" "IQCU_OPT_MODE_OVERRIDE" "Physical Synthesis Effort Level Normal " "Mode behavior is affected by advanced setting Physical Synthesis Effort Level (default for this mode is Normal)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1545163334200 ""} { "Info" "IQCU_OPT_MODE_OVERRIDE" "Router Timing Optimization Level MAXIMUM " "Mode behavior is affected by advanced setting Router Timing Optimization Level (default for this mode is MAXIMUM)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1545163334200 ""} { "Info" "IQCU_OPT_MODE_OVERRIDE" "Enable Beneficial Skew Optimization On " "Mode behavior is affected by advanced setting Enable Beneficial Skew Optimization (default for this mode is On)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1545163334200 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1545163334200 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1545163334212 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "8 4 " "Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Fitter" 0 -1 1545163334212 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Processador EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Processador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1545163334352 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1545163334429 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1545163334429 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1545163334940 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1545163334954 ""}
{ "Warning" "WFITCC_FITCC_TIMING_DRIVEN_COMPILE_OFF" "" "Timing-driven compilation is disabled - timing performance will not be optimized" {  } {  } 0 171124 "Timing-driven compilation is disabled - timing performance will not be optimized" 0 0 "Fitter" 0 -1 1545163335297 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1545163335517 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1545163335517 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1545163335517 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1545163335517 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1545163335517 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1545163335517 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1545163335517 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1545163335517 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1545163335517 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1545163335517 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/processadorGit/" { { 0 { 0 ""} 0 30045 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1545163335564 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/processadorGit/" { { 0 { 0 ""} 0 30047 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1545163335564 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/processadorGit/" { { 0 { 0 ""} 0 30049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1545163335564 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/processadorGit/" { { 0 { 0 ""} 0 30051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1545163335564 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/processadorGit/" { { 0 { 0 ""} 0 30053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1545163335564 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1545163335564 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1545163335577 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1545163338286 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_auto~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock_auto~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1545163340482 ""}  } { { "Processador.v" "" { Text "C:/processadorGit/Processador.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/processadorGit/" { { 0 { 0 ""} 0 30037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1545163340482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "temporizador:temp\|clock  " "Automatically promoted node temporizador:temp\|clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1545163340482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "temporizador:temp\|clock~0 " "Destination node temporizador:temp\|clock~0" {  } { { "temporizador.v" "" { Text "C:/processadorGit/temporizador.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/processadorGit/" { { 0 { 0 ""} 0 14139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1545163340482 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1545163340482 ""}  } { { "temporizador.v" "" { Text "C:/processadorGit/temporizador.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/processadorGit/" { { 0 { 0 ""} 0 2108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1545163340482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ  " "Automatically promoted node IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1545163340482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ~0 " "Destination node IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ~0" {  } { { "LCD_Display.v" "" { Text "C:/processadorGit/LCD_Display.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/processadorGit/" { { 0 { 0 ""} 0 24118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1545163340482 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1545163340482 ""}  } { { "LCD_Display.v" "" { Text "C:/processadorGit/LCD_Display.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/processadorGit/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1545163340482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO:io\|LCD:lcd\|Reset_Delay:r0\|oRESET  " "Automatically promoted node IO:io\|LCD:lcd\|Reset_Delay:r0\|oRESET " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1545163340482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IO:io\|LCD:lcd\|LCD_Display:u1\|LCD_RS " "Destination node IO:io\|LCD:lcd\|LCD_Display:u1\|LCD_RS" {  } { { "LCD_Display.v" "" { Text "C:/processadorGit/LCD_Display.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/processadorGit/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1545163340482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IO:io\|LCD:lcd\|LCD_Display:u1\|DATA_BUS_VALUE\[0\] " "Destination node IO:io\|LCD:lcd\|LCD_Display:u1\|DATA_BUS_VALUE\[0\]" {  } { { "LCD_Display.v" "" { Text "C:/processadorGit/LCD_Display.v" 109 -1 0 } } { "temporary_test_loc" "" { Generic "C:/processadorGit/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1545163340482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IO:io\|LCD:lcd\|LCD_Display:u1\|DATA_BUS_VALUE\[1\] " "Destination node IO:io\|LCD:lcd\|LCD_Display:u1\|DATA_BUS_VALUE\[1\]" {  } { { "LCD_Display.v" "" { Text "C:/processadorGit/LCD_Display.v" 109 -1 0 } } { "temporary_test_loc" "" { Generic "C:/processadorGit/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1545163340482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IO:io\|LCD:lcd\|LCD_Display:u1\|DATA_BUS_VALUE\[2\] " "Destination node IO:io\|LCD:lcd\|LCD_Display:u1\|DATA_BUS_VALUE\[2\]" {  } { { "LCD_Display.v" "" { Text "C:/processadorGit/LCD_Display.v" 109 -1 0 } } { "temporary_test_loc" "" { Generic "C:/processadorGit/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1545163340482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IO:io\|LCD:lcd\|LCD_Display:u1\|DATA_BUS_VALUE\[3\] " "Destination node IO:io\|LCD:lcd\|LCD_Display:u1\|DATA_BUS_VALUE\[3\]" {  } { { "LCD_Display.v" "" { Text "C:/processadorGit/LCD_Display.v" 109 -1 0 } } { "temporary_test_loc" "" { Generic "C:/processadorGit/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1545163340482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IO:io\|LCD:lcd\|LCD_Display:u1\|DATA_BUS_VALUE\[4\] " "Destination node IO:io\|LCD:lcd\|LCD_Display:u1\|DATA_BUS_VALUE\[4\]" {  } { { "LCD_Display.v" "" { Text "C:/processadorGit/LCD_Display.v" 109 -1 0 } } { "temporary_test_loc" "" { Generic "C:/processadorGit/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1545163340482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IO:io\|LCD:lcd\|LCD_Display:u1\|DATA_BUS_VALUE\[5\] " "Destination node IO:io\|LCD:lcd\|LCD_Display:u1\|DATA_BUS_VALUE\[5\]" {  } { { "LCD_Display.v" "" { Text "C:/processadorGit/LCD_Display.v" 109 -1 0 } } { "temporary_test_loc" "" { Generic "C:/processadorGit/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1545163340482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IO:io\|LCD:lcd\|LCD_Display:u1\|DATA_BUS_VALUE\[6\] " "Destination node IO:io\|LCD:lcd\|LCD_Display:u1\|DATA_BUS_VALUE\[6\]" {  } { { "LCD_Display.v" "" { Text "C:/processadorGit/LCD_Display.v" 109 -1 0 } } { "temporary_test_loc" "" { Generic "C:/processadorGit/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1545163340482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IO:io\|LCD:lcd\|LCD_Display:u1\|DATA_BUS_VALUE\[7\] " "Destination node IO:io\|LCD:lcd\|LCD_Display:u1\|DATA_BUS_VALUE\[7\]" {  } { { "LCD_Display.v" "" { Text "C:/processadorGit/LCD_Display.v" 109 -1 0 } } { "temporary_test_loc" "" { Generic "C:/processadorGit/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1545163340482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IO:io\|LCD:lcd\|LCD_Display:u1\|CHAR_COUNT\[3\] " "Destination node IO:io\|LCD:lcd\|LCD_Display:u1\|CHAR_COUNT\[3\]" {  } { { "LCD_Display.v" "" { Text "C:/processadorGit/LCD_Display.v" 109 -1 0 } } { "temporary_test_loc" "" { Generic "C:/processadorGit/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1545163340482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1545163340482 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1545163340482 ""}  } { { "Reset_Delay.v" "" { Text "C:/processadorGit/Reset_Delay.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/processadorGit/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1545163340482 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1545163340685 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1545163340709 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1545163340784 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1545163340814 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1545163340857 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1545163340909 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1545163340991 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1545163341016 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1545163341016 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545163343896 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1545163343932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1545163347114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545163351276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1545163351369 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1545163356084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545163356084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1545163356115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "44 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "C:/processadorGit/" { { 1 { 0 "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 12 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1545163364815 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1545163364815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545163369282 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1545163369713 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1545163369850 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1545163371624 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1545163371634 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1545163373366 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processador.sdc " "Synopsys Design Constraints File file not found: 'Processador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1545163373725 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1545163373726 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1545163373981 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1545163373981 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1545163373986 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1545163373986 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545163373986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545163373986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000   clock_auto " "   1.000   clock_auto" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545163373986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ " "   1.000 IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545163373986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 temporizador:temp\|clock " "   1.000 temporizador:temp\|clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545163373986 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1545163373986 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545163374513 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/processadorGit/output_files/Processador.fit.smsg " "Generated suppressed messages file C:/processadorGit/output_files/Processador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1545163379339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5795 " "Peak virtual memory: 5795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545163382611 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 18 18:03:02 2018 " "Processing ended: Tue Dec 18 18:03:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545163382611 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545163382611 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545163382611 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1545163382611 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1545163384518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545163384530 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 18 18:03:04 2018 " "Processing started: Tue Dec 18 18:03:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545163384530 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1545163384530 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Processador -c Processador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1545163384531 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1545163389026 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1545163389170 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545163389721 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 18 18:03:09 2018 " "Processing ended: Tue Dec 18 18:03:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545163389721 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545163389721 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545163389721 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1545163389721 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1545163390436 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1545163391742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545163391751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 18 18:03:11 2018 " "Processing started: Tue Dec 18 18:03:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545163391751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1545163391751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Processador -c Processador " "Command: quartus_sta Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1545163391752 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1545163391978 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1545163393106 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "8 4 " "Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Timing Analyzer" 0 -1 1545163393106 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545163393179 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545163393179 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processador.sdc " "Synopsys Design Constraints File file not found: 'Processador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1545163394689 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1545163394689 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name temporizador:temp\|clock temporizador:temp\|clock " "create_clock -period 1.000 -name temporizador:temp\|clock temporizador:temp\|clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1545163394740 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_auto clock_auto " "create_clock -period 1.000 -name clock_auto clock_auto" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1545163394740 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ " "create_clock -period 1.000 -name IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1545163394740 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1545163394740 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1545163394902 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1545163394903 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1545163394908 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1545163394931 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1545163406218 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1545163406218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -170.164 " "Worst-case setup slack is -170.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163406223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163406223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -170.164         -332765.562 temporizador:temp\|clock  " " -170.164         -332765.562 temporizador:temp\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163406223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -167.268          -13258.654 clock_auto  " " -167.268          -13258.654 clock_auto " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163406223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -43.556            -329.944 IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ  " "  -43.556            -329.944 IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163406223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545163406223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.855 " "Worst-case hold slack is -2.855" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163406453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163406453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.855              -5.682 clock_auto  " "   -2.855              -5.682 clock_auto " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163406453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101               0.000 temporizador:temp\|clock  " "    0.101               0.000 temporizador:temp\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163406453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ  " "    0.404               0.000 IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163406453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545163406453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.153 " "Worst-case recovery slack is -5.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163406469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163406469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.153            -108.081 clock_auto  " "   -5.153            -108.081 clock_auto " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163406469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.743             -61.615 IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ  " "   -4.743             -61.615 IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163406469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545163406469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.947 " "Worst-case removal slack is 4.947" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163406486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163406486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.947               0.000 IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ  " "    4.947               0.000 IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163406486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.452               0.000 clock_auto  " "    5.452               0.000 clock_auto " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163406486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545163406486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163406497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163406497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1198.941 clock_auto  " "   -3.000           -1198.941 clock_auto " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163406497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693          -10497.894 temporizador:temp\|clock  " "   -2.693          -10497.894 temporizador:temp\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163406497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -48.830 IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ  " "   -1.285             -48.830 IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163406497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545163406497 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1545163439667 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1545163439723 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1545163441483 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1545163442234 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1545163442642 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1545163442642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -154.425 " "Worst-case setup slack is -154.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163442649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163442649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -154.425         -304577.898 temporizador:temp\|clock  " " -154.425         -304577.898 temporizador:temp\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163442649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -151.702          -12117.942 clock_auto  " " -151.702          -12117.942 clock_auto " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163442649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -39.682            -297.708 IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ  " "  -39.682            -297.708 IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163442649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545163442649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.602 " "Worst-case hold slack is -2.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163442849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163442849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.602              -5.174 clock_auto  " "   -2.602              -5.174 clock_auto " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163442849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099               0.000 temporizador:temp\|clock  " "    0.099               0.000 temporizador:temp\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163442849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ  " "    0.354               0.000 IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163442849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545163442849 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.615 " "Worst-case recovery slack is -4.615" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163442878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163442878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.615             -96.794 clock_auto  " "   -4.615             -96.794 clock_auto " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163442878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.253             -55.270 IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ  " "   -4.253             -55.270 IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163442878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545163442878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.412 " "Worst-case removal slack is 4.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163442908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163442908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.412               0.000 IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ  " "    4.412               0.000 IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163442908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.863               0.000 clock_auto  " "    4.863               0.000 clock_auto " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163442908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545163442908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163442922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163442922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1183.453 clock_auto  " "   -3.000           -1183.453 clock_auto " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163442922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649          -10485.222 temporizador:temp\|clock  " "   -2.649          -10485.222 temporizador:temp\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163442922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -48.830 IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ  " "   -1.285             -48.830 IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163442922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545163442922 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1545163477419 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1545163477908 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1545163478108 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1545163478108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -85.225 " "Worst-case setup slack is -85.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163478118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163478118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -85.225         -168303.715 temporizador:temp\|clock  " "  -85.225         -168303.715 temporizador:temp\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163478118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -83.779           -6635.390 clock_auto  " "  -83.779           -6635.390 clock_auto " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163478118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.589            -151.232 IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ  " "  -21.589            -151.232 IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163478118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545163478118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.561 " "Worst-case hold slack is -1.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163478321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163478321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.561              -3.091 clock_auto  " "   -1.561              -3.091 clock_auto " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163478321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.011              -0.011 temporizador:temp\|clock  " "   -0.011              -0.011 temporizador:temp\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163478321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ  " "    0.182               0.000 IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163478321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545163478321 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.326 " "Worst-case recovery slack is -2.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163478343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163478343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.326             -48.769 clock_auto  " "   -2.326             -48.769 clock_auto " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163478343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.175             -28.233 IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ  " "   -2.175             -28.233 IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163478343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545163478343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.511 " "Worst-case removal slack is 2.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163478365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163478365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.511               0.000 IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ  " "    2.511               0.000 IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163478365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.730               0.000 clock_auto  " "    2.730               0.000 clock_auto " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163478365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545163478365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163478380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163478380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -603.715 clock_auto  " "   -3.000            -603.715 clock_auto " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163478380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -7854.000 temporizador:temp\|clock  " "   -1.000           -7854.000 temporizador:temp\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163478380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -38.000 IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ  " "   -1.000             -38.000 IO:io\|LCD:lcd\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545163478380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1545163478380 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1545163511772 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1545163511791 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5357 " "Peak virtual memory: 5357 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545163512045 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 18 18:05:12 2018 " "Processing ended: Tue Dec 18 18:05:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545163512045 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:01 " "Elapsed time: 00:02:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545163512045 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:05 " "Total CPU time (on all processors): 00:02:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545163512045 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1545163512045 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1545163513807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545163513814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 18 18:05:13 2018 " "Processing started: Tue Dec 18 18:05:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545163513814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1545163513814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Processador -c Processador " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1545163513814 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545163515745 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 18 18:05:15 2018 " "Processing ended: Tue Dec 18 18:05:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545163515745 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545163515745 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545163515745 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1545163515745 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 59 s " "Quartus Prime Full Compilation was successful. 0 errors, 59 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1545163516425 ""}
