// Seed: 2254828665
module module_0 (
    input tri0 id_0,
    input tri id_1,
    output supply1 id_2,
    input tri id_3,
    output tri1 id_4,
    input wire id_5,
    output wire id_6,
    input tri id_7
    , id_13,
    output tri id_8,
    input uwire id_9,
    input wire id_10,
    output uwire id_11
);
endmodule
macromodule module_1 (
    input tri1 id_0,
    output supply1 id_1,
    output tri0 id_2,
    input uwire id_3
);
  module_0(
      id_3, id_0, id_1, id_3, id_2, id_3, id_2, id_3, id_2, id_0, id_0, id_1
  );
endmodule
module module_2 (
    input tri0 id_0,
    input wand id_1,
    output uwire id_2,
    output supply1 id_3,
    input tri1 id_4,
    input wor id_5,
    input wand id_6,
    input uwire id_7,
    input wire id_8,
    input tri0 id_9,
    input wand id_10,
    output tri0 id_11,
    output uwire id_12,
    input supply1 id_13,
    output tri id_14,
    output wor id_15
);
  wire id_17;
  assign id_15 = id_8;
  assign id_14 = 1;
  tri id_18 = 1;
  assign id_3  = id_10;
  assign id_15 = id_18;
  module_0(
      id_4, id_9, id_18, id_4, id_2, id_13, id_18, id_10, id_11, id_18, id_5, id_15
  );
  wire id_19;
endmodule
