Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Dec  8 16:10:55 2025
| Host         : user23-B80KV-AP35BKE running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FND_top_timing_summary_routed.rpt -pb FND_top_timing_summary_routed.pb -rpx FND_top_timing_summary_routed.rpx -warn_on_violation
| Design       : FND_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.339        0.000                      0                   35        0.226        0.000                      0                   35        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.339        0.000                      0                   35        0.226        0.000                      0                   35        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.339ns  (required time - arrival time)
  Source:                 nolabel_line37/com_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line37/digit_value_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.766ns (21.061%)  route 2.871ns (78.939%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.618     5.139    nolabel_line37/CLK
    SLICE_X64Y25         FDPE                                         r  nolabel_line37/com_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDPE (Prop_fdpe_C_Q)         0.518     5.657 f  nolabel_line37/com_reg[1]/Q
                         net (fo=11, routed)          1.415     7.072    nolabel_line37/Q[1]
    SLICE_X56Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.196 r  nolabel_line37/digit_value[2]_i_2/O
                         net (fo=1, routed)           1.456     8.652    nolabel_line37/digit_value[2]_i_2_n_0
    SLICE_X65Y26         LUT5 (Prop_lut5_I4_O)        0.124     8.776 r  nolabel_line37/digit_value[2]_i_1/O
                         net (fo=1, routed)           0.000     8.776    nolabel_line37/digit_value_0[2]
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.504    14.845    nolabel_line37/CLK
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[2]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y26         FDCE (Setup_fdce_C_D)        0.031    15.115    nolabel_line37/digit_value_reg[2]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  6.339    

Slack (MET) :             6.608ns  (required time - arrival time)
  Source:                 nolabel_line37/com_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line37/digit_value_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.766ns (22.739%)  route 2.603ns (77.261%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.618     5.139    nolabel_line37/CLK
    SLICE_X64Y25         FDPE                                         r  nolabel_line37/com_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDPE (Prop_fdpe_C_Q)         0.518     5.657 f  nolabel_line37/com_reg[1]/Q
                         net (fo=11, routed)          1.218     6.875    nolabel_line37/Q[1]
    SLICE_X56Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.999 r  nolabel_line37/digit_value[0]_i_2/O
                         net (fo=1, routed)           1.385     8.384    nolabel_line37/digit_value[0]_i_2_n_0
    SLICE_X65Y26         LUT5 (Prop_lut5_I4_O)        0.124     8.508 r  nolabel_line37/digit_value[0]_i_1/O
                         net (fo=1, routed)           0.000     8.508    nolabel_line37/digit_value_0[0]
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.504    14.845    nolabel_line37/CLK
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[0]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y26         FDCE (Setup_fdce_C_D)        0.032    15.116    nolabel_line37/digit_value_reg[0]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  6.608    

Slack (MET) :             6.751ns  (required time - arrival time)
  Source:                 nolabel_line37/com_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line37/digit_value_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.766ns (23.752%)  route 2.459ns (76.248%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.618     5.139    nolabel_line37/CLK
    SLICE_X64Y25         FDPE                                         r  nolabel_line37/com_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDPE (Prop_fdpe_C_Q)         0.518     5.657 f  nolabel_line37/com_reg[1]/Q
                         net (fo=11, routed)          1.424     7.081    nolabel_line37/Q[1]
    SLICE_X56Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.205 r  nolabel_line37/digit_value[3]_i_3/O
                         net (fo=1, routed)           1.035     8.240    nolabel_line37/digit_value[3]_i_3_n_0
    SLICE_X65Y26         LUT5 (Prop_lut5_I4_O)        0.124     8.364 r  nolabel_line37/digit_value[3]_i_2/O
                         net (fo=1, routed)           0.000     8.364    nolabel_line37/digit_value_0[3]
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.504    14.845    nolabel_line37/CLK
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[3]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y26         FDCE (Setup_fdce_C_D)        0.031    15.115    nolabel_line37/digit_value_reg[3]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  6.751    

Slack (MET) :             7.121ns  (required time - arrival time)
  Source:                 nolabel_line37/com_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line37/digit_value_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.853ns  (logic 0.766ns (26.849%)  route 2.087ns (73.151%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.618     5.139    nolabel_line37/CLK
    SLICE_X64Y25         FDPE                                         r  nolabel_line37/com_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDPE (Prop_fdpe_C_Q)         0.518     5.657 f  nolabel_line37/com_reg[1]/Q
                         net (fo=11, routed)          1.216     6.873    nolabel_line37/Q[1]
    SLICE_X56Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.997 r  nolabel_line37/digit_value[1]_i_2/O
                         net (fo=1, routed)           0.871     7.868    nolabel_line37/digit_value[1]_i_2_n_0
    SLICE_X65Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.992 r  nolabel_line37/digit_value[1]_i_1/O
                         net (fo=1, routed)           0.000     7.992    nolabel_line37/digit_value_0[1]
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.504    14.845    nolabel_line37/CLK
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[1]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y26         FDCE (Setup_fdce_C_D)        0.029    15.113    nolabel_line37/digit_value_reg[1]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                  7.121    

Slack (MET) :             7.515ns  (required time - arrival time)
  Source:                 nolabel_line37/com_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line37/com_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.773ns (33.889%)  route 1.508ns (66.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.618     5.139    nolabel_line37/CLK
    SLICE_X64Y25         FDPE                                         r  nolabel_line37/com_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDPE (Prop_fdpe_C_Q)         0.478     5.617 r  nolabel_line37/com_reg[2]/Q
                         net (fo=11, routed)          0.947     6.564    nolabel_line37/nolabel_line34/Q[2]
    SLICE_X65Y25         LUT6 (Prop_lut6_I2_O)        0.295     6.859 r  nolabel_line37/nolabel_line34/com[3]_i_1/O
                         net (fo=4, routed)           0.561     7.420    nolabel_line37/nolabel_line34_n_0
    SLICE_X64Y25         FDCE                                         r  nolabel_line37/com_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.502    14.843    nolabel_line37/CLK
    SLICE_X64Y25         FDCE                                         r  nolabel_line37/com_reg[0]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X64Y25         FDCE (Setup_fdce_C_CE)      -0.169    14.935    nolabel_line37/com_reg[0]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                  7.515    

Slack (MET) :             7.515ns  (required time - arrival time)
  Source:                 nolabel_line37/com_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line37/com_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.773ns (33.889%)  route 1.508ns (66.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.618     5.139    nolabel_line37/CLK
    SLICE_X64Y25         FDPE                                         r  nolabel_line37/com_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDPE (Prop_fdpe_C_Q)         0.478     5.617 r  nolabel_line37/com_reg[2]/Q
                         net (fo=11, routed)          0.947     6.564    nolabel_line37/nolabel_line34/Q[2]
    SLICE_X65Y25         LUT6 (Prop_lut6_I2_O)        0.295     6.859 r  nolabel_line37/nolabel_line34/com[3]_i_1/O
                         net (fo=4, routed)           0.561     7.420    nolabel_line37/nolabel_line34_n_0
    SLICE_X64Y25         FDPE                                         r  nolabel_line37/com_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.502    14.843    nolabel_line37/CLK
    SLICE_X64Y25         FDPE                                         r  nolabel_line37/com_reg[1]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X64Y25         FDPE (Setup_fdpe_C_CE)      -0.169    14.935    nolabel_line37/com_reg[1]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                  7.515    

Slack (MET) :             7.515ns  (required time - arrival time)
  Source:                 nolabel_line37/com_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line37/com_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.773ns (33.889%)  route 1.508ns (66.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.618     5.139    nolabel_line37/CLK
    SLICE_X64Y25         FDPE                                         r  nolabel_line37/com_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDPE (Prop_fdpe_C_Q)         0.478     5.617 r  nolabel_line37/com_reg[2]/Q
                         net (fo=11, routed)          0.947     6.564    nolabel_line37/nolabel_line34/Q[2]
    SLICE_X65Y25         LUT6 (Prop_lut6_I2_O)        0.295     6.859 r  nolabel_line37/nolabel_line34/com[3]_i_1/O
                         net (fo=4, routed)           0.561     7.420    nolabel_line37/nolabel_line34_n_0
    SLICE_X64Y25         FDPE                                         r  nolabel_line37/com_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.502    14.843    nolabel_line37/CLK
    SLICE_X64Y25         FDPE                                         r  nolabel_line37/com_reg[2]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X64Y25         FDPE (Setup_fdpe_C_CE)      -0.169    14.935    nolabel_line37/com_reg[2]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                  7.515    

Slack (MET) :             7.515ns  (required time - arrival time)
  Source:                 nolabel_line37/com_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line37/com_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.773ns (33.889%)  route 1.508ns (66.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.618     5.139    nolabel_line37/CLK
    SLICE_X64Y25         FDPE                                         r  nolabel_line37/com_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDPE (Prop_fdpe_C_Q)         0.478     5.617 r  nolabel_line37/com_reg[2]/Q
                         net (fo=11, routed)          0.947     6.564    nolabel_line37/nolabel_line34/Q[2]
    SLICE_X65Y25         LUT6 (Prop_lut6_I2_O)        0.295     6.859 r  nolabel_line37/nolabel_line34/com[3]_i_1/O
                         net (fo=4, routed)           0.561     7.420    nolabel_line37/nolabel_line34_n_0
    SLICE_X64Y25         FDPE                                         r  nolabel_line37/com_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.502    14.843    nolabel_line37/CLK
    SLICE_X64Y25         FDPE                                         r  nolabel_line37/com_reg[3]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X64Y25         FDPE (Setup_fdpe_C_CE)      -0.169    14.935    nolabel_line37/com_reg[3]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                  7.515    

Slack (MET) :             7.681ns  (required time - arrival time)
  Source:                 nolabel_line37/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line37/clk_div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 1.745ns (73.498%)  route 0.629ns (26.502%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.620     5.141    nolabel_line37/CLK
    SLICE_X64Y26         FDRE                                         r  nolabel_line37/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  nolabel_line37/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.629     6.288    nolabel_line37/clk_div_reg_n_0_[1]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.945 r  nolabel_line37/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.945    nolabel_line37/clk_div_reg[0]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.062 r  nolabel_line37/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.062    nolabel_line37/clk_div_reg[4]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.179 r  nolabel_line37/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.179    nolabel_line37/clk_div_reg[8]_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.296 r  nolabel_line37/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.296    nolabel_line37/clk_div_reg[12]_i_1_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.515 r  nolabel_line37/clk_div_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.515    nolabel_line37/clk_div_reg[16]_i_1_n_7
    SLICE_X64Y30         FDRE                                         r  nolabel_line37/clk_div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.508    14.849    nolabel_line37/CLK
    SLICE_X64Y30         FDRE                                         r  nolabel_line37/clk_div_reg[16]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y30         FDRE (Setup_fdre_C_D)        0.109    15.197    nolabel_line37/clk_div_reg[16]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  7.681    

Slack (MET) :             7.686ns  (required time - arrival time)
  Source:                 nolabel_line37/com_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line37/digit_value_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.773ns (37.635%)  route 1.281ns (62.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.618     5.139    nolabel_line37/CLK
    SLICE_X64Y25         FDPE                                         r  nolabel_line37/com_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDPE (Prop_fdpe_C_Q)         0.478     5.617 r  nolabel_line37/com_reg[2]/Q
                         net (fo=11, routed)          0.949     6.566    nolabel_line37/Q[2]
    SLICE_X65Y25         LUT4 (Prop_lut4_I2_O)        0.295     6.861 r  nolabel_line37/digit_value[3]_i_1/O
                         net (fo=4, routed)           0.332     7.193    nolabel_line37/digit_value[3]_i_1_n_0
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.504    14.845    nolabel_line37/CLK
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[0]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y26         FDCE (Setup_fdce_C_CE)      -0.205    14.879    nolabel_line37/digit_value_reg[0]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -7.193    
  -------------------------------------------------------------------
                         slack                                  7.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 nolabel_line37/com_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line37/com_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.859%)  route 0.101ns (29.141%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.582     1.465    nolabel_line37/CLK
    SLICE_X64Y25         FDPE                                         r  nolabel_line37/com_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDPE (Prop_fdpe_C_Q)         0.148     1.613 r  nolabel_line37/com_reg[2]/Q
                         net (fo=11, routed)          0.101     1.714    nolabel_line37/Q[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.098     1.812 r  nolabel_line37/com[0]_i_1/O
                         net (fo=1, routed)           0.000     1.812    nolabel_line37/com[0]_i_1_n_0
    SLICE_X64Y25         FDCE                                         r  nolabel_line37/com_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.850     1.977    nolabel_line37/CLK
    SLICE_X64Y25         FDCE                                         r  nolabel_line37/com_reg[0]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y25         FDCE (Hold_fdce_C_D)         0.121     1.586    nolabel_line37/com_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nolabel_line37/clk_div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line37/clk_div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.585     1.468    nolabel_line37/CLK
    SLICE_X64Y28         FDRE                                         r  nolabel_line37/clk_div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  nolabel_line37/clk_div_reg[10]/Q
                         net (fo=1, routed)           0.114     1.747    nolabel_line37/clk_div_reg_n_0_[10]
    SLICE_X64Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  nolabel_line37/clk_div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    nolabel_line37/clk_div_reg[8]_i_1_n_5
    SLICE_X64Y28         FDRE                                         r  nolabel_line37/clk_div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.854     1.981    nolabel_line37/CLK
    SLICE_X64Y28         FDRE                                         r  nolabel_line37/clk_div_reg[10]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.134     1.602    nolabel_line37/clk_div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nolabel_line37/clk_div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line37/clk_div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.583     1.466    nolabel_line37/CLK
    SLICE_X64Y26         FDRE                                         r  nolabel_line37/clk_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  nolabel_line37/clk_div_reg[2]/Q
                         net (fo=1, routed)           0.114     1.745    nolabel_line37/clk_div_reg_n_0_[2]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.855 r  nolabel_line37/clk_div_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.855    nolabel_line37/clk_div_reg[0]_i_1_n_5
    SLICE_X64Y26         FDRE                                         r  nolabel_line37/clk_div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.851     1.978    nolabel_line37/CLK
    SLICE_X64Y26         FDRE                                         r  nolabel_line37/clk_div_reg[2]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134     1.600    nolabel_line37/clk_div_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nolabel_line37/clk_div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line37/clk_div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.585     1.468    nolabel_line37/CLK
    SLICE_X64Y27         FDRE                                         r  nolabel_line37/clk_div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  nolabel_line37/clk_div_reg[6]/Q
                         net (fo=1, routed)           0.114     1.747    nolabel_line37/clk_div_reg_n_0_[6]
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  nolabel_line37/clk_div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    nolabel_line37/clk_div_reg[4]_i_1_n_5
    SLICE_X64Y27         FDRE                                         r  nolabel_line37/clk_div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.853     1.980    nolabel_line37/CLK
    SLICE_X64Y27         FDRE                                         r  nolabel_line37/clk_div_reg[6]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.134     1.602    nolabel_line37/clk_div_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nolabel_line37/clk_div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line37/clk_div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.586     1.469    nolabel_line37/CLK
    SLICE_X64Y29         FDRE                                         r  nolabel_line37/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  nolabel_line37/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.114     1.748    nolabel_line37/clk_div_reg_n_0_[14]
    SLICE_X64Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.858 r  nolabel_line37/clk_div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    nolabel_line37/clk_div_reg[12]_i_1_n_5
    SLICE_X64Y29         FDRE                                         r  nolabel_line37/clk_div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.855     1.982    nolabel_line37/CLK
    SLICE_X64Y29         FDRE                                         r  nolabel_line37/clk_div_reg[14]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y29         FDRE (Hold_fdre_C_D)         0.134     1.603    nolabel_line37/clk_div_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 nolabel_line37/com_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line37/digit_value_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.324%)  route 0.176ns (45.676%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.582     1.465    nolabel_line37/CLK
    SLICE_X64Y25         FDPE                                         r  nolabel_line37/com_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDPE (Prop_fdpe_C_Q)         0.164     1.629 f  nolabel_line37/com_reg[3]/Q
                         net (fo=11, routed)          0.176     1.805    nolabel_line37/Q[3]
    SLICE_X65Y26         LUT5 (Prop_lut5_I1_O)        0.045     1.850 r  nolabel_line37/digit_value[3]_i_2/O
                         net (fo=1, routed)           0.000     1.850    nolabel_line37/digit_value_0[3]
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.851     1.978    nolabel_line37/CLK
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[3]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X65Y26         FDCE (Hold_fdce_C_D)         0.092     1.571    nolabel_line37/digit_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 nolabel_line37/com_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line37/digit_value_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.903%)  route 0.179ns (46.097%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.582     1.465    nolabel_line37/CLK
    SLICE_X64Y25         FDPE                                         r  nolabel_line37/com_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDPE (Prop_fdpe_C_Q)         0.164     1.629 f  nolabel_line37/com_reg[3]/Q
                         net (fo=11, routed)          0.179     1.808    nolabel_line37/Q[3]
    SLICE_X65Y26         LUT5 (Prop_lut5_I1_O)        0.045     1.853 r  nolabel_line37/digit_value[0]_i_1/O
                         net (fo=1, routed)           0.000     1.853    nolabel_line37/digit_value_0[0]
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.851     1.978    nolabel_line37/CLK
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[0]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X65Y26         FDCE (Hold_fdce_C_D)         0.092     1.571    nolabel_line37/digit_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 nolabel_line37/clk_div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line37/clk_div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.585     1.468    nolabel_line37/CLK
    SLICE_X64Y28         FDRE                                         r  nolabel_line37/clk_div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  nolabel_line37/clk_div_reg[10]/Q
                         net (fo=1, routed)           0.114     1.747    nolabel_line37/clk_div_reg_n_0_[10]
    SLICE_X64Y28         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.893 r  nolabel_line37/clk_div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    nolabel_line37/clk_div_reg[8]_i_1_n_4
    SLICE_X64Y28         FDRE                                         r  nolabel_line37/clk_div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.854     1.981    nolabel_line37/CLK
    SLICE_X64Y28         FDRE                                         r  nolabel_line37/clk_div_reg[11]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.134     1.602    nolabel_line37/clk_div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 nolabel_line37/clk_div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line37/clk_div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.583     1.466    nolabel_line37/CLK
    SLICE_X64Y26         FDRE                                         r  nolabel_line37/clk_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  nolabel_line37/clk_div_reg[2]/Q
                         net (fo=1, routed)           0.114     1.745    nolabel_line37/clk_div_reg_n_0_[2]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.891 r  nolabel_line37/clk_div_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    nolabel_line37/clk_div_reg[0]_i_1_n_4
    SLICE_X64Y26         FDRE                                         r  nolabel_line37/clk_div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.851     1.978    nolabel_line37/CLK
    SLICE_X64Y26         FDRE                                         r  nolabel_line37/clk_div_reg[3]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134     1.600    nolabel_line37/clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 nolabel_line37/clk_div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line37/clk_div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.585     1.468    nolabel_line37/CLK
    SLICE_X64Y27         FDRE                                         r  nolabel_line37/clk_div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  nolabel_line37/clk_div_reg[6]/Q
                         net (fo=1, routed)           0.114     1.747    nolabel_line37/clk_div_reg_n_0_[6]
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.893 r  nolabel_line37/clk_div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    nolabel_line37/clk_div_reg[4]_i_1_n_4
    SLICE_X64Y27         FDRE                                         r  nolabel_line37/clk_div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.853     1.980    nolabel_line37/CLK
    SLICE_X64Y27         FDRE                                         r  nolabel_line37/clk_div_reg[7]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.134     1.602    nolabel_line37/clk_div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   nolabel_line37/clk_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   nolabel_line37/clk_div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   nolabel_line37/clk_div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y29   nolabel_line37/clk_div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y29   nolabel_line37/clk_div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y29   nolabel_line37/clk_div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y29   nolabel_line37/clk_div_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y30   nolabel_line37/clk_div_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   nolabel_line37/clk_div_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   nolabel_line37/clk_div_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   nolabel_line37/clk_div_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   nolabel_line37/clk_div_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   nolabel_line37/clk_div_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   nolabel_line37/clk_div_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   nolabel_line37/clk_div_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   nolabel_line37/clk_div_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   nolabel_line37/clk_div_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   nolabel_line37/clk_div_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   nolabel_line37/clk_div_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   nolabel_line37/clk_div_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   nolabel_line37/clk_div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   nolabel_line37/clk_div_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   nolabel_line37/clk_div_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   nolabel_line37/clk_div_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   nolabel_line37/clk_div_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   nolabel_line37/clk_div_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   nolabel_line37/clk_div_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   nolabel_line37/clk_div_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   nolabel_line37/clk_div_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line37/digit_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.203ns  (logic 4.317ns (59.943%)  route 2.885ns (40.057%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.620     5.141    nolabel_line37/CLK
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  nolabel_line37/digit_value_reg[1]/Q
                         net (fo=7, routed)           1.011     6.608    nolabel_line37/nolabel_line66/Q[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.154     6.762 r  nolabel_line37/nolabel_line66/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.874     8.636    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    12.344 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.344    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line37/digit_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.191ns  (logic 4.111ns (57.179%)  route 3.079ns (42.821%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.620     5.141    nolabel_line37/CLK
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  nolabel_line37/digit_value_reg[1]/Q
                         net (fo=7, routed)           1.016     6.613    nolabel_line37/nolabel_line66/Q[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     6.737 r  nolabel_line37/nolabel_line66/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.063     8.800    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.332 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.332    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line37/digit_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.168ns  (logic 4.352ns (60.705%)  route 2.817ns (39.295%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.620     5.141    nolabel_line37/CLK
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  nolabel_line37/digit_value_reg[3]/Q
                         net (fo=7, routed)           1.009     6.606    nolabel_line37/nolabel_line66/Q[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.152     6.758 r  nolabel_line37/nolabel_line66/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     8.566    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    12.310 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.310    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line37/digit_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.016ns  (logic 4.100ns (58.434%)  route 2.916ns (41.566%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.620     5.141    nolabel_line37/CLK
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  nolabel_line37/digit_value_reg[1]/Q
                         net (fo=7, routed)           1.011     6.608    nolabel_line37/nolabel_line66/Q[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.732 r  nolabel_line37/nolabel_line66/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.905     8.638    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.158 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.158    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line37/digit_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.002ns  (logic 4.321ns (61.709%)  route 2.681ns (38.291%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.620     5.141    nolabel_line37/CLK
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  nolabel_line37/digit_value_reg[3]/Q
                         net (fo=7, routed)           1.007     6.604    nolabel_line37/nolabel_line66/Q[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.152     6.756 r  nolabel_line37/nolabel_line66/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.674     8.430    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    12.143 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.143    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line37/digit_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.791ns  (logic 4.115ns (60.598%)  route 2.676ns (39.402%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.620     5.141    nolabel_line37/CLK
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  nolabel_line37/digit_value_reg[3]/Q
                         net (fo=7, routed)           1.009     6.606    nolabel_line37/nolabel_line66/Q[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.730 r  nolabel_line37/nolabel_line66/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.667     8.397    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.932 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.932    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line37/digit_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.781ns  (logic 4.109ns (60.600%)  route 2.672ns (39.400%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.620     5.141    nolabel_line37/CLK
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  nolabel_line37/digit_value_reg[3]/Q
                         net (fo=7, routed)           1.007     6.604    nolabel_line37/nolabel_line66/Q[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.728 r  nolabel_line37/nolabel_line66/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.664     8.393    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.922 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.922    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line37/com_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.021ns  (logic 4.172ns (69.286%)  route 1.849ns (30.714%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.618     5.139    nolabel_line37/CLK
    SLICE_X64Y25         FDPE                                         r  nolabel_line37/com_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDPE (Prop_fdpe_C_Q)         0.478     5.617 r  nolabel_line37/com_reg[2]/Q
                         net (fo=11, routed)          1.849     7.467    com_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.694    11.161 r  com_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.161    com[2]
    V4                                                                r  com[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line37/com_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.996ns  (logic 4.028ns (67.186%)  route 1.967ns (32.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.618     5.139    nolabel_line37/CLK
    SLICE_X64Y25         FDPE                                         r  nolabel_line37/com_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDPE (Prop_fdpe_C_Q)         0.518     5.657 r  nolabel_line37/com_reg[3]/Q
                         net (fo=11, routed)          1.967     7.625    com_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    11.135 r  com_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.135    com[3]
    W4                                                                r  com[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line37/com_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.940ns  (logic 4.017ns (67.627%)  route 1.923ns (32.373%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.618     5.139    nolabel_line37/CLK
    SLICE_X64Y25         FDPE                                         r  nolabel_line37/com_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDPE (Prop_fdpe_C_Q)         0.518     5.657 r  nolabel_line37/com_reg[1]/Q
                         net (fo=11, routed)          1.923     7.580    com_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    11.079 r  com_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.079    com[1]
    U4                                                                r  com[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line37/com_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.801ns  (logic 1.368ns (75.962%)  route 0.433ns (24.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.582     1.465    nolabel_line37/CLK
    SLICE_X64Y25         FDCE                                         r  nolabel_line37/com_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  nolabel_line37/com_reg[0]/Q
                         net (fo=11, routed)          0.433     2.062    com_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.266 r  com_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.266    com[0]
    U2                                                                r  com[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line37/com_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.364ns (74.056%)  route 0.478ns (25.944%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.582     1.465    nolabel_line37/CLK
    SLICE_X64Y25         FDPE                                         r  nolabel_line37/com_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDPE (Prop_fdpe_C_Q)         0.164     1.629 r  nolabel_line37/com_reg[1]/Q
                         net (fo=11, routed)          0.478     2.107    com_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.307 r  com_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.307    com[1]
    U4                                                                r  com[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line37/com_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.862ns  (logic 1.425ns (76.513%)  route 0.437ns (23.487%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.582     1.465    nolabel_line37/CLK
    SLICE_X64Y25         FDPE                                         r  nolabel_line37/com_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDPE (Prop_fdpe_C_Q)         0.148     1.613 r  nolabel_line37/com_reg[2]/Q
                         net (fo=11, routed)          0.437     2.051    com_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.277     3.327 r  com_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.327    com[2]
    V4                                                                r  com[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line37/com_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.918ns  (logic 1.375ns (71.717%)  route 0.542ns (28.283%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.582     1.465    nolabel_line37/CLK
    SLICE_X64Y25         FDPE                                         r  nolabel_line37/com_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDPE (Prop_fdpe_C_Q)         0.164     1.629 r  nolabel_line37/com_reg[3]/Q
                         net (fo=11, routed)          0.542     2.172    com_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.383 r  com_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.383    com[3]
    W4                                                                r  com[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line37/digit_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.422ns (70.616%)  route 0.592ns (29.384%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.583     1.466    nolabel_line37/CLK
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  nolabel_line37/digit_value_reg[1]/Q
                         net (fo=7, routed)           0.257     1.864    nolabel_line37/nolabel_line66/Q[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.045     1.909 r  nolabel_line37/nolabel_line66/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.244    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.480 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.480    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line37/digit_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.057ns  (logic 1.416ns (68.853%)  route 0.641ns (31.147%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.583     1.466    nolabel_line37/CLK
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  nolabel_line37/digit_value_reg[1]/Q
                         net (fo=7, routed)           0.309     1.916    nolabel_line37/nolabel_line66/Q[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.045     1.961 r  nolabel_line37/nolabel_line66/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.293    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.523 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.523    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line37/digit_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.407ns (67.929%)  route 0.664ns (32.071%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.583     1.466    nolabel_line37/CLK
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  nolabel_line37/digit_value_reg[0]/Q
                         net (fo=7, routed)           0.246     1.853    nolabel_line37/nolabel_line66/Q[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.045     1.898 r  nolabel_line37/nolabel_line66/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.418     2.316    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.537 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.537    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line37/digit_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.098ns  (logic 1.461ns (69.635%)  route 0.637ns (30.365%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.583     1.466    nolabel_line37/CLK
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  nolabel_line37/digit_value_reg[1]/Q
                         net (fo=7, routed)           0.309     1.916    nolabel_line37/nolabel_line66/Q[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.046     1.962 r  nolabel_line37/nolabel_line66/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.290    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     3.564 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.564    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line37/digit_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.463ns (68.645%)  route 0.668ns (31.355%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.583     1.466    nolabel_line37/CLK
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  nolabel_line37/digit_value_reg[0]/Q
                         net (fo=7, routed)           0.246     1.853    nolabel_line37/nolabel_line66/Q[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.051     1.904 r  nolabel_line37/nolabel_line66/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.422     2.326    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.271     3.597 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.597    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line37/digit_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.145ns  (logic 1.418ns (66.110%)  route 0.727ns (33.890%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.583     1.466    nolabel_line37/CLK
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  nolabel_line37/digit_value_reg[2]/Q
                         net (fo=7, routed)           0.226     1.833    nolabel_line37/nolabel_line66/Q[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.045     1.878 r  nolabel_line37/nolabel_line66/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.501     2.379    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.612 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.612    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hex_value[2]
                            (input port)
  Destination:            nolabel_line37/digit_value_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.330ns  (logic 1.712ns (27.044%)  route 4.618ns (72.956%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  hex_value[2] (IN)
                         net (fo=0)                   0.000     0.000    hex_value[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  hex_value_IBUF[2]_inst/O
                         net (fo=1, routed)           3.162     4.625    nolabel_line37/hex_value_IBUF[2]
    SLICE_X56Y22         LUT4 (Prop_lut4_I3_O)        0.124     4.749 r  nolabel_line37/digit_value[2]_i_2/O
                         net (fo=1, routed)           1.456     6.206    nolabel_line37/digit_value[2]_i_2_n_0
    SLICE_X65Y26         LUT5 (Prop_lut5_I4_O)        0.124     6.330 r  nolabel_line37/digit_value[2]_i_1/O
                         net (fo=1, routed)           0.000     6.330    nolabel_line37/digit_value_0[2]
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.504     4.845    nolabel_line37/CLK
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[2]/C

Slack:                    inf
  Source:                 hex_value[7]
                            (input port)
  Destination:            nolabel_line37/digit_value_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.211ns  (logic 1.707ns (27.480%)  route 4.505ns (72.520%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  hex_value[7] (IN)
                         net (fo=0)                   0.000     0.000    hex_value[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  hex_value_IBUF[7]_inst/O
                         net (fo=1, routed)           3.469     4.928    nolabel_line37/hex_value_IBUF[7]
    SLICE_X56Y22         LUT4 (Prop_lut4_I1_O)        0.124     5.052 r  nolabel_line37/digit_value[3]_i_3/O
                         net (fo=1, routed)           1.035     6.087    nolabel_line37/digit_value[3]_i_3_n_0
    SLICE_X65Y26         LUT5 (Prop_lut5_I4_O)        0.124     6.211 r  nolabel_line37/digit_value[3]_i_2/O
                         net (fo=1, routed)           0.000     6.211    nolabel_line37/digit_value_0[3]
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.504     4.845    nolabel_line37/CLK
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[3]/C

Slack:                    inf
  Source:                 hex_value[4]
                            (input port)
  Destination:            nolabel_line37/digit_value_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.043ns  (logic 1.699ns (28.109%)  route 4.345ns (71.891%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  hex_value[4] (IN)
                         net (fo=0)                   0.000     0.000    hex_value[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  hex_value_IBUF[4]_inst/O
                         net (fo=1, routed)           2.960     4.411    nolabel_line37/hex_value_IBUF[4]
    SLICE_X56Y22         LUT4 (Prop_lut4_I1_O)        0.124     4.535 r  nolabel_line37/digit_value[0]_i_2/O
                         net (fo=1, routed)           1.385     5.919    nolabel_line37/digit_value[0]_i_2_n_0
    SLICE_X65Y26         LUT5 (Prop_lut5_I4_O)        0.124     6.043 r  nolabel_line37/digit_value[0]_i_1/O
                         net (fo=1, routed)           0.000     6.043    nolabel_line37/digit_value_0[0]
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.504     4.845    nolabel_line37/CLK
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[0]/C

Slack:                    inf
  Source:                 hex_value[5]
                            (input port)
  Destination:            nolabel_line37/digit_value_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.001ns  (logic 1.714ns (28.562%)  route 4.287ns (71.438%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  hex_value[5] (IN)
                         net (fo=0)                   0.000     0.000    hex_value[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  hex_value_IBUF[5]_inst/O
                         net (fo=1, routed)           3.416     4.882    nolabel_line37/hex_value_IBUF[5]
    SLICE_X56Y22         LUT4 (Prop_lut4_I1_O)        0.124     5.006 r  nolabel_line37/digit_value[1]_i_2/O
                         net (fo=1, routed)           0.871     5.877    nolabel_line37/digit_value[1]_i_2_n_0
    SLICE_X65Y26         LUT5 (Prop_lut5_I4_O)        0.124     6.001 r  nolabel_line37/digit_value[1]_i_1/O
                         net (fo=1, routed)           0.000     6.001    nolabel_line37/digit_value_0[1]
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.504     4.845    nolabel_line37/CLK
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            nolabel_line37/digit_value_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.783ns  (logic 1.441ns (30.135%)  route 3.342ns (69.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=10, routed)          3.342     4.783    nolabel_line37/AR[0]
    SLICE_X65Y26         FDCE                                         f  nolabel_line37/digit_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.504     4.845    nolabel_line37/CLK
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            nolabel_line37/digit_value_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.783ns  (logic 1.441ns (30.135%)  route 3.342ns (69.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=10, routed)          3.342     4.783    nolabel_line37/AR[0]
    SLICE_X65Y26         FDCE                                         f  nolabel_line37/digit_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.504     4.845    nolabel_line37/CLK
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            nolabel_line37/digit_value_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.783ns  (logic 1.441ns (30.135%)  route 3.342ns (69.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=10, routed)          3.342     4.783    nolabel_line37/AR[0]
    SLICE_X65Y26         FDCE                                         f  nolabel_line37/digit_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.504     4.845    nolabel_line37/CLK
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[2]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            nolabel_line37/digit_value_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.783ns  (logic 1.441ns (30.135%)  route 3.342ns (69.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=10, routed)          3.342     4.783    nolabel_line37/AR[0]
    SLICE_X65Y26         FDCE                                         f  nolabel_line37/digit_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.504     4.845    nolabel_line37/CLK
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[3]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            nolabel_line37/com_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.641ns  (logic 1.441ns (31.054%)  route 3.200ns (68.946%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=10, routed)          3.200     4.641    nolabel_line37/AR[0]
    SLICE_X64Y25         FDCE                                         f  nolabel_line37/com_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.502     4.843    nolabel_line37/CLK
    SLICE_X64Y25         FDCE                                         r  nolabel_line37/com_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            nolabel_line37/com_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.641ns  (logic 1.441ns (31.054%)  route 3.200ns (68.946%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=10, routed)          3.200     4.641    nolabel_line37/AR[0]
    SLICE_X64Y25         FDPE                                         f  nolabel_line37/com_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.502     4.843    nolabel_line37/CLK
    SLICE_X64Y25         FDPE                                         r  nolabel_line37/com_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hex_value[12]
                            (input port)
  Destination:            nolabel_line37/digit_value_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.282ns (33.505%)  route 0.559ns (66.495%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  hex_value[12] (IN)
                         net (fo=0)                   0.000     0.000    hex_value[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  hex_value_IBUF[12]_inst/O
                         net (fo=1, routed)           0.559     0.796    nolabel_line37/hex_value_IBUF[12]
    SLICE_X65Y26         LUT5 (Prop_lut5_I0_O)        0.045     0.841 r  nolabel_line37/digit_value[0]_i_1/O
                         net (fo=1, routed)           0.000     0.841    nolabel_line37/digit_value_0[0]
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.851     1.978    nolabel_line37/CLK
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[0]/C

Slack:                    inf
  Source:                 hex_value[14]
                            (input port)
  Destination:            nolabel_line37/digit_value_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.845ns  (logic 0.268ns (31.748%)  route 0.577ns (68.252%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  hex_value[14] (IN)
                         net (fo=0)                   0.000     0.000    hex_value[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  hex_value_IBUF[14]_inst/O
                         net (fo=1, routed)           0.577     0.800    nolabel_line37/hex_value_IBUF[14]
    SLICE_X65Y26         LUT5 (Prop_lut5_I0_O)        0.045     0.845 r  nolabel_line37/digit_value[2]_i_1/O
                         net (fo=1, routed)           0.000     0.845    nolabel_line37/digit_value_0[2]
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.851     1.978    nolabel_line37/CLK
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[2]/C

Slack:                    inf
  Source:                 hex_value[13]
                            (input port)
  Destination:            nolabel_line37/digit_value_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.266ns (27.316%)  route 0.708ns (72.684%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  hex_value[13] (IN)
                         net (fo=0)                   0.000     0.000    hex_value[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  hex_value_IBUF[13]_inst/O
                         net (fo=1, routed)           0.708     0.929    nolabel_line37/hex_value_IBUF[13]
    SLICE_X65Y26         LUT5 (Prop_lut5_I0_O)        0.045     0.974 r  nolabel_line37/digit_value[1]_i_1/O
                         net (fo=1, routed)           0.000     0.974    nolabel_line37/digit_value_0[1]
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.851     1.978    nolabel_line37/CLK
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[1]/C

Slack:                    inf
  Source:                 hex_value[15]
                            (input port)
  Destination:            nolabel_line37/digit_value_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.001ns  (logic 0.269ns (26.898%)  route 0.732ns (73.102%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  hex_value[15] (IN)
                         net (fo=0)                   0.000     0.000    hex_value[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  hex_value_IBUF[15]_inst/O
                         net (fo=1, routed)           0.732     0.956    nolabel_line37/hex_value_IBUF[15]
    SLICE_X65Y26         LUT5 (Prop_lut5_I0_O)        0.045     1.001 r  nolabel_line37/digit_value[3]_i_2/O
                         net (fo=1, routed)           0.000     1.001    nolabel_line37/digit_value_0[3]
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.851     1.978    nolabel_line37/CLK
    SLICE_X65Y26         FDCE                                         r  nolabel_line37/digit_value_reg[3]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            nolabel_line37/com_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.718ns  (logic 0.210ns (12.193%)  route 1.509ns (87.807%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=10, routed)          1.509     1.718    nolabel_line37/AR[0]
    SLICE_X64Y25         FDCE                                         f  nolabel_line37/com_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.850     1.977    nolabel_line37/CLK
    SLICE_X64Y25         FDCE                                         r  nolabel_line37/com_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            nolabel_line37/com_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.718ns  (logic 0.210ns (12.193%)  route 1.509ns (87.807%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=10, routed)          1.509     1.718    nolabel_line37/AR[0]
    SLICE_X64Y25         FDPE                                         f  nolabel_line37/com_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.850     1.977    nolabel_line37/CLK
    SLICE_X64Y25         FDPE                                         r  nolabel_line37/com_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            nolabel_line37/com_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.718ns  (logic 0.210ns (12.193%)  route 1.509ns (87.807%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=10, routed)          1.509     1.718    nolabel_line37/AR[0]
    SLICE_X64Y25         FDPE                                         f  nolabel_line37/com_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.850     1.977    nolabel_line37/CLK
    SLICE_X64Y25         FDPE                                         r  nolabel_line37/com_reg[2]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            nolabel_line37/com_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.718ns  (logic 0.210ns (12.193%)  route 1.509ns (87.807%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=10, routed)          1.509     1.718    nolabel_line37/AR[0]
    SLICE_X64Y25         FDPE                                         f  nolabel_line37/com_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.850     1.977    nolabel_line37/CLK
    SLICE_X64Y25         FDPE                                         r  nolabel_line37/com_reg[3]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            nolabel_line37/nolabel_line34/ff_cur_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.718ns  (logic 0.210ns (12.193%)  route 1.509ns (87.807%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=10, routed)          1.509     1.718    nolabel_line37/nolabel_line34/AR[0]
    SLICE_X65Y25         FDCE                                         f  nolabel_line37/nolabel_line34/ff_cur_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.850     1.977    nolabel_line37/nolabel_line34/CLK
    SLICE_X65Y25         FDCE                                         r  nolabel_line37/nolabel_line34/ff_cur_reg/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            nolabel_line37/nolabel_line34/ff_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.718ns  (logic 0.210ns (12.193%)  route 1.509ns (87.807%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=10, routed)          1.509     1.718    nolabel_line37/nolabel_line34/AR[0]
    SLICE_X65Y25         FDCE                                         f  nolabel_line37/nolabel_line34/ff_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.850     1.977    nolabel_line37/nolabel_line34/CLK
    SLICE_X65Y25         FDCE                                         r  nolabel_line37/nolabel_line34/ff_old_reg/C





