// Seed: 654218065
module module_0;
  id_1 :
  assert property (@(posedge 1) 1 == id_1) id_1 = (id_1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  supply1 id_5;
  module_0();
  assign id_5 = 1 - 1;
  wire id_6, id_7, id_8;
endmodule
module module_2 (
    output tri id_0,
    input tri id_1,
    input uwire id_2,
    output tri0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    output tri0 id_6,
    input supply1 id_7
);
  assign id_6 = id_4;
endmodule
module module_3 (
    input  wire id_0,
    output tri  id_1,
    output tri  id_2,
    output wire id_3
);
  assign id_1 = 1 ^ 1 ^ id_0;
  module_2(
      id_2, id_0, id_0, id_2, id_0, id_0, id_2, id_0
  );
  tri0 id_5 = id_5 && 1'b0 < id_5, id_6, id_7, id_8, id_9, id_10;
endmodule
