
stm32f4-usart.elf:     file format elf32-littlearm


Disassembly of section .text:

08000188 <TIM2_timer_start>:
/**
 * @brief  millisecond
 * @param  none
 * @retval None
 */
void TIM2_timer_start(void) {
 8000188:	b570      	push	{r4, r5, r6, lr}
 800018a:	b088      	sub	sp, #32
	// TIM_TimeBaseInitTypeDef's order is {uint16_t TIM_Prescaler, uint16_t TIM_CounterMode, uint16_t TIM_Period, uint16_t TIM_ClockDivision, uint8_t TIM_RepetitionCounter}
	TIM_TimeBaseInitTypeDef TimeBaseStructure;
//			= { 84, TIM_CounterMode_Up, 999, TIM_CKD_DIV1, 0 };

	RCC_ClocksTypeDef RCC_Clocks;
	RCC_GetClocksFreq(&RCC_Clocks);
 800018c:	4668      	mov	r0, sp
 800018e:	f001 fc77 	bl	8001a80 <RCC_GetClocksFreq>
	TimeBaseStructure.TIM_Prescaler = (RCC_Clocks.SYSCLK_Frequency>>1)/1000000L ;
 8000192:	9b00      	ldr	r3, [sp, #0]
 8000194:	f64d 6283 	movw	r2, #56963	; 0xde83
 8000198:	f2c4 321b 	movt	r2, #17179	; 0x431b
 800019c:	085b      	lsrs	r3, r3, #1
 800019e:	fba2 1303 	umull	r1, r3, r2, r3
	TimeBaseStructure.TIM_Period = 1000 - 1;
	TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
	TimeBaseStructure.TIM_RepetitionCounter = 0;

	//Supply APB1 Clock
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 80001a2:	2001      	movs	r0, #1
	TIM_TimeBaseInitTypeDef TimeBaseStructure;
//			= { 84, TIM_CounterMode_Up, 999, TIM_CKD_DIV1, 0 };

	RCC_ClocksTypeDef RCC_Clocks;
	RCC_GetClocksFreq(&RCC_Clocks);
	TimeBaseStructure.TIM_Prescaler = (RCC_Clocks.SYSCLK_Frequency>>1)/1000000L ;
 80001a4:	0c9b      	lsrs	r3, r3, #18
	TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80001a6:	2400      	movs	r4, #0
	TimeBaseStructure.TIM_Period = 1000 - 1;
	TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
	TimeBaseStructure.TIM_RepetitionCounter = 0;

	//Supply APB1 Clock
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 80001a8:	4601      	mov	r1, r0
	TIM_TimeBaseInitTypeDef TimeBaseStructure;
//			= { 84, TIM_CounterMode_Up, 999, TIM_CKD_DIV1, 0 };

	RCC_ClocksTypeDef RCC_Clocks;
	RCC_GetClocksFreq(&RCC_Clocks);
	TimeBaseStructure.TIM_Prescaler = (RCC_Clocks.SYSCLK_Frequency>>1)/1000000L ;
 80001aa:	f8ad 3010 	strh.w	r3, [sp, #16]
	TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TimeBaseStructure.TIM_Period = 1000 - 1;
 80001ae:	f240 33e7 	movw	r3, #999	; 0x3e7
 80001b2:	9305      	str	r3, [sp, #20]
//			= { 84, TIM_CounterMode_Up, 999, TIM_CKD_DIV1, 0 };

	RCC_ClocksTypeDef RCC_Clocks;
	RCC_GetClocksFreq(&RCC_Clocks);
	TimeBaseStructure.TIM_Prescaler = (RCC_Clocks.SYSCLK_Frequency>>1)/1000000L ;
	TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80001b4:	f8ad 4012 	strh.w	r4, [sp, #18]
	TimeBaseStructure.TIM_Period = 1000 - 1;
	TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 80001b8:	f8ad 4018 	strh.w	r4, [sp, #24]
	TimeBaseStructure.TIM_RepetitionCounter = 0;
 80001bc:	f88d 401a 	strb.w	r4, [sp, #26]

	//Supply APB1 Clock
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 80001c0:	f001 fd0c 	bl	8001bdc <RCC_APB1PeriphClockCmd>

	/* Time base configuration */
	TIM_TimeBaseInit(TIM2, &TimeBaseStructure);
 80001c4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80001c8:	a904      	add	r1, sp, #16
 80001ca:	f002 f8b9 	bl	8002340 <TIM_TimeBaseInit>
//  TIM_SelectOnePulseMode(TIM2, TIM_OPMode_Repetitive);
	TIM_SetCounter(TIM2, 0);
 80001ce:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80001d2:	4621      	mov	r1, r4
 80001d4:	f002 f916 	bl	8002404 <TIM_SetCounter>
	TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 80001d8:	2101      	movs	r1, #1
 80001da:	460a      	mov	r2, r1
 80001dc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80001e0:	f002 fda4 	bl	8002d2c <TIM_ITConfig>

	NVIC_InitTypeDef NVIC_InitStructure;
	/* Enable the TIM2 gloabal Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 80001e4:	2601      	movs	r6, #1
	TIM_SetCounter(TIM2, 0);
	TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);

	NVIC_InitTypeDef NVIC_InitStructure;
	/* Enable the TIM2 gloabal Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 80001e6:	231c      	movs	r3, #28
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80001e8:	a807      	add	r0, sp, #28
	TIM_SetCounter(TIM2, 0);
	TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);

	NVIC_InitTypeDef NVIC_InitStructure;
	/* Enable the TIM2 gloabal Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 80001ea:	f88d 301c 	strb.w	r3, [sp, #28]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80001ee:	f88d 401d 	strb.w	r4, [sp, #29]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 80001f2:	f88d 601e 	strb.w	r6, [sp, #30]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80001f6:	f88d 601f 	strb.w	r6, [sp, #31]
	NVIC_Init(&NVIC_InitStructure);
 80001fa:	f000 ff8d 	bl	8001118 <NVIC_Init>

	/* TIM enable counter */
	TIM_Cmd(TIM2, ENABLE);
 80001fe:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000202:	4631      	mov	r1, r6
 8000204:	f002 f94a 	bl	800249c <TIM_Cmd>

	__counter_micros = 0;
 8000208:	f640 12a4 	movw	r2, #2468	; 0x9a4
	__counter_millis = 0;
 800020c:	f640 13a8 	movw	r3, #2472	; 0x9a8
	NVIC_Init(&NVIC_InitStructure);

	/* TIM enable counter */
	TIM_Cmd(TIM2, ENABLE);

	__counter_micros = 0;
 8000210:	f2c2 0200 	movt	r2, #8192	; 0x2000
	__counter_millis = 0;
 8000214:	f2c2 0300 	movt	r3, #8192	; 0x2000
	NVIC_Init(&NVIC_InitStructure);

	/* TIM enable counter */
	TIM_Cmd(TIM2, ENABLE);

	__counter_micros = 0;
 8000218:	6014      	str	r4, [r2, #0]
//			= { 84, TIM_CounterMode_Up, 999, TIM_CKD_DIV1, 0 };

	RCC_ClocksTypeDef RCC_Clocks;
	RCC_GetClocksFreq(&RCC_Clocks);
	TimeBaseStructure.TIM_Prescaler = (RCC_Clocks.SYSCLK_Frequency>>1)/1000000L ;
	TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800021a:	4625      	mov	r5, r4

	/* TIM enable counter */
	TIM_Cmd(TIM2, ENABLE);

	__counter_micros = 0;
	__counter_millis = 0;
 800021c:	601c      	str	r4, [r3, #0]
}
 800021e:	b008      	add	sp, #32
 8000220:	bd70      	pop	{r4, r5, r6, pc}
 8000222:	bf00      	nop

08000224 <micros>:

uint32_t micros(void) {
 8000224:	b508      	push	{r3, lr}
	return __counter_micros + TIM_GetCounter(TIM2 );
 8000226:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800022a:	f002 f8ef 	bl	800240c <TIM_GetCounter>
 800022e:	f640 13a4 	movw	r3, #2468	; 0x9a4
 8000232:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000236:	681b      	ldr	r3, [r3, #0]
}
 8000238:	18c0      	adds	r0, r0, r3
 800023a:	bd08      	pop	{r3, pc}

0800023c <millis>:

uint32_t millis(void) {
	return __counter_millis;
 800023c:	f640 13a8 	movw	r3, #2472	; 0x9a8
 8000240:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000244:	6818      	ldr	r0, [r3, #0]
}
 8000246:	4770      	bx	lr

08000248 <delay_ms>:
uint32_t micros(void) {
	return __counter_micros + TIM_GetCounter(TIM2 );
}

uint32_t millis(void) {
	return __counter_millis;
 8000248:	4b03      	ldr	r3, [pc, #12]	; (8000258 <delay_ms+0x10>)
 800024a:	681a      	ldr	r2, [r3, #0]
}

void delay_ms(uint32_t w) {
	uint32_t wtill = millis() + w;
 800024c:	1882      	adds	r2, r0, r2
uint32_t micros(void) {
	return __counter_micros + TIM_GetCounter(TIM2 );
}

uint32_t millis(void) {
	return __counter_millis;
 800024e:	6819      	ldr	r1, [r3, #0]
}

void delay_ms(uint32_t w) {
	uint32_t wtill = millis() + w;
	while (millis() < wtill)
 8000250:	428a      	cmp	r2, r1
 8000252:	d8fc      	bhi.n	800024e <delay_ms+0x6>
		;
}
 8000254:	4770      	bx	lr
 8000256:	bf00      	nop
 8000258:	200009a8 	.word	0x200009a8

0800025c <delay_us>:

void delay_us(uint32_t w) {
 800025c:	b510      	push	{r4, lr}
 800025e:	4604      	mov	r4, r0
	uint32_t wtill = micros() + w;
 8000260:	f7ff ffe0 	bl	8000224 <micros>
 8000264:	1904      	adds	r4, r0, r4
	while (micros() < wtill)
 8000266:	f7ff ffdd 	bl	8000224 <micros>
 800026a:	4284      	cmp	r4, r0
 800026c:	d8fb      	bhi.n	8000266 <delay_us+0xa>
		;
}
 800026e:	bd10      	pop	{r4, pc}

08000270 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void) {
 8000270:	b508      	push	{r3, lr}
	if (TIM_GetITStatus(TIM2, TIM_IT_Update ) != RESET) {
 8000272:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000276:	2101      	movs	r1, #1
 8000278:	f002 fd6e 	bl	8002d58 <TIM_GetITStatus>
 800027c:	b168      	cbz	r0, 800029a <TIM2_IRQHandler+0x2a>
		TIM_ClearITPendingBit(TIM2, TIM_IT_Update );
 800027e:	2101      	movs	r1, #1
 8000280:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000284:	f002 fd74 	bl	8002d70 <TIM_ClearITPendingBit>
		__counter_micros += 1000;
 8000288:	4a04      	ldr	r2, [pc, #16]	; (800029c <TIM2_IRQHandler+0x2c>)
		__counter_millis += 1;
 800028a:	4b05      	ldr	r3, [pc, #20]	; (80002a0 <TIM2_IRQHandler+0x30>)
}

void TIM2_IRQHandler(void) {
	if (TIM_GetITStatus(TIM2, TIM_IT_Update ) != RESET) {
		TIM_ClearITPendingBit(TIM2, TIM_IT_Update );
		__counter_micros += 1000;
 800028c:	6811      	ldr	r1, [r2, #0]
 800028e:	f501 717a 	add.w	r1, r1, #1000	; 0x3e8
 8000292:	6011      	str	r1, [r2, #0]
		__counter_millis += 1;
 8000294:	681a      	ldr	r2, [r3, #0]
 8000296:	3201      	adds	r2, #1
 8000298:	601a      	str	r2, [r3, #0]
 800029a:	bd08      	pop	{r3, pc}
 800029c:	200009a4 	.word	0x200009a4
 80002a0:	200009a8 	.word	0x200009a8

080002a4 <PinPort>:
		GPIO_Pin_4, GPIO_Pin_5, GPIO_Pin_6, GPIO_Pin_7, GPIO_Pin_8, GPIO_Pin_9,
		GPIO_Pin_10, GPIO_Pin_11, GPIO_Pin_12, GPIO_Pin_13, GPIO_Pin_14,
		GPIO_Pin_15, GPIO_Pin_All };

GPIO_TypeDef * PinPort(GPIOPin portpin) {
	return Port[portpin >> 8 & 0x0f];
 80002a4:	f240 0300 	movw	r3, #0
 80002a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80002ac:	f3c0 2003 	ubfx	r0, r0, #8, #4
}
 80002b0:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80002b4:	4770      	bx	lr
 80002b6:	bf00      	nop

080002b8 <PinBit>:

uint16_t PinBit(GPIOPin portpin) {
	return ((uint16_t)1)<<(portpin &0x0f);
 80002b8:	2301      	movs	r3, #1
 80002ba:	f000 000f 	and.w	r0, r0, #15
 80002be:	fa13 f000 	lsls.w	r0, r3, r0
}
 80002c2:	b280      	uxth	r0, r0
 80002c4:	4770      	bx	lr
 80002c6:	bf00      	nop

080002c8 <PinSource>:

uint8_t PinSource(GPIOPin portpin) {
	return portpin & 0x0f;
}
 80002c8:	f000 000f 	and.w	r0, r0, #15
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <pinMode>:

void pinMode(GPIOPin portpin, GPIOMode_TypeDef mode) {
 80002d0:	b5f0      	push	{r4, r5, r6, r7, lr}

	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(PortPeriph[portpin>>8 & 0x0f], ENABLE);
 80002d2:	f240 0400 	movw	r4, #0
 80002d6:	f3c0 2503 	ubfx	r5, r0, #8, #4
 80002da:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80002de:	eb04 0385 	add.w	r3, r4, r5, lsl #2

uint8_t PinSource(GPIOPin portpin) {
	return portpin & 0x0f;
}

void pinMode(GPIOPin portpin, GPIOMode_TypeDef mode) {
 80002e2:	b083      	sub	sp, #12
 80002e4:	460f      	mov	r7, r1
 80002e6:	4606      	mov	r6, r0

	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(PortPeriph[portpin>>8 & 0x0f], ENABLE);
 80002e8:	2101      	movs	r1, #1
 80002ea:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80002ec:	f001 fc4c 	bl	8001b88 <RCC_AHB1PeriphClockCmd>
GPIO_TypeDef * PinPort(GPIOPin portpin) {
	return Port[portpin >> 8 & 0x0f];
}

uint16_t PinBit(GPIOPin portpin) {
	return ((uint16_t)1)<<(portpin &0x0f);
 80002f0:	f006 060f 	and.w	r6, r6, #15
 80002f4:	2301      	movs	r3, #1
 80002f6:	fa13 f606 	lsls.w	r6, r3, r6

	RCC_AHB1PeriphClockCmd(PortPeriph[portpin>>8 & 0x0f], ENABLE);

	GPIO_InitStructure.GPIO_Pin = PinBit(portpin);
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80002fa:	2300      	movs	r3, #0

	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(PortPeriph[portpin>>8 & 0x0f], ENABLE);

	GPIO_InitStructure.GPIO_Pin = PinBit(portpin);
 80002fc:	b2b6      	uxth	r6, r6
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80002fe:	f88d 3006 	strb.w	r3, [sp, #6]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000302:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	//
	GPIO_Init(Port[portpin>>8 & 0x0f], &GPIO_InitStructure);
 8000306:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]

	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(PortPeriph[portpin>>8 & 0x0f], ENABLE);

	GPIO_InitStructure.GPIO_Pin = PinBit(portpin);
 800030a:	9600      	str	r6, [sp, #0]
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800030c:	2302      	movs	r3, #2
	//
	GPIO_Init(Port[portpin>>8 & 0x0f], &GPIO_InitStructure);
 800030e:	4669      	mov	r1, sp
	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(PortPeriph[portpin>>8 & 0x0f], ENABLE);

	GPIO_InitStructure.GPIO_Pin = PinBit(portpin);
	GPIO_InitStructure.GPIO_Mode = mode;
 8000310:	f88d 7004 	strb.w	r7, [sp, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000314:	f88d 3005 	strb.w	r3, [sp, #5]
	//
	GPIO_Init(Port[portpin>>8 & 0x0f], &GPIO_InitStructure);
 8000318:	f000 fffa 	bl	8001310 <GPIO_Init>
}
 800031c:	b003      	add	sp, #12
 800031e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000320 <digitalWrite>:

void digitalWrite(GPIOPin portpin, uint8_t bit) {
	if (bit) {
		//? Bit_SET : Bit_RESET ));
		GPIO_SetBits(Port[portpin >>8 & 0x0f], PinBit(portpin));
 8000320:	f3c0 2203 	ubfx	r2, r0, #8, #4
GPIO_TypeDef * PinPort(GPIOPin portpin) {
	return Port[portpin >> 8 & 0x0f];
}

uint16_t PinBit(GPIOPin portpin) {
	return ((uint16_t)1)<<(portpin &0x0f);
 8000324:	f000 000f 	and.w	r0, r0, #15
	//
	GPIO_Init(Port[portpin>>8 & 0x0f], &GPIO_InitStructure);
}

void digitalWrite(GPIOPin portpin, uint8_t bit) {
	if (bit) {
 8000328:	b939      	cbnz	r1, 800033a <digitalWrite+0x1a>
		//? Bit_SET : Bit_RESET ));
		GPIO_SetBits(Port[portpin >>8 & 0x0f], PinBit(portpin));
	} else {
		GPIO_ResetBits(Port[portpin >>8 & 0x0f], PinBit(portpin));
 800032a:	4b08      	ldr	r3, [pc, #32]	; (800034c <digitalWrite+0x2c>)
GPIO_TypeDef * PinPort(GPIOPin portpin) {
	return Port[portpin >> 8 & 0x0f];
}

uint16_t PinBit(GPIOPin portpin) {
	return ((uint16_t)1)<<(portpin &0x0f);
 800032c:	2101      	movs	r1, #1
 800032e:	4081      	lsls	r1, r0
void digitalWrite(GPIOPin portpin, uint8_t bit) {
	if (bit) {
		//? Bit_SET : Bit_RESET ));
		GPIO_SetBits(Port[portpin >>8 & 0x0f], PinBit(portpin));
	} else {
		GPIO_ResetBits(Port[portpin >>8 & 0x0f], PinBit(portpin));
 8000330:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8000334:	b289      	uxth	r1, r1
 8000336:	f001 b879 	b.w	800142c <GPIO_ResetBits>
}

void digitalWrite(GPIOPin portpin, uint8_t bit) {
	if (bit) {
		//? Bit_SET : Bit_RESET ));
		GPIO_SetBits(Port[portpin >>8 & 0x0f], PinBit(portpin));
 800033a:	4b04      	ldr	r3, [pc, #16]	; (800034c <digitalWrite+0x2c>)
GPIO_TypeDef * PinPort(GPIOPin portpin) {
	return Port[portpin >> 8 & 0x0f];
}

uint16_t PinBit(GPIOPin portpin) {
	return ((uint16_t)1)<<(portpin &0x0f);
 800033c:	2101      	movs	r1, #1
 800033e:	4081      	lsls	r1, r0
}

void digitalWrite(GPIOPin portpin, uint8_t bit) {
	if (bit) {
		//? Bit_SET : Bit_RESET ));
		GPIO_SetBits(Port[portpin >>8 & 0x0f], PinBit(portpin));
 8000340:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8000344:	b289      	uxth	r1, r1
 8000346:	f001 b86f 	b.w	8001428 <GPIO_SetBits>
 800034a:	bf00      	nop
 800034c:	20000000 	.word	0x20000000

08000350 <digitalRead>:
		GPIO_ResetBits(Port[portpin >>8 & 0x0f], PinBit(portpin));
	}
}

uint8_t digitalRead(GPIOPin portpin) {
	GPIO_TypeDef * port = Port[portpin>>8 & 0x0f];
 8000350:	f3c0 2203 	ubfx	r2, r0, #8, #4
	} else {
		GPIO_ResetBits(Port[portpin >>8 & 0x0f], PinBit(portpin));
	}
}

uint8_t digitalRead(GPIOPin portpin) {
 8000354:	b508      	push	{r3, lr}
	GPIO_TypeDef * port = Port[portpin>>8 & 0x0f];
 8000356:	4b0e      	ldr	r3, [pc, #56]	; (8000390 <digitalRead+0x40>)
GPIO_TypeDef * PinPort(GPIOPin portpin) {
	return Port[portpin >> 8 & 0x0f];
}

uint16_t PinBit(GPIOPin portpin) {
	return ((uint16_t)1)<<(portpin &0x0f);
 8000358:	f000 010f 	and.w	r1, r0, #15
		GPIO_ResetBits(Port[portpin >>8 & 0x0f], PinBit(portpin));
	}
}

uint8_t digitalRead(GPIOPin portpin) {
	GPIO_TypeDef * port = Port[portpin>>8 & 0x0f];
 800035c:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
GPIO_TypeDef * PinPort(GPIOPin portpin) {
	return Port[portpin >> 8 & 0x0f];
}

uint16_t PinBit(GPIOPin portpin) {
	return ((uint16_t)1)<<(portpin &0x0f);
 8000360:	2301      	movs	r3, #1
 8000362:	fa13 f101 	lsls.w	r1, r3, r1
	}
}

uint8_t digitalRead(GPIOPin portpin) {
	GPIO_TypeDef * port = Port[portpin>>8 & 0x0f];
	uint8_t mode = (port->MODER) >> (PinBit(portpin) * 2);
 8000366:	6802      	ldr	r2, [r0, #0]
GPIO_TypeDef * PinPort(GPIOPin portpin) {
	return Port[portpin >> 8 & 0x0f];
}

uint16_t PinBit(GPIOPin portpin) {
	return ((uint16_t)1)<<(portpin &0x0f);
 8000368:	b289      	uxth	r1, r1
	}
}

uint8_t digitalRead(GPIOPin portpin) {
	GPIO_TypeDef * port = Port[portpin>>8 & 0x0f];
	uint8_t mode = (port->MODER) >> (PinBit(portpin) * 2);
 800036a:	fa11 f303 	lsls.w	r3, r1, r3
 800036e:	fa32 f303 	lsrs.w	r3, r2, r3
	if (mode == GPIO_Mode_OUT)
 8000372:	b2db      	uxtb	r3, r3
 8000374:	2b01      	cmp	r3, #1
 8000376:	d005      	beq.n	8000384 <digitalRead+0x34>
		return (GPIO_ReadOutputDataBit(port, PinBit(portpin)) ? SET : RESET);
	return (GPIO_ReadInputDataBit(port, PinBit(portpin)) ? SET : RESET);
 8000378:	f001 f842 	bl	8001400 <GPIO_ReadInputDataBit>
 800037c:	3000      	adds	r0, #0
 800037e:	bf18      	it	ne
 8000380:	2001      	movne	r0, #1
}
 8000382:	bd08      	pop	{r3, pc}

uint8_t digitalRead(GPIOPin portpin) {
	GPIO_TypeDef * port = Port[portpin>>8 & 0x0f];
	uint8_t mode = (port->MODER) >> (PinBit(portpin) * 2);
	if (mode == GPIO_Mode_OUT)
		return (GPIO_ReadOutputDataBit(port, PinBit(portpin)) ? SET : RESET);
 8000384:	f001 f846 	bl	8001414 <GPIO_ReadOutputDataBit>
 8000388:	3000      	adds	r0, #0
 800038a:	bf18      	it	ne
 800038c:	2001      	movne	r0, #1
 800038e:	bd08      	pop	{r3, pc}
 8000390:	20000000 	.word	0x20000000

08000394 <GPIOMode>:
	return (GPIO_ReadInputDataBit(port, PinBit(portpin)) ? SET : RESET);
}

void GPIOMode(GPIO_TypeDef * port, uint16_t pinbit, GPIOMode_TypeDef mode,
              GPIOSpeed_TypeDef clk, GPIOOType_TypeDef otype, GPIOPuPd_TypeDef pupd) {
 8000394:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if ( port == GPIOB ) {
 8000398:	f44f 6680 	mov.w	r6, #1024	; 0x400
 800039c:	f2c4 0602 	movt	r6, #16386	; 0x4002
 80003a0:	42b0      	cmp	r0, r6
		return (GPIO_ReadOutputDataBit(port, PinBit(portpin)) ? SET : RESET);
	return (GPIO_ReadInputDataBit(port, PinBit(portpin)) ? SET : RESET);
}

void GPIOMode(GPIO_TypeDef * port, uint16_t pinbit, GPIOMode_TypeDef mode,
              GPIOSpeed_TypeDef clk, GPIOOType_TypeDef otype, GPIOPuPd_TypeDef pupd) {
 80003a2:	b082      	sub	sp, #8
 80003a4:	4604      	mov	r4, r0
 80003a6:	460d      	mov	r5, r1
 80003a8:	4617      	mov	r7, r2
 80003aa:	4698      	mov	r8, r3
	if ( port == GPIOB ) {
 80003ac:	d047      	beq.n	800043e <GPIOMode+0xaa>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
	} else if ( port == GPIOC ) {
 80003ae:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80003b2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d046      	beq.n	8000448 <GPIOMode+0xb4>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
	} else if ( port == GPIOD ) {
 80003ba:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80003be:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80003c2:	4298      	cmp	r0, r3
 80003c4:	d045      	beq.n	8000452 <GPIOMode+0xbe>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
	} else if ( port == GPIOE ) {
 80003c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80003ca:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80003ce:	4298      	cmp	r0, r3
 80003d0:	d044      	beq.n	800045c <GPIOMode+0xc8>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
	} else if ( port == GPIOF ) {
 80003d2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80003d6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80003da:	4298      	cmp	r0, r3
 80003dc:	d043      	beq.n	8000466 <GPIOMode+0xd2>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE);
	} else if ( port == GPIOG ) {
 80003de:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80003e2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80003e6:	4298      	cmp	r0, r3
 80003e8:	d042      	beq.n	8000470 <GPIOMode+0xdc>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOG, ENABLE);
	} else if ( port == GPIOH ) {
 80003ea:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80003ee:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80003f2:	4298      	cmp	r0, r3
 80003f4:	d041      	beq.n	800047a <GPIOMode+0xe6>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOH, ENABLE);
	} else if ( port == GPIOI ) {
 80003f6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80003fa:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80003fe:	4298      	cmp	r0, r3
 8000400:	d040      	beq.n	8000484 <GPIOMode+0xf0>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOI, ENABLE);
	} else if ( port == GPIOA ) {
 8000402:	2300      	movs	r3, #0
 8000404:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000408:	4298      	cmp	r0, r3
 800040a:	d013      	beq.n	8000434 <GPIOMode+0xa0>

	GPIO_InitTypeDef GPIO_InitStructure;
        
	GPIO_InitStructure.GPIO_Pin = pinbit;
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = otype;
 800040c:	f89d 3020 	ldrb.w	r3, [sp, #32]
	}
	// assumes port is already waked up.

	GPIO_InitTypeDef GPIO_InitStructure;
        
	GPIO_InitStructure.GPIO_Pin = pinbit;
 8000410:	9500      	str	r5, [sp, #0]
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = otype;
 8000412:	f88d 3006 	strb.w	r3, [sp, #6]
	GPIO_InitStructure.GPIO_PuPd = pupd;
 8000416:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
	// assumes port is already waked up.

	GPIO_InitTypeDef GPIO_InitStructure;
        
	GPIO_InitStructure.GPIO_Pin = pinbit;
	GPIO_InitStructure.GPIO_Mode = mode;
 800041a:	f88d 7004 	strb.w	r7, [sp, #4]
	GPIO_InitStructure.GPIO_OType = otype;
	GPIO_InitStructure.GPIO_PuPd = pupd;
	GPIO_InitStructure.GPIO_Speed = clk;
	//
	GPIO_Init(port, &GPIO_InitStructure);
 800041e:	4620      	mov	r0, r4
 8000420:	4669      	mov	r1, sp
	GPIO_InitTypeDef GPIO_InitStructure;
        
	GPIO_InitStructure.GPIO_Pin = pinbit;
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = otype;
	GPIO_InitStructure.GPIO_PuPd = pupd;
 8000422:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_InitStructure.GPIO_Speed = clk;
 8000426:	f88d 8005 	strb.w	r8, [sp, #5]
	//
	GPIO_Init(port, &GPIO_InitStructure);
 800042a:	f000 ff71 	bl	8001310 <GPIO_Init>
}
 800042e:	b002      	add	sp, #8
 8000430:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	} else if ( port == GPIOH ) {
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOH, ENABLE);
	} else if ( port == GPIOI ) {
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOI, ENABLE);
	} else if ( port == GPIOA ) {
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8000434:	2001      	movs	r0, #1
 8000436:	4601      	mov	r1, r0
 8000438:	f001 fba6 	bl	8001b88 <RCC_AHB1PeriphClockCmd>
 800043c:	e7e6      	b.n	800040c <GPIOMode+0x78>
}

void GPIOMode(GPIO_TypeDef * port, uint16_t pinbit, GPIOMode_TypeDef mode,
              GPIOSpeed_TypeDef clk, GPIOOType_TypeDef otype, GPIOPuPd_TypeDef pupd) {
	if ( port == GPIOB ) {
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 800043e:	2002      	movs	r0, #2
 8000440:	2101      	movs	r1, #1
 8000442:	f001 fba1 	bl	8001b88 <RCC_AHB1PeriphClockCmd>
 8000446:	e7e1      	b.n	800040c <GPIOMode+0x78>
	} else if ( port == GPIOC ) {
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8000448:	2004      	movs	r0, #4
 800044a:	2101      	movs	r1, #1
 800044c:	f001 fb9c 	bl	8001b88 <RCC_AHB1PeriphClockCmd>
 8000450:	e7dc      	b.n	800040c <GPIOMode+0x78>
	} else if ( port == GPIOD ) {
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8000452:	2008      	movs	r0, #8
 8000454:	2101      	movs	r1, #1
 8000456:	f001 fb97 	bl	8001b88 <RCC_AHB1PeriphClockCmd>
 800045a:	e7d7      	b.n	800040c <GPIOMode+0x78>
	} else if ( port == GPIOE ) {
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 800045c:	2010      	movs	r0, #16
 800045e:	2101      	movs	r1, #1
 8000460:	f001 fb92 	bl	8001b88 <RCC_AHB1PeriphClockCmd>
 8000464:	e7d2      	b.n	800040c <GPIOMode+0x78>
	} else if ( port == GPIOF ) {
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE);
 8000466:	2020      	movs	r0, #32
 8000468:	2101      	movs	r1, #1
 800046a:	f001 fb8d 	bl	8001b88 <RCC_AHB1PeriphClockCmd>
 800046e:	e7cd      	b.n	800040c <GPIOMode+0x78>
	} else if ( port == GPIOG ) {
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOG, ENABLE);
 8000470:	2040      	movs	r0, #64	; 0x40
 8000472:	2101      	movs	r1, #1
 8000474:	f001 fb88 	bl	8001b88 <RCC_AHB1PeriphClockCmd>
 8000478:	e7c8      	b.n	800040c <GPIOMode+0x78>
	} else if ( port == GPIOH ) {
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOH, ENABLE);
 800047a:	2080      	movs	r0, #128	; 0x80
 800047c:	2101      	movs	r1, #1
 800047e:	f001 fb83 	bl	8001b88 <RCC_AHB1PeriphClockCmd>
 8000482:	e7c3      	b.n	800040c <GPIOMode+0x78>
	} else if ( port == GPIOI ) {
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOI, ENABLE);
 8000484:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000488:	2101      	movs	r1, #1
 800048a:	f001 fb7d 	bl	8001b88 <RCC_AHB1PeriphClockCmd>
 800048e:	e7bd      	b.n	800040c <GPIOMode+0x78>

08000490 <GPIOWrite>:
	GPIO_Init(port, &GPIO_InitStructure);
}


inline void GPIOWrite(GPIO_TypeDef * port, uint16_t bits) {
	GPIO_Write(port, bits);
 8000490:	f000 bfd4 	b.w	800143c <GPIO_Write>

08000494 <i2c_begin>:
} CommDirection;

I2C_Status i2c1_status;
CommDirection i2c1_direction;

boolean i2c_begin(uint32_t clkspeed) {
 8000494:	b570      	push	{r4, r5, r6, lr}
	GPIO_InitTypeDef GPIO_InitStructure;
	I2C_InitTypeDef I2C_InitStructure;

	/* I2C Periph clock enable */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C1, ENABLE); //  RCC_APB1PeriphClockCmd(I2C1_RCC, ENABLE);
 8000496:	2101      	movs	r1, #1
} CommDirection;

I2C_Status i2c1_status;
CommDirection i2c1_direction;

boolean i2c_begin(uint32_t clkspeed) {
 8000498:	b086      	sub	sp, #24
 800049a:	4605      	mov	r5, r0
	GPIO_InitTypeDef GPIO_InitStructure;
	I2C_InitTypeDef I2C_InitStructure;

	/* I2C Periph clock enable */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C1, ENABLE); //  RCC_APB1PeriphClockCmd(I2C1_RCC, ENABLE);
 800049c:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80004a0:	f001 fb9c 	bl	8001bdc <RCC_APB1PeriphClockCmd>
	/* GPIO Periph clock enable */
	//RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE); // PB5 (SMBA), PB6 (SCL), PB9 (SDA)  // RCC_APB2PeriphClockCmd(I2C1_GPIO_RCC, ENABLE);
	GPIOMode(PinPort(PB6), PinBit(PB6), GPIO_Mode_AF, GPIO_Speed_50MHz,
 80004a4:	f240 2006 	movw	r0, #518	; 0x206
 80004a8:	f7ff fefc 	bl	80002a4 <PinPort>
 80004ac:	4606      	mov	r6, r0
 80004ae:	f240 2006 	movw	r0, #518	; 0x206
 80004b2:	f7ff ff01 	bl	80002b8 <PinBit>
 80004b6:	2202      	movs	r2, #2
 80004b8:	2401      	movs	r4, #1
 80004ba:	4601      	mov	r1, r0
 80004bc:	4613      	mov	r3, r2
 80004be:	4630      	mov	r0, r6
 80004c0:	9400      	str	r4, [sp, #0]
 80004c2:	9401      	str	r4, [sp, #4]
 80004c4:	f7ff ff66 	bl	8000394 <GPIOMode>
			GPIO_OType_OD, GPIO_PuPd_UP);
	GPIOMode(PinPort(PB9), PinBit(PB9), GPIO_Mode_AF, GPIO_Speed_50MHz,
 80004c8:	f240 2009 	movw	r0, #521	; 0x209
 80004cc:	f7ff feea 	bl	80002a4 <PinPort>
 80004d0:	4606      	mov	r6, r0
 80004d2:	f240 2009 	movw	r0, #521	; 0x209
 80004d6:	f7ff feef 	bl	80002b8 <PinBit>
 80004da:	2202      	movs	r2, #2
 80004dc:	4613      	mov	r3, r2
 80004de:	4601      	mov	r1, r0
 80004e0:	4630      	mov	r0, r6
 80004e2:	9400      	str	r4, [sp, #0]
 80004e4:	9401      	str	r4, [sp, #4]
 80004e6:	f7ff ff55 	bl	8000394 <GPIOMode>
			GPIO_OType_OD, GPIO_PuPd_UP);

	/* Configure I2C pins: SCL and SDA */
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource6, GPIO_AF_I2C1 );
 80004ea:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80004ee:	2106      	movs	r1, #6
 80004f0:	2204      	movs	r2, #4
 80004f2:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80004f6:	f000 ffa7 	bl	8001448 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource9, GPIO_AF_I2C1 );
 80004fa:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80004fe:	2109      	movs	r1, #9
 8000500:	2204      	movs	r2, #4
 8000502:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000506:	f000 ff9f 	bl	8001448 <GPIO_PinAFConfig>

	//#if defined (REMAP_I2C1)
//Remap_I2C1_Configuration();
//#endif
	switch (clkspeed) {
 800050a:	f248 63a0 	movw	r3, #34464	; 0x86a0
 800050e:	f364 431f 	bfi	r3, r4, #16, #16
 8000512:	429d      	cmp	r5, r3
 8000514:	d00b      	beq.n	800052e <i2c_begin+0x9a>
 8000516:	f44f 53d4 	mov.w	r3, #6784	; 0x1a80
	case 100000:
	case 400000:
		break;
	default:
		clkspeed = 100000;
 800051a:	f248 62a0 	movw	r2, #34464	; 0x86a0
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource9, GPIO_AF_I2C1 );

	//#if defined (REMAP_I2C1)
//Remap_I2C1_Configuration();
//#endif
	switch (clkspeed) {
 800051e:	f2c0 0306 	movt	r3, #6
	case 100000:
	case 400000:
		break;
	default:
		clkspeed = 100000;
 8000522:	f364 421f 	bfi	r2, r4, #16, #16
 8000526:	429d      	cmp	r5, r3
 8000528:	bf0c      	ite	eq
 800052a:	461d      	moveq	r5, r3
 800052c:	4615      	movne	r5, r2
	/* I2C configuration */
	I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
	I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_2;
	I2C_InitStructure.I2C_Ack = I2C_Ack_Enable;
	I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
	I2C_InitStructure.I2C_ClockSpeed = clkspeed;
 800052e:	a906      	add	r1, sp, #24
	}
	/* I2C configuration */
	I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
	I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_2;
	I2C_InitStructure.I2C_Ack = I2C_Ack_Enable;
	I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 8000530:	f44f 4480 	mov.w	r4, #16384	; 0x4000
	default:
		clkspeed = 100000;
		break;
	}
	/* I2C configuration */
	I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
 8000534:	2300      	movs	r3, #0
	I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_2;
	I2C_InitStructure.I2C_Ack = I2C_Ack_Enable;
	I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
	I2C_InitStructure.I2C_ClockSpeed = clkspeed;
 8000536:	f841 5d10 	str.w	r5, [r1, #-16]!
	default:
		clkspeed = 100000;
		break;
	}
	/* I2C configuration */
	I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
 800053a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800053e:	461d      	mov	r5, r3
	I2C_InitStructure.I2C_Ack = I2C_Ack_Enable;
	I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
	I2C_InitStructure.I2C_ClockSpeed = clkspeed;

	/* Apply I2C configuration after enabling it */
	I2C_Init(I2C1, &I2C_InitStructure);
 8000540:	0420      	lsls	r0, r4, #16
		clkspeed = 100000;
		break;
	}
	/* I2C configuration */
	I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
	I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_2;
 8000542:	f64b 73ff 	movw	r3, #49151	; 0xbfff
 8000546:	f8ad 300e 	strh.w	r3, [sp, #14]
	I2C_InitStructure.I2C_Ack = I2C_Ack_Enable;
	I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
	I2C_InitStructure.I2C_ClockSpeed = clkspeed;

	/* Apply I2C configuration after enabling it */
	I2C_Init(I2C1, &I2C_InitStructure);
 800054a:	f440 40a8 	orr.w	r0, r0, #21504	; 0x5400
		break;
	}
	/* I2C configuration */
	I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
	I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_2;
	I2C_InitStructure.I2C_Ack = I2C_Ack_Enable;
 800054e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000552:	f8ad 3012 	strh.w	r3, [sp, #18]
	I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 8000556:	f8ad 4014 	strh.w	r4, [sp, #20]
	I2C_InitStructure.I2C_ClockSpeed = clkspeed;

	/* Apply I2C configuration after enabling it */
	I2C_Init(I2C1, &I2C_InitStructure);
 800055a:	f000 ffc5 	bl	80014e8 <I2C_Init>
	/* I2C Peripheral Enable */
	I2C_Cmd(I2C1, ENABLE);
 800055e:	0420      	lsls	r0, r4, #16
 8000560:	f440 40a8 	orr.w	r0, r0, #21504	; 0x5400
 8000564:	2101      	movs	r1, #1
 8000566:	f001 f83d 	bl	80015e4 <I2C_Cmd>

	i2c1_status = NOT_READY;
 800056a:	4b03      	ldr	r3, [pc, #12]	; (8000578 <i2c_begin+0xe4>)
 800056c:	20ff      	movs	r0, #255	; 0xff
 800056e:	7018      	strb	r0, [r3, #0]
	i2c1_direction = NOT_DEFINED;
 8000570:	4b02      	ldr	r3, [pc, #8]	; (800057c <i2c_begin+0xe8>)
 8000572:	701d      	strb	r5, [r3, #0]

	return true;
}
 8000574:	b006      	add	sp, #24
 8000576:	bd70      	pop	{r4, r5, r6, pc}
 8000578:	200009ad 	.word	0x200009ad
 800057c:	200009ac 	.word	0x200009ac

08000580 <i2c_transmit>:

boolean i2c_transmit(uint8_t addr, uint8_t * data, uint16_t length) {
 8000580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000584:	b083      	sub	sp, #12
 8000586:	4607      	mov	r7, r0
 8000588:	4688      	mov	r8, r1
 800058a:	4691      	mov	r9, r2
	uint16_t i;
	uint32_t resigmillis = millis() + 100;

	i2c1_direction = TRANSMITTER;
 800058c:	4e4c      	ldr	r6, [pc, #304]	; (80006c0 <i2c_transmit+0x140>)
	//
	i2c1_status = NOT_READY;
 800058e:	4d4d      	ldr	r5, [pc, #308]	; (80006c4 <i2c_transmit+0x144>)
	return true;
}

boolean i2c_transmit(uint8_t addr, uint8_t * data, uint16_t length) {
	uint16_t i;
	uint32_t resigmillis = millis() + 100;
 8000590:	f7ff fe54 	bl	800023c <millis>

	i2c1_direction = TRANSMITTER;
 8000594:	2301      	movs	r3, #1
 8000596:	7033      	strb	r3, [r6, #0]
	//
	i2c1_status = NOT_READY;
 8000598:	23ff      	movs	r3, #255	; 0xff
	return true;
}

boolean i2c_transmit(uint8_t addr, uint8_t * data, uint16_t length) {
	uint16_t i;
	uint32_t resigmillis = millis() + 100;
 800059a:	f100 0464 	add.w	r4, r0, #100	; 0x64

	i2c1_direction = TRANSMITTER;
	//
	i2c1_status = NOT_READY;
 800059e:	702b      	strb	r3, [r5, #0]
	while (I2C_GetFlagStatus(I2C1, I2C_FLAG_BUSY )) {
 80005a0:	e003      	b.n	80005aa <i2c_transmit+0x2a>
		if (millis() > resigmillis)
 80005a2:	f7ff fe4b 	bl	800023c <millis>
 80005a6:	4284      	cmp	r4, r0
 80005a8:	d37f      	bcc.n	80006aa <i2c_transmit+0x12a>
	uint32_t resigmillis = millis() + 100;

	i2c1_direction = TRANSMITTER;
	//
	i2c1_status = NOT_READY;
	while (I2C_GetFlagStatus(I2C1, I2C_FLAG_BUSY )) {
 80005aa:	f44f 40a8 	mov.w	r0, #21504	; 0x5400
 80005ae:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 80005b2:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80005b6:	f001 f955 	bl	8001864 <I2C_GetFlagStatus>
 80005ba:	4603      	mov	r3, r0
 80005bc:	2800      	cmp	r0, #0
 80005be:	d1f0      	bne.n	80005a2 <i2c_transmit+0x22>
			return false;
	}
	i2c1_status = READY;

	/* Send STRAT condition */
	I2C_GenerateSTART(I2C1, ENABLE);
 80005c0:	f44f 40a8 	mov.w	r0, #21504	; 0x5400
 80005c4:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80005c8:	2101      	movs	r1, #1
	i2c1_status = NOT_READY;
	while (I2C_GetFlagStatus(I2C1, I2C_FLAG_BUSY )) {
		if (millis() > resigmillis)
			return false;
	}
	i2c1_status = READY;
 80005ca:	702b      	strb	r3, [r5, #0]

	/* Send STRAT condition */
	I2C_GenerateSTART(I2C1, ENABLE);
 80005cc:	f001 f818 	bl	8001600 <I2C_GenerateSTART>
	/* Test on EV5 and clear it */
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_MODE_SELECT )) {
 80005d0:	e003      	b.n	80005da <i2c_transmit+0x5a>
		if (millis() > resigmillis)
 80005d2:	f7ff fe33 	bl	800023c <millis>
 80005d6:	4284      	cmp	r4, r0
 80005d8:	d36b      	bcc.n	80006b2 <i2c_transmit+0x132>
	i2c1_status = READY;

	/* Send STRAT condition */
	I2C_GenerateSTART(I2C1, ENABLE);
	/* Test on EV5 and clear it */
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_MODE_SELECT )) {
 80005da:	f44f 40a8 	mov.w	r0, #21504	; 0x5400
 80005de:	2101      	movs	r1, #1
 80005e0:	f2c0 0103 	movt	r1, #3
 80005e4:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80005e8:	f001 f926 	bl	8001838 <I2C_CheckEvent>
 80005ec:	4682      	mov	sl, r0
 80005ee:	2800      	cmp	r0, #0
 80005f0:	d0ef      	beq.n	80005d2 <i2c_transmit+0x52>
			return false;
	}
	i2c1_status = START_ISSUED;

	/* Send address for write */
	I2C_Send7bitAddress(I2C1, addr << 1, I2C_Direction_Transmitter );
 80005f2:	0079      	lsls	r1, r7, #1
 80005f4:	f44f 40a8 	mov.w	r0, #21504	; 0x5400
	/* Test on EV5 and clear it */
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_MODE_SELECT )) {
		if (millis() > resigmillis)
			return false;
	}
	i2c1_status = START_ISSUED;
 80005f8:	2301      	movs	r3, #1

	/* Send address for write */
	I2C_Send7bitAddress(I2C1, addr << 1, I2C_Direction_Transmitter );
 80005fa:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80005fe:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
 8000602:	2200      	movs	r2, #0
	/* Test on EV5 and clear it */
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_MODE_SELECT )) {
		if (millis() > resigmillis)
			return false;
	}
	i2c1_status = START_ISSUED;
 8000604:	702b      	strb	r3, [r5, #0]

	/* Send address for write */
	I2C_Send7bitAddress(I2C1, addr << 1, I2C_Direction_Transmitter );
 8000606:	f001 f817 	bl	8001638 <I2C_Send7bitAddress>
	/* Test on EV6 and clear it */
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED )) {
 800060a:	e003      	b.n	8000614 <i2c_transmit+0x94>
		if (millis() > resigmillis)
 800060c:	f7ff fe16 	bl	800023c <millis>
 8000610:	4284      	cmp	r4, r0
 8000612:	d350      	bcc.n	80006b6 <i2c_transmit+0x136>
	i2c1_status = START_ISSUED;

	/* Send address for write */
	I2C_Send7bitAddress(I2C1, addr << 1, I2C_Direction_Transmitter );
	/* Test on EV6 and clear it */
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED )) {
 8000614:	f44f 40a8 	mov.w	r0, #21504	; 0x5400
 8000618:	2182      	movs	r1, #130	; 0x82
 800061a:	f2c0 0107 	movt	r1, #7
 800061e:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000622:	f001 f909 	bl	8001838 <I2C_CheckEvent>
 8000626:	4607      	mov	r7, r0
 8000628:	2800      	cmp	r0, #0
 800062a:	d0ef      	beq.n	800060c <i2c_transmit+0x8c>
		if (millis() > resigmillis)
			return false;
	}
	i2c1_status = DST_ADDRESS_SENT;
 800062c:	2302      	movs	r3, #2
 800062e:	702b      	strb	r3, [r5, #0]

	resigmillis = millis() + 100;
 8000630:	f7ff fe04 	bl	800023c <millis>
 8000634:	f100 0464 	add.w	r4, r0, #100	; 0x64
	for (i = 0; i < length; i++) {
 8000638:	f1b9 0f00 	cmp.w	r9, #0
 800063c:	d027      	beq.n	800068e <i2c_transmit+0x10e>
 800063e:	2700      	movs	r7, #0
		I2C_SendData(I2C1, data[i]);
		i2c1_status = BYTE_TRANSMITTING;
 8000640:	f04f 0a04 	mov.w	sl, #4
		/* Test on EV8 and clear it */
		while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_TRANSMITTED )) {
			if (millis() > resigmillis)
				return false;
		}
		i2c1_status = BYTE_TRANSMITTED;
 8000644:	f04f 0b05 	mov.w	fp, #5
	}
	i2c1_status = DST_ADDRESS_SENT;

	resigmillis = millis() + 100;
	for (i = 0; i < length; i++) {
		I2C_SendData(I2C1, data[i]);
 8000648:	f44f 40a8 	mov.w	r0, #21504	; 0x5400
 800064c:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000650:	f818 1007 	ldrb.w	r1, [r8, r7]
 8000654:	f001 f888 	bl	8001768 <I2C_SendData>
		i2c1_status = BYTE_TRANSMITTING;
 8000658:	f885 a000 	strb.w	sl, [r5]
		/* Test on EV8 and clear it */
		while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_TRANSMITTED )) {
 800065c:	e005      	b.n	800066a <i2c_transmit+0xea>
			if (millis() > resigmillis)
 800065e:	9301      	str	r3, [sp, #4]
 8000660:	f7ff fdec 	bl	800023c <millis>
 8000664:	4284      	cmp	r4, r0
 8000666:	9b01      	ldr	r3, [sp, #4]
 8000668:	d327      	bcc.n	80006ba <i2c_transmit+0x13a>
	resigmillis = millis() + 100;
	for (i = 0; i < length; i++) {
		I2C_SendData(I2C1, data[i]);
		i2c1_status = BYTE_TRANSMITTING;
		/* Test on EV8 and clear it */
		while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_TRANSMITTED )) {
 800066a:	f44f 40a8 	mov.w	r0, #21504	; 0x5400
 800066e:	2184      	movs	r1, #132	; 0x84
 8000670:	f2c0 0107 	movt	r1, #7
 8000674:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000678:	f001 f8de 	bl	8001838 <I2C_CheckEvent>
 800067c:	4603      	mov	r3, r0
 800067e:	2800      	cmp	r0, #0
 8000680:	d0ed      	beq.n	800065e <i2c_transmit+0xde>
			if (millis() > resigmillis)
				return false;
		}
		i2c1_status = BYTE_TRANSMITTED;
 8000682:	3701      	adds	r7, #1
			return false;
	}
	i2c1_status = DST_ADDRESS_SENT;

	resigmillis = millis() + 100;
	for (i = 0; i < length; i++) {
 8000684:	b2bb      	uxth	r3, r7
 8000686:	4599      	cmp	r9, r3
		/* Test on EV8 and clear it */
		while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_TRANSMITTED )) {
			if (millis() > resigmillis)
				return false;
		}
		i2c1_status = BYTE_TRANSMITTED;
 8000688:	f885 b000 	strb.w	fp, [r5]
			return false;
	}
	i2c1_status = DST_ADDRESS_SENT;

	resigmillis = millis() + 100;
	for (i = 0; i < length; i++) {
 800068c:	d8dc      	bhi.n	8000648 <i2c_transmit+0xc8>
		}
		i2c1_status = BYTE_TRANSMITTED;
	}
	i2c1_status = TRANSMISSION_COMPLETED;

	I2C_GenerateSTOP(I2C1, ENABLE);
 800068e:	f44f 40a8 	mov.w	r0, #21504	; 0x5400
			if (millis() > resigmillis)
				return false;
		}
		i2c1_status = BYTE_TRANSMITTED;
	}
	i2c1_status = TRANSMISSION_COMPLETED;
 8000692:	2306      	movs	r3, #6

	I2C_GenerateSTOP(I2C1, ENABLE);
 8000694:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000698:	2101      	movs	r1, #1
			if (millis() > resigmillis)
				return false;
		}
		i2c1_status = BYTE_TRANSMITTED;
	}
	i2c1_status = TRANSMISSION_COMPLETED;
 800069a:	702b      	strb	r3, [r5, #0]

	I2C_GenerateSTOP(I2C1, ENABLE);
 800069c:	f000 ffbe 	bl	800161c <I2C_GenerateSTOP>
	i2c1_status = NOT_READY;
 80006a0:	20ff      	movs	r0, #255	; 0xff
	i2c1_direction = NOT_DEFINED;
 80006a2:	2300      	movs	r3, #0
		i2c1_status = BYTE_TRANSMITTED;
	}
	i2c1_status = TRANSMISSION_COMPLETED;

	I2C_GenerateSTOP(I2C1, ENABLE);
	i2c1_status = NOT_READY;
 80006a4:	7028      	strb	r0, [r5, #0]
	i2c1_direction = NOT_DEFINED;
 80006a6:	7033      	strb	r3, [r6, #0]

	return true;
 80006a8:	e000      	b.n	80006ac <i2c_transmit+0x12c>
	i2c1_direction = TRANSMITTER;
	//
	i2c1_status = NOT_READY;
	while (I2C_GetFlagStatus(I2C1, I2C_FLAG_BUSY )) {
		if (millis() > resigmillis)
			return false;
 80006aa:	2000      	movs	r0, #0
	I2C_GenerateSTOP(I2C1, ENABLE);
	i2c1_status = NOT_READY;
	i2c1_direction = NOT_DEFINED;

	return true;
}
 80006ac:	b003      	add	sp, #12
 80006ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	/* Send STRAT condition */
	I2C_GenerateSTART(I2C1, ENABLE);
	/* Test on EV5 and clear it */
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_MODE_SELECT )) {
		if (millis() > resigmillis)
			return false;
 80006b2:	4650      	mov	r0, sl
 80006b4:	e7fa      	b.n	80006ac <i2c_transmit+0x12c>
	/* Send address for write */
	I2C_Send7bitAddress(I2C1, addr << 1, I2C_Direction_Transmitter );
	/* Test on EV6 and clear it */
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED )) {
		if (millis() > resigmillis)
			return false;
 80006b6:	4638      	mov	r0, r7
 80006b8:	e7f8      	b.n	80006ac <i2c_transmit+0x12c>
		I2C_SendData(I2C1, data[i]);
		i2c1_status = BYTE_TRANSMITTING;
		/* Test on EV8 and clear it */
		while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_TRANSMITTED )) {
			if (millis() > resigmillis)
				return false;
 80006ba:	4618      	mov	r0, r3
 80006bc:	e7f6      	b.n	80006ac <i2c_transmit+0x12c>
 80006be:	bf00      	nop
 80006c0:	200009ac 	.word	0x200009ac
 80006c4:	200009ad 	.word	0x200009ad

080006c8 <i2c_requestFrom>:
	i2c1_direction = NOT_DEFINED;

	return true;
}

boolean i2c_requestFrom(uint8_t addr, uint8_t req, uint8_t * recv, uint16_t lim) {
 80006c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80006cc:	4699      	mov	r9, r3
 80006ce:	4604      	mov	r4, r0
 80006d0:	460d      	mov	r5, r1
 80006d2:	4692      	mov	sl, r2
	uint16_t i;
	uint32_t resigmillis = millis() + 100;

	i2c1_direction = RECEIVER;
 80006d4:	f8df 8248 	ldr.w	r8, [pc, #584]	; 8000920 <i2c_requestFrom+0x258>
	//
	i2c1_status = NOT_READY;
 80006d8:	4f90      	ldr	r7, [pc, #576]	; (800091c <i2c_requestFrom+0x254>)
	return true;
}

boolean i2c_requestFrom(uint8_t addr, uint8_t req, uint8_t * recv, uint16_t lim) {
	uint16_t i;
	uint32_t resigmillis = millis() + 100;
 80006da:	f7ff fdaf 	bl	800023c <millis>

	i2c1_direction = RECEIVER;
 80006de:	2302      	movs	r3, #2
 80006e0:	f888 3000 	strb.w	r3, [r8]
	//
	i2c1_status = NOT_READY;
 80006e4:	23ff      	movs	r3, #255	; 0xff
	return true;
}

boolean i2c_requestFrom(uint8_t addr, uint8_t req, uint8_t * recv, uint16_t lim) {
	uint16_t i;
	uint32_t resigmillis = millis() + 100;
 80006e6:	f100 0664 	add.w	r6, r0, #100	; 0x64

	i2c1_direction = RECEIVER;
	//
	i2c1_status = NOT_READY;
 80006ea:	703b      	strb	r3, [r7, #0]
	/* While the bus is busy */
	while (I2C_GetFlagStatus(I2C1, I2C_FLAG_BUSY )) {
 80006ec:	e004      	b.n	80006f8 <i2c_requestFrom+0x30>
		if (millis() > resigmillis)
 80006ee:	f7ff fda5 	bl	800023c <millis>
 80006f2:	4286      	cmp	r6, r0
 80006f4:	f0c0 80fc 	bcc.w	80008f0 <i2c_requestFrom+0x228>

	i2c1_direction = RECEIVER;
	//
	i2c1_status = NOT_READY;
	/* While the bus is busy */
	while (I2C_GetFlagStatus(I2C1, I2C_FLAG_BUSY )) {
 80006f8:	f44f 40a8 	mov.w	r0, #21504	; 0x5400
 80006fc:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8000700:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000704:	f001 f8ae 	bl	8001864 <I2C_GetFlagStatus>
 8000708:	4603      	mov	r3, r0
 800070a:	2800      	cmp	r0, #0
 800070c:	d1ef      	bne.n	80006ee <i2c_requestFrom+0x26>
			return false;
	}
	i2c1_status = READY;

	/* Send START condition */
	I2C_GenerateSTART(I2C1, ENABLE);
 800070e:	f44f 40a8 	mov.w	r0, #21504	; 0x5400
 8000712:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000716:	2101      	movs	r1, #1
	/* While the bus is busy */
	while (I2C_GetFlagStatus(I2C1, I2C_FLAG_BUSY )) {
		if (millis() > resigmillis)
			return false;
	}
	i2c1_status = READY;
 8000718:	703b      	strb	r3, [r7, #0]

	/* Send START condition */
	I2C_GenerateSTART(I2C1, ENABLE);
 800071a:	f000 ff71 	bl	8001600 <I2C_GenerateSTART>
	/* Test on EV5 and clear it */
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_MODE_SELECT )) {
 800071e:	e004      	b.n	800072a <i2c_requestFrom+0x62>
		if (millis() > resigmillis)
 8000720:	f7ff fd8c 	bl	800023c <millis>
 8000724:	4286      	cmp	r6, r0
 8000726:	f0c0 80e6 	bcc.w	80008f6 <i2c_requestFrom+0x22e>
	i2c1_status = READY;

	/* Send START condition */
	I2C_GenerateSTART(I2C1, ENABLE);
	/* Test on EV5 and clear it */
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_MODE_SELECT )) {
 800072a:	f44f 40a8 	mov.w	r0, #21504	; 0x5400
 800072e:	2101      	movs	r1, #1
 8000730:	f2c0 0103 	movt	r1, #3
 8000734:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000738:	f001 f87e 	bl	8001838 <I2C_CheckEvent>
 800073c:	4683      	mov	fp, r0
 800073e:	2800      	cmp	r0, #0
 8000740:	d0ee      	beq.n	8000720 <i2c_requestFrom+0x58>
			return false;
	}
	i2c1_status = START_ISSUED;

	/* Send EEPROM address for write */
	I2C_Send7bitAddress(I2C1, addr << 1, I2C_Direction_Transmitter );
 8000742:	0064      	lsls	r4, r4, #1
 8000744:	b2e4      	uxtb	r4, r4
	/* Test on EV5 and clear it */
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_MODE_SELECT )) {
		if (millis() > resigmillis)
			return false;
	}
	i2c1_status = START_ISSUED;
 8000746:	2301      	movs	r3, #1

	/* Send EEPROM address for write */
	I2C_Send7bitAddress(I2C1, addr << 1, I2C_Direction_Transmitter );
 8000748:	f44f 40a8 	mov.w	r0, #21504	; 0x5400
 800074c:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000750:	4621      	mov	r1, r4
 8000752:	2200      	movs	r2, #0
	/* Test on EV5 and clear it */
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_MODE_SELECT )) {
		if (millis() > resigmillis)
			return false;
	}
	i2c1_status = START_ISSUED;
 8000754:	703b      	strb	r3, [r7, #0]

	/* Send EEPROM address for write */
	I2C_Send7bitAddress(I2C1, addr << 1, I2C_Direction_Transmitter );
 8000756:	f000 ff6f 	bl	8001638 <I2C_Send7bitAddress>
	/* Test on EV6 and clear it */
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED )) {
 800075a:	e004      	b.n	8000766 <i2c_requestFrom+0x9e>
		if (millis() > resigmillis)
 800075c:	f7ff fd6e 	bl	800023c <millis>
 8000760:	4286      	cmp	r6, r0
 8000762:	f0c0 80c8 	bcc.w	80008f6 <i2c_requestFrom+0x22e>
	i2c1_status = START_ISSUED;

	/* Send EEPROM address for write */
	I2C_Send7bitAddress(I2C1, addr << 1, I2C_Direction_Transmitter );
	/* Test on EV6 and clear it */
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED )) {
 8000766:	f44f 40a8 	mov.w	r0, #21504	; 0x5400
 800076a:	2182      	movs	r1, #130	; 0x82
 800076c:	f2c0 0107 	movt	r1, #7
 8000770:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000774:	f001 f860 	bl	8001838 <I2C_CheckEvent>
 8000778:	4683      	mov	fp, r0
 800077a:	2800      	cmp	r0, #0
 800077c:	d0ee      	beq.n	800075c <i2c_requestFrom+0x94>
		if (millis() > resigmillis)
			return false;
	}
	i2c1_status = DST_ADDRESS_SENT;
 800077e:	2302      	movs	r3, #2

	/* Send the EEPROM's internal address to read from: MSB of the address first */
	I2C_SendData(I2C1, req);
 8000780:	f44f 40a8 	mov.w	r0, #21504	; 0x5400
	/* Test on EV6 and clear it */
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED )) {
		if (millis() > resigmillis)
			return false;
	}
	i2c1_status = DST_ADDRESS_SENT;
 8000784:	703b      	strb	r3, [r7, #0]

	/* Send the EEPROM's internal address to read from: MSB of the address first */
	I2C_SendData(I2C1, req);
 8000786:	f2c4 0000 	movt	r0, #16384	; 0x4000
 800078a:	4629      	mov	r1, r5
 800078c:	f000 ffec 	bl	8001768 <I2C_SendData>
	i2c1_status = BYTE_TRANSMITTING;
 8000790:	2304      	movs	r3, #4
 8000792:	703b      	strb	r3, [r7, #0]
	/* Test on EV8 and clear it */
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_TRANSMITTED )) {
 8000794:	e004      	b.n	80007a0 <i2c_requestFrom+0xd8>
		if (millis() > resigmillis)
 8000796:	f7ff fd51 	bl	800023c <millis>
 800079a:	4286      	cmp	r6, r0
 800079c:	f0c0 80ae 	bcc.w	80008fc <i2c_requestFrom+0x234>

	/* Send the EEPROM's internal address to read from: MSB of the address first */
	I2C_SendData(I2C1, req);
	i2c1_status = BYTE_TRANSMITTING;
	/* Test on EV8 and clear it */
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_TRANSMITTED )) {
 80007a0:	f44f 40a8 	mov.w	r0, #21504	; 0x5400
 80007a4:	2184      	movs	r1, #132	; 0x84
 80007a6:	f2c0 0107 	movt	r1, #7
 80007aa:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80007ae:	f001 f843 	bl	8001838 <I2C_CheckEvent>
 80007b2:	4605      	mov	r5, r0
 80007b4:	2800      	cmp	r0, #0
 80007b6:	d0ee      	beq.n	8000796 <i2c_requestFrom+0xce>
		if (millis() > resigmillis)
			return false;
	}
	i2c1_status = TRANSMISSION_COMPLETED;
 80007b8:	2306      	movs	r3, #6
 80007ba:	703b      	strb	r3, [r7, #0]

	//	  I2C_GenerateSTOP(I2C1, ENABLE);

	resigmillis = millis() + 100;
 80007bc:	f7ff fd3e 	bl	800023c <millis>
 80007c0:	f100 0564 	add.w	r5, r0, #100	; 0x64
	/* Send STRAT condition a second time */
	I2C_GenerateSTART(I2C1, ENABLE);
 80007c4:	f44f 40a8 	mov.w	r0, #21504	; 0x5400
 80007c8:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80007cc:	2101      	movs	r1, #1
 80007ce:	f000 ff17 	bl	8001600 <I2C_GenerateSTART>
	/* Test on EV5 and clear it */
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_MODE_SELECT )) {
 80007d2:	e004      	b.n	80007de <i2c_requestFrom+0x116>
		if (millis() > resigmillis)
 80007d4:	f7ff fd32 	bl	800023c <millis>
 80007d8:	4285      	cmp	r5, r0
 80007da:	f0c0 8092 	bcc.w	8000902 <i2c_requestFrom+0x23a>

	resigmillis = millis() + 100;
	/* Send STRAT condition a second time */
	I2C_GenerateSTART(I2C1, ENABLE);
	/* Test on EV5 and clear it */
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_MODE_SELECT )) {
 80007de:	f44f 40a8 	mov.w	r0, #21504	; 0x5400
 80007e2:	2101      	movs	r1, #1
 80007e4:	f2c0 0103 	movt	r1, #3
 80007e8:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80007ec:	f001 f824 	bl	8001838 <I2C_CheckEvent>
 80007f0:	4606      	mov	r6, r0
 80007f2:	2800      	cmp	r0, #0
 80007f4:	d0ee      	beq.n	80007d4 <i2c_requestFrom+0x10c>
		if (millis() > resigmillis)
			return false;
	}
	i2c1_status = RESTART_ISSUED;
 80007f6:	2307      	movs	r3, #7

	/* Send EEPROM address for read */
	I2C_Send7bitAddress(I2C1, addr << 1, I2C_Direction_Receiver );
 80007f8:	f44f 40a8 	mov.w	r0, #21504	; 0x5400
 80007fc:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000800:	4621      	mov	r1, r4
 8000802:	2201      	movs	r2, #1
	/* Test on EV5 and clear it */
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_MODE_SELECT )) {
		if (millis() > resigmillis)
			return false;
	}
	i2c1_status = RESTART_ISSUED;
 8000804:	703b      	strb	r3, [r7, #0]

	/* Send EEPROM address for read */
	I2C_Send7bitAddress(I2C1, addr << 1, I2C_Direction_Receiver );
 8000806:	f000 ff17 	bl	8001638 <I2C_Send7bitAddress>
	/* Test on EV6 and clear it */
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED )) {
 800080a:	e003      	b.n	8000814 <i2c_requestFrom+0x14c>
		if (millis() > resigmillis)
 800080c:	f7ff fd16 	bl	800023c <millis>
 8000810:	4285      	cmp	r5, r0
 8000812:	d379      	bcc.n	8000908 <i2c_requestFrom+0x240>
	i2c1_status = RESTART_ISSUED;

	/* Send EEPROM address for read */
	I2C_Send7bitAddress(I2C1, addr << 1, I2C_Direction_Receiver );
	/* Test on EV6 and clear it */
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED )) {
 8000814:	f44f 40a8 	mov.w	r0, #21504	; 0x5400
 8000818:	2102      	movs	r1, #2
 800081a:	f2c0 0103 	movt	r1, #3
 800081e:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000822:	f001 f809 	bl	8001838 <I2C_CheckEvent>
 8000826:	4604      	mov	r4, r0
 8000828:	2800      	cmp	r0, #0
 800082a:	d0ef      	beq.n	800080c <i2c_requestFrom+0x144>
		if (millis() > resigmillis)
			return false;
	}
	i2c1_status = SRC_ADDRESS_SENT;

	for (i = 1; i < lim; i++) {
 800082c:	f1b9 0f01 	cmp.w	r9, #1
 8000830:	d923      	bls.n	800087a <i2c_requestFrom+0x1b2>
 8000832:	4654      	mov	r4, sl
	i2c1_direction = NOT_DEFINED;

	return true;
}

boolean i2c_requestFrom(uint8_t addr, uint8_t req, uint8_t * recv, uint16_t lim) {
 8000834:	1c63      	adds	r3, r4, #1
 8000836:	f1a9 0902 	sub.w	r9, r9, #2
 800083a:	fa13 f989 	uxtah	r9, r3, r9
			return false;
	}
	i2c1_status = SRC_ADDRESS_SENT;

	for (i = 1; i < lim; i++) {
		i2c1_status = RECEIVE_BYTE_READY;
 800083e:	2608      	movs	r6, #8
 8000840:	703e      	strb	r6, [r7, #0]
		while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_RECEIVED )) {
 8000842:	e003      	b.n	800084c <i2c_requestFrom+0x184>
			if (millis() > resigmillis)
 8000844:	f7ff fcfa 	bl	800023c <millis>
 8000848:	4285      	cmp	r5, r0
 800084a:	d360      	bcc.n	800090e <i2c_requestFrom+0x246>
	}
	i2c1_status = SRC_ADDRESS_SENT;

	for (i = 1; i < lim; i++) {
		i2c1_status = RECEIVE_BYTE_READY;
		while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_RECEIVED )) {
 800084c:	f44f 40a8 	mov.w	r0, #21504	; 0x5400
 8000850:	2140      	movs	r1, #64	; 0x40
 8000852:	f2c0 0103 	movt	r1, #3
 8000856:	f2c4 0000 	movt	r0, #16384	; 0x4000
 800085a:	f000 ffed 	bl	8001838 <I2C_CheckEvent>
 800085e:	4682      	mov	sl, r0
 8000860:	2800      	cmp	r0, #0
 8000862:	d0ef      	beq.n	8000844 <i2c_requestFrom+0x17c>
			if (millis() > resigmillis)
				return false;
		}
		/* Read a byte from the EEPROM */
		*recv++ = I2C_ReceiveData(I2C1 );
 8000864:	f44f 40a8 	mov.w	r0, #21504	; 0x5400
 8000868:	f2c4 0000 	movt	r0, #16384	; 0x4000
 800086c:	f000 ff7e 	bl	800176c <I2C_ReceiveData>
 8000870:	f804 0b01 	strb.w	r0, [r4], #1
		if (millis() > resigmillis)
			return false;
	}
	i2c1_status = SRC_ADDRESS_SENT;

	for (i = 1; i < lim; i++) {
 8000874:	454c      	cmp	r4, r9
		while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_RECEIVED )) {
			if (millis() > resigmillis)
				return false;
		}
		/* Read a byte from the EEPROM */
		*recv++ = I2C_ReceiveData(I2C1 );
 8000876:	46a2      	mov	sl, r4
		if (millis() > resigmillis)
			return false;
	}
	i2c1_status = SRC_ADDRESS_SENT;

	for (i = 1; i < lim; i++) {
 8000878:	d1e2      	bne.n	8000840 <i2c_requestFrom+0x178>
		}
		/* Read a byte from the EEPROM */
		*recv++ = I2C_ReceiveData(I2C1 );
		i2c1_status = BYTE_RECEIVED;
	}
	i2c1_status = BEFORELAST_BYTE_RECEIVED;
 800087a:	230a      	movs	r3, #10

	/* Disable Acknowledgement */
	I2C_AcknowledgeConfig(I2C1, DISABLE);
 800087c:	f44f 40a8 	mov.w	r0, #21504	; 0x5400
		}
		/* Read a byte from the EEPROM */
		*recv++ = I2C_ReceiveData(I2C1 );
		i2c1_status = BYTE_RECEIVED;
	}
	i2c1_status = BEFORELAST_BYTE_RECEIVED;
 8000880:	703b      	strb	r3, [r7, #0]

	/* Disable Acknowledgement */
	I2C_AcknowledgeConfig(I2C1, DISABLE);
 8000882:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000886:	2100      	movs	r1, #0
 8000888:	f000 fee0 	bl	800164c <I2C_AcknowledgeConfig>
	/* Send STOP Condition */
	I2C_GenerateSTOP(I2C1, ENABLE);
 800088c:	f44f 40a8 	mov.w	r0, #21504	; 0x5400
 8000890:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000894:	2101      	movs	r1, #1
 8000896:	f000 fec1 	bl	800161c <I2C_GenerateSTOP>
	i2c1_status = LAST_BYTE_READY;
 800089a:	230b      	movs	r3, #11
 800089c:	703b      	strb	r3, [r7, #0]

	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_RECEIVED )) {
 800089e:	e003      	b.n	80008a8 <i2c_requestFrom+0x1e0>
		if (millis() > resigmillis)
 80008a0:	f7ff fccc 	bl	800023c <millis>
 80008a4:	4285      	cmp	r5, r0
 80008a6:	d335      	bcc.n	8000914 <i2c_requestFrom+0x24c>
	I2C_AcknowledgeConfig(I2C1, DISABLE);
	/* Send STOP Condition */
	I2C_GenerateSTOP(I2C1, ENABLE);
	i2c1_status = LAST_BYTE_READY;

	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_RECEIVED )) {
 80008a8:	f44f 40a8 	mov.w	r0, #21504	; 0x5400
 80008ac:	2140      	movs	r1, #64	; 0x40
 80008ae:	f2c0 0103 	movt	r1, #3
 80008b2:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80008b6:	f000 ffbf 	bl	8001838 <I2C_CheckEvent>
 80008ba:	4604      	mov	r4, r0
 80008bc:	2800      	cmp	r0, #0
 80008be:	d0ef      	beq.n	80008a0 <i2c_requestFrom+0x1d8>
		if (millis() > resigmillis)
			return false;
	}
	/* Read a byte from the EEPROM */
	*recv = I2C_ReceiveData(I2C1 );
 80008c0:	f44f 40a8 	mov.w	r0, #21504	; 0x5400
 80008c4:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80008c8:	f000 ff50 	bl	800176c <I2C_ReceiveData>
	i2c1_status = RECEIVE_BYTE_COMPLETED;
 80008cc:	230c      	movs	r3, #12
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_RECEIVED )) {
		if (millis() > resigmillis)
			return false;
	}
	/* Read a byte from the EEPROM */
	*recv = I2C_ReceiveData(I2C1 );
 80008ce:	f88a 0000 	strb.w	r0, [sl]
	i2c1_status = RECEIVE_BYTE_COMPLETED;

	/* Enable Acknowledgement to be ready for another reception */
	I2C_AcknowledgeConfig(I2C1, ENABLE);
 80008d2:	f44f 40a8 	mov.w	r0, #21504	; 0x5400
 80008d6:	f2c4 0000 	movt	r0, #16384	; 0x4000
		if (millis() > resigmillis)
			return false;
	}
	/* Read a byte from the EEPROM */
	*recv = I2C_ReceiveData(I2C1 );
	i2c1_status = RECEIVE_BYTE_COMPLETED;
 80008da:	703b      	strb	r3, [r7, #0]

	/* Enable Acknowledgement to be ready for another reception */
	I2C_AcknowledgeConfig(I2C1, ENABLE);
 80008dc:	2101      	movs	r1, #1
 80008de:	f000 feb5 	bl	800164c <I2C_AcknowledgeConfig>
	i2c1_status = NOT_READY;
 80008e2:	20ff      	movs	r0, #255	; 0xff
	i2c1_direction = NOT_DEFINED;
 80008e4:	2300      	movs	r3, #0
	*recv = I2C_ReceiveData(I2C1 );
	i2c1_status = RECEIVE_BYTE_COMPLETED;

	/* Enable Acknowledgement to be ready for another reception */
	I2C_AcknowledgeConfig(I2C1, ENABLE);
	i2c1_status = NOT_READY;
 80008e6:	7038      	strb	r0, [r7, #0]
	i2c1_direction = NOT_DEFINED;
 80008e8:	f888 3000 	strb.w	r3, [r8]

	return true;
 80008ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	//
	i2c1_status = NOT_READY;
	/* While the bus is busy */
	while (I2C_GetFlagStatus(I2C1, I2C_FLAG_BUSY )) {
		if (millis() > resigmillis)
			return false;
 80008f0:	2000      	movs	r0, #0
 80008f2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	/* Send EEPROM address for write */
	I2C_Send7bitAddress(I2C1, addr << 1, I2C_Direction_Transmitter );
	/* Test on EV6 and clear it */
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED )) {
		if (millis() > resigmillis)
			return false;
 80008f6:	4658      	mov	r0, fp
 80008f8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	I2C_SendData(I2C1, req);
	i2c1_status = BYTE_TRANSMITTING;
	/* Test on EV8 and clear it */
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_TRANSMITTED )) {
		if (millis() > resigmillis)
			return false;
 80008fc:	4628      	mov	r0, r5
 80008fe:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	/* Send STRAT condition a second time */
	I2C_GenerateSTART(I2C1, ENABLE);
	/* Test on EV5 and clear it */
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_MODE_SELECT )) {
		if (millis() > resigmillis)
			return false;
 8000902:	4630      	mov	r0, r6
 8000904:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	/* Send EEPROM address for read */
	I2C_Send7bitAddress(I2C1, addr << 1, I2C_Direction_Receiver );
	/* Test on EV6 and clear it */
	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED )) {
		if (millis() > resigmillis)
			return false;
 8000908:	4620      	mov	r0, r4
 800090a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

	for (i = 1; i < lim; i++) {
		i2c1_status = RECEIVE_BYTE_READY;
		while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_RECEIVED )) {
			if (millis() > resigmillis)
				return false;
 800090e:	4650      	mov	r0, sl
 8000910:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	I2C_GenerateSTOP(I2C1, ENABLE);
	i2c1_status = LAST_BYTE_READY;

	while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_RECEIVED )) {
		if (millis() > resigmillis)
			return false;
 8000914:	4620      	mov	r0, r4
	I2C_AcknowledgeConfig(I2C1, ENABLE);
	i2c1_status = NOT_READY;
	i2c1_direction = NOT_DEFINED;

	return true;
}
 8000916:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800091a:	bf00      	nop
 800091c:	200009ad 	.word	0x200009ad
 8000920:	200009ac 	.word	0x200009ac

08000924 <i2c_send>:

boolean i2c_send(uint8_t addr, uint8_t * data, uint16_t length) {
return true;
}
 8000924:	20ff      	movs	r0, #255	; 0xff
 8000926:	4770      	bx	lr

08000928 <spi_begin>:
#include "spi.h"

//SPI_TypeDef * spix[] = { SPI1, SPI2, SPI3 };

void spi_begin(SPI_TypeDef * SPIx,/*SPIBus spibus,*/ GPIOPin sck, GPIOPin miso, GPIOPin mosi,
		GPIOPin nss) {
 8000928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
//	GPIOPin sck, miso, mosi, nss;

	/* PCLK2 = HCLK/2 */
	//RCC_PCLK2Config(RCC_HCLK_Div2);
//	SPIx = spix[spibus];
	if (SPIx == SPI1) {
 800092c:	f44f 5440 	mov.w	r4, #12288	; 0x3000
#include "spi.h"

//SPI_TypeDef * spix[] = { SPI1, SPI2, SPI3 };

void spi_begin(SPI_TypeDef * SPIx,/*SPIBus spibus,*/ GPIOPin sck, GPIOPin miso, GPIOPin mosi,
		GPIOPin nss) {
 8000930:	b08b      	sub	sp, #44	; 0x2c
//	GPIOPin sck, miso, mosi, nss;

	/* PCLK2 = HCLK/2 */
	//RCC_PCLK2Config(RCC_HCLK_Div2);
//	SPIx = spix[spibus];
	if (SPIx == SPI1) {
 8000932:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8000936:	42a0      	cmp	r0, r4
#include "spi.h"

//SPI_TypeDef * spix[] = { SPI1, SPI2, SPI3 };

void spi_begin(SPI_TypeDef * SPIx,/*SPIBus spibus,*/ GPIOPin sck, GPIOPin miso, GPIOPin mosi,
		GPIOPin nss) {
 8000938:	4681      	mov	r9, r0
 800093a:	460f      	mov	r7, r1
 800093c:	4616      	mov	r6, r2
 800093e:	4698      	mov	r8, r3
 8000940:	f8bd a050 	ldrh.w	sl, [sp, #80]	; 0x50
//	GPIOPin sck, miso, mosi, nss;

	/* PCLK2 = HCLK/2 */
	//RCC_PCLK2Config(RCC_HCLK_Div2);
//	SPIx = spix[spibus];
	if (SPIx == SPI1) {
 8000944:	f000 80ac 	beq.w	8000aa0 <spi_begin+0x178>
//		 sck = PA5; // PB3
//		 miso = PA6; // PB4
//		 mosi = PA7; // PB5
//		 nss = PA4; // PA15
//		break;
	} else if ( SPIx == SPI2 ) {
 8000948:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800094c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000950:	4298      	cmp	r0, r3
 8000952:	f000 809d 	beq.w	8000a90 <spi_begin+0x168>
		// PB12, 13, 14, 15
//		break;
	} else {
//	case SPI3Bus:
//	default:
		RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
 8000956:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800095a:	2101      	movs	r1, #1
 800095c:	f001 f984 	bl	8001c68 <RCC_APB1PeriphResetCmd>
		af = GPIO_AF_SPI3;
 8000960:	f04f 0b06 	mov.w	fp, #6
//		 mosi = PB5;
//		 nss = PA15; // PA4;
//		break;
	}

	GPIOMode(PinPort(sck), PinBit(sck), GPIO_Mode_AF, GPIO_Speed_25MHz,
 8000964:	4638      	mov	r0, r7
 8000966:	f7ff fc9d 	bl	80002a4 <PinPort>
 800096a:	4684      	mov	ip, r0
 800096c:	4638      	mov	r0, r7
 800096e:	f8cd c00c 	str.w	ip, [sp, #12]
 8000972:	f7ff fca1 	bl	80002b8 <PinBit>
 8000976:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800097a:	2401      	movs	r4, #1
 800097c:	2500      	movs	r5, #0
 800097e:	4601      	mov	r1, r0
 8000980:	2202      	movs	r2, #2
 8000982:	4623      	mov	r3, r4
 8000984:	4660      	mov	r0, ip
 8000986:	9500      	str	r5, [sp, #0]
 8000988:	9401      	str	r4, [sp, #4]
 800098a:	f7ff fd03 	bl	8000394 <GPIOMode>
			GPIO_OType_PP, GPIO_PuPd_UP);
	GPIOMode(PinPort(miso), PinBit(miso), GPIO_Mode_AF, GPIO_Speed_25MHz,
 800098e:	4630      	mov	r0, r6
 8000990:	f7ff fc88 	bl	80002a4 <PinPort>
 8000994:	4684      	mov	ip, r0
 8000996:	4630      	mov	r0, r6
 8000998:	f8cd c00c 	str.w	ip, [sp, #12]
 800099c:	f7ff fc8c 	bl	80002b8 <PinBit>
 80009a0:	f8dd c00c 	ldr.w	ip, [sp, #12]
 80009a4:	9500      	str	r5, [sp, #0]
 80009a6:	4601      	mov	r1, r0
 80009a8:	2202      	movs	r2, #2
 80009aa:	4623      	mov	r3, r4
 80009ac:	4660      	mov	r0, ip
 80009ae:	9401      	str	r4, [sp, #4]
 80009b0:	f7ff fcf0 	bl	8000394 <GPIOMode>
			GPIO_OType_PP, GPIO_PuPd_UP);
	GPIOMode(PinPort(mosi), PinBit(mosi), GPIO_Mode_AF, GPIO_Speed_25MHz,
 80009b4:	4640      	mov	r0, r8
 80009b6:	f7ff fc75 	bl	80002a4 <PinPort>
 80009ba:	4684      	mov	ip, r0
 80009bc:	4640      	mov	r0, r8
 80009be:	f8cd c00c 	str.w	ip, [sp, #12]
 80009c2:	f7ff fc79 	bl	80002b8 <PinBit>
 80009c6:	f8dd c00c 	ldr.w	ip, [sp, #12]
 80009ca:	9500      	str	r5, [sp, #0]
 80009cc:	4601      	mov	r1, r0
 80009ce:	2202      	movs	r2, #2
 80009d0:	4660      	mov	r0, ip
 80009d2:	4623      	mov	r3, r4
 80009d4:	9401      	str	r4, [sp, #4]
 80009d6:	f7ff fcdd 	bl	8000394 <GPIOMode>
			GPIO_OType_PP, GPIO_PuPd_UP);
	GPIO_PinAFConfig(PinPort(sck), PinSource(sck), af);
 80009da:	4638      	mov	r0, r7
 80009dc:	f7ff fc62 	bl	80002a4 <PinPort>
 80009e0:	4603      	mov	r3, r0
 80009e2:	4638      	mov	r0, r7
 80009e4:	9303      	str	r3, [sp, #12]
 80009e6:	f7ff fc6f 	bl	80002c8 <PinSource>
 80009ea:	9b03      	ldr	r3, [sp, #12]
 80009ec:	4601      	mov	r1, r0
 80009ee:	465a      	mov	r2, fp
 80009f0:	4618      	mov	r0, r3
 80009f2:	f000 fd29 	bl	8001448 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(PinPort(miso), PinSource(miso), af);
 80009f6:	4630      	mov	r0, r6
 80009f8:	f7ff fc54 	bl	80002a4 <PinPort>
 80009fc:	4607      	mov	r7, r0
 80009fe:	4630      	mov	r0, r6
 8000a00:	f7ff fc62 	bl	80002c8 <PinSource>
 8000a04:	465a      	mov	r2, fp
 8000a06:	4601      	mov	r1, r0
 8000a08:	4638      	mov	r0, r7
 8000a0a:	f000 fd1d 	bl	8001448 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(PinPort(mosi), PinSource(mosi), af);
 8000a0e:	4640      	mov	r0, r8
 8000a10:	f7ff fc48 	bl	80002a4 <PinPort>
 8000a14:	4606      	mov	r6, r0
 8000a16:	4640      	mov	r0, r8
 8000a18:	f7ff fc56 	bl	80002c8 <PinSource>
 8000a1c:	465a      	mov	r2, fp
 8000a1e:	4601      	mov	r1, r0
 8000a20:	4630      	mov	r0, r6
 8000a22:	f000 fd11 	bl	8001448 <GPIO_PinAFConfig>
	// nSS by software
	GPIOMode(PinPort(nss), PinBit(nss), GPIO_Mode_OUT, GPIO_Speed_25MHz,
 8000a26:	4650      	mov	r0, sl
 8000a28:	f7ff fc3c 	bl	80002a4 <PinPort>
 8000a2c:	4606      	mov	r6, r0
 8000a2e:	4650      	mov	r0, sl
 8000a30:	f7ff fc42 	bl	80002b8 <PinBit>
 8000a34:	4622      	mov	r2, r4
 8000a36:	4623      	mov	r3, r4
 8000a38:	4601      	mov	r1, r0
 8000a3a:	4630      	mov	r0, r6
 8000a3c:	9500      	str	r5, [sp, #0]
 8000a3e:	9401      	str	r4, [sp, #4]
 8000a40:	f7ff fca8 	bl	8000394 <GPIOMode>
			GPIO_OType_PP, GPIO_PuPd_UP);
	digitalWrite(nss, HIGH);
 8000a44:	4650      	mov	r0, sl
 8000a46:	4621      	mov	r1, r4
 8000a48:	f7ff fc6a 	bl	8000320 <digitalWrite>
	//GPIO_PinAFConfig(PinPort(nss), PinSource(nss), af);

	SPI_InitStruct.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
	SPI_InitStruct.SPI_Mode = SPI_Mode_Master;
 8000a4c:	f44f 7382 	mov.w	r3, #260	; 0x104
 8000a50:	f8ad 3016 	strh.w	r3, [sp, #22]
	SPI_InitStruct.SPI_DataSize = SPI_DataSize_8b;
	SPI_InitStruct.SPI_CPOL = SPI_CPOL_Low;
	SPI_InitStruct.SPI_CPHA = SPI_CPHA_1Edge;
	SPI_InitStruct.SPI_NSS = SPI_NSS_Soft;
 8000a54:	f44f 7300 	mov.w	r3, #512	; 0x200
	SPI_InitStruct.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_8;
	SPI_InitStruct.SPI_FirstBit = SPI_FirstBit_MSB;
	SPI_InitStruct.SPI_CRCPolynomial = SPI_CRC_Rx;

	SPI_Init(SPIx, &SPI_InitStruct);
 8000a58:	4648      	mov	r0, r9
 8000a5a:	a905      	add	r1, sp, #20
	SPI_InitStruct.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
	SPI_InitStruct.SPI_Mode = SPI_Mode_Master;
	SPI_InitStruct.SPI_DataSize = SPI_DataSize_8b;
	SPI_InitStruct.SPI_CPOL = SPI_CPOL_Low;
	SPI_InitStruct.SPI_CPHA = SPI_CPHA_1Edge;
	SPI_InitStruct.SPI_NSS = SPI_NSS_Soft;
 8000a5c:	f8ad 301e 	strh.w	r3, [sp, #30]
	SPI_InitStruct.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_8;
 8000a60:	2310      	movs	r3, #16
	GPIOMode(PinPort(nss), PinBit(nss), GPIO_Mode_OUT, GPIO_Speed_25MHz,
			GPIO_OType_PP, GPIO_PuPd_UP);
	digitalWrite(nss, HIGH);
	//GPIO_PinAFConfig(PinPort(nss), PinSource(nss), af);

	SPI_InitStruct.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8000a62:	f8ad 5014 	strh.w	r5, [sp, #20]
	SPI_InitStruct.SPI_Mode = SPI_Mode_Master;
	SPI_InitStruct.SPI_DataSize = SPI_DataSize_8b;
 8000a66:	f8ad 5018 	strh.w	r5, [sp, #24]
	SPI_InitStruct.SPI_CPOL = SPI_CPOL_Low;
 8000a6a:	f8ad 501a 	strh.w	r5, [sp, #26]
	SPI_InitStruct.SPI_CPHA = SPI_CPHA_1Edge;
 8000a6e:	f8ad 501c 	strh.w	r5, [sp, #28]
	SPI_InitStruct.SPI_NSS = SPI_NSS_Soft;
	SPI_InitStruct.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_8;
 8000a72:	f8ad 3020 	strh.w	r3, [sp, #32]
	SPI_InitStruct.SPI_FirstBit = SPI_FirstBit_MSB;
 8000a76:	f8ad 5022 	strh.w	r5, [sp, #34]	; 0x22
	SPI_InitStruct.SPI_CRCPolynomial = SPI_CRC_Rx;
 8000a7a:	f8ad 4024 	strh.w	r4, [sp, #36]	; 0x24

	SPI_Init(SPIx, &SPI_InitStruct);
 8000a7e:	f001 f9cd 	bl	8001e1c <SPI_Init>

	SPI_Cmd(SPIx, ENABLE);
 8000a82:	4648      	mov	r0, r9
 8000a84:	4621      	mov	r1, r4
 8000a86:	f001 fa7d 	bl	8001f84 <SPI_Cmd>
	 *              - Enable or disable the SS output using the SPI_SSOutputCmd() function
	 *
	 *          10. To use the CRC Hardware calculation feature refer to the Peripheral
	 *              CRC hardware Calculation subsection.
	 */
}
 8000a8a:	b00b      	add	sp, #44	; 0x2c
 8000a8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
//		 mosi = PA7; // PB5
//		 nss = PA4; // PA15
//		break;
	} else if ( SPIx == SPI2 ) {
//	case SPI2Bus:
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI2, ENABLE);
 8000a90:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000a94:	2101      	movs	r1, #1
 8000a96:	f001 f8a1 	bl	8001bdc <RCC_APB1PeriphClockCmd>
		af = GPIO_AF_SPI2;
 8000a9a:	f04f 0b05 	mov.w	fp, #5
 8000a9e:	e761      	b.n	8000964 <spi_begin+0x3c>
	/* PCLK2 = HCLK/2 */
	//RCC_PCLK2Config(RCC_HCLK_Div2);
//	SPIx = spix[spibus];
	if (SPIx == SPI1) {
//	case SPI1Bus:
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE);
 8000aa0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000aa4:	2101      	movs	r1, #1
 8000aa6:	f001 f8a7 	bl	8001bf8 <RCC_APB2PeriphClockCmd>
		af = GPIO_AF_SPI1;
 8000aaa:	f04f 0b05 	mov.w	fp, #5
 8000aae:	e759      	b.n	8000964 <spi_begin+0x3c>

08000ab0 <spi_transfer>:
	 *          10. To use the CRC Hardware calculation feature refer to the Peripheral
	 *              CRC hardware Calculation subsection.
	 */
}

void spi_transfer(SPI_TypeDef * SPIx, /*SPIBus spibus,*/ uint8_t * data, uint16_t nbytes) {
 8000ab0:	b570      	push	{r4, r5, r6, lr}
//	SPI_TypeDef * SPIx = spix[spibus];
	uint8_t rcvdata;

	for (; nbytes; nbytes--) {
 8000ab2:	4615      	mov	r5, r2
	 *          10. To use the CRC Hardware calculation feature refer to the Peripheral
	 *              CRC hardware Calculation subsection.
	 */
}

void spi_transfer(SPI_TypeDef * SPIx, /*SPIBus spibus,*/ uint8_t * data, uint16_t nbytes) {
 8000ab4:	4604      	mov	r4, r0
//	SPI_TypeDef * SPIx = spix[spibus];
	uint8_t rcvdata;

	for (; nbytes; nbytes--) {
 8000ab6:	b1ca      	cbz	r2, 8000aec <spi_transfer+0x3c>
	 *          10. To use the CRC Hardware calculation feature refer to the Peripheral
	 *              CRC hardware Calculation subsection.
	 */
}

void spi_transfer(SPI_TypeDef * SPIx, /*SPIBus spibus,*/ uint8_t * data, uint16_t nbytes) {
 8000ab8:	1e4e      	subs	r6, r1, #1
//	SPI_TypeDef * SPIx = spix[spibus];
	uint8_t rcvdata;

	for (; nbytes; nbytes--) {
		/* Wait for SPIx Tx buffer empty */
		while (SPI_I2S_GetFlagStatus(SPIx, SPI_I2S_FLAG_TXE ) == RESET)
 8000aba:	4620      	mov	r0, r4
 8000abc:	2102      	movs	r1, #2
 8000abe:	f001 fb2d 	bl	800211c <SPI_I2S_GetFlagStatus>
 8000ac2:	2800      	cmp	r0, #0
 8000ac4:	d0f9      	beq.n	8000aba <spi_transfer+0xa>
			;
		SPI_I2S_SendData(SPIx, (uint16_t) *data);
 8000ac6:	4620      	mov	r0, r4
 8000ac8:	7871      	ldrb	r1, [r6, #1]
 8000aca:	f001 faeb 	bl	80020a4 <SPI_I2S_SendData>
		/* Wait for SPIx data reception */
		while (SPI_I2S_GetFlagStatus(SPIx, SPI_I2S_FLAG_RXNE ) == RESET)
 8000ace:	4620      	mov	r0, r4
 8000ad0:	2101      	movs	r1, #1
 8000ad2:	f001 fb23 	bl	800211c <SPI_I2S_GetFlagStatus>
 8000ad6:	2800      	cmp	r0, #0
 8000ad8:	d0f9      	beq.n	8000ace <spi_transfer+0x1e>
			;
		/* Read SPIy received data */
		rcvdata = SPI_I2S_ReceiveData(SPIx);
 8000ada:	4620      	mov	r0, r4
 8000adc:	f001 fade 	bl	800209c <SPI_I2S_ReceiveData>

void spi_transfer(SPI_TypeDef * SPIx, /*SPIBus spibus,*/ uint8_t * data, uint16_t nbytes) {
//	SPI_TypeDef * SPIx = spix[spibus];
	uint8_t rcvdata;

	for (; nbytes; nbytes--) {
 8000ae0:	3d01      	subs	r5, #1
 8000ae2:	b2ad      	uxth	r5, r5
		SPI_I2S_SendData(SPIx, (uint16_t) *data);
		/* Wait for SPIx data reception */
		while (SPI_I2S_GetFlagStatus(SPIx, SPI_I2S_FLAG_RXNE ) == RESET)
			;
		/* Read SPIy received data */
		rcvdata = SPI_I2S_ReceiveData(SPIx);
 8000ae4:	f806 0f01 	strb.w	r0, [r6, #1]!

void spi_transfer(SPI_TypeDef * SPIx, /*SPIBus spibus,*/ uint8_t * data, uint16_t nbytes) {
//	SPI_TypeDef * SPIx = spix[spibus];
	uint8_t rcvdata;

	for (; nbytes; nbytes--) {
 8000ae8:	2d00      	cmp	r5, #0
 8000aea:	d1e6      	bne.n	8000aba <spi_transfer+0xa>
 8000aec:	bd70      	pop	{r4, r5, r6, pc}
 8000aee:	bf00      	nop

08000af0 <SysTick_Handler>:
#include "systick.h"

volatile uint32_t _systick_counter;

void SysTick_Handler(void) {
	_systick_counter++; /* increment timeTicks counter */
 8000af0:	f640 13b0 	movw	r3, #2480	; 0x9b0
 8000af4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000af8:	681a      	ldr	r2, [r3, #0]
 8000afa:	3201      	adds	r2, #1
 8000afc:	601a      	str	r2, [r3, #0]
}
 8000afe:	4770      	bx	lr

08000b00 <SysTick_delay>:

void SysTick_delay(const uint32_t dlyTicks) {
	uint32_t currTicks = _systick_counter;
 8000b00:	4b03      	ldr	r3, [pc, #12]	; (8000b10 <SysTick_delay+0x10>)
 8000b02:	681a      	ldr	r2, [r3, #0]

	while ((_systick_counter - currTicks) < dlyTicks)
 8000b04:	6819      	ldr	r1, [r3, #0]
 8000b06:	1a89      	subs	r1, r1, r2
 8000b08:	4281      	cmp	r1, r0
 8000b0a:	d3fb      	bcc.n	8000b04 <SysTick_delay+0x4>
		;
}
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop
 8000b10:	200009b0 	.word	0x200009b0

08000b14 <SysTick_Start>:

void SysTick_Start(void) {
 8000b14:	b500      	push	{lr}
 8000b16:	b085      	sub	sp, #20
	RCC_ClocksTypeDef RCC_Clocks;
	  /* SysTick end of count event each 1ms */
	  RCC_GetClocksFreq(&RCC_Clocks);
 8000b18:	4668      	mov	r0, sp
 8000b1a:	f000 ffb1 	bl	8001a80 <RCC_GetClocksFreq>
	  SysTick_Config(RCC_Clocks.HCLK_Frequency / 1000);
 8000b1e:	9901      	ldr	r1, [sp, #4]
 8000b20:	f644 53d3 	movw	r3, #19923	; 0x4dd3
 8000b24:	f2c1 0362 	movt	r3, #4194	; 0x1062
 8000b28:	fba3 2101 	umull	r2, r1, r3, r1
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8000b2c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000b30:	f2ce 0300 	movt	r3, #57344	; 0xe000
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8000b34:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8000b38:	0989      	lsrs	r1, r1, #6
 8000b3a:	f2ce 0200 	movt	r2, #57344	; 0xe000
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8000b3e:	3901      	subs	r1, #1
 8000b40:	6059      	str	r1, [r3, #4]
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8000b42:	21f0      	movs	r1, #240	; 0xf0
 8000b44:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8000b48:	2200      	movs	r2, #0
 8000b4a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b4c:	2207      	movs	r2, #7
 8000b4e:	601a      	str	r2, [r3, #0]
		// Handle Error
		while (1)
			;
	}
*/
}
 8000b50:	b005      	add	sp, #20
 8000b52:	bd00      	pop	{pc}

08000b54 <SysTick_count>:

uint32_t SysTick_count() {
	return _systick_counter;
 8000b54:	f640 13b0 	movw	r3, #2480	; 0x9b0
 8000b58:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b5c:	6818      	ldr	r0, [r3, #0]
}
 8000b5e:	4770      	bx	lr

08000b60 <buffer_clear>:

Serial Serial1, Serial2, Serial3, Serial4, Serial5, Serial6;
USARTRing rxring[6], txring[6];

void buffer_clear(USARTRing * r) {
	r->head = 0;
 8000b60:	2300      	movs	r3, #0
 8000b62:	f8a0 3100 	strh.w	r3, [r0, #256]	; 0x100
	r->tail = 0;
 8000b66:	f8a0 3102 	strh.w	r3, [r0, #258]	; 0x102
	r->count = 0;
 8000b6a:	f8a0 3104 	strh.w	r3, [r0, #260]	; 0x104
}
 8000b6e:	4770      	bx	lr

08000b70 <buffer_count>:

uint16_t buffer_count(USARTRing * r) {
	return r->count;
}
 8000b70:	f8b0 0104 	ldrh.w	r0, [r0, #260]	; 0x104
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop

08000b78 <buffer_is_full>:

uint8_t buffer_is_full(USARTRing * r) {
	if ((r->head == r->tail) && (r->count > 0)) {
 8000b78:	f9b0 2100 	ldrsh.w	r2, [r0, #256]	; 0x100
 8000b7c:	f9b0 3102 	ldrsh.w	r3, [r0, #258]	; 0x102
 8000b80:	429a      	cmp	r2, r3
 8000b82:	d001      	beq.n	8000b88 <buffer_is_full+0x10>
		return 1;
	}
	return 0;
 8000b84:	2000      	movs	r0, #0
}
 8000b86:	4770      	bx	lr

uint16_t buffer_count(USARTRing * r) {
	return r->count;
}

uint8_t buffer_is_full(USARTRing * r) {
 8000b88:	f8b0 0104 	ldrh.w	r0, [r0, #260]	; 0x104
	if ((r->head == r->tail) && (r->count > 0)) {
		return 1;
 8000b8c:	3000      	adds	r0, #0
 8000b8e:	bf18      	it	ne
 8000b90:	2001      	movne	r0, #1
 8000b92:	4770      	bx	lr

08000b94 <buffer_enque>:
	}
	return 0;
}

uint16_t buffer_enque(USARTRing * r, uint16_t w) {
 8000b94:	4603      	mov	r3, r0
uint16_t buffer_count(USARTRing * r) {
	return r->count;
}

uint8_t buffer_is_full(USARTRing * r) {
	if ((r->head == r->tail) && (r->count > 0)) {
 8000b96:	f8b0 0100 	ldrh.w	r0, [r0, #256]	; 0x100
		return 1;
	}
	return 0;
}

uint16_t buffer_enque(USARTRing * r, uint16_t w) {
 8000b9a:	b430      	push	{r4, r5}
uint16_t buffer_count(USARTRing * r) {
	return r->count;
}

uint8_t buffer_is_full(USARTRing * r) {
	if ((r->head == r->tail) && (r->count > 0)) {
 8000b9c:	f9b3 4102 	ldrsh.w	r4, [r3, #258]	; 0x102
 8000ba0:	b202      	sxth	r2, r0
 8000ba2:	4294      	cmp	r4, r2
 8000ba4:	d013      	beq.n	8000bce <buffer_enque+0x3a>
}

uint16_t buffer_enque(USARTRing * r, uint16_t w) {
	if (buffer_is_full(r))
		return 0xffff;
	r->buf[r->head++] = w;
 8000ba6:	3001      	adds	r0, #1
	r->count++;
	r->head %= USART_BUFFER_SIZE;
 8000ba8:	b200      	sxth	r0, r0
 8000baa:	17c4      	asrs	r4, r0, #31
 8000bac:	0e64      	lsrs	r4, r4, #25

uint16_t buffer_enque(USARTRing * r, uint16_t w) {
	if (buffer_is_full(r))
		return 0xffff;
	r->buf[r->head++] = w;
	r->count++;
 8000bae:	f8b3 5104 	ldrh.w	r5, [r3, #260]	; 0x104
}

uint16_t buffer_enque(USARTRing * r, uint16_t w) {
	if (buffer_is_full(r))
		return 0xffff;
	r->buf[r->head++] = w;
 8000bb2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	r->count++;
	r->head %= USART_BUFFER_SIZE;
 8000bb6:	1900      	adds	r0, r0, r4
 8000bb8:	f000 007f 	and.w	r0, r0, #127	; 0x7f

uint16_t buffer_enque(USARTRing * r, uint16_t w) {
	if (buffer_is_full(r))
		return 0xffff;
	r->buf[r->head++] = w;
	r->count++;
 8000bbc:	1c6a      	adds	r2, r5, #1
	r->head %= USART_BUFFER_SIZE;
 8000bbe:	1b04      	subs	r4, r0, r4

uint16_t buffer_enque(USARTRing * r, uint16_t w) {
	if (buffer_is_full(r))
		return 0xffff;
	r->buf[r->head++] = w;
	r->count++;
 8000bc0:	f8a3 2104 	strh.w	r2, [r3, #260]	; 0x104
	r->head %= USART_BUFFER_SIZE;
 8000bc4:	f8a3 4100 	strh.w	r4, [r3, #256]	; 0x100
	return w;
}
 8000bc8:	4608      	mov	r0, r1
 8000bca:	bc30      	pop	{r4, r5}
 8000bcc:	4770      	bx	lr
uint16_t buffer_count(USARTRing * r) {
	return r->count;
}

uint8_t buffer_is_full(USARTRing * r) {
	if ((r->head == r->tail) && (r->count > 0)) {
 8000bce:	f8b3 4104 	ldrh.w	r4, [r3, #260]	; 0x104
 8000bd2:	2c00      	cmp	r4, #0
 8000bd4:	d0e7      	beq.n	8000ba6 <buffer_enque+0x12>
	return 0;
}

uint16_t buffer_enque(USARTRing * r, uint16_t w) {
	if (buffer_is_full(r))
		return 0xffff;
 8000bd6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000bda:	e7f5      	b.n	8000bc8 <buffer_enque+0x34>

08000bdc <buffer_deque>:
	r->tail = 0;
	r->count = 0;
}

uint16_t buffer_count(USARTRing * r) {
	return r->count;
 8000bdc:	f8b0 2104 	ldrh.w	r2, [r0, #260]	; 0x104
	r->count++;
	r->head %= USART_BUFFER_SIZE;
	return w;
}

uint16_t buffer_deque(USARTRing * r) {
 8000be0:	4603      	mov	r3, r0
 8000be2:	b410      	push	{r4}
	uint16_t w;
	if (buffer_count(r) == 0)
		return 0xffff;
 8000be4:	f64f 70ff 	movw	r0, #65535	; 0xffff
	return w;
}

uint16_t buffer_deque(USARTRing * r) {
	uint16_t w;
	if (buffer_count(r) == 0)
 8000be8:	b90a      	cbnz	r2, 8000bee <buffer_deque+0x12>
		return 0xffff;
	w = r->buf[r->tail++];
	r->count--;
	r->tail %= USART_BUFFER_SIZE;
	return w;
}
 8000bea:	bc10      	pop	{r4}
 8000bec:	4770      	bx	lr

uint16_t buffer_deque(USARTRing * r) {
	uint16_t w;
	if (buffer_count(r) == 0)
		return 0xffff;
	w = r->buf[r->tail++];
 8000bee:	f8b3 0102 	ldrh.w	r0, [r3, #258]	; 0x102
 8000bf2:	1c44      	adds	r4, r0, #1
	r->count--;
	r->tail %= USART_BUFFER_SIZE;
 8000bf4:	b224      	sxth	r4, r4
 8000bf6:	17e1      	asrs	r1, r4, #31
 8000bf8:	0e49      	lsrs	r1, r1, #25
 8000bfa:	1864      	adds	r4, r4, r1

uint16_t buffer_deque(USARTRing * r) {
	uint16_t w;
	if (buffer_count(r) == 0)
		return 0xffff;
	w = r->buf[r->tail++];
 8000bfc:	b200      	sxth	r0, r0
	r->count--;
	r->tail %= USART_BUFFER_SIZE;
 8000bfe:	f004 047f 	and.w	r4, r4, #127	; 0x7f
uint16_t buffer_deque(USARTRing * r) {
	uint16_t w;
	if (buffer_count(r) == 0)
		return 0xffff;
	w = r->buf[r->tail++];
	r->count--;
 8000c02:	3a01      	subs	r2, #1
	r->tail %= USART_BUFFER_SIZE;
 8000c04:	1a61      	subs	r1, r4, r1

uint16_t buffer_deque(USARTRing * r) {
	uint16_t w;
	if (buffer_count(r) == 0)
		return 0xffff;
	w = r->buf[r->tail++];
 8000c06:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
	r->count--;
 8000c0a:	f8a3 2104 	strh.w	r2, [r3, #260]	; 0x104
	r->tail %= USART_BUFFER_SIZE;
 8000c0e:	f8a3 1102 	strh.w	r1, [r3, #258]	; 0x102
 8000c12:	e7ea      	b.n	8000bea <buffer_deque+0xe>

08000c14 <buffer_peek>:
	return w;
}

uint16_t buffer_peek(USARTRing * r) {
	if (buffer_count(r) == 0)
 8000c14:	f8b0 3104 	ldrh.w	r3, [r0, #260]	; 0x104
 8000c18:	b913      	cbnz	r3, 8000c20 <buffer_peek+0xc>
		return 0xffff;
 8000c1a:	f64f 70ff 	movw	r0, #65535	; 0xffff
	return r->buf[r->tail];
}
 8000c1e:	4770      	bx	lr
}

uint16_t buffer_peek(USARTRing * r) {
	if (buffer_count(r) == 0)
		return 0xffff;
	return r->buf[r->tail];
 8000c20:	f9b0 3102 	ldrsh.w	r3, [r0, #258]	; 0x102
 8000c24:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop

08000c2c <usart_begin>:
}

void usart_begin(Serial * usx, GPIOPin rx, GPIOPin tx, uint32_t baud) {
 8000c2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c30:	469a      	mov	sl, r3
	NVIC_InitTypeDef NVIC_InitStructure; // this is used to configure the NVIC (nested vector interrupt controller)
	//
	uint8_t af = GPIO_AF_USART1;
	IRQn_Type irq = USART1_IRQn;

	if (usx == &Serial1) {
 8000c32:	4b84      	ldr	r3, [pc, #528]	; (8000e44 <usart_begin+0x218>)
 8000c34:	4298      	cmp	r0, r3
	if (buffer_count(r) == 0)
		return 0xffff;
	return r->buf[r->tail];
}

void usart_begin(Serial * usx, GPIOPin rx, GPIOPin tx, uint32_t baud) {
 8000c36:	b089      	sub	sp, #36	; 0x24
 8000c38:	4605      	mov	r5, r0
 8000c3a:	460f      	mov	r7, r1
 8000c3c:	4616      	mov	r6, r2
	NVIC_InitTypeDef NVIC_InitStructure; // this is used to configure the NVIC (nested vector interrupt controller)
	//
	uint8_t af = GPIO_AF_USART1;
	IRQn_Type irq = USART1_IRQn;

	if (usx == &Serial1) {
 8000c3e:	f000 80ad 	beq.w	8000d9c <usart_begin+0x170>
		irq = USART1_IRQn;
		usx->usid = USART1Serial;
		usx->USARTx = USART1;
		usx->rxring = &rxring[USART1Serial];
		usx->txring = &txring[USART1Serial];
	} else if (usx == &Serial2) {
 8000c42:	4b81      	ldr	r3, [pc, #516]	; (8000e48 <usart_begin+0x21c>)
 8000c44:	4298      	cmp	r0, r3
 8000c46:	f000 80bd 	beq.w	8000dc4 <usart_begin+0x198>
		irq = USART2_IRQn;
		usx->usid = USART2Serial;
		usx->USARTx = USART2;
		usx->rxring = &rxring[USART2Serial];
		usx->txring = &txring[USART2Serial];
	} else if (usx == &Serial3) {
 8000c4a:	4b80      	ldr	r3, [pc, #512]	; (8000e4c <usart_begin+0x220>)
 8000c4c:	4298      	cmp	r0, r3
 8000c4e:	f000 80ce 	beq.w	8000dee <usart_begin+0x1c2>
		irq = USART3_IRQn;
		usx->usid = USART3Serial;
		usx->USARTx = USART3;
		usx->rxring = &rxring[USART3Serial];
		usx->txring = &txring[USART3Serial];
	} else if (usx == &Serial4) {
 8000c52:	4b7f      	ldr	r3, [pc, #508]	; (8000e50 <usart_begin+0x224>)
 8000c54:	4298      	cmp	r0, r3
 8000c56:	f000 80df 	beq.w	8000e18 <usart_begin+0x1ec>
		irq = UART4_IRQn;
		usx->usid = UART4Serial;
		usx->USARTx = UART4;
		usx->rxring = &rxring[UART4Serial];
		usx->txring = &txring[UART4Serial];
	} else if (usx == &Serial5) {
 8000c5a:	4b7e      	ldr	r3, [pc, #504]	; (8000e54 <usart_begin+0x228>)
 8000c5c:	4298      	cmp	r0, r3
 8000c5e:	f000 8088 	beq.w	8000d72 <usart_begin+0x146>
		usx->usid = UART5Serial;
		usx->USARTx = UART5;
		usx->rxring = &rxring[UART5Serial];
		usx->txring = &txring[UART5Serial];
	} else { // Serial6
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART6, ENABLE);
 8000c62:	2020      	movs	r0, #32
 8000c64:	2101      	movs	r1, #1
 8000c66:	f000 ffc7 	bl	8001bf8 <RCC_APB2PeriphClockCmd>
		af = GPIO_AF_USART6;
		irq = USART6_IRQn;
		usx->usid = USART6Serial;
		usx->USARTx = USART6;
 8000c6a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
		usx->rxring = &rxring[USART6Serial];
 8000c6e:	4a7a      	ldr	r2, [pc, #488]	; (8000e58 <usart_begin+0x22c>)
	} else { // Serial6
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART6, ENABLE);
		af = GPIO_AF_USART6;
		irq = USART6_IRQn;
		usx->usid = USART6Serial;
		usx->USARTx = USART6;
 8000c70:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000c74:	606b      	str	r3, [r5, #4]
		usx->rxring = &rxring[USART6Serial];
		usx->txring = &txring[USART6Serial];
 8000c76:	4b79      	ldr	r3, [pc, #484]	; (8000e5c <usart_begin+0x230>)
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART6, ENABLE);
		af = GPIO_AF_USART6;
		irq = USART6_IRQn;
		usx->usid = USART6Serial;
		usx->USARTx = USART6;
		usx->rxring = &rxring[USART6Serial];
 8000c78:	60aa      	str	r2, [r5, #8]
		usx->txring = &txring[UART5Serial];
	} else { // Serial6
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART6, ENABLE);
		af = GPIO_AF_USART6;
		irq = USART6_IRQn;
		usx->usid = USART6Serial;
 8000c7a:	2205      	movs	r2, #5
 8000c7c:	702a      	strb	r2, [r5, #0]
		usx->USARTx = USART6;
		usx->rxring = &rxring[USART6Serial];
		usx->txring = &txring[USART6Serial];
 8000c7e:	60eb      	str	r3, [r5, #12]
 8000c80:	f04f 0b47 	mov.w	fp, #71	; 0x47
		usx->USARTx = UART5;
		usx->rxring = &rxring[UART5Serial];
		usx->txring = &txring[UART5Serial];
	} else { // Serial6
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART6, ENABLE);
		af = GPIO_AF_USART6;
 8000c84:	f04f 0808 	mov.w	r8, #8
		usx->USARTx = USART6;
		usx->rxring = &rxring[USART6Serial];
		usx->txring = &txring[USART6Serial];
	}

	GPIOMode(PinPort(rx), PinBit(rx), GPIO_Mode_AF, GPIO_Speed_50MHz,
 8000c88:	4638      	mov	r0, r7
 8000c8a:	f7ff fb0b 	bl	80002a4 <PinPort>
 8000c8e:	4681      	mov	r9, r0
 8000c90:	4638      	mov	r0, r7
 8000c92:	f7ff fb11 	bl	80002b8 <PinBit>
 8000c96:	2202      	movs	r2, #2
 8000c98:	2400      	movs	r4, #0
 8000c9a:	4601      	mov	r1, r0
 8000c9c:	4613      	mov	r3, r2
 8000c9e:	4648      	mov	r0, r9
 8000ca0:	9400      	str	r4, [sp, #0]
 8000ca2:	9401      	str	r4, [sp, #4]
 8000ca4:	f7ff fb76 	bl	8000394 <GPIOMode>
			GPIO_OType_PP, GPIO_PuPd_NOPULL);
	GPIOMode(PinPort(tx), PinBit(tx), GPIO_Mode_AF, GPIO_Speed_50MHz,
 8000ca8:	4630      	mov	r0, r6
 8000caa:	f7ff fafb 	bl	80002a4 <PinPort>
 8000cae:	4681      	mov	r9, r0
 8000cb0:	4630      	mov	r0, r6
 8000cb2:	f7ff fb01 	bl	80002b8 <PinBit>
 8000cb6:	2202      	movs	r2, #2
 8000cb8:	4613      	mov	r3, r2
 8000cba:	4601      	mov	r1, r0
 8000cbc:	4648      	mov	r0, r9
 8000cbe:	9400      	str	r4, [sp, #0]
 8000cc0:	9401      	str	r4, [sp, #4]
 8000cc2:	f7ff fb67 	bl	8000394 <GPIOMode>
			GPIO_OType_PP, GPIO_PuPd_NOPULL);

	GPIO_PinAFConfig(PinPort(rx), PinSource(rx), af);
 8000cc6:	4638      	mov	r0, r7
 8000cc8:	f7ff faec 	bl	80002a4 <PinPort>
 8000ccc:	4681      	mov	r9, r0
 8000cce:	4638      	mov	r0, r7
 8000cd0:	f7ff fafa 	bl	80002c8 <PinSource>
 8000cd4:	4642      	mov	r2, r8
 8000cd6:	4601      	mov	r1, r0
 8000cd8:	4648      	mov	r0, r9
 8000cda:	f000 fbb5 	bl	8001448 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(PinPort(tx), PinSource(tx), af);
 8000cde:	4630      	mov	r0, r6
 8000ce0:	f7ff fae0 	bl	80002a4 <PinPort>
 8000ce4:	4607      	mov	r7, r0
 8000ce6:	4630      	mov	r0, r6
 8000ce8:	f7ff faee 	bl	80002c8 <PinSource>
 8000cec:	4642      	mov	r2, r8
 8000cee:	4601      	mov	r1, r0
 8000cf0:	4638      	mov	r0, r7
 8000cf2:	f000 fba9 	bl	8001448 <GPIO_PinAFConfig>
	USART_InitStruct.USART_BaudRate = baud;	// the baudrate is set to the value we passed into this init function
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver
 8000cf6:	230c      	movs	r3, #12

	USART_Init(usx->USARTx, &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting
 8000cf8:	6868      	ldr	r0, [r5, #4]
	USART_InitStruct.USART_BaudRate = baud;	// the baudrate is set to the value we passed into this init function
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver
 8000cfa:	f8ad 3016 	strh.w	r3, [sp, #22]

	USART_Init(usx->USARTx, &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting
 8000cfe:	a903      	add	r1, sp, #12
			GPIO_OType_PP, GPIO_PuPd_NOPULL);

	GPIO_PinAFConfig(PinPort(rx), PinSource(rx), af);
	GPIO_PinAFConfig(PinPort(tx), PinSource(tx), af);

	USART_InitStruct.USART_BaudRate = baud;	// the baudrate is set to the value we passed into this init function
 8000d00:	f8cd a00c 	str.w	sl, [sp, #12]
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
 8000d04:	f8ad 4010 	strh.w	r4, [sp, #16]
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
 8000d08:	f8ad 4012 	strh.w	r4, [sp, #18]
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
 8000d0c:	f8ad 4014 	strh.w	r4, [sp, #20]
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
 8000d10:	f8ad 4018 	strh.w	r4, [sp, #24]
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver

	USART_Init(usx->USARTx, &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting
 8000d14:	f002 f9a2 	bl	800305c <USART_Init>

	USART_ITConfig(usx->USARTx, USART_IT_RXNE, ENABLE); // enable the USART3 receive interrupt
 8000d18:	6868      	ldr	r0, [r5, #4]
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	f240 5125 	movw	r1, #1317	; 0x525
 8000d20:	f002 fb06 	bl	8003330 <USART_ITConfig>
	USART_ITConfig(usx->USARTx, USART_IT_TXE, DISABLE);
 8000d24:	4622      	mov	r2, r4
 8000d26:	f240 7127 	movw	r1, #1831	; 0x727
 8000d2a:	6868      	ldr	r0, [r5, #4]
 8000d2c:	f002 fb00 	bl	8003330 <USART_ITConfig>

	NVIC_InitStructure.NVIC_IRQChannel = irq;
	// we want to configure the USART3 interrupts
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0; // this sets the priority group of the USART3 interrupts
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0; // this sets the subpriority inside the group
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;	// the USART3 interrupts are globally enabled
 8000d30:	2601      	movs	r6, #1
	NVIC_Init(&NVIC_InitStructure);	// the properties are passed to the NVIC_Init function which takes care of the low level stuff
 8000d32:	a807      	add	r0, sp, #28
	USART_Init(usx->USARTx, &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting

	USART_ITConfig(usx->USARTx, USART_IT_RXNE, ENABLE); // enable the USART3 receive interrupt
	USART_ITConfig(usx->USARTx, USART_IT_TXE, DISABLE);

	NVIC_InitStructure.NVIC_IRQChannel = irq;
 8000d34:	f88d b01c 	strb.w	fp, [sp, #28]
	// we want to configure the USART3 interrupts
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0; // this sets the priority group of the USART3 interrupts
 8000d38:	f88d 401d 	strb.w	r4, [sp, #29]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0; // this sets the subpriority inside the group
 8000d3c:	f88d 401e 	strb.w	r4, [sp, #30]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;	// the USART3 interrupts are globally enabled
 8000d40:	f88d 601f 	strb.w	r6, [sp, #31]
	NVIC_Init(&NVIC_InitStructure);	// the properties are passed to the NVIC_Init function which takes care of the low level stuff
 8000d44:	f000 f9e8 	bl	8001118 <NVIC_Init>
	//
	buffer_clear(usx->rxring); //&rxring[usx->usid]);
 8000d48:	68aa      	ldr	r2, [r5, #8]
	buffer_clear(usx->txring); //&txring[usx->usid]);
 8000d4a:	68eb      	ldr	r3, [r5, #12]
	// finally this enables the complete USART3 peripheral
	USART_Cmd(usx->USARTx, ENABLE);
 8000d4c:	6868      	ldr	r0, [r5, #4]

Serial Serial1, Serial2, Serial3, Serial4, Serial5, Serial6;
USARTRing rxring[6], txring[6];

void buffer_clear(USARTRing * r) {
	r->head = 0;
 8000d4e:	f8a2 4100 	strh.w	r4, [r2, #256]	; 0x100
	r->tail = 0;
 8000d52:	f8a2 4102 	strh.w	r4, [r2, #258]	; 0x102
	r->count = 0;
 8000d56:	f8a2 4104 	strh.w	r4, [r2, #260]	; 0x104

Serial Serial1, Serial2, Serial3, Serial4, Serial5, Serial6;
USARTRing rxring[6], txring[6];

void buffer_clear(USARTRing * r) {
	r->head = 0;
 8000d5a:	f8a3 4100 	strh.w	r4, [r3, #256]	; 0x100
	r->tail = 0;
 8000d5e:	f8a3 4102 	strh.w	r4, [r3, #258]	; 0x102
	r->count = 0;
 8000d62:	f8a3 4104 	strh.w	r4, [r3, #260]	; 0x104
	NVIC_Init(&NVIC_InitStructure);	// the properties are passed to the NVIC_Init function which takes care of the low level stuff
	//
	buffer_clear(usx->rxring); //&rxring[usx->usid]);
	buffer_clear(usx->txring); //&txring[usx->usid]);
	// finally this enables the complete USART3 peripheral
	USART_Cmd(usx->USARTx, ENABLE);
 8000d66:	4631      	mov	r1, r6
 8000d68:	f002 fa08 	bl	800317c <USART_Cmd>
}
 8000d6c:	b009      	add	sp, #36	; 0x24
 8000d6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		usx->usid = UART4Serial;
		usx->USARTx = UART4;
		usx->rxring = &rxring[UART4Serial];
		usx->txring = &txring[UART4Serial];
	} else if (usx == &Serial5) {
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_UART5, ENABLE);
 8000d72:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000d76:	2101      	movs	r1, #1
 8000d78:	f000 ff30 	bl	8001bdc <RCC_APB1PeriphClockCmd>
		af = GPIO_AF_UART5;
		irq = UART5_IRQn;
		usx->usid = UART5Serial;
		usx->USARTx = UART5;
 8000d7c:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
		usx->rxring = &rxring[UART5Serial];
 8000d80:	4a37      	ldr	r2, [pc, #220]	; (8000e60 <usart_begin+0x234>)
	} else if (usx == &Serial5) {
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_UART5, ENABLE);
		af = GPIO_AF_UART5;
		irq = UART5_IRQn;
		usx->usid = UART5Serial;
		usx->USARTx = UART5;
 8000d82:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000d86:	606b      	str	r3, [r5, #4]
		usx->rxring = &rxring[UART5Serial];
		usx->txring = &txring[UART5Serial];
 8000d88:	4b36      	ldr	r3, [pc, #216]	; (8000e64 <usart_begin+0x238>)
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_UART5, ENABLE);
		af = GPIO_AF_UART5;
		irq = UART5_IRQn;
		usx->usid = UART5Serial;
		usx->USARTx = UART5;
		usx->rxring = &rxring[UART5Serial];
 8000d8a:	60aa      	str	r2, [r5, #8]
		usx->txring = &txring[UART4Serial];
	} else if (usx == &Serial5) {
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_UART5, ENABLE);
		af = GPIO_AF_UART5;
		irq = UART5_IRQn;
		usx->usid = UART5Serial;
 8000d8c:	2204      	movs	r2, #4
 8000d8e:	702a      	strb	r2, [r5, #0]
		usx->USARTx = UART5;
		usx->rxring = &rxring[UART5Serial];
		usx->txring = &txring[UART5Serial];
 8000d90:	60eb      	str	r3, [r5, #12]
 8000d92:	f04f 0b35 	mov.w	fp, #53	; 0x35
		usx->USARTx = UART4;
		usx->rxring = &rxring[UART4Serial];
		usx->txring = &txring[UART4Serial];
	} else if (usx == &Serial5) {
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_UART5, ENABLE);
		af = GPIO_AF_UART5;
 8000d96:	f04f 0808 	mov.w	r8, #8
 8000d9a:	e775      	b.n	8000c88 <usart_begin+0x5c>
	//
	uint8_t af = GPIO_AF_USART1;
	IRQn_Type irq = USART1_IRQn;

	if (usx == &Serial1) {
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 8000d9c:	2010      	movs	r0, #16
 8000d9e:	2101      	movs	r1, #1
 8000da0:	f000 ff2a 	bl	8001bf8 <RCC_APB2PeriphClockCmd>
		af = GPIO_AF_USART1;
		irq = USART1_IRQn;
		usx->usid = USART1Serial;
		usx->USARTx = USART1;
 8000da4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
		usx->rxring = &rxring[USART1Serial];
 8000da8:	4a2f      	ldr	r2, [pc, #188]	; (8000e68 <usart_begin+0x23c>)
	if (usx == &Serial1) {
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
		af = GPIO_AF_USART1;
		irq = USART1_IRQn;
		usx->usid = USART1Serial;
		usx->USARTx = USART1;
 8000daa:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000dae:	606b      	str	r3, [r5, #4]
		usx->rxring = &rxring[USART1Serial];
		usx->txring = &txring[USART1Serial];
 8000db0:	4b2e      	ldr	r3, [pc, #184]	; (8000e6c <usart_begin+0x240>)
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
		af = GPIO_AF_USART1;
		irq = USART1_IRQn;
		usx->usid = USART1Serial;
		usx->USARTx = USART1;
		usx->rxring = &rxring[USART1Serial];
 8000db2:	60aa      	str	r2, [r5, #8]

	if (usx == &Serial1) {
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
		af = GPIO_AF_USART1;
		irq = USART1_IRQn;
		usx->usid = USART1Serial;
 8000db4:	2200      	movs	r2, #0
 8000db6:	702a      	strb	r2, [r5, #0]
		usx->USARTx = USART1;
		usx->rxring = &rxring[USART1Serial];
		usx->txring = &txring[USART1Serial];
 8000db8:	60eb      	str	r3, [r5, #12]
 8000dba:	f04f 0b25 	mov.w	fp, #37	; 0x25
	uint8_t af = GPIO_AF_USART1;
	IRQn_Type irq = USART1_IRQn;

	if (usx == &Serial1) {
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
		af = GPIO_AF_USART1;
 8000dbe:	f04f 0807 	mov.w	r8, #7
 8000dc2:	e761      	b.n	8000c88 <usart_begin+0x5c>
		usx->usid = USART1Serial;
		usx->USARTx = USART1;
		usx->rxring = &rxring[USART1Serial];
		usx->txring = &txring[USART1Serial];
	} else if (usx == &Serial2) {
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 8000dc4:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000dc8:	2101      	movs	r1, #1
 8000dca:	f000 ff07 	bl	8001bdc <RCC_APB1PeriphClockCmd>
		af = GPIO_AF_USART2;
		irq = USART2_IRQn;
		usx->usid = USART2Serial;
		usx->USARTx = USART2;
 8000dce:	f44f 4388 	mov.w	r3, #17408	; 0x4400
		usx->rxring = &rxring[USART2Serial];
 8000dd2:	4a27      	ldr	r2, [pc, #156]	; (8000e70 <usart_begin+0x244>)
	} else if (usx == &Serial2) {
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
		af = GPIO_AF_USART2;
		irq = USART2_IRQn;
		usx->usid = USART2Serial;
		usx->USARTx = USART2;
 8000dd4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000dd8:	606b      	str	r3, [r5, #4]
		usx->rxring = &rxring[USART2Serial];
		usx->txring = &txring[USART2Serial];
 8000dda:	4b26      	ldr	r3, [pc, #152]	; (8000e74 <usart_begin+0x248>)
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
		af = GPIO_AF_USART2;
		irq = USART2_IRQn;
		usx->usid = USART2Serial;
		usx->USARTx = USART2;
		usx->rxring = &rxring[USART2Serial];
 8000ddc:	60aa      	str	r2, [r5, #8]
		usx->txring = &txring[USART1Serial];
	} else if (usx == &Serial2) {
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
		af = GPIO_AF_USART2;
		irq = USART2_IRQn;
		usx->usid = USART2Serial;
 8000dde:	2201      	movs	r2, #1
 8000de0:	702a      	strb	r2, [r5, #0]
		usx->USARTx = USART2;
		usx->rxring = &rxring[USART2Serial];
		usx->txring = &txring[USART2Serial];
 8000de2:	60eb      	str	r3, [r5, #12]
 8000de4:	f04f 0b26 	mov.w	fp, #38	; 0x26
		usx->USARTx = USART1;
		usx->rxring = &rxring[USART1Serial];
		usx->txring = &txring[USART1Serial];
	} else if (usx == &Serial2) {
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
		af = GPIO_AF_USART2;
 8000de8:	f04f 0807 	mov.w	r8, #7
 8000dec:	e74c      	b.n	8000c88 <usart_begin+0x5c>
		usx->usid = USART2Serial;
		usx->USARTx = USART2;
		usx->rxring = &rxring[USART2Serial];
		usx->txring = &txring[USART2Serial];
	} else if (usx == &Serial3) {
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
 8000dee:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000df2:	2101      	movs	r1, #1
 8000df4:	f000 fef2 	bl	8001bdc <RCC_APB1PeriphClockCmd>
		af = GPIO_AF_USART3;
		irq = USART3_IRQn;
		usx->usid = USART3Serial;
		usx->USARTx = USART3;
 8000df8:	f44f 4390 	mov.w	r3, #18432	; 0x4800
		usx->rxring = &rxring[USART3Serial];
 8000dfc:	4a1e      	ldr	r2, [pc, #120]	; (8000e78 <usart_begin+0x24c>)
	} else if (usx == &Serial3) {
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
		af = GPIO_AF_USART3;
		irq = USART3_IRQn;
		usx->usid = USART3Serial;
		usx->USARTx = USART3;
 8000dfe:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000e02:	606b      	str	r3, [r5, #4]
		usx->rxring = &rxring[USART3Serial];
		usx->txring = &txring[USART3Serial];
 8000e04:	4b1d      	ldr	r3, [pc, #116]	; (8000e7c <usart_begin+0x250>)
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
		af = GPIO_AF_USART3;
		irq = USART3_IRQn;
		usx->usid = USART3Serial;
		usx->USARTx = USART3;
		usx->rxring = &rxring[USART3Serial];
 8000e06:	60aa      	str	r2, [r5, #8]
		usx->txring = &txring[USART2Serial];
	} else if (usx == &Serial3) {
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
		af = GPIO_AF_USART3;
		irq = USART3_IRQn;
		usx->usid = USART3Serial;
 8000e08:	2202      	movs	r2, #2
 8000e0a:	702a      	strb	r2, [r5, #0]
		usx->USARTx = USART3;
		usx->rxring = &rxring[USART3Serial];
		usx->txring = &txring[USART3Serial];
 8000e0c:	60eb      	str	r3, [r5, #12]
 8000e0e:	f04f 0b27 	mov.w	fp, #39	; 0x27
		usx->USARTx = USART2;
		usx->rxring = &rxring[USART2Serial];
		usx->txring = &txring[USART2Serial];
	} else if (usx == &Serial3) {
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
		af = GPIO_AF_USART3;
 8000e12:	f04f 0807 	mov.w	r8, #7
 8000e16:	e737      	b.n	8000c88 <usart_begin+0x5c>
		usx->usid = USART3Serial;
		usx->USARTx = USART3;
		usx->rxring = &rxring[USART3Serial];
		usx->txring = &txring[USART3Serial];
	} else if (usx == &Serial4) {
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_UART4, ENABLE);
 8000e18:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	f000 fedd 	bl	8001bdc <RCC_APB1PeriphClockCmd>
		af = GPIO_AF_UART4;
		irq = UART4_IRQn;
		usx->usid = UART4Serial;
		usx->USARTx = UART4;
 8000e22:	f44f 4398 	mov.w	r3, #19456	; 0x4c00
		usx->rxring = &rxring[UART4Serial];
 8000e26:	4a16      	ldr	r2, [pc, #88]	; (8000e80 <usart_begin+0x254>)
	} else if (usx == &Serial4) {
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_UART4, ENABLE);
		af = GPIO_AF_UART4;
		irq = UART4_IRQn;
		usx->usid = UART4Serial;
		usx->USARTx = UART4;
 8000e28:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000e2c:	606b      	str	r3, [r5, #4]
		usx->rxring = &rxring[UART4Serial];
		usx->txring = &txring[UART4Serial];
 8000e2e:	4b15      	ldr	r3, [pc, #84]	; (8000e84 <usart_begin+0x258>)
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_UART4, ENABLE);
		af = GPIO_AF_UART4;
		irq = UART4_IRQn;
		usx->usid = UART4Serial;
		usx->USARTx = UART4;
		usx->rxring = &rxring[UART4Serial];
 8000e30:	60aa      	str	r2, [r5, #8]
		usx->txring = &txring[USART3Serial];
	} else if (usx == &Serial4) {
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_UART4, ENABLE);
		af = GPIO_AF_UART4;
		irq = UART4_IRQn;
		usx->usid = UART4Serial;
 8000e32:	2203      	movs	r2, #3
 8000e34:	702a      	strb	r2, [r5, #0]
		usx->USARTx = UART4;
		usx->rxring = &rxring[UART4Serial];
		usx->txring = &txring[UART4Serial];
 8000e36:	60eb      	str	r3, [r5, #12]
 8000e38:	f04f 0b34 	mov.w	fp, #52	; 0x34
		usx->USARTx = USART3;
		usx->rxring = &rxring[USART3Serial];
		usx->txring = &txring[USART3Serial];
	} else if (usx == &Serial4) {
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_UART4, ENABLE);
		af = GPIO_AF_UART4;
 8000e3c:	f04f 0808 	mov.w	r8, #8
 8000e40:	e722      	b.n	8000c88 <usart_begin+0x5c>
 8000e42:	bf00      	nop
 8000e44:	20000fe8 	.word	0x20000fe8
 8000e48:	2000164c 	.word	0x2000164c
 8000e4c:	20000ff8 	.word	0x20000ff8
 8000e50:	2000163c 	.word	0x2000163c
 8000e54:	20000fd8 	.word	0x20000fd8
 8000e58:	20001536 	.word	0x20001536
 8000e5c:	20000ed2 	.word	0x20000ed2
 8000e60:	20001430 	.word	0x20001430
 8000e64:	20000dcc 	.word	0x20000dcc
 8000e68:	20001018 	.word	0x20001018
 8000e6c:	200009b4 	.word	0x200009b4
 8000e70:	2000111e 	.word	0x2000111e
 8000e74:	20000aba 	.word	0x20000aba
 8000e78:	20001224 	.word	0x20001224
 8000e7c:	20000bc0 	.word	0x20000bc0
 8000e80:	2000132a 	.word	0x2000132a
 8000e84:	20000cc6 	.word	0x20000cc6

08000e88 <usart_bare_write>:
	buffer_clear(usx->txring); //&txring[usx->usid]);
	// finally this enables the complete USART3 peripheral
	USART_Cmd(usx->USARTx, ENABLE);
}

void usart_bare_write(Serial * usx, const uint16_t w) {
 8000e88:	b538      	push	{r3, r4, r5, lr}
 8000e8a:	4604      	mov	r4, r0
 8000e8c:	460d      	mov	r5, r1
	while (USART_GetFlagStatus(usx->USARTx, USART_FLAG_TXE ) == RESET)
 8000e8e:	6860      	ldr	r0, [r4, #4]
 8000e90:	2180      	movs	r1, #128	; 0x80
 8000e92:	f002 fa69 	bl	8003368 <USART_GetFlagStatus>
 8000e96:	2800      	cmp	r0, #0
 8000e98:	d0f9      	beq.n	8000e8e <usart_bare_write+0x6>
		;
	USART_SendData(usx->USARTx, w);
 8000e9a:	6860      	ldr	r0, [r4, #4]
 8000e9c:	4629      	mov	r1, r5
//	while (USART_GetFlagStatus(USART3, USART_FLAG_TC ) == RESET) ;
}
 8000e9e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
}

void usart_bare_write(Serial * usx, const uint16_t w) {
	while (USART_GetFlagStatus(usx->USARTx, USART_FLAG_TXE ) == RESET)
		;
	USART_SendData(usx->USARTx, w);
 8000ea2:	f002 b99f 	b.w	80031e4 <USART_SendData>
 8000ea6:	bf00      	nop

08000ea8 <usart_write>:
//	while (USART_GetFlagStatus(USART3, USART_FLAG_TC ) == RESET) ;
}

void usart_write(Serial * usx, const uint16_t w) {
 8000ea8:	b538      	push	{r3, r4, r5, lr}
	//	uint16_t waitcount = 1000;
	if (buffer_is_full(usx->txring))
 8000eaa:	68c3      	ldr	r3, [r0, #12]
		;
	USART_SendData(usx->USARTx, w);
//	while (USART_GetFlagStatus(USART3, USART_FLAG_TC ) == RESET) ;
}

void usart_write(Serial * usx, const uint16_t w) {
 8000eac:	460d      	mov	r5, r1
uint16_t buffer_count(USARTRing * r) {
	return r->count;
}

uint8_t buffer_is_full(USARTRing * r) {
	if ((r->head == r->tail) && (r->count > 0)) {
 8000eae:	f9b3 2102 	ldrsh.w	r2, [r3, #258]	; 0x102
 8000eb2:	f9b3 1100 	ldrsh.w	r1, [r3, #256]	; 0x100
 8000eb6:	4291      	cmp	r1, r2
		;
	USART_SendData(usx->USARTx, w);
//	while (USART_GetFlagStatus(USART3, USART_FLAG_TC ) == RESET) ;
}

void usart_write(Serial * usx, const uint16_t w) {
 8000eb8:	4604      	mov	r4, r0
uint16_t buffer_count(USARTRing * r) {
	return r->count;
}

uint8_t buffer_is_full(USARTRing * r) {
	if ((r->head == r->tail) && (r->count > 0)) {
 8000eba:	d011      	beq.n	8000ee0 <usart_write+0x38>

void usart_write(Serial * usx, const uint16_t w) {
	//	uint16_t waitcount = 1000;
	if (buffer_is_full(usx->txring))
		delay_us(833);
	USART_ITConfig(usx->USARTx, USART_IT_TXE, DISABLE);
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	6860      	ldr	r0, [r4, #4]
 8000ec0:	f240 7127 	movw	r1, #1831	; 0x727
 8000ec4:	f002 fa34 	bl	8003330 <USART_ITConfig>
	buffer_enque(usx->txring, w); //&txring[usx->usid], w);
 8000ec8:	4629      	mov	r1, r5
 8000eca:	68e0      	ldr	r0, [r4, #12]
 8000ecc:	f7ff fe62 	bl	8000b94 <buffer_enque>
	USART_ITConfig(usx->USARTx, USART_IT_TXE, ENABLE);
 8000ed0:	6860      	ldr	r0, [r4, #4]
 8000ed2:	f240 7127 	movw	r1, #1831	; 0x727
 8000ed6:	2201      	movs	r2, #1
}
 8000ed8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	//	uint16_t waitcount = 1000;
	if (buffer_is_full(usx->txring))
		delay_us(833);
	USART_ITConfig(usx->USARTx, USART_IT_TXE, DISABLE);
	buffer_enque(usx->txring, w); //&txring[usx->usid], w);
	USART_ITConfig(usx->USARTx, USART_IT_TXE, ENABLE);
 8000edc:	f002 ba28 	b.w	8003330 <USART_ITConfig>
uint16_t buffer_count(USARTRing * r) {
	return r->count;
}

uint8_t buffer_is_full(USARTRing * r) {
	if ((r->head == r->tail) && (r->count > 0)) {
 8000ee0:	f8b3 3104 	ldrh.w	r3, [r3, #260]	; 0x104
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d0e9      	beq.n	8000ebc <usart_write+0x14>
}

void usart_write(Serial * usx, const uint16_t w) {
	//	uint16_t waitcount = 1000;
	if (buffer_is_full(usx->txring))
		delay_us(833);
 8000ee8:	f240 3041 	movw	r0, #833	; 0x341
 8000eec:	f7ff f9b6 	bl	800025c <delay_us>
 8000ef0:	e7e4      	b.n	8000ebc <usart_write+0x14>
 8000ef2:	bf00      	nop

08000ef4 <usart_print>:
	USART_ITConfig(usx->USARTx, USART_IT_TXE, DISABLE);
	buffer_enque(usx->txring, w); //&txring[usx->usid], w);
	USART_ITConfig(usx->USARTx, USART_IT_TXE, ENABLE);
}

void usart_print(Serial * usx, const char * s) {
 8000ef4:	b538      	push	{r3, r4, r5, lr}
 8000ef6:	460c      	mov	r4, r1
	while (*s)
 8000ef8:	7809      	ldrb	r1, [r1, #0]
	USART_ITConfig(usx->USARTx, USART_IT_TXE, DISABLE);
	buffer_enque(usx->txring, w); //&txring[usx->usid], w);
	USART_ITConfig(usx->USARTx, USART_IT_TXE, ENABLE);
}

void usart_print(Serial * usx, const char * s) {
 8000efa:	4605      	mov	r5, r0
	while (*s)
 8000efc:	b131      	cbz	r1, 8000f0c <usart_print+0x18>
		usart_write(usx, (uint16_t) *s++);
 8000efe:	4628      	mov	r0, r5
 8000f00:	f7ff ffd2 	bl	8000ea8 <usart_write>
	buffer_enque(usx->txring, w); //&txring[usx->usid], w);
	USART_ITConfig(usx->USARTx, USART_IT_TXE, ENABLE);
}

void usart_print(Serial * usx, const char * s) {
	while (*s)
 8000f04:	f814 1f01 	ldrb.w	r1, [r4, #1]!
 8000f08:	2900      	cmp	r1, #0
 8000f0a:	d1f8      	bne.n	8000efe <usart_print+0xa>
 8000f0c:	bd38      	pop	{r3, r4, r5, pc}
 8000f0e:	bf00      	nop

08000f10 <usart_bare_read>:
		usart_write(usx, (uint16_t) *s++);
}

uint16_t usart_bare_read(USART_TypeDef * USARTx /*usartx[usx]*/) {
	return USART_ReceiveData(USARTx);
 8000f10:	f002 b96c 	b.w	80031ec <USART_ReceiveData>

08000f14 <usart_read>:
}

uint16_t usart_read(Serial * usx) {
 8000f14:	b508      	push	{r3, lr}
	uint16_t w = buffer_deque(usx->rxring); //&rxring[usx->usid]);
 8000f16:	6880      	ldr	r0, [r0, #8]
 8000f18:	f7ff fe60 	bl	8000bdc <buffer_deque>
	if (w == 0xffff)
 8000f1c:	f64f 73ff 	movw	r3, #65535	; 0xffff
		return 0; // buffer is empty
	return w;
}
 8000f20:	4298      	cmp	r0, r3
 8000f22:	bf08      	it	eq
 8000f24:	2000      	moveq	r0, #0
 8000f26:	bd08      	pop	{r3, pc}

08000f28 <usart_flush>:

void usart_flush(Serial * usx) {
	while (buffer_count(usx->txring) > 0) {
 8000f28:	68c3      	ldr	r3, [r0, #12]
 8000f2a:	f8b3 3104 	ldrh.w	r3, [r3, #260]	; 0x104
 8000f2e:	b903      	cbnz	r3, 8000f32 <usart_flush+0xa>
 8000f30:	4770      	bx	lr
 8000f32:	e7fe      	b.n	8000f32 <usart_flush+0xa>

08000f34 <usart_peek>:
}

uint16_t usart_peek(Serial * usx) {
//	if ( buffer_count(&(usx->rxring)) == 0 )
//		return 0xffff;
	return buffer_peek(usx->rxring); //	rxring[usx->usid].buf[rxring[usx->usid].tail];
 8000f34:	6883      	ldr	r3, [r0, #8]
	r->tail %= USART_BUFFER_SIZE;
	return w;
}

uint16_t buffer_peek(USARTRing * r) {
	if (buffer_count(r) == 0)
 8000f36:	f8b3 2104 	ldrh.w	r2, [r3, #260]	; 0x104
 8000f3a:	b912      	cbnz	r2, 8000f42 <usart_peek+0xe>
		return 0xffff;
 8000f3c:	f64f 70ff 	movw	r0, #65535	; 0xffff

uint16_t usart_peek(Serial * usx) {
//	if ( buffer_count(&(usx->rxring)) == 0 )
//		return 0xffff;
	return buffer_peek(usx->rxring); //	rxring[usx->usid].buf[rxring[usx->usid].tail];
}
 8000f40:	4770      	bx	lr
}

uint16_t buffer_peek(USARTRing * r) {
	if (buffer_count(r) == 0)
		return 0xffff;
	return r->buf[r->tail];
 8000f42:	f9b3 2102 	ldrsh.w	r2, [r3, #258]	; 0x102
 8000f46:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8000f4a:	4770      	bx	lr

08000f4c <usart_available>:
	r->tail = 0;
	r->count = 0;
}

uint16_t buffer_count(USARTRing * r) {
	return r->count;
 8000f4c:	6883      	ldr	r3, [r0, #8]
}

uint16_t usart_available(Serial * usx) {
	return buffer_count(usx->rxring);
	//return buffer_count(&rxring[usx->usid]);
}
 8000f4e:	f8b3 0104 	ldrh.w	r0, [r3, #260]	; 0x104
 8000f52:	4770      	bx	lr

08000f54 <USART1_IRQHandler>:

// this is the interrupt request handler (IRQ) for ALL USART3 interrupts

void USART1_IRQHandler(void) {
	if (USART_GetITStatus(USART1, USART_IT_RXNE )) {
 8000f54:	f44f 5080 	mov.w	r0, #4096	; 0x1000
	//return buffer_count(&rxring[usx->usid]);
}

// this is the interrupt request handler (IRQ) for ALL USART3 interrupts

void USART1_IRQHandler(void) {
 8000f58:	b510      	push	{r4, lr}
	if (USART_GetITStatus(USART1, USART_IT_RXNE )) {
 8000f5a:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000f5e:	f240 5125 	movw	r1, #1317	; 0x525
 8000f62:	f002 fa0b 	bl	800337c <USART_GetITStatus>
 8000f66:	2800      	cmp	r0, #0
 8000f68:	d12d      	bne.n	8000fc6 <USART1_IRQHandler+0x72>
		buffer_enque(Serial1.rxring,
		//&rxring[USART1Serial],
				USART_ReceiveData(USART1 ));
	}

	if (USART_GetITStatus(USART1, USART_IT_TXE )) {
 8000f6a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000f6e:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000f72:	f240 7127 	movw	r1, #1831	; 0x727
 8000f76:	f002 fa01 	bl	800337c <USART_GetITStatus>
 8000f7a:	2800      	cmp	r0, #0
 8000f7c:	d022      	beq.n	8000fc4 <USART1_IRQHandler+0x70>
		if (Serial1.rxring->count
 8000f7e:	4b18      	ldr	r3, [pc, #96]	; (8000fe0 <USART1_IRQHandler+0x8c>)
 8000f80:	689a      	ldr	r2, [r3, #8]
 8000f82:	f8b2 2104 	ldrh.w	r2, [r2, #260]	; 0x104
 8000f86:	b15a      	cbz	r2, 8000fa0 <USART1_IRQHandler+0x4c>
		//txring[USART1Serial].count
				== 0) {
			USART_ITConfig(USART1, USART_IT_TXE, (FunctionalState) DISABLE);
			USART_ClearITPendingBit(USART1, USART_IT_TXE );
		} else {
			USART_SendData(USART1, buffer_deque(Serial1.txring)); // &txring[USART1Serial]) );
 8000f88:	68d8      	ldr	r0, [r3, #12]
 8000f8a:	f7ff fe27 	bl	8000bdc <buffer_deque>
 8000f8e:	4601      	mov	r1, r0
 8000f90:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000f94:	f2c4 0001 	movt	r0, #16385	; 0x4001
		}
	}
}
 8000f98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		//txring[USART1Serial].count
				== 0) {
			USART_ITConfig(USART1, USART_IT_TXE, (FunctionalState) DISABLE);
			USART_ClearITPendingBit(USART1, USART_IT_TXE );
		} else {
			USART_SendData(USART1, buffer_deque(Serial1.txring)); // &txring[USART1Serial]) );
 8000f9c:	f002 b922 	b.w	80031e4 <USART_SendData>

	if (USART_GetITStatus(USART1, USART_IT_TXE )) {
		if (Serial1.rxring->count
		//txring[USART1Serial].count
				== 0) {
			USART_ITConfig(USART1, USART_IT_TXE, (FunctionalState) DISABLE);
 8000fa0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000fa4:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000fa8:	f240 7127 	movw	r1, #1831	; 0x727
 8000fac:	f002 f9c0 	bl	8003330 <USART_ITConfig>
			USART_ClearITPendingBit(USART1, USART_IT_TXE );
 8000fb0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000fb4:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000fb8:	f240 7127 	movw	r1, #1831	; 0x727
		} else {
			USART_SendData(USART1, buffer_deque(Serial1.txring)); // &txring[USART1Serial]) );
		}
	}
}
 8000fbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if (USART_GetITStatus(USART1, USART_IT_TXE )) {
		if (Serial1.rxring->count
		//txring[USART1Serial].count
				== 0) {
			USART_ITConfig(USART1, USART_IT_TXE, (FunctionalState) DISABLE);
			USART_ClearITPendingBit(USART1, USART_IT_TXE );
 8000fc0:	f002 ba00 	b.w	80033c4 <USART_ClearITPendingBit>
 8000fc4:	bd10      	pop	{r4, pc}

// this is the interrupt request handler (IRQ) for ALL USART3 interrupts

void USART1_IRQHandler(void) {
	if (USART_GetITStatus(USART1, USART_IT_RXNE )) {
		buffer_enque(Serial1.rxring,
 8000fc6:	4b06      	ldr	r3, [pc, #24]	; (8000fe0 <USART1_IRQHandler+0x8c>)
 8000fc8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000fcc:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000fd0:	689c      	ldr	r4, [r3, #8]
 8000fd2:	f002 f90b 	bl	80031ec <USART_ReceiveData>
 8000fd6:	4601      	mov	r1, r0
 8000fd8:	4620      	mov	r0, r4
 8000fda:	f7ff fddb 	bl	8000b94 <buffer_enque>
 8000fde:	e7c4      	b.n	8000f6a <USART1_IRQHandler+0x16>
 8000fe0:	20000fe8 	.word	0x20000fe8

08000fe4 <USART2_IRQHandler>:
		}
	}
}

void USART2_IRQHandler(void) {
	if (USART_GetITStatus(USART2, USART_IT_RXNE )) {
 8000fe4:	f44f 4088 	mov.w	r0, #17408	; 0x4400
			USART_SendData(USART1, buffer_deque(Serial1.txring)); // &txring[USART1Serial]) );
		}
	}
}

void USART2_IRQHandler(void) {
 8000fe8:	b510      	push	{r4, lr}
	if (USART_GetITStatus(USART2, USART_IT_RXNE )) {
 8000fea:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000fee:	f240 5125 	movw	r1, #1317	; 0x525
 8000ff2:	f002 f9c3 	bl	800337c <USART_GetITStatus>
 8000ff6:	2800      	cmp	r0, #0
 8000ff8:	d12c      	bne.n	8001054 <USART2_IRQHandler+0x70>
		buffer_enque(Serial2.rxring //&rxring[USART2Serial]/
				, USART_ReceiveData(USART2 ));
	}
	if (USART_GetITStatus(USART2, USART_IT_TXE )) {
 8000ffa:	f44f 4088 	mov.w	r0, #17408	; 0x4400
 8000ffe:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8001002:	f240 7127 	movw	r1, #1831	; 0x727
 8001006:	f002 f9b9 	bl	800337c <USART_GetITStatus>
 800100a:	2800      	cmp	r0, #0
 800100c:	d021      	beq.n	8001052 <USART2_IRQHandler+0x6e>
		if (Serial2.txring->count //txring[USART2Serial].count
 800100e:	4b18      	ldr	r3, [pc, #96]	; (8001070 <USART2_IRQHandler+0x8c>)
 8001010:	68d8      	ldr	r0, [r3, #12]
 8001012:	f8b0 2104 	ldrh.w	r2, [r0, #260]	; 0x104
 8001016:	b152      	cbz	r2, 800102e <USART2_IRQHandler+0x4a>
		== 0) {
			USART_ITConfig(USART2, USART_IT_TXE, (FunctionalState) DISABLE);
			USART_ClearITPendingBit(USART2, USART_IT_TXE );
		} else {
			USART_SendData(USART2, buffer_deque(Serial2.txring)); //&txring[USART2Serial]));
 8001018:	f7ff fde0 	bl	8000bdc <buffer_deque>
 800101c:	4601      	mov	r1, r0
 800101e:	f44f 4088 	mov.w	r0, #17408	; 0x4400
 8001022:	f2c4 0000 	movt	r0, #16384	; 0x4000
		}
	}
}
 8001026:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if (Serial2.txring->count //txring[USART2Serial].count
		== 0) {
			USART_ITConfig(USART2, USART_IT_TXE, (FunctionalState) DISABLE);
			USART_ClearITPendingBit(USART2, USART_IT_TXE );
		} else {
			USART_SendData(USART2, buffer_deque(Serial2.txring)); //&txring[USART2Serial]));
 800102a:	f002 b8db 	b.w	80031e4 <USART_SendData>
				, USART_ReceiveData(USART2 ));
	}
	if (USART_GetITStatus(USART2, USART_IT_TXE )) {
		if (Serial2.txring->count //txring[USART2Serial].count
		== 0) {
			USART_ITConfig(USART2, USART_IT_TXE, (FunctionalState) DISABLE);
 800102e:	f44f 4088 	mov.w	r0, #17408	; 0x4400
 8001032:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8001036:	f240 7127 	movw	r1, #1831	; 0x727
 800103a:	f002 f979 	bl	8003330 <USART_ITConfig>
			USART_ClearITPendingBit(USART2, USART_IT_TXE );
 800103e:	f44f 4088 	mov.w	r0, #17408	; 0x4400
 8001042:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8001046:	f240 7127 	movw	r1, #1831	; 0x727
		} else {
			USART_SendData(USART2, buffer_deque(Serial2.txring)); //&txring[USART2Serial]));
		}
	}
}
 800104a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	}
	if (USART_GetITStatus(USART2, USART_IT_TXE )) {
		if (Serial2.txring->count //txring[USART2Serial].count
		== 0) {
			USART_ITConfig(USART2, USART_IT_TXE, (FunctionalState) DISABLE);
			USART_ClearITPendingBit(USART2, USART_IT_TXE );
 800104e:	f002 b9b9 	b.w	80033c4 <USART_ClearITPendingBit>
 8001052:	bd10      	pop	{r4, pc}
	}
}

void USART2_IRQHandler(void) {
	if (USART_GetITStatus(USART2, USART_IT_RXNE )) {
		buffer_enque(Serial2.rxring //&rxring[USART2Serial]/
 8001054:	4b06      	ldr	r3, [pc, #24]	; (8001070 <USART2_IRQHandler+0x8c>)
 8001056:	f44f 4088 	mov.w	r0, #17408	; 0x4400
 800105a:	f2c4 0000 	movt	r0, #16384	; 0x4000
 800105e:	689c      	ldr	r4, [r3, #8]
 8001060:	f002 f8c4 	bl	80031ec <USART_ReceiveData>
 8001064:	4601      	mov	r1, r0
 8001066:	4620      	mov	r0, r4
 8001068:	f7ff fd94 	bl	8000b94 <buffer_enque>
 800106c:	e7c5      	b.n	8000ffa <USART2_IRQHandler+0x16>
 800106e:	bf00      	nop
 8001070:	2000164c 	.word	0x2000164c

08001074 <USART3_IRQHandler>:
		}
	}
}

void USART3_IRQHandler(void) {
	if (USART_GetITStatus(USART3, USART_IT_RXNE )) {
 8001074:	f44f 4090 	mov.w	r0, #18432	; 0x4800
			USART_SendData(USART2, buffer_deque(Serial2.txring)); //&txring[USART2Serial]));
		}
	}
}

void USART3_IRQHandler(void) {
 8001078:	b510      	push	{r4, lr}
	if (USART_GetITStatus(USART3, USART_IT_RXNE )) {
 800107a:	f2c4 0000 	movt	r0, #16384	; 0x4000
 800107e:	f240 5125 	movw	r1, #1317	; 0x525
 8001082:	f002 f97b 	bl	800337c <USART_GetITStatus>
 8001086:	2800      	cmp	r0, #0
 8001088:	d12c      	bne.n	80010e4 <USART3_IRQHandler+0x70>
		buffer_enque(Serial3.rxring /*&rxring[USART3Serial]*/,
				USART_ReceiveData(USART3 ));
	}

	if (USART_GetITStatus(USART3, USART_IT_TXE )) {
 800108a:	f44f 4090 	mov.w	r0, #18432	; 0x4800
 800108e:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8001092:	f240 7127 	movw	r1, #1831	; 0x727
 8001096:	f002 f971 	bl	800337c <USART_GetITStatus>
 800109a:	2800      	cmp	r0, #0
 800109c:	d021      	beq.n	80010e2 <USART3_IRQHandler+0x6e>
		if (Serial3.txring->count/*txring[USART3Serial].count*/== 0) {
 800109e:	4b18      	ldr	r3, [pc, #96]	; (8001100 <USART3_IRQHandler+0x8c>)
 80010a0:	68d8      	ldr	r0, [r3, #12]
 80010a2:	f8b0 2104 	ldrh.w	r2, [r0, #260]	; 0x104
 80010a6:	b152      	cbz	r2, 80010be <USART3_IRQHandler+0x4a>
			USART_ITConfig(USART3, USART_IT_TXE, (FunctionalState) DISABLE);
			USART_ClearITPendingBit(USART3, USART_IT_TXE );
		} else {
			USART_SendData(USART3,
 80010a8:	f7ff fd98 	bl	8000bdc <buffer_deque>
 80010ac:	4601      	mov	r1, r0
 80010ae:	f44f 4090 	mov.w	r0, #18432	; 0x4800
 80010b2:	f2c4 0000 	movt	r0, #16384	; 0x4000
					buffer_deque(Serial3.txring /*&txring[USART3Serial]*/));
		}
	}
}
 80010b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if (USART_GetITStatus(USART3, USART_IT_TXE )) {
		if (Serial3.txring->count/*txring[USART3Serial].count*/== 0) {
			USART_ITConfig(USART3, USART_IT_TXE, (FunctionalState) DISABLE);
			USART_ClearITPendingBit(USART3, USART_IT_TXE );
		} else {
			USART_SendData(USART3,
 80010ba:	f002 b893 	b.w	80031e4 <USART_SendData>
				USART_ReceiveData(USART3 ));
	}

	if (USART_GetITStatus(USART3, USART_IT_TXE )) {
		if (Serial3.txring->count/*txring[USART3Serial].count*/== 0) {
			USART_ITConfig(USART3, USART_IT_TXE, (FunctionalState) DISABLE);
 80010be:	f44f 4090 	mov.w	r0, #18432	; 0x4800
 80010c2:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80010c6:	f240 7127 	movw	r1, #1831	; 0x727
 80010ca:	f002 f931 	bl	8003330 <USART_ITConfig>
			USART_ClearITPendingBit(USART3, USART_IT_TXE );
 80010ce:	f44f 4090 	mov.w	r0, #18432	; 0x4800
 80010d2:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80010d6:	f240 7127 	movw	r1, #1831	; 0x727
		} else {
			USART_SendData(USART3,
					buffer_deque(Serial3.txring /*&txring[USART3Serial]*/));
		}
	}
}
 80010da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	}

	if (USART_GetITStatus(USART3, USART_IT_TXE )) {
		if (Serial3.txring->count/*txring[USART3Serial].count*/== 0) {
			USART_ITConfig(USART3, USART_IT_TXE, (FunctionalState) DISABLE);
			USART_ClearITPendingBit(USART3, USART_IT_TXE );
 80010de:	f002 b971 	b.w	80033c4 <USART_ClearITPendingBit>
 80010e2:	bd10      	pop	{r4, pc}
	}
}

void USART3_IRQHandler(void) {
	if (USART_GetITStatus(USART3, USART_IT_RXNE )) {
		buffer_enque(Serial3.rxring /*&rxring[USART3Serial]*/,
 80010e4:	4b06      	ldr	r3, [pc, #24]	; (8001100 <USART3_IRQHandler+0x8c>)
 80010e6:	f44f 4090 	mov.w	r0, #18432	; 0x4800
 80010ea:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80010ee:	689c      	ldr	r4, [r3, #8]
 80010f0:	f002 f87c 	bl	80031ec <USART_ReceiveData>
 80010f4:	4601      	mov	r1, r0
 80010f6:	4620      	mov	r0, r4
 80010f8:	f7ff fd4c 	bl	8000b94 <buffer_enque>
 80010fc:	e7c5      	b.n	800108a <USART3_IRQHandler+0x16>
 80010fe:	bf00      	nop
 8001100:	20000ff8 	.word	0x20000ff8

08001104 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8001104:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8001108:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 800110c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001110:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 8001114:	60d8      	str	r0, [r3, #12]
}
 8001116:	4770      	bx	lr

08001118 <NVIC_Init>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8001118:	78c3      	ldrb	r3, [r0, #3]
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 800111a:	b430      	push	{r4, r5}
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 800111c:	b97b      	cbnz	r3, 800113e <NVIC_Init+0x26>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800111e:	7802      	ldrb	r2, [r0, #0]
 8001120:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8001124:	0951      	lsrs	r1, r2, #5
 8001126:	f2ce 0300 	movt	r3, #57344	; 0xe000
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800112a:	f002 021f 	and.w	r2, r2, #31
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800112e:	3120      	adds	r1, #32
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8001130:	2001      	movs	r0, #1
 8001132:	fa10 f202 	lsls.w	r2, r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001136:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800113a:	bc30      	pop	{r4, r5}
 800113c:	4770      	bx	lr
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 800113e:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8001142:	f2ce 0300 	movt	r3, #57344	; 0xe000
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8001146:	7845      	ldrb	r5, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8001148:	68da      	ldr	r2, [r3, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 800114a:	7884      	ldrb	r4, [r0, #2]
        
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800114c:	7803      	ldrb	r3, [r0, #0]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 800114e:	43d2      	mvns	r2, r2
 8001150:	f3c2 2202 	ubfx	r2, r2, #8, #3
    tmppre = (0x4 - tmppriority);
 8001154:	f1c2 0104 	rsb	r1, r2, #4
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8001158:	b2c9      	uxtb	r1, r1
 800115a:	fa15 f101 	lsls.w	r1, r5, r1
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
 800115e:	250f      	movs	r5, #15
 8001160:	fa55 f202 	asrs.w	r2, r5, r2

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8001164:	b2c9      	uxtb	r1, r1
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8001166:	4022      	ands	r2, r4
 8001168:	430a      	orrs	r2, r1
        
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800116a:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 800116e:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
        
    tmppriority = tmppriority << 0x04;
 8001172:	0112      	lsls	r2, r2, #4
 8001174:	b2d2      	uxtb	r2, r2
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8001176:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800117a:	7802      	ldrb	r2, [r0, #0]
    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
        
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800117c:	f44f 4361 	mov.w	r3, #57600	; 0xe100
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001180:	0951      	lsrs	r1, r2, #5
    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
        
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8001182:	f2ce 0300 	movt	r3, #57344	; 0xe000
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8001186:	f002 021f 	and.w	r2, r2, #31
 800118a:	2001      	movs	r0, #1
 800118c:	fa10 f202 	lsls.w	r2, r0, r2
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001190:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 8001194:	e7d1      	b.n	800113a <NVIC_Init+0x22>
 8001196:	bf00      	nop

08001198 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 8001198:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 800119c:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80011a0:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 80011a4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80011a8:	4301      	orrs	r1, r0
 80011aa:	6099      	str	r1, [r3, #8]
}
 80011ac:	4770      	bx	lr
 80011ae:	bf00      	nop

080011b0 <NVIC_SystemLPConfig>:
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
  {
    SCB->SCR |= LowPowerMode;
 80011b0:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80011b4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80011b8:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 80011ba:	b919      	cbnz	r1, 80011c4 <NVIC_SystemLPConfig+0x14>
  {
    SCB->SCR |= LowPowerMode;
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
 80011bc:	ea22 0000 	bic.w	r0, r2, r0
 80011c0:	6118      	str	r0, [r3, #16]
 80011c2:	4770      	bx	lr
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
  {
    SCB->SCR |= LowPowerMode;
 80011c4:	4310      	orrs	r0, r2
 80011c6:	6118      	str	r0, [r3, #16]
 80011c8:	4770      	bx	lr
 80011ca:	bf00      	nop

080011cc <SysTick_CLKSourceConfig>:
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 80011cc:	f24e 0310 	movw	r3, #57360	; 0xe010
 80011d0:	f2ce 0300 	movt	r3, #57344	; 0xe000
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 80011d4:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	bf0c      	ite	eq
 80011da:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 80011de:	f022 0204 	bicne.w	r2, r2, #4
 80011e2:	601a      	str	r2, [r3, #0]
 80011e4:	4770      	bx	lr
 80011e6:	bf00      	nop

080011e8 <GPIO_DeInit>:
  * @note   By default, The GPIO pins are configured in input floating mode (except JTAG pins).
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral.
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 80011e8:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
 80011ea:	2300      	movs	r3, #0
 80011ec:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80011f0:	4298      	cmp	r0, r3
 80011f2:	d03c      	beq.n	800126e <GPIO_DeInit+0x86>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
  }
  else if (GPIOx == GPIOB)
 80011f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011f8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80011fc:	4298      	cmp	r0, r3
 80011fe:	d040      	beq.n	8001282 <GPIO_DeInit+0x9a>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
  }
  else if (GPIOx == GPIOC)
 8001200:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001204:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001208:	4298      	cmp	r0, r3
 800120a:	d044      	beq.n	8001296 <GPIO_DeInit+0xae>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
  }
  else if (GPIOx == GPIOD)
 800120c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001210:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001214:	4298      	cmp	r0, r3
 8001216:	d048      	beq.n	80012aa <GPIO_DeInit+0xc2>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
  }
  else if (GPIOx == GPIOE)
 8001218:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800121c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001220:	4298      	cmp	r0, r3
 8001222:	d04c      	beq.n	80012be <GPIO_DeInit+0xd6>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
  }
  else if (GPIOx == GPIOF)
 8001224:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001228:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800122c:	4298      	cmp	r0, r3
 800122e:	d050      	beq.n	80012d2 <GPIO_DeInit+0xea>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
  }
  else if (GPIOx == GPIOG)
 8001230:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001234:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001238:	4298      	cmp	r0, r3
 800123a:	d054      	beq.n	80012e6 <GPIO_DeInit+0xfe>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
  }
  else if (GPIOx == GPIOH)
 800123c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001240:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001244:	4298      	cmp	r0, r3
 8001246:	d058      	beq.n	80012fa <GPIO_DeInit+0x112>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
  }
  else
  {
    if (GPIOx == GPIOI)
 8001248:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800124c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001250:	4298      	cmp	r0, r3
 8001252:	d000      	beq.n	8001256 <GPIO_DeInit+0x6e>
 8001254:	bd08      	pop	{r3, pc}
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
 8001256:	2101      	movs	r1, #1
 8001258:	f44f 7080 	mov.w	r0, #256	; 0x100
 800125c:	f000 fcda 	bl	8001c14 <RCC_AHB1PeriphResetCmd>
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
 8001260:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001264:	2100      	movs	r1, #0
    }
  }
}
 8001266:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  {
    if (GPIOx == GPIOI)
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
 800126a:	f000 bcd3 	b.w	8001c14 <RCC_AHB1PeriphResetCmd>
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 800126e:	2001      	movs	r0, #1
 8001270:	4601      	mov	r1, r0
 8001272:	f000 fccf 	bl	8001c14 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
 8001276:	2001      	movs	r0, #1
 8001278:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
    }
  }
}
 800127a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
 800127e:	f000 bcc9 	b.w	8001c14 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOB)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8001282:	2002      	movs	r0, #2
 8001284:	2101      	movs	r1, #1
 8001286:	f000 fcc5 	bl	8001c14 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
 800128a:	2002      	movs	r0, #2
 800128c:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
    }
  }
}
 800128e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
  }
  else if (GPIOx == GPIOB)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
 8001292:	f000 bcbf 	b.w	8001c14 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOC)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8001296:	2004      	movs	r0, #4
 8001298:	2101      	movs	r1, #1
 800129a:	f000 fcbb 	bl	8001c14 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
 800129e:	2004      	movs	r0, #4
 80012a0:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
    }
  }
}
 80012a2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
  }
  else if (GPIOx == GPIOC)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
 80012a6:	f000 bcb5 	b.w	8001c14 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOD)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 80012aa:	2008      	movs	r0, #8
 80012ac:	2101      	movs	r1, #1
 80012ae:	f000 fcb1 	bl	8001c14 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
 80012b2:	2008      	movs	r0, #8
 80012b4:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
    }
  }
}
 80012b6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
  }
  else if (GPIOx == GPIOD)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
 80012ba:	f000 bcab 	b.w	8001c14 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOE)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 80012be:	2010      	movs	r0, #16
 80012c0:	2101      	movs	r1, #1
 80012c2:	f000 fca7 	bl	8001c14 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
 80012c6:	2010      	movs	r0, #16
 80012c8:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
    }
  }
}
 80012ca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
  }
  else if (GPIOx == GPIOE)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
 80012ce:	f000 bca1 	b.w	8001c14 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOF)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
 80012d2:	2020      	movs	r0, #32
 80012d4:	2101      	movs	r1, #1
 80012d6:	f000 fc9d 	bl	8001c14 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
 80012da:	2020      	movs	r0, #32
 80012dc:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
    }
  }
}
 80012de:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
  }
  else if (GPIOx == GPIOF)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
 80012e2:	f000 bc97 	b.w	8001c14 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOG)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
 80012e6:	2040      	movs	r0, #64	; 0x40
 80012e8:	2101      	movs	r1, #1
 80012ea:	f000 fc93 	bl	8001c14 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
 80012ee:	2040      	movs	r0, #64	; 0x40
 80012f0:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
    }
  }
}
 80012f2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
  }
  else if (GPIOx == GPIOG)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
 80012f6:	f000 bc8d 	b.w	8001c14 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOH)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
 80012fa:	2080      	movs	r0, #128	; 0x80
 80012fc:	2101      	movs	r1, #1
 80012fe:	f000 fc89 	bl	8001c14 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
 8001302:	2080      	movs	r0, #128	; 0x80
 8001304:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
    }
  }
}
 8001306:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
  }
  else if (GPIOx == GPIOH)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
 800130a:	f000 bc83 	b.w	8001c14 <RCC_AHB1PeriphResetCmd>
 800130e:	bf00      	nop

08001310 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8001310:	2300      	movs	r3, #0
 8001312:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8001316:	680a      	ldr	r2, [r1, #0]
 8001318:	461c      	mov	r4, r3
  {
    pos = ((uint32_t)0x01) << pinpos;
 800131a:	2701      	movs	r7, #1
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800131c:	f04f 0803 	mov.w	r8, #3
 8001320:	e003      	b.n	800132a <GPIO_Init+0x1a>
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8001322:	3401      	adds	r4, #1
 8001324:	3302      	adds	r3, #2
 8001326:	2c10      	cmp	r4, #16
 8001328:	d02b      	beq.n	8001382 <GPIO_Init+0x72>
  {
    pos = ((uint32_t)0x01) << pinpos;
 800132a:	fa17 f504 	lsls.w	r5, r7, r4
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800132e:	ea05 0602 	and.w	r6, r5, r2

    if (currentpin == pos)
 8001332:	42ae      	cmp	r6, r5
 8001334:	d1f5      	bne.n	8001322 <GPIO_Init+0x12>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8001336:	f8d0 9000 	ldr.w	r9, [r0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800133a:	f891 c004 	ldrb.w	ip, [r1, #4]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800133e:	fa08 f503 	lsl.w	r5, r8, r3
 8001342:	43ed      	mvns	r5, r5
 8001344:	ea05 0909 	and.w	r9, r5, r9
 8001348:	f8c0 9000 	str.w	r9, [r0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800134c:	f8d0 9000 	ldr.w	r9, [r0]
 8001350:	fa0c fa03 	lsl.w	sl, ip, r3

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8001354:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8001358:	ea4a 0909 	orr.w	r9, sl, r9

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800135c:	f1bc 0f01 	cmp.w	ip, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8001360:	f8c0 9000 	str.w	r9, [r0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8001364:	d910      	bls.n	8001388 <GPIO_Init+0x78>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8001366:	68c6      	ldr	r6, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001368:	f891 c007 	ldrb.w	ip, [r1, #7]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 800136c:	4035      	ands	r5, r6
 800136e:	60c5      	str	r5, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001370:	68c6      	ldr	r6, [r0, #12]
 8001372:	fa0c f503 	lsl.w	r5, ip, r3
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8001376:	3401      	adds	r4, #1
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001378:	4335      	orrs	r5, r6
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800137a:	3302      	adds	r3, #2
 800137c:	2c10      	cmp	r4, #16
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800137e:	60c5      	str	r5, [r0, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8001380:	d1d3      	bne.n	800132a <GPIO_Init+0x1a>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8001382:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
 8001386:	4770      	bx	lr
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8001388:	f8d0 a008 	ldr.w	sl, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800138c:	f891 9005 	ldrb.w	r9, [r1, #5]
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8001390:	f891 c006 	ldrb.w	ip, [r1, #6]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8001394:	ea05 0a0a 	and.w	sl, r5, sl
 8001398:	f8c0 a008 	str.w	sl, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800139c:	f8d0 a008 	ldr.w	sl, [r0, #8]
 80013a0:	fa09 f903 	lsl.w	r9, r9, r3
 80013a4:	ea49 090a 	orr.w	r9, r9, sl
 80013a8:	f8c0 9008 	str.w	r9, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80013ac:	f8d0 9004 	ldr.w	r9, [r0, #4]
 80013b0:	ea29 0606 	bic.w	r6, r9, r6
 80013b4:	6046      	str	r6, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80013b6:	6846      	ldr	r6, [r0, #4]
 80013b8:	fa0c fc04 	lsl.w	ip, ip, r4
 80013bc:	fa1f fc8c 	uxth.w	ip, ip
 80013c0:	ea4c 0606 	orr.w	r6, ip, r6
 80013c4:	6046      	str	r6, [r0, #4]
 80013c6:	e7ce      	b.n	8001366 <GPIO_Init+0x56>

080013c8 <GPIO_StructInit>:
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 80013c8:	2300      	movs	r3, #0
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 80013ca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80013ce:	6002      	str	r2, [r0, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 80013d0:	7103      	strb	r3, [r0, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 80013d2:	7143      	strb	r3, [r0, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 80013d4:	7183      	strb	r3, [r0, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 80013d6:	71c3      	strb	r3, [r0, #7]
}
 80013d8:	4770      	bx	lr
 80013da:	bf00      	nop

080013dc <GPIO_PinLockConfig>:
  * @param  GPIO_Pin: specifies the port bit to be locked.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80013dc:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0x00010000;
 80013de:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013e2:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  tmp |= GPIO_Pin;
 80013e4:	9b01      	ldr	r3, [sp, #4]
 80013e6:	430b      	orrs	r3, r1
 80013e8:	9301      	str	r3, [sp, #4]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 80013ea:	9b01      	ldr	r3, [sp, #4]
 80013ec:	61c3      	str	r3, [r0, #28]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 80013ee:	61c1      	str	r1, [r0, #28]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 80013f0:	9b01      	ldr	r3, [sp, #4]
 80013f2:	61c3      	str	r3, [r0, #28]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 80013f4:	69c3      	ldr	r3, [r0, #28]
 80013f6:	9301      	str	r3, [sp, #4]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 80013f8:	69c3      	ldr	r3, [r0, #28]
 80013fa:	9301      	str	r3, [sp, #4]
}
 80013fc:	b002      	add	sp, #8
 80013fe:	4770      	bx	lr

08001400 <GPIO_ReadInputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8001400:	6903      	ldr	r3, [r0, #16]
  {
    bitstatus = (uint8_t)Bit_SET;
 8001402:	4219      	tst	r1, r3
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
}
 8001404:	bf0c      	ite	eq
 8001406:	2000      	moveq	r0, #0
 8001408:	2001      	movne	r0, #1
 800140a:	4770      	bx	lr

0800140c <GPIO_ReadInputData>:
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->IDR);
 800140c:	6900      	ldr	r0, [r0, #16]
}
 800140e:	b280      	uxth	r0, r0
 8001410:	4770      	bx	lr
 8001412:	bf00      	nop

08001414 <GPIO_ReadOutputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8001414:	6943      	ldr	r3, [r0, #20]
  {
    bitstatus = (uint8_t)Bit_SET;
 8001416:	4219      	tst	r1, r3
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
}
 8001418:	bf0c      	ite	eq
 800141a:	2000      	moveq	r0, #0
 800141c:	2001      	movne	r0, #1
 800141e:	4770      	bx	lr

08001420 <GPIO_ReadOutputData>:
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->ODR);
 8001420:	6940      	ldr	r0, [r0, #20]
}
 8001422:	b280      	uxth	r0, r0
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop

08001428 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8001428:	8301      	strh	r1, [r0, #24]
}
 800142a:	4770      	bx	lr

0800142c <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 800142c:	8341      	strh	r1, [r0, #26]
}
 800142e:	4770      	bx	lr

08001430 <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 8001430:	b90a      	cbnz	r2, 8001436 <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRRL = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 8001432:	8341      	strh	r1, [r0, #26]
 8001434:	4770      	bx	lr
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
  {
    GPIOx->BSRRL = GPIO_Pin;
 8001436:	8301      	strh	r1, [r0, #24]
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop

0800143c <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR = PortVal;
 800143c:	6141      	str	r1, [r0, #20]
}
 800143e:	4770      	bx	lr

08001440 <GPIO_ToggleBits>:
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 8001440:	6943      	ldr	r3, [r0, #20]
 8001442:	404b      	eors	r3, r1
 8001444:	6143      	str	r3, [r0, #20]
}
 8001446:	4770      	bx	lr

08001448 <GPIO_PinAFConfig>:
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8001448:	08cb      	lsrs	r3, r1, #3
 800144a:	3308      	adds	r3, #8
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800144c:	f001 0107 	and.w	r1, r1, #7
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8001450:	b430      	push	{r4, r5}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8001452:	0089      	lsls	r1, r1, #2
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8001454:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
 8001458:	240f      	movs	r4, #15
 800145a:	408c      	lsls	r4, r1
 800145c:	ea25 0404 	bic.w	r4, r5, r4
 8001460:	f840 4023 	str.w	r4, [r0, r3, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8001464:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8001468:	fa12 f101 	lsls.w	r1, r2, r1
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 800146c:	430c      	orrs	r4, r1
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 800146e:	f840 4023 	str.w	r4, [r0, r3, lsl #2]
}
 8001472:	bc30      	pop	{r4, r5}
 8001474:	4770      	bx	lr
 8001476:	bf00      	nop

08001478 <I2C_DeInit>:
  * @brief  Deinitialize the I2Cx peripheral registers to their default reset values.
  * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
  * @retval None
  */
void I2C_DeInit(I2C_TypeDef* I2Cx)
{
 8001478:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  if (I2Cx == I2C1)
 800147a:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 800147e:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8001482:	4298      	cmp	r0, r3
 8001484:	d018      	beq.n	80014b8 <I2C_DeInit+0x40>
    /* Enable I2C1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
    /* Release I2C1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);    
  }
  else if (I2Cx == I2C2)
 8001486:	f44f 43b0 	mov.w	r3, #22528	; 0x5800
 800148a:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800148e:	4298      	cmp	r0, r3
 8001490:	d01e      	beq.n	80014d0 <I2C_DeInit+0x58>
    /* Release I2C2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);      
  }
  else 
  {
    if (I2Cx == I2C3)
 8001492:	f44f 43b8 	mov.w	r3, #23552	; 0x5c00
 8001496:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800149a:	4298      	cmp	r0, r3
 800149c:	d000      	beq.n	80014a0 <I2C_DeInit+0x28>
 800149e:	bd08      	pop	{r3, pc}
    {
      /* Enable I2C3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, ENABLE);
 80014a0:	2101      	movs	r1, #1
 80014a2:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 80014a6:	f000 fbdf 	bl	8001c68 <RCC_APB1PeriphResetCmd>
      /* Release I2C3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, DISABLE);     
 80014aa:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 80014ae:	2100      	movs	r1, #0
    }
  }
}
 80014b0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    if (I2Cx == I2C3)
    {
      /* Enable I2C3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, ENABLE);
      /* Release I2C3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, DISABLE);     
 80014b4:	f000 bbd8 	b.w	8001c68 <RCC_APB1PeriphResetCmd>
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  if (I2Cx == I2C1)
  {
    /* Enable I2C1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 80014b8:	2101      	movs	r1, #1
 80014ba:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80014be:	f000 fbd3 	bl	8001c68 <RCC_APB1PeriphResetCmd>
    /* Release I2C1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);    
 80014c2:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80014c6:	2100      	movs	r1, #0
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, ENABLE);
      /* Release I2C3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, DISABLE);     
    }
  }
}
 80014c8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  if (I2Cx == I2C1)
  {
    /* Enable I2C1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
    /* Release I2C1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);    
 80014cc:	f000 bbcc 	b.w	8001c68 <RCC_APB1PeriphResetCmd>
  }
  else if (I2Cx == I2C2)
  {
    /* Enable I2C2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
 80014d0:	2101      	movs	r1, #1
 80014d2:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80014d6:	f000 fbc7 	bl	8001c68 <RCC_APB1PeriphResetCmd>
    /* Release I2C2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);      
 80014da:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80014de:	2100      	movs	r1, #0
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, ENABLE);
      /* Release I2C3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, DISABLE);     
    }
  }
}
 80014e0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else if (I2Cx == I2C2)
  {
    /* Enable I2C2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
    /* Release I2C2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);      
 80014e4:	f000 bbc0 	b.w	8001c68 <RCC_APB1PeriphResetCmd>

080014e8 <I2C_Init>:
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that contains 
  *         the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 80014e8:	b570      	push	{r4, r5, r6, lr}
 80014ea:	4604      	mov	r4, r0
 80014ec:	b084      	sub	sp, #16
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= (uint16_t)~((uint16_t)I2C_CR2_FREQ);
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 80014ee:	4668      	mov	r0, sp
  assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
 80014f0:	88a6      	ldrh	r6, [r4, #4]
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that contains 
  *         the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 80014f2:	460d      	mov	r5, r1
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= (uint16_t)~((uint16_t)I2C_CR2_FREQ);
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 80014f4:	f000 fac4 	bl	8001a80 <RCC_GetClocksFreq>
  pclk1 = rcc_clocks.PCLK1_Frequency;
 80014f8:	9802      	ldr	r0, [sp, #8]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 80014fa:	682a      	ldr	r2, [r5, #0]
  tmpreg &= (uint16_t)~((uint16_t)I2C_CR2_FREQ);
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
  pclk1 = rcc_clocks.PCLK1_Frequency;
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 80014fc:	f64d 6183 	movw	r1, #56963	; 0xde83

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= (uint16_t)~((uint16_t)I2C_CR2_FREQ);
 8001500:	f026 063f 	bic.w	r6, r6, #63	; 0x3f
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
  pclk1 = rcc_clocks.PCLK1_Frequency;
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 8001504:	f2c4 311b 	movt	r1, #17179	; 0x431b

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= (uint16_t)~((uint16_t)I2C_CR2_FREQ);
 8001508:	0436      	lsls	r6, r6, #16
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
  pclk1 = rcc_clocks.PCLK1_Frequency;
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 800150a:	fba1 3100 	umull	r3, r1, r1, r0

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= (uint16_t)~((uint16_t)I2C_CR2_FREQ);
 800150e:	0c36      	lsrs	r6, r6, #16
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
  pclk1 = rcc_clocks.PCLK1_Frequency;
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 8001510:	0c89      	lsrs	r1, r1, #18
  tmpreg |= freqrange;
 8001512:	430e      	orrs	r6, r1
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
 8001514:	80a6      	strh	r6, [r4, #4]

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 8001516:	8823      	ldrh	r3, [r4, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8001518:	f248 66a0 	movw	r6, #34464	; 0x86a0
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 800151c:	f023 0301 	bic.w	r3, r3, #1
 8001520:	041b      	lsls	r3, r3, #16
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8001522:	f2c0 0601 	movt	r6, #1
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 8001526:	0c1b      	lsrs	r3, r3, #16
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8001528:	42b2      	cmp	r2, r6
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 800152a:	8023      	strh	r3, [r4, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 800152c:	d822      	bhi.n	8001574 <I2C_Init+0x8c>
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 800152e:	0052      	lsls	r2, r2, #1
 8001530:	fbb0 f0f2 	udiv	r0, r0, r2
 8001534:	b280      	uxth	r0, r0
      result = 0x04;  
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 8001536:	3101      	adds	r1, #1
 8001538:	8421      	strh	r1, [r4, #32]
    {
      /* Set minimum allowed value */
      result = 0x04;  
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
 800153a:	2803      	cmp	r0, #3
 800153c:	bf98      	it	ls
 800153e:	2004      	movls	r0, #4
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
  }

  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
 8001540:	83a0      	strh	r0, [r4, #28]
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= I2C_CR1_PE;
 8001542:	8823      	ldrh	r3, [r4, #0]
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_MASK;
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8001544:	896e      	ldrh	r6, [r5, #10]
 8001546:	88a8      	ldrh	r0, [r5, #4]
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;

/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 8001548:	8929      	ldrh	r1, [r5, #8]
 800154a:	89aa      	ldrh	r2, [r5, #12]
  }

  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= I2C_CR1_PE;
 800154c:	b29b      	uxth	r3, r3
 800154e:	f043 0301 	orr.w	r3, r3, #1
 8001552:	8023      	strh	r3, [r4, #0]

/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
 8001554:	8823      	ldrh	r3, [r4, #0]
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_MASK;
 8001556:	f423 6381 	bic.w	r3, r3, #1032	; 0x408
 800155a:	f023 0302 	bic.w	r3, r3, #2
 800155e:	041b      	lsls	r3, r3, #16
 8001560:	0c1b      	lsrs	r3, r3, #16
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8001562:	4330      	orrs	r0, r6
 8001564:	4303      	orrs	r3, r0
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;

/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 8001566:	430a      	orrs	r2, r1
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_MASK;
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8001568:	b29b      	uxth	r3, r3
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;

/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 800156a:	b292      	uxth	r2, r2
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
 800156c:	8023      	strh	r3, [r4, #0]

/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 800156e:	8122      	strh	r2, [r4, #8]
}
 8001570:	b004      	add	sp, #16
 8001572:	bd70      	pop	{r4, r5, r6, pc}
  /* Configure speed in fast mode */
  /* To use the I2C at 400 KHz (in fast mode), the PCLK1 frequency (I2C peripheral
     input clock) must be a multiple of 10 MHz */
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 8001574:	88ee      	ldrh	r6, [r5, #6]
 8001576:	f64b 73ff 	movw	r3, #49151	; 0xbfff
 800157a:	429e      	cmp	r6, r3
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
    }
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 800157c:	bf1d      	ittte	ne
 800157e:	eb02 0282 	addne.w	r2, r2, r2, lsl #2
 8001582:	eb02 0282 	addne.w	r2, r2, r2, lsl #2
 8001586:	fbb0 f0f2 	udivne	r0, r0, r2
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
    {
      /* Fast mode speed calculate: Tlow/Thigh = 2 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 800158a:	eb02 0242 	addeq.w	r2, r2, r2, lsl #1
 800158e:	bf0b      	itete	eq
 8001590:	fbb0 f0f2 	udiveq	r0, r0, r2
    }
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 8001594:	b280      	uxthne	r0, r0
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
    {
      /* Fast mode speed calculate: Tlow/Thigh = 2 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 8001596:	b280      	uxtheq	r0, r0
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
      /* Set DUTY bit */
      result |= I2C_DutyCycle_16_9;
 8001598:	f440 4080 	orrne.w	r0, r0, #16384	; 0x4000
    }

    /* Test if CCR value is under 0x1*/
    if ((result & I2C_CCR_CCR) == 0)
 800159c:	0503      	lsls	r3, r0, #20
 800159e:	0d1b      	lsrs	r3, r3, #20
 80015a0:	b90b      	cbnz	r3, 80015a6 <I2C_Init+0xbe>
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
 80015a2:	f040 0001 	orr.w	r0, r0, #1
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= (uint16_t)(result | I2C_CCR_FS);
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 80015a6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80015aa:	f644 53d3 	movw	r3, #19923	; 0x4dd3
 80015ae:	fb02 f101 	mul.w	r1, r2, r1
 80015b2:	f2c1 0362 	movt	r3, #4194	; 0x1062
 80015b6:	fb83 2301 	smull	r2, r3, r3, r1
 80015ba:	099b      	lsrs	r3, r3, #6
 80015bc:	3301      	adds	r3, #1
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= (uint16_t)(result | I2C_CCR_FS);
 80015be:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 80015c2:	8423      	strh	r3, [r4, #32]
 80015c4:	e7bc      	b.n	8001540 <I2C_Init+0x58>
 80015c6:	bf00      	nop

080015c8 <I2C_StructInit>:
{
/*---------------- Reset I2C init structure parameters values ----------------*/
  /* initialize the I2C_ClockSpeed member */
  I2C_InitStruct->I2C_ClockSpeed = 5000;
  /* Initialize the I2C_Mode member */
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
 80015c8:	2300      	movs	r3, #0
  */
void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct)
{
/*---------------- Reset I2C init structure parameters values ----------------*/
  /* initialize the I2C_ClockSpeed member */
  I2C_InitStruct->I2C_ClockSpeed = 5000;
 80015ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80015ce:	6002      	str	r2, [r0, #0]
  /* Initialize the I2C_Mode member */
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
 80015d0:	8083      	strh	r3, [r0, #4]
  /* Initialize the I2C_DutyCycle member */
  I2C_InitStruct->I2C_DutyCycle = I2C_DutyCycle_2;
 80015d2:	f64b 72ff 	movw	r2, #49151	; 0xbfff
  /* Initialize the I2C_OwnAddress1 member */
  I2C_InitStruct->I2C_OwnAddress1 = 0;
 80015d6:	8103      	strh	r3, [r0, #8]
  /* Initialize the I2C_Ack member */
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
 80015d8:	8143      	strh	r3, [r0, #10]
  /* Initialize the I2C_AcknowledgedAddress member */
  I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 80015da:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  /* initialize the I2C_ClockSpeed member */
  I2C_InitStruct->I2C_ClockSpeed = 5000;
  /* Initialize the I2C_Mode member */
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
  /* Initialize the I2C_DutyCycle member */
  I2C_InitStruct->I2C_DutyCycle = I2C_DutyCycle_2;
 80015de:	80c2      	strh	r2, [r0, #6]
  /* Initialize the I2C_OwnAddress1 member */
  I2C_InitStruct->I2C_OwnAddress1 = 0;
  /* Initialize the I2C_Ack member */
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
  /* Initialize the I2C_AcknowledgedAddress member */
  I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 80015e0:	8183      	strh	r3, [r0, #12]
}
 80015e2:	4770      	bx	lr

080015e4 <I2C_Cmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= I2C_CR1_PE;
 80015e4:	8803      	ldrh	r3, [r0, #0]
void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80015e6:	b929      	cbnz	r1, 80015f4 <I2C_Cmd+0x10>
    I2Cx->CR1 |= I2C_CR1_PE;
  }
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 80015e8:	f023 0301 	bic.w	r3, r3, #1
 80015ec:	041b      	lsls	r3, r3, #16
 80015ee:	0c1b      	lsrs	r3, r3, #16
 80015f0:	8003      	strh	r3, [r0, #0]
 80015f2:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= I2C_CR1_PE;
 80015f4:	b29b      	uxth	r3, r3
 80015f6:	f043 0301 	orr.w	r3, r3, #1
 80015fa:	8003      	strh	r3, [r0, #0]
 80015fc:	4770      	bx	lr
 80015fe:	bf00      	nop

08001600 <I2C_GenerateSTART>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Generate a START condition */
    I2Cx->CR1 |= I2C_CR1_START;
 8001600:	8803      	ldrh	r3, [r0, #0]
void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001602:	b929      	cbnz	r1, 8001610 <I2C_GenerateSTART+0x10>
    I2Cx->CR1 |= I2C_CR1_START;
  }
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_START);
 8001604:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001608:	041b      	lsls	r3, r3, #16
 800160a:	0c1b      	lsrs	r3, r3, #16
 800160c:	8003      	strh	r3, [r0, #0]
 800160e:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Generate a START condition */
    I2Cx->CR1 |= I2C_CR1_START;
 8001610:	b29b      	uxth	r3, r3
 8001612:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001616:	8003      	strh	r3, [r0, #0]
 8001618:	4770      	bx	lr
 800161a:	bf00      	nop

0800161c <I2C_GenerateSTOP>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= I2C_CR1_STOP;
 800161c:	8803      	ldrh	r3, [r0, #0]
void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800161e:	b929      	cbnz	r1, 800162c <I2C_GenerateSTOP+0x10>
    I2Cx->CR1 |= I2C_CR1_STOP;
  }
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_STOP);
 8001620:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001624:	041b      	lsls	r3, r3, #16
 8001626:	0c1b      	lsrs	r3, r3, #16
 8001628:	8003      	strh	r3, [r0, #0]
 800162a:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= I2C_CR1_STOP;
 800162c:	b29b      	uxth	r3, r3
 800162e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001632:	8003      	strh	r3, [r0, #0]
 8001634:	4770      	bx	lr
 8001636:	bf00      	nop

08001638 <I2C_Send7bitAddress>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction != I2C_Direction_Transmitter)
 8001638:	b91a      	cbnz	r2, 8001642 <I2C_Send7bitAddress+0xa>
    Address |= I2C_OAR1_ADD0;
  }
  else
  {
    /* Reset the address bit0 for write */
    Address &= (uint8_t)~((uint8_t)I2C_OAR1_ADD0);
 800163a:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
  }
  /* Send the address */
  I2Cx->DR = Address;
 800163e:	8201      	strh	r1, [r0, #16]
}
 8001640:	4770      	bx	lr
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction != I2C_Direction_Transmitter)
  {
    /* Set the address bit0 for read */
    Address |= I2C_OAR1_ADD0;
 8001642:	f041 0101 	orr.w	r1, r1, #1
  {
    /* Reset the address bit0 for write */
    Address &= (uint8_t)~((uint8_t)I2C_OAR1_ADD0);
  }
  /* Send the address */
  I2Cx->DR = Address;
 8001646:	8201      	strh	r1, [r0, #16]
}
 8001648:	4770      	bx	lr
 800164a:	bf00      	nop

0800164c <I2C_AcknowledgeConfig>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= I2C_CR1_ACK;
 800164c:	8803      	ldrh	r3, [r0, #0]
void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800164e:	b929      	cbnz	r1, 800165c <I2C_AcknowledgeConfig+0x10>
    I2Cx->CR1 |= I2C_CR1_ACK;
  }
  else
  {
    /* Disable the acknowledgement */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ACK);
 8001650:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001654:	041b      	lsls	r3, r3, #16
 8001656:	0c1b      	lsrs	r3, r3, #16
 8001658:	8003      	strh	r3, [r0, #0]
 800165a:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= I2C_CR1_ACK;
 800165c:	b29b      	uxth	r3, r3
 800165e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001662:	8003      	strh	r3, [r0, #0]
 8001664:	4770      	bx	lr
 8001666:	bf00      	nop

08001668 <I2C_OwnAddress2Config>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  /* Get the old register value */
  tmpreg = I2Cx->OAR2;
 8001668:	8983      	ldrh	r3, [r0, #12]

  /* Reset I2Cx Own address2 bit [7:1] */
  tmpreg &= (uint16_t)~((uint16_t)I2C_OAR2_ADD2);
 800166a:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 800166e:	041b      	lsls	r3, r3, #16

  /* Set I2Cx Own address2 */
  tmpreg |= (uint16_t)((uint16_t)Address & (uint16_t)0x00FE);
 8001670:	f001 01fe 	and.w	r1, r1, #254	; 0xfe

  /* Get the old register value */
  tmpreg = I2Cx->OAR2;

  /* Reset I2Cx Own address2 bit [7:1] */
  tmpreg &= (uint16_t)~((uint16_t)I2C_OAR2_ADD2);
 8001674:	0c1b      	lsrs	r3, r3, #16

  /* Set I2Cx Own address2 */
  tmpreg |= (uint16_t)((uint16_t)Address & (uint16_t)0x00FE);
 8001676:	430b      	orrs	r3, r1

  /* Store the new register value */
  I2Cx->OAR2 = tmpreg;
 8001678:	8183      	strh	r3, [r0, #12]
}
 800167a:	4770      	bx	lr

0800167c <I2C_DualAddressCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable dual addressing mode */
    I2Cx->OAR2 |= I2C_OAR2_ENDUAL;
 800167c:	8983      	ldrh	r3, [r0, #12]
void I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800167e:	b929      	cbnz	r1, 800168c <I2C_DualAddressCmd+0x10>
    I2Cx->OAR2 |= I2C_OAR2_ENDUAL;
  }
  else
  {
    /* Disable dual addressing mode */
    I2Cx->OAR2 &= (uint16_t)~((uint16_t)I2C_OAR2_ENDUAL);
 8001680:	f023 0301 	bic.w	r3, r3, #1
 8001684:	041b      	lsls	r3, r3, #16
 8001686:	0c1b      	lsrs	r3, r3, #16
 8001688:	8183      	strh	r3, [r0, #12]
 800168a:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable dual addressing mode */
    I2Cx->OAR2 |= I2C_OAR2_ENDUAL;
 800168c:	b29b      	uxth	r3, r3
 800168e:	f043 0301 	orr.w	r3, r3, #1
 8001692:	8183      	strh	r3, [r0, #12]
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop

08001698 <I2C_GeneralCallCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable generall call */
    I2Cx->CR1 |= I2C_CR1_ENGC;
 8001698:	8803      	ldrh	r3, [r0, #0]
void I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800169a:	b929      	cbnz	r1, 80016a8 <I2C_GeneralCallCmd+0x10>
    I2Cx->CR1 |= I2C_CR1_ENGC;
  }
  else
  {
    /* Disable generall call */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ENGC);
 800169c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80016a0:	041b      	lsls	r3, r3, #16
 80016a2:	0c1b      	lsrs	r3, r3, #16
 80016a4:	8003      	strh	r3, [r0, #0]
 80016a6:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable generall call */
    I2Cx->CR1 |= I2C_CR1_ENGC;
 80016a8:	b29b      	uxth	r3, r3
 80016aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80016ae:	8003      	strh	r3, [r0, #0]
 80016b0:	4770      	bx	lr
 80016b2:	bf00      	nop

080016b4 <I2C_SoftwareResetCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Peripheral under reset */
    I2Cx->CR1 |= I2C_CR1_SWRST;
 80016b4:	8803      	ldrh	r3, [r0, #0]
void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80016b6:	b919      	cbnz	r1, 80016c0 <I2C_SoftwareResetCmd+0xc>
    I2Cx->CR1 |= I2C_CR1_SWRST;
  }
  else
  {
    /* Peripheral not under reset */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_SWRST);
 80016b8:	045b      	lsls	r3, r3, #17
 80016ba:	0c5b      	lsrs	r3, r3, #17
 80016bc:	8003      	strh	r3, [r0, #0]
 80016be:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Peripheral under reset */
    I2Cx->CR1 |= I2C_CR1_SWRST;
 80016c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80016c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80016c8:	b29b      	uxth	r3, r3
 80016ca:	8003      	strh	r3, [r0, #0]
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop

080016d0 <I2C_StretchClockCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState == DISABLE)
  {
    /* Enable the selected I2C Clock stretching */
    I2Cx->CR1 |= I2C_CR1_NOSTRETCH;
 80016d0:	8803      	ldrh	r3, [r0, #0]
void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState == DISABLE)
 80016d2:	b129      	cbz	r1, 80016e0 <I2C_StretchClockCmd+0x10>
    I2Cx->CR1 |= I2C_CR1_NOSTRETCH;
  }
  else
  {
    /* Disable the selected I2C Clock stretching */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_NOSTRETCH);
 80016d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80016d8:	041b      	lsls	r3, r3, #16
 80016da:	0c1b      	lsrs	r3, r3, #16
 80016dc:	8003      	strh	r3, [r0, #0]
 80016de:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState == DISABLE)
  {
    /* Enable the selected I2C Clock stretching */
    I2Cx->CR1 |= I2C_CR1_NOSTRETCH;
 80016e0:	b29b      	uxth	r3, r3
 80016e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80016e6:	8003      	strh	r3, [r0, #0]
 80016e8:	4770      	bx	lr
 80016ea:	bf00      	nop

080016ec <I2C_FastModeDutyCycleConfig>:
void I2C_FastModeDutyCycleConfig(I2C_TypeDef* I2Cx, uint16_t I2C_DutyCycle)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DUTY_CYCLE(I2C_DutyCycle));
  if (I2C_DutyCycle != I2C_DutyCycle_16_9)
 80016ec:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
  {
    /* I2C fast mode Tlow/Thigh=2 */
    I2Cx->CCR &= I2C_DutyCycle_2;
 80016f0:	8b83      	ldrh	r3, [r0, #28]
void I2C_FastModeDutyCycleConfig(I2C_TypeDef* I2Cx, uint16_t I2C_DutyCycle)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DUTY_CYCLE(I2C_DutyCycle));
  if (I2C_DutyCycle != I2C_DutyCycle_16_9)
 80016f2:	d005      	beq.n	8001700 <I2C_FastModeDutyCycleConfig+0x14>
  {
    /* I2C fast mode Tlow/Thigh=2 */
    I2Cx->CCR &= I2C_DutyCycle_2;
 80016f4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80016f8:	041b      	lsls	r3, r3, #16
 80016fa:	0c1b      	lsrs	r3, r3, #16
 80016fc:	8383      	strh	r3, [r0, #28]
 80016fe:	4770      	bx	lr
  }
  else
  {
    /* I2C fast mode Tlow/Thigh=16/9 */
    I2Cx->CCR |= I2C_DutyCycle_16_9;
 8001700:	b29b      	uxth	r3, r3
 8001702:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001706:	8383      	strh	r3, [r0, #28]
 8001708:	4770      	bx	lr
 800170a:	bf00      	nop

0800170c <I2C_NACKPositionConfig>:
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_NACK_POSITION(I2C_NACKPosition));
  
  /* Check the input parameter */
  if (I2C_NACKPosition == I2C_NACKPosition_Next)
 800170c:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
  {
    /* Next byte in shift register is the last received byte */
    I2Cx->CR1 |= I2C_NACKPosition_Next;
 8001710:	8803      	ldrh	r3, [r0, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_NACK_POSITION(I2C_NACKPosition));
  
  /* Check the input parameter */
  if (I2C_NACKPosition == I2C_NACKPosition_Next)
 8001712:	d005      	beq.n	8001720 <I2C_NACKPositionConfig+0x14>
    I2Cx->CR1 |= I2C_NACKPosition_Next;
  }
  else
  {
    /* Current byte in shift register is the last received byte */
    I2Cx->CR1 &= I2C_NACKPosition_Current;
 8001714:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001718:	041b      	lsls	r3, r3, #16
 800171a:	0c1b      	lsrs	r3, r3, #16
 800171c:	8003      	strh	r3, [r0, #0]
 800171e:	4770      	bx	lr
  
  /* Check the input parameter */
  if (I2C_NACKPosition == I2C_NACKPosition_Next)
  {
    /* Next byte in shift register is the last received byte */
    I2Cx->CR1 |= I2C_NACKPosition_Next;
 8001720:	b29b      	uxth	r3, r3
 8001722:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001726:	8003      	strh	r3, [r0, #0]
 8001728:	4770      	bx	lr
 800172a:	bf00      	nop

0800172c <I2C_SMBusAlertConfig>:
void I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, uint16_t I2C_SMBusAlert)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
  if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
 800172c:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
  {
    /* Drive the SMBusAlert pin Low */
    I2Cx->CR1 |= I2C_SMBusAlert_Low;
 8001730:	8803      	ldrh	r3, [r0, #0]
void I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, uint16_t I2C_SMBusAlert)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
  if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
 8001732:	d005      	beq.n	8001740 <I2C_SMBusAlertConfig+0x14>
    I2Cx->CR1 |= I2C_SMBusAlert_Low;
  }
  else
  {
    /* Drive the SMBusAlert pin High  */
    I2Cx->CR1 &= I2C_SMBusAlert_High;
 8001734:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001738:	041b      	lsls	r3, r3, #16
 800173a:	0c1b      	lsrs	r3, r3, #16
 800173c:	8003      	strh	r3, [r0, #0]
 800173e:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
  if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
  {
    /* Drive the SMBusAlert pin Low */
    I2Cx->CR1 |= I2C_SMBusAlert_Low;
 8001740:	b29b      	uxth	r3, r3
 8001742:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001746:	8003      	strh	r3, [r0, #0]
 8001748:	4770      	bx	lr
 800174a:	bf00      	nop

0800174c <I2C_ARPCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C ARP */
    I2Cx->CR1 |= I2C_CR1_ENARP;
 800174c:	8803      	ldrh	r3, [r0, #0]
void I2C_ARPCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800174e:	b929      	cbnz	r1, 800175c <I2C_ARPCmd+0x10>
    I2Cx->CR1 |= I2C_CR1_ENARP;
  }
  else
  {
    /* Disable the selected I2C ARP */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ENARP);
 8001750:	f023 0310 	bic.w	r3, r3, #16
 8001754:	041b      	lsls	r3, r3, #16
 8001756:	0c1b      	lsrs	r3, r3, #16
 8001758:	8003      	strh	r3, [r0, #0]
 800175a:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C ARP */
    I2Cx->CR1 |= I2C_CR1_ENARP;
 800175c:	b29b      	uxth	r3, r3
 800175e:	f043 0310 	orr.w	r3, r3, #16
 8001762:	8003      	strh	r3, [r0, #0]
 8001764:	4770      	bx	lr
 8001766:	bf00      	nop

08001768 <I2C_SendData>:
void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Write in the DR register the data to be sent */
  I2Cx->DR = Data;
 8001768:	8201      	strh	r1, [r0, #16]
}
 800176a:	4770      	bx	lr

0800176c <I2C_ReceiveData>:
uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the data in the DR register */
  return (uint8_t)I2Cx->DR;
 800176c:	8a00      	ldrh	r0, [r0, #16]
}
 800176e:	b2c0      	uxtb	r0, r0
 8001770:	4770      	bx	lr
 8001772:	bf00      	nop

08001774 <I2C_TransmitPEC>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C PEC transmission */
    I2Cx->CR1 |= I2C_CR1_PEC;
 8001774:	8803      	ldrh	r3, [r0, #0]
void I2C_TransmitPEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001776:	b929      	cbnz	r1, 8001784 <I2C_TransmitPEC+0x10>
    I2Cx->CR1 |= I2C_CR1_PEC;
  }
  else
  {
    /* Disable the selected I2C PEC transmission */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PEC);
 8001778:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800177c:	041b      	lsls	r3, r3, #16
 800177e:	0c1b      	lsrs	r3, r3, #16
 8001780:	8003      	strh	r3, [r0, #0]
 8001782:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C PEC transmission */
    I2Cx->CR1 |= I2C_CR1_PEC;
 8001784:	b29b      	uxth	r3, r3
 8001786:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800178a:	8003      	strh	r3, [r0, #0]
 800178c:	4770      	bx	lr
 800178e:	bf00      	nop

08001790 <I2C_PECPositionConfig>:
void I2C_PECPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_PECPosition)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
  if (I2C_PECPosition == I2C_PECPosition_Next)
 8001790:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
  {
    /* Next byte in shift register is PEC */
    I2Cx->CR1 |= I2C_PECPosition_Next;
 8001794:	8803      	ldrh	r3, [r0, #0]
void I2C_PECPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_PECPosition)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
  if (I2C_PECPosition == I2C_PECPosition_Next)
 8001796:	d005      	beq.n	80017a4 <I2C_PECPositionConfig+0x14>
    I2Cx->CR1 |= I2C_PECPosition_Next;
  }
  else
  {
    /* Current byte in shift register is PEC */
    I2Cx->CR1 &= I2C_PECPosition_Current;
 8001798:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800179c:	041b      	lsls	r3, r3, #16
 800179e:	0c1b      	lsrs	r3, r3, #16
 80017a0:	8003      	strh	r3, [r0, #0]
 80017a2:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
  if (I2C_PECPosition == I2C_PECPosition_Next)
  {
    /* Next byte in shift register is PEC */
    I2Cx->CR1 |= I2C_PECPosition_Next;
 80017a4:	b29b      	uxth	r3, r3
 80017a6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80017aa:	8003      	strh	r3, [r0, #0]
 80017ac:	4770      	bx	lr
 80017ae:	bf00      	nop

080017b0 <I2C_CalculatePEC>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C PEC calculation */
    I2Cx->CR1 |= I2C_CR1_ENPEC;
 80017b0:	8803      	ldrh	r3, [r0, #0]
void I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80017b2:	b929      	cbnz	r1, 80017c0 <I2C_CalculatePEC+0x10>
    I2Cx->CR1 |= I2C_CR1_ENPEC;
  }
  else
  {
    /* Disable the selected I2C PEC calculation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ENPEC);
 80017b4:	f023 0320 	bic.w	r3, r3, #32
 80017b8:	041b      	lsls	r3, r3, #16
 80017ba:	0c1b      	lsrs	r3, r3, #16
 80017bc:	8003      	strh	r3, [r0, #0]
 80017be:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C PEC calculation */
    I2Cx->CR1 |= I2C_CR1_ENPEC;
 80017c0:	b29b      	uxth	r3, r3
 80017c2:	f043 0320 	orr.w	r3, r3, #32
 80017c6:	8003      	strh	r3, [r0, #0]
 80017c8:	4770      	bx	lr
 80017ca:	bf00      	nop

080017cc <I2C_GetPEC>:
uint8_t I2C_GetPEC(I2C_TypeDef* I2Cx)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the selected I2C PEC value */
  return ((I2Cx->SR2) >> 8);
 80017cc:	8b00      	ldrh	r0, [r0, #24]
}
 80017ce:	f3c0 2007 	ubfx	r0, r0, #8, #8
 80017d2:	4770      	bx	lr

080017d4 <I2C_DMACmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C DMA requests */
    I2Cx->CR2 |= I2C_CR2_DMAEN;
 80017d4:	8883      	ldrh	r3, [r0, #4]
void I2C_DMACmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80017d6:	b929      	cbnz	r1, 80017e4 <I2C_DMACmd+0x10>
    I2Cx->CR2 |= I2C_CR2_DMAEN;
  }
  else
  {
    /* Disable the selected I2C DMA requests */
    I2Cx->CR2 &= (uint16_t)~((uint16_t)I2C_CR2_DMAEN);
 80017d8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80017dc:	041b      	lsls	r3, r3, #16
 80017de:	0c1b      	lsrs	r3, r3, #16
 80017e0:	8083      	strh	r3, [r0, #4]
 80017e2:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C DMA requests */
    I2Cx->CR2 |= I2C_CR2_DMAEN;
 80017e4:	b29b      	uxth	r3, r3
 80017e6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80017ea:	8083      	strh	r3, [r0, #4]
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop

080017f0 <I2C_DMALastTransferCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Next DMA transfer is the last transfer */
    I2Cx->CR2 |= I2C_CR2_LAST;
 80017f0:	8883      	ldrh	r3, [r0, #4]
void I2C_DMALastTransferCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80017f2:	b929      	cbnz	r1, 8001800 <I2C_DMALastTransferCmd+0x10>
    I2Cx->CR2 |= I2C_CR2_LAST;
  }
  else
  {
    /* Next DMA transfer is not the last transfer */
    I2Cx->CR2 &= (uint16_t)~((uint16_t)I2C_CR2_LAST);
 80017f4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80017f8:	041b      	lsls	r3, r3, #16
 80017fa:	0c1b      	lsrs	r3, r3, #16
 80017fc:	8083      	strh	r3, [r0, #4]
 80017fe:	4770      	bx	lr
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Next DMA transfer is the last transfer */
    I2Cx->CR2 |= I2C_CR2_LAST;
 8001800:	b29b      	uxth	r3, r3
 8001802:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001806:	8083      	strh	r3, [r0, #4]
 8001808:	4770      	bx	lr
 800180a:	bf00      	nop

0800180c <I2C_ReadRegister>:
  *            @arg I2C_Register_CCR:   CCR register.
  *            @arg I2C_Register_TRISE: TRISE register.
  * @retval The value of the read register.
  */
uint16_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register)
{
 800180c:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 800180e:	2300      	movs	r3, #0
 8001810:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_REGISTER(I2C_Register));

  tmp = (uint32_t) I2Cx;
 8001812:	9001      	str	r0, [sp, #4]
  tmp += I2C_Register;
 8001814:	9b01      	ldr	r3, [sp, #4]
 8001816:	18cb      	adds	r3, r1, r3
 8001818:	9301      	str	r3, [sp, #4]

  /* Return the selected register value */
  return (*(__IO uint16_t *) tmp);
 800181a:	9b01      	ldr	r3, [sp, #4]
 800181c:	8818      	ldrh	r0, [r3, #0]
}
 800181e:	b280      	uxth	r0, r0
 8001820:	b002      	add	sp, #8
 8001822:	4770      	bx	lr

08001824 <I2C_ITConfig>:
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C interrupts */
    I2Cx->CR2 |= I2C_IT;
 8001824:	8883      	ldrh	r3, [r0, #4]
 8001826:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
 8001828:	b91a      	cbnz	r2, 8001832 <I2C_ITConfig+0xe>
    I2Cx->CR2 |= I2C_IT;
  }
  else
  {
    /* Disable the selected I2C interrupts */
    I2Cx->CR2 &= (uint16_t)~I2C_IT;
 800182a:	ea23 0101 	bic.w	r1, r3, r1
 800182e:	8081      	strh	r1, [r0, #4]
 8001830:	4770      	bx	lr
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C interrupts */
    I2Cx->CR2 |= I2C_IT;
 8001832:	4319      	orrs	r1, r3
 8001834:	8081      	strh	r1, [r0, #4]
 8001836:	4770      	bx	lr

08001838 <I2C_CheckEvent>:
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_EVENT(I2C_EVENT));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8001838:	8a82      	ldrh	r2, [r0, #20]
  flag2 = I2Cx->SR2;
 800183a:	8b03      	ldrh	r3, [r0, #24]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_EVENT(I2C_EVENT));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 800183c:	b290      	uxth	r0, r2
  flag2 = I2Cx->SR2;
  flag2 = flag2 << 16;

  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_MASK;
 800183e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001842:	4008      	ands	r0, r1

  /* Check whether the last event contains the I2C_EVENT */
  if ((lastevent & I2C_EVENT) == I2C_EVENT)
 8001844:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    /* ERROR: last event is different from I2C_EVENT */
    status = ERROR;
  }
  /* Return status */
  return status;
}
 8001848:	1a0b      	subs	r3, r1, r0
 800184a:	4258      	negs	r0, r3
 800184c:	eb40 0003 	adc.w	r0, r0, r3
 8001850:	4770      	bx	lr
 8001852:	bf00      	nop

08001854 <I2C_GetLastEvent>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8001854:	8a82      	ldrh	r2, [r0, #20]
  flag2 = I2Cx->SR2;
 8001856:	8b03      	ldrh	r3, [r0, #24]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8001858:	b290      	uxth	r0, r2
  flag2 = I2Cx->SR2;
  flag2 = flag2 << 16;

  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_MASK;
 800185a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16

  /* Return status */
  return lastevent;
}
 800185e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8001862:	4770      	bx	lr

08001864 <I2C_GetFlagStatus>:
  *                                Address matched flag (Slave mode)"ENDAD"
  *            @arg I2C_FLAG_SB: Start bit flag (Master mode)
  * @retval The new state of I2C_FLAG (SET or RESET).
  */
FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
 8001864:	b082      	sub	sp, #8
  FlagStatus bitstatus = RESET;
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 8001866:	2300      	movs	r3, #0

  /* Get the I2Cx peripheral base address */
  i2cxbase = (uint32_t)I2Cx;
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 8001868:	0f0a      	lsrs	r2, r1, #28
  * @retval The new state of I2C_FLAG (SET or RESET).
  */
FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
  FlagStatus bitstatus = RESET;
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 800186a:	9300      	str	r3, [sp, #0]
 800186c:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_FLAG(I2C_FLAG));

  /* Get the I2Cx peripheral base address */
  i2cxbase = (uint32_t)I2Cx;
 800186e:	9001      	str	r0, [sp, #4]
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 8001870:	9200      	str	r2, [sp, #0]
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_MASK;
  
  if(i2creg != 0)
 8001872:	9b00      	ldr	r3, [sp, #0]
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_MASK;
 8001874:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  
  if(i2creg != 0)
 8001878:	b153      	cbz	r3, 8001890 <I2C_GetFlagStatus+0x2c>
  {
    /* Get the I2Cx SR1 register address */
    i2cxbase += 0x14;
 800187a:	9b01      	ldr	r3, [sp, #4]
 800187c:	3314      	adds	r3, #20
 800187e:	9301      	str	r3, [sp, #4]
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
  }
  
  if(((*(__IO uint32_t *)i2cxbase) & I2C_FLAG) != (uint32_t)RESET)
 8001880:	9b01      	ldr	r3, [sp, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
  {
    /* I2C_FLAG is set */
    bitstatus = SET;
 8001884:	4219      	tst	r1, r3
    bitstatus = RESET;
  }
  
  /* Return the I2C_FLAG status */
  return  bitstatus;
}
 8001886:	bf0c      	ite	eq
 8001888:	2000      	moveq	r0, #0
 800188a:	2001      	movne	r0, #1
 800188c:	b002      	add	sp, #8
 800188e:	4770      	bx	lr
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
 8001890:	9b01      	ldr	r3, [sp, #4]
 8001892:	3318      	adds	r3, #24
    i2cxbase += 0x14;
  }
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
 8001894:	0c09      	lsrs	r1, r1, #16
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
 8001896:	9301      	str	r3, [sp, #4]
 8001898:	e7f2      	b.n	8001880 <I2C_GetFlagStatus+0x1c>
 800189a:	bf00      	nop

0800189c <I2C_ClearFlag>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_CLEAR_FLAG(I2C_FLAG));
  /* Get the I2C flag position */
  flagpos = I2C_FLAG & FLAG_MASK;
  /* Clear the selected I2C flag */
  I2Cx->SR1 = (uint16_t)~flagpos;
 800189c:	43c9      	mvns	r1, r1
 800189e:	b289      	uxth	r1, r1
 80018a0:	8281      	strh	r1, [r0, #20]
}
 80018a2:	4770      	bx	lr

080018a4 <I2C_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));

  /* Check if the interrupt source is enabled or not */
  enablestatus = (uint32_t)(((I2C_IT & ITEN_MASK) >> 16) & (I2Cx->CR2)) ;
 80018a4:	8883      	ldrh	r3, [r0, #4]
  
  /* Get bit[23:0] of the flag */
  I2C_IT &= FLAG_MASK;

  /* Check the status of the specified I2C flag */
  if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
 80018a6:	8a80      	ldrh	r0, [r0, #20]
 80018a8:	b280      	uxth	r0, r0
 80018aa:	4008      	ands	r0, r1
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));

  /* Check if the interrupt source is enabled or not */
  enablestatus = (uint32_t)(((I2C_IT & ITEN_MASK) >> 16) & (I2Cx->CR2)) ;
 80018ac:	b29b      	uxth	r3, r3
  
  /* Get bit[23:0] of the flag */
  I2C_IT &= FLAG_MASK;

  /* Check the status of the specified I2C flag */
  if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
 80018ae:	d006      	beq.n	80018be <I2C_GetITStatus+0x1a>
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));

  /* Check if the interrupt source is enabled or not */
  enablestatus = (uint32_t)(((I2C_IT & ITEN_MASK) >> 16) & (I2Cx->CR2)) ;
 80018b0:	f001 61e0 	and.w	r1, r1, #117440512	; 0x7000000
  *            @arg I2C_IT_ADDR: Address sent flag (Master mode) "ADSL"
  *                              Address matched flag (Slave mode)"ENDAD"
  *            @arg I2C_IT_SB: Start bit flag (Master mode)
  * @retval The new state of I2C_IT (SET or RESET).
  */
ITStatus I2C_GetITStatus(I2C_TypeDef* I2Cx, uint32_t I2C_IT)
 80018b4:	ea13 4111 	ands.w	r1, r3, r1, lsr #16

  /* Check the status of the specified I2C flag */
  if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
  {
    /* I2C_IT is set */
    bitstatus = SET;
 80018b8:	bf0c      	ite	eq
 80018ba:	2000      	moveq	r0, #0
 80018bc:	2001      	movne	r0, #1
    /* I2C_IT is reset */
    bitstatus = RESET;
  }
  /* Return the I2C_IT status */
  return  bitstatus;
}
 80018be:	4770      	bx	lr

080018c0 <I2C_ClearITPendingBit>:

  /* Get the I2C flag position */
  flagpos = I2C_IT & FLAG_MASK;

  /* Clear the selected I2C flag */
  I2Cx->SR1 = (uint16_t)~flagpos;
 80018c0:	43c9      	mvns	r1, r1
 80018c2:	b289      	uxth	r1, r1
 80018c4:	8281      	strh	r1, [r0, #20]
}
 80018c6:	4770      	bx	lr

080018c8 <RCC_DeInit>:
  * @retval None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80018c8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80018cc:	f2c4 0302 	movt	r3, #16386	; 0x4002

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80018d0:	2200      	movs	r2, #0
  * @retval None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80018d2:	6819      	ldr	r1, [r3, #0]
 80018d4:	f041 0101 	orr.w	r1, r1, #1
 80018d8:	6019      	str	r1, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80018da:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80018dc:	6818      	ldr	r0, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80018de:	f243 0110 	movw	r1, #12304	; 0x3010

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80018e2:	f020 7084 	bic.w	r0, r0, #17301504	; 0x1080000

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80018e6:	f2c2 4100 	movt	r1, #9216	; 0x2400

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80018ea:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 80018ee:	6018      	str	r0, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80018f0:	6059      	str	r1, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80018f2:	6819      	ldr	r1, [r3, #0]
 80018f4:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 80018f8:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80018fa:	60da      	str	r2, [r3, #12]
}
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop

08001900 <RCC_HSEConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 8001900:	f643 0302 	movw	r3, #14338	; 0x3802
 8001904:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001908:	2200      	movs	r2, #0
 800190a:	701a      	strb	r2, [r3, #0]

  /* Set the new HSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 800190c:	7018      	strb	r0, [r3, #0]
}
 800190e:	4770      	bx	lr

08001910 <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8001910:	b082      	sub	sp, #8

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8001912:	f44f 5160 	mov.w	r1, #14336	; 0x3800
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
  __IO uint32_t startupcounter = 0;
 8001916:	2300      	movs	r3, #0
 8001918:	9301      	str	r3, [sp, #4]

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 800191a:	f2c4 0102 	movt	r1, #16386	; 0x4002
 800191e:	680a      	ldr	r2, [r1, #0]
  FlagStatus hsestatus = RESET;
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    startupcounter++;
 8001920:	9b01      	ldr	r3, [sp, #4]
 8001922:	3301      	adds	r3, #1
 8001924:	9301      	str	r3, [sp, #4]
  } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 8001926:	9b01      	ldr	r3, [sp, #4]
 8001928:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800192c:	d001      	beq.n	8001932 <RCC_WaitForHSEStartUp+0x22>
 800192e:	0393      	lsls	r3, r2, #14
 8001930:	d5f5      	bpl.n	800191e <RCC_WaitForHSEStartUp+0xe>

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8001932:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001936:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800193a:	6818      	ldr	r0, [r3, #0]
  else
  {
    status = ERROR;
  }
  return (status);
}
 800193c:	f3c0 4040 	ubfx	r0, r0, #17, #1
 8001940:	b002      	add	sp, #8
 8001942:	4770      	bx	lr

08001944 <RCC_AdjustHSICalibrationValue>:
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 8001944:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001948:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800194c:	681a      	ldr	r2, [r3, #0]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= ~RCC_CR_HSITRIM;
 800194e:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 8001952:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3

  /* Store the new value */
  RCC->CR = tmpreg;
 8001956:	601a      	str	r2, [r3, #0]
}
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop

0800195c <RCC_HSICmd>:
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 800195c:	2300      	movs	r3, #0
 800195e:	f2c4 2347 	movt	r3, #16967	; 0x4247
 8001962:	6018      	str	r0, [r3, #0]
}
 8001964:	4770      	bx	lr
 8001966:	bf00      	nop

08001968 <RCC_LSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8001968:	f643 0370 	movw	r3, #14448	; 0x3870
 800196c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001970:	2200      	movs	r2, #0

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 8001972:	2801      	cmp	r0, #1
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8001974:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8001976:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 8001978:	d004      	beq.n	8001984 <RCC_LSEConfig+0x1c>
 800197a:	2804      	cmp	r0, #4
 800197c:	d101      	bne.n	8001982 <RCC_LSEConfig+0x1a>
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
      break;
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 800197e:	2205      	movs	r2, #5
 8001980:	701a      	strb	r2, [r3, #0]
 8001982:	4770      	bx	lr
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 8001984:	7018      	strb	r0, [r3, #0]
      break;
 8001986:	4770      	bx	lr

08001988 <RCC_LSICmd>:
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 8001988:	f44f 6368 	mov.w	r3, #3712	; 0xe80
 800198c:	f2c4 2347 	movt	r3, #16967	; 0x4247
 8001990:	6018      	str	r0, [r3, #0]
}
 8001992:	4770      	bx	lr

08001994 <RCC_PLLConfig>:
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 8001994:	4301      	orrs	r1, r0
 8001996:	ea41 1282 	orr.w	r2, r1, r2, lsl #6
 800199a:	9900      	ldr	r1, [sp, #0]
 800199c:	085b      	lsrs	r3, r3, #1
 800199e:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 80019a2:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80019a6:	3b01      	subs	r3, #1
 80019a8:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80019ac:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80019b0:	6042      	str	r2, [r0, #4]
                 (PLLQ << 24);
}
 80019b2:	4770      	bx	lr

080019b4 <RCC_PLLCmd>:
  */
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 80019b4:	2360      	movs	r3, #96	; 0x60
 80019b6:	f2c4 2347 	movt	r3, #16967	; 0x4247
 80019ba:	6018      	str	r0, [r3, #0]
}
 80019bc:	4770      	bx	lr
 80019be:	bf00      	nop

080019c0 <RCC_PLLI2SConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
  assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));

  RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 80019c0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80019c4:	0180      	lsls	r0, r0, #6
 80019c6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80019ca:	ea40 7101 	orr.w	r1, r0, r1, lsl #28
 80019ce:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
}
 80019d2:	4770      	bx	lr

080019d4 <RCC_PLLI2SCmd>:
  */
void RCC_PLLI2SCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 80019d4:	2368      	movs	r3, #104	; 0x68
 80019d6:	f2c4 2347 	movt	r3, #16967	; 0x4247
 80019da:	6018      	str	r0, [r3, #0]
}
 80019dc:	4770      	bx	lr
 80019de:	bf00      	nop

080019e0 <RCC_ClockSecuritySystemCmd>:
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 80019e0:	234c      	movs	r3, #76	; 0x4c
 80019e2:	f2c4 2347 	movt	r3, #16967	; 0x4247
 80019e6:	6018      	str	r0, [r3, #0]
}
 80019e8:	4770      	bx	lr
 80019ea:	bf00      	nop

080019ec <RCC_MCO1Config>:
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
  assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  

  tmpreg = RCC->CFGR;
 80019ec:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80019f0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80019f4:	689a      	ldr	r2, [r3, #8]

  /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
  tmpreg &= CFGR_MCO1_RESET_MASK;
 80019f6:	f022 62ec 	bic.w	r2, r2, #123731968	; 0x7600000

  /* Select MCO1 clock source and prescaler */
  tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 80019fa:	4302      	orrs	r2, r0
 80019fc:	430a      	orrs	r2, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;  
 80019fe:	609a      	str	r2, [r3, #8]
}
 8001a00:	4770      	bx	lr
 8001a02:	bf00      	nop

08001a04 <RCC_MCO2Config>:
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
  assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
  
  tmpreg = RCC->CFGR;
 8001a04:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001a08:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a0c:	689a      	ldr	r2, [r3, #8]
  
  /* Clear MCO2 and MCO2PRE[2:0] bits */
  tmpreg &= CFGR_MCO2_RESET_MASK;
 8001a0e:	f022 4278 	bic.w	r2, r2, #4160749568	; 0xf8000000

  /* Select MCO2 clock source and prescaler */
  tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 8001a12:	4302      	orrs	r2, r0
 8001a14:	430a      	orrs	r2, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;  
 8001a16:	609a      	str	r2, [r3, #8]
}
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop

08001a1c <RCC_SYSCLKConfig>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8001a1c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001a20:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a24:	689a      	ldr	r2, [r3, #8]

  /* Clear SW[1:0] bits */
  tmpreg &= ~RCC_CFGR_SW;
 8001a26:	f022 0203 	bic.w	r2, r2, #3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8001a2a:	4302      	orrs	r2, r0

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001a2c:	609a      	str	r2, [r3, #8]
}
 8001a2e:	4770      	bx	lr

08001a30 <RCC_GetSYSCLKSource>:
  *              - 0x04: HSE used as system clock
  *              - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
  return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 8001a30:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001a34:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a38:	6898      	ldr	r0, [r3, #8]
}
 8001a3a:	f000 000c 	and.w	r0, r0, #12
 8001a3e:	4770      	bx	lr

08001a40 <RCC_HCLKConfig>:
  uint32_t tmpreg = 0;
  
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8001a40:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001a44:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a48:	689a      	ldr	r2, [r3, #8]

  /* Clear HPRE[3:0] bits */
  tmpreg &= ~RCC_CFGR_HPRE;
 8001a4a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8001a4e:	4302      	orrs	r2, r0

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001a50:	609a      	str	r2, [r3, #8]
}
 8001a52:	4770      	bx	lr

08001a54 <RCC_PCLK1Config>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8001a54:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001a58:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a5c:	689a      	ldr	r2, [r3, #8]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE1;
 8001a5e:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8001a62:	4302      	orrs	r2, r0

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001a64:	609a      	str	r2, [r3, #8]
}
 8001a66:	4770      	bx	lr

08001a68 <RCC_PCLK2Config>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8001a68:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001a6c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a70:	689a      	ldr	r2, [r3, #8]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE2;
 8001a72:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8001a76:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001a7a:	609a      	str	r2, [r3, #8]
}
 8001a7c:	4770      	bx	lr
 8001a7e:	bf00      	nop

08001a80 <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8001a80:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001a84:	f2c4 0302 	movt	r3, #16386	; 0x4002
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8001a88:	b410      	push	{r4}
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8001a8a:	689a      	ldr	r2, [r3, #8]
 8001a8c:	f002 020c 	and.w	r2, r2, #12

  switch (tmp)
 8001a90:	2a04      	cmp	r2, #4
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
      break;
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8001a92:	bf02      	ittt	eq
 8001a94:	f44f 5290 	moveq.w	r2, #4608	; 0x1200
 8001a98:	f2c0 027a 	movteq	r2, #122	; 0x7a
 8001a9c:	6002      	streq	r2, [r0, #0]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;

  switch (tmp)
 8001a9e:	d006      	beq.n	8001aae <RCC_GetClocksFreq+0x2e>
 8001aa0:	2a08      	cmp	r2, #8
 8001aa2:	d01e      	beq.n	8001ae2 <RCC_GetClocksFreq+0x62>

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
      break;
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001aa4:	f44f 5210 	mov.w	r2, #9216	; 0x2400
 8001aa8:	f2c0 02f4 	movt	r2, #244	; 0xf4
 8001aac:	6002      	str	r2, [r0, #0]
      break;
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8001aae:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001ab2:	f2c4 0302 	movt	r3, #16386	; 0x4002
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 8001ab6:	491c      	ldr	r1, [pc, #112]	; (8001b28 <RCC_GetClocksFreq+0xa8>)
      break;
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8001ab8:	689c      	ldr	r4, [r3, #8]
  tmp = tmp >> 4;
 8001aba:	f3c4 1403 	ubfx	r4, r4, #4, #4
  presc = APBAHBPrescTable[tmp];
 8001abe:	5d0c      	ldrb	r4, [r1, r4]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8001ac0:	40e2      	lsrs	r2, r4
 8001ac2:	6042      	str	r2, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8001ac4:	689c      	ldr	r4, [r3, #8]
  tmp = tmp >> 10;
 8001ac6:	f3c4 2482 	ubfx	r4, r4, #10, #3
  presc = APBAHBPrescTable[tmp];
 8001aca:	5d0c      	ldrb	r4, [r1, r4]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001acc:	fa32 f404 	lsrs.w	r4, r2, r4
 8001ad0:	6084      	str	r4, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8001ad2:	689b      	ldr	r3, [r3, #8]
  tmp = tmp >> 13;
 8001ad4:	f3c3 3342 	ubfx	r3, r3, #13, #3
  presc = APBAHBPrescTable[tmp];
 8001ad8:	5ccb      	ldrb	r3, [r1, r3]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001ada:	40da      	lsrs	r2, r3
 8001adc:	60c2      	str	r2, [r0, #12]
}
 8001ade:	bc10      	pop	{r4}
 8001ae0:	4770      	bx	lr
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8001ae2:	685c      	ldr	r4, [r3, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ae4:	6859      	ldr	r1, [r3, #4]
      
      if (pllsource != 0)
 8001ae6:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8001aea:	685c      	ldr	r4, [r3, #4]
 8001aec:	bf15      	itete	ne
 8001aee:	f44f 5390 	movne.w	r3, #4608	; 0x1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8001af2:	f44f 5310 	moveq.w	r3, #9216	; 0x2400
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
      
      if (pllsource != 0)
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8001af6:	f2c0 037a 	movtne	r3, #122	; 0x7a
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8001afa:	f2c0 03f4 	movteq	r3, #244	; 0xf4

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001afe:	f001 013f 	and.w	r1, r1, #63	; 0x3f
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8001b02:	fbb3 f2f1 	udiv	r2, r3, r1
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8001b06:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001b0a:	f2c4 0302 	movt	r3, #16386	; 0x4002
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8001b0e:	f3c4 1488 	ubfx	r4, r4, #6, #9
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001b18:	3301      	adds	r3, #1
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8001b1a:	fb02 f204 	mul.w	r2, r2, r4
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8001b1e:	005b      	lsls	r3, r3, #1
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8001b20:	fbb2 f2f3 	udiv	r2, r2, r3
 8001b24:	6002      	str	r2, [r0, #0]
      break;
 8001b26:	e7c2      	b.n	8001aae <RCC_GetClocksFreq+0x2e>
 8001b28:	20000074 	.word	0x20000074

08001b2c <RCC_RTCCLKConfig>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 8001b2c:	f400 7340 	and.w	r3, r0, #768	; 0x300
 8001b30:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001b34:	d10c      	bne.n	8001b50 <RCC_RTCCLKConfig+0x24>
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;
 8001b36:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001b3a:	f2c4 0302 	movt	r3, #16386	; 0x4002

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 8001b3e:	f020 4170 	bic.w	r1, r0, #4026531840	; 0xf0000000
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;
 8001b42:	689a      	ldr	r2, [r3, #8]

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 8001b44:	f421 7140 	bic.w	r1, r1, #768	; 0x300
  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;
 8001b48:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 8001b4c:	430a      	orrs	r2, r1

    /* Store the new value */
    RCC->CFGR = tmpreg;
 8001b4e:	609a      	str	r2, [r3, #8]
  }
    
  /* Select the RTC clock source */
  RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 8001b50:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001b54:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001b58:	0500      	lsls	r0, r0, #20
 8001b5a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001b5c:	0d00      	lsrs	r0, r0, #20
 8001b5e:	4310      	orrs	r0, r2
 8001b60:	6718      	str	r0, [r3, #112]	; 0x70
}
 8001b62:	4770      	bx	lr

08001b64 <RCC_RTCCLKCmd>:
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 8001b64:	f640 633c 	movw	r3, #3644	; 0xe3c
 8001b68:	f2c4 2347 	movt	r3, #16967	; 0x4247
 8001b6c:	6018      	str	r0, [r3, #0]
}
 8001b6e:	4770      	bx	lr

08001b70 <RCC_BackupResetCmd>:
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 8001b70:	f44f 6364 	mov.w	r3, #3648	; 0xe40
 8001b74:	f2c4 2347 	movt	r3, #16967	; 0x4247
 8001b78:	6018      	str	r0, [r3, #0]
}
 8001b7a:	4770      	bx	lr

08001b7c <RCC_I2SCLKConfig>:
void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));

  *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;
 8001b7c:	f44f 73ae 	mov.w	r3, #348	; 0x15c
 8001b80:	f2c4 2347 	movt	r3, #16967	; 0x4247
 8001b84:	6018      	str	r0, [r3, #0]
}
 8001b86:	4770      	bx	lr

08001b88 <RCC_AHB1PeriphClockCmd>:
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8001b88:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001b8c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001b90:	6b1a      	ldr	r2, [r3, #48]	; 0x30
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001b92:	b919      	cbnz	r1, 8001b9c <RCC_AHB1PeriphClockCmd+0x14>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8001b94:	ea22 0000 	bic.w	r0, r2, r0
 8001b98:	6318      	str	r0, [r3, #48]	; 0x30
 8001b9a:	4770      	bx	lr
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8001b9c:	4310      	orrs	r0, r2
 8001b9e:	6318      	str	r0, [r3, #48]	; 0x30
 8001ba0:	4770      	bx	lr
 8001ba2:	bf00      	nop

08001ba4 <RCC_AHB2PeriphClockCmd>:
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 8001ba4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001ba8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001bac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001bae:	b919      	cbnz	r1, 8001bb8 <RCC_AHB2PeriphClockCmd+0x14>
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
  }
  else
  {
    RCC->AHB2ENR &= ~RCC_AHB2Periph;
 8001bb0:	ea22 0000 	bic.w	r0, r2, r0
 8001bb4:	6358      	str	r0, [r3, #52]	; 0x34
 8001bb6:	4770      	bx	lr
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 8001bb8:	4310      	orrs	r0, r2
 8001bba:	6358      	str	r0, [r3, #52]	; 0x34
 8001bbc:	4770      	bx	lr
 8001bbe:	bf00      	nop

08001bc0 <RCC_AHB3PeriphClockCmd>:
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 8001bc0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001bc4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001bc8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001bca:	b919      	cbnz	r1, 8001bd4 <RCC_AHB3PeriphClockCmd+0x14>
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
  }
  else
  {
    RCC->AHB3ENR &= ~RCC_AHB3Periph;
 8001bcc:	ea22 0000 	bic.w	r0, r2, r0
 8001bd0:	6398      	str	r0, [r3, #56]	; 0x38
 8001bd2:	4770      	bx	lr
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 8001bd4:	4310      	orrs	r0, r2
 8001bd6:	6398      	str	r0, [r3, #56]	; 0x38
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop

08001bdc <RCC_APB1PeriphClockCmd>:
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001bdc:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001be0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001be4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001be6:	b919      	cbnz	r1, 8001bf0 <RCC_APB1PeriphClockCmd+0x14>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8001be8:	ea22 0000 	bic.w	r0, r2, r0
 8001bec:	6418      	str	r0, [r3, #64]	; 0x40
 8001bee:	4770      	bx	lr
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001bf0:	4310      	orrs	r0, r2
 8001bf2:	6418      	str	r0, [r3, #64]	; 0x40
 8001bf4:	4770      	bx	lr
 8001bf6:	bf00      	nop

08001bf8 <RCC_APB2PeriphClockCmd>:
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001bf8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001bfc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c00:	6c5a      	ldr	r2, [r3, #68]	; 0x44
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001c02:	b919      	cbnz	r1, 8001c0c <RCC_APB2PeriphClockCmd+0x14>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001c04:	ea22 0000 	bic.w	r0, r2, r0
 8001c08:	6458      	str	r0, [r3, #68]	; 0x44
 8001c0a:	4770      	bx	lr
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001c0c:	4310      	orrs	r0, r2
 8001c0e:	6458      	str	r0, [r3, #68]	; 0x44
 8001c10:	4770      	bx	lr
 8001c12:	bf00      	nop

08001c14 <RCC_AHB1PeriphResetCmd>:
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 8001c14:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001c18:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c1c:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001c1e:	b919      	cbnz	r1, 8001c28 <RCC_AHB1PeriphResetCmd+0x14>
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 8001c20:	ea22 0000 	bic.w	r0, r2, r0
 8001c24:	6118      	str	r0, [r3, #16]
 8001c26:	4770      	bx	lr
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 8001c28:	4310      	orrs	r0, r2
 8001c2a:	6118      	str	r0, [r3, #16]
 8001c2c:	4770      	bx	lr
 8001c2e:	bf00      	nop

08001c30 <RCC_AHB2PeriphResetCmd>:
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 8001c30:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001c34:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c38:	695a      	ldr	r2, [r3, #20]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001c3a:	b919      	cbnz	r1, 8001c44 <RCC_AHB2PeriphResetCmd+0x14>
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
  }
  else
  {
    RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 8001c3c:	ea22 0000 	bic.w	r0, r2, r0
 8001c40:	6158      	str	r0, [r3, #20]
 8001c42:	4770      	bx	lr
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 8001c44:	4310      	orrs	r0, r2
 8001c46:	6158      	str	r0, [r3, #20]
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop

08001c4c <RCC_AHB3PeriphResetCmd>:
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
 8001c4c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001c50:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c54:	699a      	ldr	r2, [r3, #24]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001c56:	b919      	cbnz	r1, 8001c60 <RCC_AHB3PeriphResetCmd+0x14>
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
  }
  else
  {
    RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 8001c58:	ea22 0000 	bic.w	r0, r2, r0
 8001c5c:	6198      	str	r0, [r3, #24]
 8001c5e:	4770      	bx	lr
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
 8001c60:	4310      	orrs	r0, r2
 8001c62:	6198      	str	r0, [r3, #24]
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop

08001c68 <RCC_APB1PeriphResetCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8001c68:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001c6c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c70:	6a1a      	ldr	r2, [r3, #32]
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001c72:	b919      	cbnz	r1, 8001c7c <RCC_APB1PeriphResetCmd+0x14>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8001c74:	ea22 0000 	bic.w	r0, r2, r0
 8001c78:	6218      	str	r0, [r3, #32]
 8001c7a:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8001c7c:	4310      	orrs	r0, r2
 8001c7e:	6218      	str	r0, [r3, #32]
 8001c80:	4770      	bx	lr
 8001c82:	bf00      	nop

08001c84 <RCC_APB2PeriphResetCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8001c84:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001c88:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c8c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001c8e:	b919      	cbnz	r1, 8001c98 <RCC_APB2PeriphResetCmd+0x14>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8001c90:	ea22 0000 	bic.w	r0, r2, r0
 8001c94:	6258      	str	r0, [r3, #36]	; 0x24
 8001c96:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8001c98:	4310      	orrs	r0, r2
 8001c9a:	6258      	str	r0, [r3, #36]	; 0x24
 8001c9c:	4770      	bx	lr
 8001c9e:	bf00      	nop

08001ca0 <RCC_AHB1PeriphClockLPModeCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
 8001ca0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001ca4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001ca8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001caa:	b919      	cbnz	r1, 8001cb4 <RCC_AHB1PeriphClockLPModeCmd+0x14>
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1LPENR &= ~RCC_AHB1Periph;
 8001cac:	ea22 0000 	bic.w	r0, r2, r0
 8001cb0:	6518      	str	r0, [r3, #80]	; 0x50
 8001cb2:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
 8001cb4:	4310      	orrs	r0, r2
 8001cb6:	6518      	str	r0, [r3, #80]	; 0x50
 8001cb8:	4770      	bx	lr
 8001cba:	bf00      	nop

08001cbc <RCC_AHB2PeriphClockLPModeCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
 8001cbc:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001cc0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001cc4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001cc6:	b919      	cbnz	r1, 8001cd0 <RCC_AHB2PeriphClockLPModeCmd+0x14>
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
  }
  else
  {
    RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 8001cc8:	ea22 0000 	bic.w	r0, r2, r0
 8001ccc:	6558      	str	r0, [r3, #84]	; 0x54
 8001cce:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
 8001cd0:	4310      	orrs	r0, r2
 8001cd2:	6558      	str	r0, [r3, #84]	; 0x54
 8001cd4:	4770      	bx	lr
 8001cd6:	bf00      	nop

08001cd8 <RCC_AHB3PeriphClockLPModeCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
 8001cd8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001cdc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001ce0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001ce2:	b919      	cbnz	r1, 8001cec <RCC_AHB3PeriphClockLPModeCmd+0x14>
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
  }
  else
  {
    RCC->AHB3LPENR &= ~RCC_AHB3Periph;
 8001ce4:	ea22 0000 	bic.w	r0, r2, r0
 8001ce8:	6598      	str	r0, [r3, #88]	; 0x58
 8001cea:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
 8001cec:	4310      	orrs	r0, r2
 8001cee:	6598      	str	r0, [r3, #88]	; 0x58
 8001cf0:	4770      	bx	lr
 8001cf2:	bf00      	nop

08001cf4 <RCC_APB1PeriphClockLPModeCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
 8001cf4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001cf8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001cfc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001cfe:	b919      	cbnz	r1, 8001d08 <RCC_APB1PeriphClockLPModeCmd+0x14>
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1LPENR &= ~RCC_APB1Periph;
 8001d00:	ea22 0000 	bic.w	r0, r2, r0
 8001d04:	6618      	str	r0, [r3, #96]	; 0x60
 8001d06:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
 8001d08:	4310      	orrs	r0, r2
 8001d0a:	6618      	str	r0, [r3, #96]	; 0x60
 8001d0c:	4770      	bx	lr
 8001d0e:	bf00      	nop

08001d10 <RCC_APB2PeriphClockLPModeCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
 8001d10:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001d14:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001d18:	6e5a      	ldr	r2, [r3, #100]	; 0x64
void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001d1a:	b919      	cbnz	r1, 8001d24 <RCC_APB2PeriphClockLPModeCmd+0x14>
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2LPENR &= ~RCC_APB2Periph;
 8001d1c:	ea22 0000 	bic.w	r0, r2, r0
 8001d20:	6658      	str	r0, [r3, #100]	; 0x64
 8001d22:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
 8001d24:	4310      	orrs	r0, r2
 8001d26:	6658      	str	r0, [r3, #100]	; 0x64
 8001d28:	4770      	bx	lr
 8001d2a:	bf00      	nop

08001d2c <RCC_ITConfig>:
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8001d2c:	f643 030d 	movw	r3, #14349	; 0x380d
 8001d30:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001d34:	781a      	ldrb	r2, [r3, #0]
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001d36:	b919      	cbnz	r1, 8001d40 <RCC_ITConfig+0x14>
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
  }
  else
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 8001d38:	ea22 0000 	bic.w	r0, r2, r0
 8001d3c:	7018      	strb	r0, [r3, #0]
 8001d3e:	4770      	bx	lr
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8001d40:	4310      	orrs	r0, r2
 8001d42:	7018      	strb	r0, [r3, #0]
 8001d44:	4770      	bx	lr
 8001d46:	bf00      	nop

08001d48 <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8001d48:	0943      	lsrs	r3, r0, #5
  if (tmp == 1)               /* The flag to check is in CR register */
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d00e      	beq.n	8001d6c <RCC_GetFlagStatus+0x24>
  {
    statusreg = RCC->CR;
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8001d4e:	2b02      	cmp	r3, #2
  {
    statusreg = RCC->BDCR;
 8001d50:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001d54:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001d58:	bf0c      	ite	eq
 8001d5a:	6f1b      	ldreq	r3, [r3, #112]	; 0x70
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8001d5c:	6f5b      	ldrne	r3, [r3, #116]	; 0x74
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 8001d5e:	f000 001f 	and.w	r0, r0, #31
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8001d62:	fa33 f000 	lsrs.w	r0, r3, r0
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 8001d66:	f000 0001 	and.w	r0, r0, #1
 8001d6a:	4770      	bx	lr

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8001d6c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001d70:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	e7f2      	b.n	8001d5e <RCC_GetFlagStatus+0x16>

08001d78 <RCC_ClearFlag>:
  * @retval None
  */
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= RCC_CSR_RMVF;
 8001d78:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001d7c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001d80:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8001d82:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001d86:	675a      	str	r2, [r3, #116]	; 0x74
}
 8001d88:	4770      	bx	lr
 8001d8a:	bf00      	nop

08001d8c <RCC_GetITStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 8001d8c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001d90:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001d94:	68db      	ldr	r3, [r3, #12]
  {
    bitstatus = SET;
 8001d96:	4218      	tst	r0, r3
  {
    bitstatus = RESET;
  }
  /* Return the RCC_IT status */
  return  bitstatus;
}
 8001d98:	bf0c      	ite	eq
 8001d9a:	2000      	moveq	r0, #0
 8001d9c:	2001      	movne	r0, #1
 8001d9e:	4770      	bx	lr

08001da0 <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 8001da0:	f643 030e 	movw	r3, #14350	; 0x380e
 8001da4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001da8:	7018      	strb	r0, [r3, #0]
}
 8001daa:	4770      	bx	lr

08001dac <SPI_I2S_DeInit>:
  *         is managed by the I2S peripheral clock).
  *             
  * @retval None
  */
void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
{
 8001dac:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  if (SPIx == SPI1)
 8001dae:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001db2:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8001db6:	4298      	cmp	r0, r3
 8001db8:	d018      	beq.n	8001dec <SPI_I2S_DeInit+0x40>
    /* Enable SPI1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
    /* Release SPI1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
  }
  else if (SPIx == SPI2)
 8001dba:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001dbe:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8001dc2:	4298      	cmp	r0, r3
 8001dc4:	d01e      	beq.n	8001e04 <SPI_I2S_DeInit+0x58>
    /* Release SPI2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
    }
  else
  {
    if (SPIx == SPI3)
 8001dc6:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8001dca:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8001dce:	4298      	cmp	r0, r3
 8001dd0:	d000      	beq.n	8001dd4 <SPI_I2S_DeInit+0x28>
 8001dd2:	bd08      	pop	{r3, pc}
    {
      /* Enable SPI3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
 8001dd4:	2101      	movs	r1, #1
 8001dd6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001dda:	f7ff ff45 	bl	8001c68 <RCC_APB1PeriphResetCmd>
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 8001dde:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001de2:	2100      	movs	r1, #0
    }
  }
}
 8001de4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    if (SPIx == SPI3)
    {
      /* Enable SPI3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 8001de8:	f7ff bf3e 	b.w	8001c68 <RCC_APB1PeriphResetCmd>
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  if (SPIx == SPI1)
  {
    /* Enable SPI1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 8001dec:	2101      	movs	r1, #1
 8001dee:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001df2:	f7ff ff47 	bl	8001c84 <RCC_APB2PeriphResetCmd>
    /* Release SPI1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 8001df6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001dfa:	2100      	movs	r1, #0
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
    }
  }
}
 8001dfc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  if (SPIx == SPI1)
  {
    /* Enable SPI1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
    /* Release SPI1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 8001e00:	f7ff bf40 	b.w	8001c84 <RCC_APB2PeriphResetCmd>
  }
  else if (SPIx == SPI2)
  {
    /* Enable SPI2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
 8001e04:	2101      	movs	r1, #1
 8001e06:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001e0a:	f7ff ff2d 	bl	8001c68 <RCC_APB1PeriphResetCmd>
    /* Release SPI2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 8001e0e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001e12:	2100      	movs	r1, #0
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
    }
  }
}
 8001e14:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else if (SPIx == SPI2)
  {
    /* Enable SPI2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
    /* Release SPI2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 8001e18:	f7ff bf26 	b.w	8001c68 <RCC_APB1PeriphResetCmd>

08001e1c <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8001e1c:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001e20:	880b      	ldrh	r3, [r1, #0]
 8001e22:	f8b1 a002 	ldrh.w	sl, [r1, #2]
 8001e26:	f8b1 9004 	ldrh.w	r9, [r1, #4]
 8001e2a:	f8b1 8006 	ldrh.w	r8, [r1, #6]
 8001e2e:	f8b1 c008 	ldrh.w	ip, [r1, #8]
 8001e32:	894f      	ldrh	r7, [r1, #10]
 8001e34:	898e      	ldrh	r6, [r1, #12]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8001e36:	8805      	ldrh	r5, [r0, #0]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001e38:	89cc      	ldrh	r4, [r1, #14]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8001e3a:	8a0a      	ldrh	r2, [r1, #16]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001e3c:	ea4a 0303 	orr.w	r3, sl, r3
 8001e40:	ea43 0309 	orr.w	r3, r3, r9
 8001e44:	ea43 0308 	orr.w	r3, r3, r8
 8001e48:	ea43 030c 	orr.w	r3, r3, ip
 8001e4c:	433b      	orrs	r3, r7
 8001e4e:	4333      	orrs	r3, r6

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 8001e50:	f405 5141 	and.w	r1, r5, #12352	; 0x3040
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001e54:	4323      	orrs	r3, r4
 8001e56:	430b      	orrs	r3, r1
 8001e58:	b29b      	uxth	r3, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8001e5a:	8003      	strh	r3, [r0, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 8001e5c:	8b83      	ldrh	r3, [r0, #28]
 8001e5e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001e62:	041b      	lsls	r3, r3, #16
 8001e64:	0c1b      	lsrs	r3, r3, #16
 8001e66:	8383      	strh	r3, [r0, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8001e68:	8202      	strh	r2, [r0, #16]
}
 8001e6a:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
 8001e6e:	4770      	bx	lr

08001e70 <I2S_Init>:
  assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq));
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  

/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
 8001e70:	8b83      	ldrh	r3, [r0, #28]
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8001e72:	688a      	ldr	r2, [r1, #8]
  assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq));
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  

/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
 8001e74:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8001e78:	f023 030f 	bic.w	r3, r3, #15
 8001e7c:	041b      	lsls	r3, r3, #16
 8001e7e:	0c1b      	lsrs	r3, r3, #16
 8001e80:	8383      	strh	r3, [r0, #28]
  SPIx->I2SPR = 0x0002;
 8001e82:	2302      	movs	r3, #2
 8001e84:	8403      	strh	r3, [r0, #32]
  *         to the value of the the source clock frequency (in Hz).
  *  
  * @retval None
  */
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
{
 8001e86:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
  SPIx->I2SPR = 0x0002;
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
 8001e8a:	8b86      	ldrh	r6, [r0, #28]
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8001e8c:	429a      	cmp	r2, r3
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
  SPIx->I2SPR = 0x0002;
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
 8001e8e:	b2b6      	uxth	r6, r6
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8001e90:	d05d      	beq.n	8001f4e <I2S_Init+0xde>
    /* Set the I2S clock to the external clock  value */
    i2sclk = I2S_EXTERNAL_CLOCK_VAL;

  #else /* There is no define for External I2S clock source */
    /* Set PLLI2S as I2S clock source */
    if ((RCC->CFGR & RCC_CFGR_I2SSRC) != 0)
 8001e92:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001e96:	f2c4 0302 	movt	r3, #16386	; 0x4002
  }
  /* If the requested audio frequency is not the default, compute the prescaler */
  else
  {
    /* Check the frame length (For the Prescaler computing) *******************/
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 8001e9a:	888c      	ldrh	r4, [r1, #4]
    /* Set the I2S clock to the external clock  value */
    i2sclk = I2S_EXTERNAL_CLOCK_VAL;

  #else /* There is no define for External I2S clock source */
    /* Set PLLI2S as I2S clock source */
    if ((RCC->CFGR & RCC_CFGR_I2SSRC) != 0)
 8001e9c:	689d      	ldr	r5, [r3, #8]
      packetlength = 1;
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 2;
 8001e9e:	2c00      	cmp	r4, #0
 8001ea0:	bf0c      	ite	eq
 8001ea2:	f04f 0c01 	moveq.w	ip, #1
 8001ea6:	f04f 0c02 	movne.w	ip, #2
    /* Set the I2S clock to the external clock  value */
    i2sclk = I2S_EXTERNAL_CLOCK_VAL;

  #else /* There is no define for External I2S clock source */
    /* Set PLLI2S as I2S clock source */
    if ((RCC->CFGR & RCC_CFGR_I2SSRC) != 0)
 8001eaa:	022d      	lsls	r5, r5, #8
    {
      RCC->CFGR &= ~(uint32_t)RCC_CFGR_I2SSRC;
 8001eac:	bf42      	ittt	mi
 8001eae:	689d      	ldrmi	r5, [r3, #8]
 8001eb0:	f425 0500 	bicmi.w	r5, r5, #8388608	; 0x800000
 8001eb4:	609d      	strmi	r5, [r3, #8]
    }    
    
    /* Get the PLLI2SN value */
    plln = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6) & \
 8001eb6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001eba:	f2c4 0302 	movt	r3, #16386	; 0x4002
    
    /* Get the PLLM value */
    pllm = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);      
    
    /* Get the I2S source clock value */
    i2sclk = (uint32_t)(((HSE_VALUE / pllm) * plln) / pllr);
 8001ebe:	f44f 5590 	mov.w	r5, #4608	; 0x1200
    {
      RCC->CFGR &= ~(uint32_t)RCC_CFGR_I2SSRC;
    }    
    
    /* Get the PLLI2SN value */
    plln = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6) & \
 8001ec2:	f8d3 8084 	ldr.w	r8, [r3, #132]	; 0x84
                      (RCC_PLLI2SCFGR_PLLI2SN >> 6));
    
    /* Get the PLLI2SR value */
    pllr = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28) & \
 8001ec6:	f8d3 7084 	ldr.w	r7, [r3, #132]	; 0x84
                      (RCC_PLLI2SCFGR_PLLI2SR >> 28));
    
    /* Get the PLLM value */
    pllm = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);      
 8001eca:	f8d3 9004 	ldr.w	r9, [r3, #4]
    /* Get the I2S source clock value */
    i2sclk = (uint32_t)(((HSE_VALUE / pllm) * plln) / pllr);
  #endif /* I2S_EXTERNAL_CLOCK_VAL */
    
    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
 8001ece:	88cb      	ldrh	r3, [r1, #6]
    /* Get the PLLI2SR value */
    pllr = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28) & \
                      (RCC_PLLI2SCFGR_PLLI2SR >> 28));
    
    /* Get the PLLM value */
    pllm = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);      
 8001ed0:	f009 093f 	and.w	r9, r9, #63	; 0x3f
    
    /* Get the I2S source clock value */
    i2sclk = (uint32_t)(((HSE_VALUE / pllm) * plln) / pllr);
 8001ed4:	f2c0 057a 	movt	r5, #122	; 0x7a
 8001ed8:	fbb5 f5f9 	udiv	r5, r5, r9
    {
      RCC->CFGR &= ~(uint32_t)RCC_CFGR_I2SSRC;
    }    
    
    /* Get the PLLI2SN value */
    plln = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6) & \
 8001edc:	f3c8 1888 	ubfx	r8, r8, #6, #9
    
    /* Get the PLLM value */
    pllm = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);      
    
    /* Get the I2S source clock value */
    i2sclk = (uint32_t)(((HSE_VALUE / pllm) * plln) / pllr);
 8001ee0:	fb08 f505 	mul.w	r5, r8, r5
    /* Get the PLLI2SN value */
    plln = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6) & \
                      (RCC_PLLI2SCFGR_PLLI2SN >> 6));
    
    /* Get the PLLI2SR value */
    pllr = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28) & \
 8001ee4:	f3c7 7702 	ubfx	r7, r7, #28, #3
    /* Get the I2S source clock value */
    i2sclk = (uint32_t)(((HSE_VALUE / pllm) * plln) / pllr);
  #endif /* I2S_EXTERNAL_CLOCK_VAL */
    
    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
 8001ee8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    
    /* Get the PLLM value */
    pllm = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);      
    
    /* Get the I2S source clock value */
    i2sclk = (uint32_t)(((HSE_VALUE / pllm) * plln) / pllr);
 8001eec:	fbb5 f5f7 	udiv	r5, r5, r7
  #endif /* I2S_EXTERNAL_CLOCK_VAL */
    
    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
 8001ef0:	d030      	beq.n	8001f54 <I2S_Init+0xe4>
      tmp = (uint16_t)(((((i2sclk / 256) * 10) / I2S_InitStruct->I2S_AudioFreq)) + 5);
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint16_t)(((((i2sclk / (32 * packetlength)) *10 ) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 8001ef2:	ea4f 1c4c 	mov.w	ip, ip, lsl #5
 8001ef6:	fbb5 f5fc 	udiv	r5, r5, ip
 8001efa:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8001efe:	006d      	lsls	r5, r5, #1
 8001f00:	fbb5 f2f2 	udiv	r2, r5, r2
 8001f04:	3205      	adds	r2, #5
    }
    
    /* Remove the flatting point */
    tmp = tmp / 10;  
 8001f06:	f64c 45cd 	movw	r5, #52429	; 0xcccd
 8001f0a:	f6cc 45cc 	movt	r5, #52428	; 0xcccc
      tmp = (uint16_t)(((((i2sclk / 256) * 10) / I2S_InitStruct->I2S_AudioFreq)) + 5);
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint16_t)(((((i2sclk / (32 * packetlength)) *10 ) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 8001f0e:	b292      	uxth	r2, r2
    }
    
    /* Remove the flatting point */
    tmp = tmp / 10;  
 8001f10:	fba5 7202 	umull	r7, r2, r5, r2
 8001f14:	08d2      	lsrs	r2, r2, #3
      
    /* Check the parity of the divider */
    i2sodd = (uint16_t)(tmp & (uint16_t)0x0001);
   
    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint16_t)((tmp - i2sodd) / 2);
 8001f16:	0855      	lsrs	r5, r2, #1
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint16_t) (i2sodd << 8);
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2) || (i2sdiv > 0xFF))
 8001f18:	1eaf      	subs	r7, r5, #2
      
    /* Check the parity of the divider */
    i2sodd = (uint16_t)(tmp & (uint16_t)0x0001);
   
    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint16_t)((tmp - i2sodd) / 2);
 8001f1a:	f002 0201 	and.w	r2, r2, #1
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint16_t) (i2sodd << 8);
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2) || (i2sdiv > 0xFF))
 8001f1e:	2ffd      	cmp	r7, #253	; 0xfd
 8001f20:	bf94      	ite	ls
 8001f22:	ea45 2202 	orrls.w	r2, r5, r2, lsl #8
 8001f26:	2202      	movhi	r2, #2
  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)((uint16_t)i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(I2S_InitStruct->I2S_Mode | \
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
 8001f28:	f8b1 c000 	ldrh.w	ip, [r1]

  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)((uint16_t)i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(I2S_InitStruct->I2S_Mode | \
 8001f2c:	884f      	ldrh	r7, [r1, #2]
 8001f2e:	898d      	ldrh	r5, [r1, #12]
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
 8001f30:	ea46 010c 	orr.w	r1, r6, ip
 8001f34:	f441 6100 	orr.w	r1, r1, #2048	; 0x800

  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)((uint16_t)i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(I2S_InitStruct->I2S_Mode | \
 8001f38:	4339      	orrs	r1, r7
 8001f3a:	4329      	orrs	r1, r5
    i2sdiv = 2;
    i2sodd = 0;
  }

  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)((uint16_t)i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));
 8001f3c:	4313      	orrs	r3, r2
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(I2S_InitStruct->I2S_Mode | \
 8001f3e:	b289      	uxth	r1, r1
    i2sdiv = 2;
    i2sodd = 0;
  }

  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)((uint16_t)i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));
 8001f40:	b29b      	uxth	r3, r3
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(I2S_InitStruct->I2S_Mode | \
 8001f42:	430c      	orrs	r4, r1
    i2sdiv = 2;
    i2sodd = 0;
  }

  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)((uint16_t)i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));
 8001f44:	8403      	strh	r3, [r0, #32]
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(I2S_InitStruct->I2S_Mode | \
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
                  (uint16_t)I2S_InitStruct->I2S_CPOL))));
 
  /* Write to SPIx I2SCFGR */  
  SPIx->I2SCFGR = tmpreg;
 8001f46:	8384      	strh	r4, [r0, #28]
}
 8001f48:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8001f4c:	4770      	bx	lr
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8001f4e:	888c      	ldrh	r4, [r1, #4]
 8001f50:	88cb      	ldrh	r3, [r1, #6]
 8001f52:	e7e9      	b.n	8001f28 <I2S_Init+0xb8>
    
    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
    {
      /* MCLK output is enabled */
      tmp = (uint16_t)(((((i2sclk / 256) * 10) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 8001f54:	0a2d      	lsrs	r5, r5, #8
 8001f56:	e7d0      	b.n	8001efa <I2S_Init+0x8a>

08001f58 <SPI_StructInit>:
  */
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	8003      	strh	r3, [r0, #0]
  /* initialize the SPI_Mode member */
  SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 8001f5c:	8043      	strh	r3, [r0, #2]
  /* initialize the SPI_DataSize member */
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 8001f5e:	8083      	strh	r3, [r0, #4]
  /* Initialize the SPI_CPOL member */
  SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 8001f60:	80c3      	strh	r3, [r0, #6]
  /* Initialize the SPI_CPHA member */
  SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 8001f62:	8103      	strh	r3, [r0, #8]
  /* Initialize the SPI_NSS member */
  SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
 8001f64:	8143      	strh	r3, [r0, #10]
  /* Initialize the SPI_BaudRatePrescaler member */
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 8001f66:	8183      	strh	r3, [r0, #12]
  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 8001f68:	81c3      	strh	r3, [r0, #14]
  /* Initialize the SPI_CRCPolynomial member */
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 8001f6a:	2307      	movs	r3, #7
 8001f6c:	8203      	strh	r3, [r0, #16]
}
 8001f6e:	4770      	bx	lr

08001f70 <I2S_StructInit>:
  */
void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
{
/*--------------- Reset I2S init structure parameters values -----------------*/
  /* Initialize the I2S_Mode member */
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 8001f70:	2300      	movs	r3, #0
  
  /* Initialize the I2S_MCLKOutput member */
  I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
  
  /* Initialize the I2S_AudioFreq member */
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 8001f72:	2202      	movs	r2, #2
  */
void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
{
/*--------------- Reset I2S init structure parameters values -----------------*/
  /* Initialize the I2S_Mode member */
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 8001f74:	8003      	strh	r3, [r0, #0]
  
  /* Initialize the I2S_Standard member */
  I2S_InitStruct->I2S_Standard = I2S_Standard_Phillips;
 8001f76:	8043      	strh	r3, [r0, #2]
  
  /* Initialize the I2S_DataFormat member */
  I2S_InitStruct->I2S_DataFormat = I2S_DataFormat_16b;
 8001f78:	8083      	strh	r3, [r0, #4]
  
  /* Initialize the I2S_MCLKOutput member */
  I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
 8001f7a:	80c3      	strh	r3, [r0, #6]
  
  /* Initialize the I2S_AudioFreq member */
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 8001f7c:	6082      	str	r2, [r0, #8]
  
  /* Initialize the I2S_CPOL member */
  I2S_InitStruct->I2S_CPOL = I2S_CPOL_Low;
 8001f7e:	8183      	strh	r3, [r0, #12]
}
 8001f80:	4770      	bx	lr
 8001f82:	bf00      	nop

08001f84 <SPI_Cmd>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 8001f84:	8803      	ldrh	r3, [r0, #0]
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001f86:	b929      	cbnz	r1, 8001f94 <SPI_Cmd+0x10>
    SPIx->CR1 |= SPI_CR1_SPE;
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 8001f88:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001f8c:	041b      	lsls	r3, r3, #16
 8001f8e:	0c1b      	lsrs	r3, r3, #16
 8001f90:	8003      	strh	r3, [r0, #0]
 8001f92:	4770      	bx	lr
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 8001f94:	b29b      	uxth	r3, r3
 8001f96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f9a:	8003      	strh	r3, [r0, #0]
 8001f9c:	4770      	bx	lr
 8001f9e:	bf00      	nop

08001fa0 <I2S_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR |= SPI_I2SCFGR_I2SE;
 8001fa0:	8b83      	ldrh	r3, [r0, #28]
{
  /* Check the parameters */
  assert_param(IS_SPI_23_PERIPH_EXT(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001fa2:	b929      	cbnz	r1, 8001fb0 <I2S_Cmd+0x10>
    SPIx->I2SCFGR |= SPI_I2SCFGR_I2SE;
  }
  else
  {
    /* Disable the selected SPI peripheral in I2S mode */
    SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SE);
 8001fa4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001fa8:	041b      	lsls	r3, r3, #16
 8001faa:	0c1b      	lsrs	r3, r3, #16
 8001fac:	8383      	strh	r3, [r0, #28]
 8001fae:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR |= SPI_I2SCFGR_I2SE;
 8001fb0:	b29b      	uxth	r3, r3
 8001fb2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001fb6:	8383      	strh	r3, [r0, #28]
 8001fb8:	4770      	bx	lr
 8001fba:	bf00      	nop

08001fbc <SPI_DataSizeConfig>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DATASIZE(SPI_DataSize));
  /* Clear DFF bit */
  SPIx->CR1 &= (uint16_t)~SPI_DataSize_16b;
 8001fbc:	8803      	ldrh	r3, [r0, #0]
 8001fbe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001fc2:	041b      	lsls	r3, r3, #16
 8001fc4:	0c1b      	lsrs	r3, r3, #16
 8001fc6:	8003      	strh	r3, [r0, #0]
  /* Set new DFF bit value */
  SPIx->CR1 |= SPI_DataSize;
 8001fc8:	8803      	ldrh	r3, [r0, #0]
 8001fca:	b29b      	uxth	r3, r3
 8001fcc:	430b      	orrs	r3, r1
 8001fce:	8003      	strh	r3, [r0, #0]
}
 8001fd0:	4770      	bx	lr
 8001fd2:	bf00      	nop

08001fd4 <SPI_BiDirectionalLineConfig>:
void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));
  if (SPI_Direction == SPI_Direction_Tx)
 8001fd4:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 8001fd8:	8803      	ldrh	r3, [r0, #0]
void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));
  if (SPI_Direction == SPI_Direction_Tx)
 8001fda:	d005      	beq.n	8001fe8 <SPI_BiDirectionalLineConfig+0x14>
    SPIx->CR1 |= SPI_Direction_Tx;
  }
  else
  {
    /* Set the Rx only mode */
    SPIx->CR1 &= SPI_Direction_Rx;
 8001fdc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001fe0:	041b      	lsls	r3, r3, #16
 8001fe2:	0c1b      	lsrs	r3, r3, #16
 8001fe4:	8003      	strh	r3, [r0, #0]
 8001fe6:	4770      	bx	lr
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));
  if (SPI_Direction == SPI_Direction_Tx)
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 8001fe8:	b29b      	uxth	r3, r3
 8001fea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fee:	8003      	strh	r3, [r0, #0]
 8001ff0:	4770      	bx	lr
 8001ff2:	bf00      	nop

08001ff4 <SPI_NSSInternalSoftwareConfig>:
void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));
  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 8001ff4:	f64f 63ff 	movw	r3, #65279	; 0xfeff
 8001ff8:	4299      	cmp	r1, r3
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 8001ffa:	8803      	ldrh	r3, [r0, #0]
void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));
  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 8001ffc:	d004      	beq.n	8002008 <SPI_NSSInternalSoftwareConfig+0x14>
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 8001ffe:	b29b      	uxth	r3, r3
 8002000:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002004:	8003      	strh	r3, [r0, #0]
 8002006:	4770      	bx	lr
  }
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 8002008:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800200c:	041b      	lsls	r3, r3, #16
 800200e:	0c1b      	lsrs	r3, r3, #16
 8002010:	8003      	strh	r3, [r0, #0]
 8002012:	4770      	bx	lr

08002014 <SPI_SSOutputCmd>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= (uint16_t)SPI_CR2_SSOE;
 8002014:	8883      	ldrh	r3, [r0, #4]
void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002016:	b929      	cbnz	r1, 8002024 <SPI_SSOutputCmd+0x10>
    SPIx->CR2 |= (uint16_t)SPI_CR2_SSOE;
  }
  else
  {
    /* Disable the selected SPI SS output */
    SPIx->CR2 &= (uint16_t)~((uint16_t)SPI_CR2_SSOE);
 8002018:	f023 0304 	bic.w	r3, r3, #4
 800201c:	041b      	lsls	r3, r3, #16
 800201e:	0c1b      	lsrs	r3, r3, #16
 8002020:	8083      	strh	r3, [r0, #4]
 8002022:	4770      	bx	lr
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= (uint16_t)SPI_CR2_SSOE;
 8002024:	b29b      	uxth	r3, r3
 8002026:	f043 0304 	orr.w	r3, r3, #4
 800202a:	8083      	strh	r3, [r0, #4]
 800202c:	4770      	bx	lr
 800202e:	bf00      	nop

08002030 <SPI_TIModeCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the TI mode for the selected SPI peripheral */
    SPIx->CR2 |= SPI_CR2_FRF;
 8002030:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002032:	b929      	cbnz	r1, 8002040 <SPI_TIModeCmd+0x10>
    SPIx->CR2 |= SPI_CR2_FRF;
  }
  else
  {
    /* Disable the TI mode for the selected SPI peripheral */
    SPIx->CR2 &= (uint16_t)~SPI_CR2_FRF;
 8002034:	f023 0310 	bic.w	r3, r3, #16
 8002038:	041b      	lsls	r3, r3, #16
 800203a:	0c1b      	lsrs	r3, r3, #16
 800203c:	8083      	strh	r3, [r0, #4]
 800203e:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the TI mode for the selected SPI peripheral */
    SPIx->CR2 |= SPI_CR2_FRF;
 8002040:	b29b      	uxth	r3, r3
 8002042:	f043 0310 	orr.w	r3, r3, #16
 8002046:	8083      	strh	r3, [r0, #4]
 8002048:	4770      	bx	lr
 800204a:	bf00      	nop

0800204c <I2S_FullDuplexConfig>:
  assert_param(IS_I2S_DATA_FORMAT(I2S_InitStruct->I2S_DataFormat));
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  

/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  I2Sxext->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
 800204c:	8b83      	ldrh	r3, [r0, #28]
    }
  }

 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 800204e:	898a      	ldrh	r2, [r1, #12]
  assert_param(IS_I2S_DATA_FORMAT(I2S_InitStruct->I2S_DataFormat));
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  

/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  I2Sxext->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
 8002050:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002054:	f023 030f 	bic.w	r3, r3, #15
 8002058:	041b      	lsls	r3, r3, #16
 800205a:	0c1b      	lsrs	r3, r3, #16
 800205c:	8383      	strh	r3, [r0, #28]
  I2Sxext->I2SPR = 0x0002;
 800205e:	2302      	movs	r3, #2
 8002060:	8403      	strh	r3, [r0, #32]
  * @note   The I2S full duplex extension can be configured in slave mode only.    
  *  
  * @retval None
  */
void I2S_FullDuplexConfig(SPI_TypeDef* I2Sxext, I2S_InitTypeDef* I2S_InitStruct)
{
 8002062:	b470      	push	{r4, r5, r6}
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  I2Sxext->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
  I2Sxext->I2SPR = 0x0002;
  
  /* Get the I2SCFGR register value */
  tmpreg = I2Sxext->I2SCFGR;
 8002064:	8b86      	ldrh	r6, [r0, #28]
  }

 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
 8002066:	884d      	ldrh	r5, [r1, #2]
  
  /* Get the I2SCFGR register value */
  tmpreg = I2Sxext->I2SCFGR;
  
  /* Get the mode to be configured for the extended I2S */
  if ((I2S_InitStruct->I2S_Mode == I2S_Mode_MasterTx) || (I2S_InitStruct->I2S_Mode == I2S_Mode_SlaveTx))
 8002068:	880b      	ldrh	r3, [r1, #0]
    }
  }

 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 800206a:	888c      	ldrh	r4, [r1, #4]
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  I2Sxext->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
  I2Sxext->I2SPR = 0x0002;
  
  /* Get the I2SCFGR register value */
  tmpreg = I2Sxext->I2SCFGR;
 800206c:	b2b1      	uxth	r1, r6
  }

 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
 800206e:	4329      	orrs	r1, r5
 8002070:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
  
  /* Get the I2SCFGR register value */
  tmpreg = I2Sxext->I2SCFGR;
  
  /* Get the mode to be configured for the extended I2S */
  if ((I2S_InitStruct->I2S_Mode == I2S_Mode_MasterTx) || (I2S_InitStruct->I2S_Mode == I2S_Mode_SlaveTx))
 8002074:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002078:	bf18      	it	ne
 800207a:	2b00      	cmpne	r3, #0
    }
  }

 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 800207c:	ea41 0104 	orr.w	r1, r1, r4
  
  /* Get the I2SCFGR register value */
  tmpreg = I2Sxext->I2SCFGR;
  
  /* Get the mode to be configured for the extended I2S */
  if ((I2S_InitStruct->I2S_Mode == I2S_Mode_MasterTx) || (I2S_InitStruct->I2S_Mode == I2S_Mode_SlaveTx))
 8002080:	bf14      	ite	ne
 8002082:	2300      	movne	r3, #0
 8002084:	2301      	moveq	r3, #1
    }
  }

 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8002086:	ea41 0102 	orr.w	r1, r1, r2
  tmpreg = I2Sxext->I2SCFGR;
  
  /* Get the mode to be configured for the extended I2S */
  if ((I2S_InitStruct->I2S_Mode == I2S_Mode_MasterTx) || (I2S_InitStruct->I2S_Mode == I2S_Mode_SlaveTx))
  {
    tmp = I2S_Mode_SlaveRx;
 800208a:	bf14      	ite	ne
 800208c:	461a      	movne	r2, r3
 800208e:	f44f 7280 	moveq.w	r2, #256	; 0x100
    }
  }

 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8002092:	b28b      	uxth	r3, r1
 8002094:	4313      	orrs	r3, r2
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
                  (uint16_t)I2S_InitStruct->I2S_CPOL))));
 
  /* Write to SPIx I2SCFGR */  
  I2Sxext->I2SCFGR = tmpreg;
 8002096:	8383      	strh	r3, [r0, #28]
}
 8002098:	bc70      	pop	{r4, r5, r6}
 800209a:	4770      	bx	lr

0800209c <SPI_I2S_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 800209c:	8980      	ldrh	r0, [r0, #12]
}
 800209e:	b280      	uxth	r0, r0
 80020a0:	4770      	bx	lr
 80020a2:	bf00      	nop

080020a4 <SPI_I2S_SendData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 80020a4:	8181      	strh	r1, [r0, #12]
}
 80020a6:	4770      	bx	lr

080020a8 <SPI_CalculateCRC>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= SPI_CR1_CRCEN;
 80020a8:	8803      	ldrh	r3, [r0, #0]
void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80020aa:	b929      	cbnz	r1, 80020b8 <SPI_CalculateCRC+0x10>
    SPIx->CR1 |= SPI_CR1_CRCEN;
  }
  else
  {
    /* Disable the selected SPI CRC calculation */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_CRCEN);
 80020ac:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80020b0:	041b      	lsls	r3, r3, #16
 80020b2:	0c1b      	lsrs	r3, r3, #16
 80020b4:	8003      	strh	r3, [r0, #0]
 80020b6:	4770      	bx	lr
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= SPI_CR1_CRCEN;
 80020b8:	b29b      	uxth	r3, r3
 80020ba:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80020be:	8003      	strh	r3, [r0, #0]
 80020c0:	4770      	bx	lr
 80020c2:	bf00      	nop

080020c4 <SPI_TransmitCRC>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Enable the selected SPI CRC transmission */
  SPIx->CR1 |= SPI_CR1_CRCNEXT;
 80020c4:	8803      	ldrh	r3, [r0, #0]
 80020c6:	b29b      	uxth	r3, r3
 80020c8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80020cc:	8003      	strh	r3, [r0, #0]
}
 80020ce:	4770      	bx	lr

080020d0 <SPI_GetCRC>:
{
  uint16_t crcreg = 0;
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_CRC(SPI_CRC));
  if (SPI_CRC != SPI_CRC_Rx)
 80020d0:	2901      	cmp	r1, #1
  {
    /* Get the Tx CRC register */
    crcreg = SPIx->TXCRCR;
 80020d2:	bf15      	itete	ne
 80020d4:	8b00      	ldrhne	r0, [r0, #24]
  }
  else
  {
    /* Get the Rx CRC register */
    crcreg = SPIx->RXCRCR;
 80020d6:	8a80      	ldrheq	r0, [r0, #20]
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_CRC(SPI_CRC));
  if (SPI_CRC != SPI_CRC_Rx)
  {
    /* Get the Tx CRC register */
    crcreg = SPIx->TXCRCR;
 80020d8:	b280      	uxthne	r0, r0
  }
  else
  {
    /* Get the Rx CRC register */
    crcreg = SPIx->RXCRCR;
 80020da:	b280      	uxtheq	r0, r0
  }
  /* Return the selected CRC register */
  return crcreg;
}
 80020dc:	4770      	bx	lr
 80020de:	bf00      	nop

080020e0 <SPI_GetCRCPolynomial>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the CRC polynomial register */
  return SPIx->CRCPR;
 80020e0:	8a00      	ldrh	r0, [r0, #16]
}
 80020e2:	b280      	uxth	r0, r0
 80020e4:	4770      	bx	lr
 80020e6:	bf00      	nop

080020e8 <SPI_I2S_DMACmd>:
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 80020e8:	8883      	ldrh	r3, [r0, #4]
 80020ea:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));

  if (NewState != DISABLE)
 80020ec:	b91a      	cbnz	r2, 80020f6 <SPI_I2S_DMACmd+0xe>
    SPIx->CR2 |= SPI_I2S_DMAReq;
  }
  else
  {
    /* Disable the selected SPI DMA requests */
    SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
 80020ee:	ea23 0101 	bic.w	r1, r3, r1
 80020f2:	8081      	strh	r1, [r0, #4]
 80020f4:	4770      	bx	lr
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 80020f6:	4319      	orrs	r1, r3
 80020f8:	8081      	strh	r1, [r0, #4]
 80020fa:	4770      	bx	lr

080020fc <SPI_I2S_ITConfig>:

  /* Get the SPI IT index */
  itpos = SPI_I2S_IT >> 4;

  /* Set the IT mask */
  itmask = (uint16_t)1 << (uint16_t)itpos;
 80020fc:	2301      	movs	r3, #1
 80020fe:	0909      	lsrs	r1, r1, #4
 8002100:	fa13 f101 	lsls.w	r1, r3, r1

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI interrupt */
    SPIx->CR2 |= itmask;
 8002104:	8883      	ldrh	r3, [r0, #4]

  /* Get the SPI IT index */
  itpos = SPI_I2S_IT >> 4;

  /* Set the IT mask */
  itmask = (uint16_t)1 << (uint16_t)itpos;
 8002106:	b289      	uxth	r1, r1

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI interrupt */
    SPIx->CR2 |= itmask;
 8002108:	b29b      	uxth	r3, r3
  itpos = SPI_I2S_IT >> 4;

  /* Set the IT mask */
  itmask = (uint16_t)1 << (uint16_t)itpos;

  if (NewState != DISABLE)
 800210a:	b91a      	cbnz	r2, 8002114 <SPI_I2S_ITConfig+0x18>
    SPIx->CR2 |= itmask;
  }
  else
  {
    /* Disable the selected SPI interrupt */
    SPIx->CR2 &= (uint16_t)~itmask;
 800210c:	ea23 0101 	bic.w	r1, r3, r1
 8002110:	8081      	strh	r1, [r0, #4]
 8002112:	4770      	bx	lr
  itmask = (uint16_t)1 << (uint16_t)itpos;

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI interrupt */
    SPIx->CR2 |= itmask;
 8002114:	4319      	orrs	r1, r3
 8002116:	8081      	strh	r1, [r0, #4]
 8002118:	4770      	bx	lr
 800211a:	bf00      	nop

0800211c <SPI_I2S_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 800211c:	8903      	ldrh	r3, [r0, #8]
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 800211e:	4219      	tst	r1, r3
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
}
 8002120:	bf0c      	ite	eq
 8002122:	2000      	moveq	r0, #0
 8002124:	2001      	movne	r0, #1
 8002126:	4770      	bx	lr

08002128 <SPI_I2S_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_CLEAR_FLAG(SPI_I2S_FLAG));
    
  /* Clear the selected SPI CRC Error (CRCERR) flag */
  SPIx->SR = (uint16_t)~SPI_I2S_FLAG;
 8002128:	43c9      	mvns	r1, r1
 800212a:	b289      	uxth	r1, r1
 800212c:	8101      	strh	r1, [r0, #8]
}
 800212e:	4770      	bx	lr

08002130 <SPI_I2S_GetITStatus>:
  *            @arg I2S_IT_UDR: Underrun interrupt.  
  *            @arg SPI_I2S_IT_TIFRFE: Format Error interrupt.  
  * @retval The new state of SPI_I2S_IT (SET or RESET).
  */
ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)
{
 8002130:	b410      	push	{r4}

  /* Set the IT mask */
  itmask = 0x01 << itmask;

  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 8002132:	8884      	ldrh	r4, [r0, #4]

  /* Check the status of the specified SPI interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 8002134:	8900      	ldrh	r0, [r0, #8]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_IT(SPI_I2S_IT));

  /* Get the SPI_I2S_IT index */
  itpos = 0x01 << (SPI_I2S_IT & 0x0F);
 8002136:	2201      	movs	r2, #1
 8002138:	f001 030f 	and.w	r3, r1, #15

  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;

  /* Check the status of the specified SPI interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 800213c:	b280      	uxth	r0, r0
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_IT(SPI_I2S_IT));

  /* Get the SPI_I2S_IT index */
  itpos = 0x01 << (SPI_I2S_IT & 0x0F);
 800213e:	fa12 f303 	lsls.w	r3, r2, r3

  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;

  /* Check the status of the specified SPI interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 8002142:	4018      	ands	r0, r3

  /* Set the IT mask */
  itmask = 0x01 << itmask;

  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 8002144:	b2a4      	uxth	r4, r4

  /* Check the status of the specified SPI interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 8002146:	d005      	beq.n	8002154 <SPI_I2S_GetITStatus+0x24>

  /* Get the SPI_I2S_IT IT mask */
  itmask = SPI_I2S_IT >> 4;

  /* Set the IT mask */
  itmask = 0x01 << itmask;
 8002148:	0909      	lsrs	r1, r1, #4
 800214a:	408a      	lsls	r2, r1
  *            @arg SPI_IT_CRCERR: CRC Error interrupt.
  *            @arg I2S_IT_UDR: Underrun interrupt.  
  *            @arg SPI_I2S_IT_TIFRFE: Format Error interrupt.  
  * @retval The new state of SPI_I2S_IT (SET or RESET).
  */
ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)
 800214c:	4214      	tst	r4, r2

  /* Check the status of the specified SPI interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
  {
    /* SPI_I2S_IT is set */
    bitstatus = SET;
 800214e:	bf0c      	ite	eq
 8002150:	2000      	moveq	r0, #0
 8002152:	2001      	movne	r0, #1
    /* SPI_I2S_IT is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_IT status */
  return bitstatus;
}
 8002154:	bc10      	pop	{r4}
 8002156:	4770      	bx	lr

08002158 <SPI_I2S_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_CLEAR_IT(SPI_I2S_IT));

  /* Get the SPI_I2S IT index */
  itpos = 0x01 << (SPI_I2S_IT & 0x0F);
 8002158:	f001 010f 	and.w	r1, r1, #15
 800215c:	2301      	movs	r3, #1
 800215e:	fa13 f101 	lsls.w	r1, r3, r1

  /* Clear the selected SPI CRC Error (CRCERR) interrupt pending bit */
  SPIx->SR = (uint16_t)~itpos;
 8002162:	43c9      	mvns	r1, r1
 8002164:	b289      	uxth	r1, r1
 8002166:	8101      	strh	r1, [r0, #8]
}
 8002168:	4770      	bx	lr
 800216a:	bf00      	nop

0800216c <TIM_DeInit>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval None

  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 800216c:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
 800216e:	2300      	movs	r3, #0
 8002170:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002174:	4298      	cmp	r0, r3
 8002176:	d05b      	beq.n	8002230 <TIM_DeInit+0xc4>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
  } 
  else if (TIMx == TIM2) 
 8002178:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800217c:	d062      	beq.n	8002244 <TIM_DeInit+0xd8>
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
  }  
  else if (TIMx == TIM3)
 800217e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002182:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002186:	4298      	cmp	r0, r3
 8002188:	d066      	beq.n	8002258 <TIM_DeInit+0xec>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
  }  
  else if (TIMx == TIM4)
 800218a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800218e:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002192:	4298      	cmp	r0, r3
 8002194:	d06a      	beq.n	800226c <TIM_DeInit+0x100>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
  }  
  else if (TIMx == TIM5)
 8002196:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800219a:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800219e:	4298      	cmp	r0, r3
 80021a0:	d06e      	beq.n	8002280 <TIM_DeInit+0x114>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
  }  
  else if (TIMx == TIM6)  
 80021a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021a6:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80021aa:	4298      	cmp	r0, r3
 80021ac:	d072      	beq.n	8002294 <TIM_DeInit+0x128>
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
  }  
  else if (TIMx == TIM7)
 80021ae:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80021b2:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80021b6:	4298      	cmp	r0, r3
 80021b8:	d076      	beq.n	80022a8 <TIM_DeInit+0x13c>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
  }  
  else if (TIMx == TIM8)
 80021ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021be:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80021c2:	4298      	cmp	r0, r3
 80021c4:	d07a      	beq.n	80022bc <TIM_DeInit+0x150>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  }  
  else if (TIMx == TIM9)
 80021c6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80021ca:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80021ce:	4298      	cmp	r0, r3
 80021d0:	d07e      	beq.n	80022d0 <TIM_DeInit+0x164>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
   }  
  else if (TIMx == TIM10)
 80021d2:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80021d6:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80021da:	4298      	cmp	r0, r3
 80021dc:	f000 8084 	beq.w	80022e8 <TIM_DeInit+0x17c>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
  }  
  else if (TIMx == TIM11) 
 80021e0:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 80021e4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80021e8:	4298      	cmp	r0, r3
 80021ea:	f000 8089 	beq.w	8002300 <TIM_DeInit+0x194>
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
  }  
  else if (TIMx == TIM12)
 80021ee:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80021f2:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80021f6:	4298      	cmp	r0, r3
 80021f8:	f000 808e 	beq.w	8002318 <TIM_DeInit+0x1ac>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
  }  
  else if (TIMx == TIM13) 
 80021fc:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002200:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002204:	4298      	cmp	r0, r3
 8002206:	f000 8091 	beq.w	800232c <TIM_DeInit+0x1c0>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
  }  
  else
  { 
    if (TIMx == TIM14) 
 800220a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800220e:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002212:	4298      	cmp	r0, r3
 8002214:	d000      	beq.n	8002218 <TIM_DeInit+0xac>
 8002216:	bd08      	pop	{r3, pc}
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 8002218:	2101      	movs	r1, #1
 800221a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800221e:	f7ff fd23 	bl	8001c68 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 8002222:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002226:	2100      	movs	r1, #0
    }   
  }
}
 8002228:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  { 
    if (TIMx == TIM14) 
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 800222c:	f7ff bd1c 	b.w	8001c68 <RCC_APB1PeriphResetCmd>
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8002230:	2001      	movs	r0, #1
 8002232:	4601      	mov	r1, r0
 8002234:	f7ff fd26 	bl	8001c84 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8002238:	2001      	movs	r0, #1
 800223a:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 800223c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8002240:	f7ff bd20 	b.w	8001c84 <RCC_APB2PeriphResetCmd>
  } 
  else if (TIMx == TIM2) 
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8002244:	2001      	movs	r0, #1
 8002246:	4601      	mov	r1, r0
 8002248:	f7ff fd0e 	bl	8001c68 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 800224c:	2001      	movs	r0, #1
 800224e:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8002250:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
  } 
  else if (TIMx == TIM2) 
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8002254:	f7ff bd08 	b.w	8001c68 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM3)
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 8002258:	2002      	movs	r0, #2
 800225a:	2101      	movs	r1, #1
 800225c:	f7ff fd04 	bl	8001c68 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8002260:	2002      	movs	r0, #2
 8002262:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8002264:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
  }  
  else if (TIMx == TIM3)
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8002268:	f7ff bcfe 	b.w	8001c68 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM4)
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 800226c:	2004      	movs	r0, #4
 800226e:	2101      	movs	r1, #1
 8002270:	f7ff fcfa 	bl	8001c68 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8002274:	2004      	movs	r0, #4
 8002276:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8002278:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
  }  
  else if (TIMx == TIM4)
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 800227c:	f7ff bcf4 	b.w	8001c68 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM5)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8002280:	2008      	movs	r0, #8
 8002282:	2101      	movs	r1, #1
 8002284:	f7ff fcf0 	bl	8001c68 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8002288:	2008      	movs	r0, #8
 800228a:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 800228c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
  }  
  else if (TIMx == TIM5)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8002290:	f7ff bcea 	b.w	8001c68 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM6)  
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 8002294:	2010      	movs	r0, #16
 8002296:	2101      	movs	r1, #1
 8002298:	f7ff fce6 	bl	8001c68 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 800229c:	2010      	movs	r0, #16
 800229e:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 80022a0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
  }  
  else if (TIMx == TIM6)  
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 80022a4:	f7ff bce0 	b.w	8001c68 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM7)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 80022a8:	2020      	movs	r0, #32
 80022aa:	2101      	movs	r1, #1
 80022ac:	f7ff fcdc 	bl	8001c68 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 80022b0:	2020      	movs	r0, #32
 80022b2:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 80022b4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
  }  
  else if (TIMx == TIM7)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 80022b8:	f7ff bcd6 	b.w	8001c68 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM8)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 80022bc:	2002      	movs	r0, #2
 80022be:	2101      	movs	r1, #1
 80022c0:	f7ff fce0 	bl	8001c84 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 80022c4:	2002      	movs	r0, #2
 80022c6:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 80022c8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
  }  
  else if (TIMx == TIM8)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 80022cc:	f7ff bcda 	b.w	8001c84 <RCC_APB2PeriphResetCmd>
  }  
  else if (TIMx == TIM9)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 80022d0:	2101      	movs	r1, #1
 80022d2:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80022d6:	f7ff fcd5 	bl	8001c84 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 80022da:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80022de:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 80022e0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  }  
  else if (TIMx == TIM9)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 80022e4:	f7ff bcce 	b.w	8001c84 <RCC_APB2PeriphResetCmd>
   }  
  else if (TIMx == TIM10)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 80022e8:	2101      	movs	r1, #1
 80022ea:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80022ee:	f7ff fcc9 	bl	8001c84 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 80022f2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80022f6:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 80022f8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
   }  
  else if (TIMx == TIM10)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 80022fc:	f7ff bcc2 	b.w	8001c84 <RCC_APB2PeriphResetCmd>
  }  
  else if (TIMx == TIM11) 
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 8002300:	2101      	movs	r1, #1
 8002302:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8002306:	f7ff fcbd 	bl	8001c84 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 800230a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800230e:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8002310:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
  }  
  else if (TIMx == TIM11) 
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 8002314:	f7ff bcb6 	b.w	8001c84 <RCC_APB2PeriphResetCmd>
  }  
  else if (TIMx == TIM12)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 8002318:	2040      	movs	r0, #64	; 0x40
 800231a:	2101      	movs	r1, #1
 800231c:	f7ff fca4 	bl	8001c68 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 8002320:	2040      	movs	r0, #64	; 0x40
 8002322:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8002324:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
  }  
  else if (TIMx == TIM12)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 8002328:	f7ff bc9e 	b.w	8001c68 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM13) 
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 800232c:	2080      	movs	r0, #128	; 0x80
 800232e:	2101      	movs	r1, #1
 8002330:	f7ff fc9a 	bl	8001c68 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 8002334:	2080      	movs	r0, #128	; 0x80
 8002336:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8002338:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
  }  
  else if (TIMx == TIM13) 
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 800233c:	f7ff bc94 	b.w	8001c68 <RCC_APB1PeriphResetCmd>

08002340 <TIM_TimeBaseInit>:
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8002340:	2300      	movs	r3, #0
 8002342:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002346:	f2c4 0301 	movt	r3, #16385	; 0x4001
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 800234a:	b470      	push	{r4, r5, r6}
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  

  if((TIMx == TIM1) || (TIMx == TIM8)||
 800234c:	f2c4 0201 	movt	r2, #16385	; 0x4001
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8002350:	8804      	ldrh	r4, [r0, #0]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8002352:	4298      	cmp	r0, r3
 8002354:	bf18      	it	ne
 8002356:	4290      	cmpne	r0, r2
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8002358:	b2a4      	uxth	r4, r4

  if((TIMx == TIM1) || (TIMx == TIM8)||
 800235a:	bf14      	ite	ne
 800235c:	2300      	movne	r3, #0
 800235e:	2301      	moveq	r3, #1
 8002360:	d008      	beq.n	8002374 <TIM_TimeBaseInit+0x34>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8002362:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002366:	f2c4 0200 	movt	r2, #16384	; 0x4000
 800236a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800236e:	bf18      	it	ne
 8002370:	4290      	cmpne	r0, r2
 8002372:	d123      	bne.n	80023bc <TIM_TimeBaseInit+0x7c>
     (TIMx == TIM4) || (TIMx == TIM5)) 
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8002374:	f64f 758f 	movw	r5, #65423	; 0xff8f
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8002378:	884a      	ldrh	r2, [r1, #2]
  if((TIMx == TIM1) || (TIMx == TIM8)||
     (TIMx == TIM2) || (TIMx == TIM3)||
     (TIMx == TIM4) || (TIMx == TIM5)) 
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 800237a:	4025      	ands	r5, r4
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 800237c:	ea45 0402 	orr.w	r4, r5, r2
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8002380:	f44f 56a0 	mov.w	r6, #5120	; 0x1400
 8002384:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 8002388:	f2c4 0500 	movt	r5, #16384	; 0x4000
 800238c:	f2c4 0600 	movt	r6, #16384	; 0x4000
 8002390:	42b0      	cmp	r0, r6
 8002392:	bf18      	it	ne
 8002394:	42a8      	cmpne	r0, r5
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8002396:	bf1f      	itttt	ne
 8002398:	890d      	ldrhne	r5, [r1, #8]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 800239a:	f64f 42ff 	movwne	r2, #64767	; 0xfcff
 800239e:	4022      	andne	r2, r4
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80023a0:	ea42 0405 	orrne.w	r4, r2, r5
  }

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80023a4:	684d      	ldr	r5, [r1, #4]
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80023a6:	880a      	ldrh	r2, [r1, #0]
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
  }

  TIMx->CR1 = tmpcr1;
 80023a8:	8004      	strh	r4, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80023aa:	62c5      	str	r5, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80023ac:	8502      	strh	r2, [r0, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 80023ae:	b10b      	cbz	r3, 80023b4 <TIM_TimeBaseInit+0x74>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80023b0:	7a8b      	ldrb	r3, [r1, #10]
 80023b2:	8603      	strh	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 80023b4:	2301      	movs	r3, #1
 80023b6:	8283      	strh	r3, [r0, #20]
}
 80023b8:	bc70      	pop	{r4, r5, r6}
 80023ba:	4770      	bx	lr

  tmpcr1 = TIMx->CR1;  

  if((TIMx == TIM1) || (TIMx == TIM8)||
     (TIMx == TIM2) || (TIMx == TIM3)||
     (TIMx == TIM4) || (TIMx == TIM5)) 
 80023bc:	f44f 6540 	mov.w	r5, #3072	; 0xc00
 80023c0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80023c4:	f2c4 0500 	movt	r5, #16384	; 0x4000
 80023c8:	f2c4 0200 	movt	r2, #16384	; 0x4000
 80023cc:	4290      	cmp	r0, r2
 80023ce:	bf18      	it	ne
 80023d0:	42a8      	cmpne	r0, r5
 80023d2:	d1d5      	bne.n	8002380 <TIM_TimeBaseInit+0x40>
 80023d4:	e7ce      	b.n	8002374 <TIM_TimeBaseInit+0x34>
 80023d6:	bf00      	nop

080023d8 <TIM_TimeBaseStructInit>:
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 80023d8:	2300      	movs	r3, #0
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 80023da:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80023de:	6041      	str	r1, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 80023e0:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 80023e2:	8103      	strh	r3, [r0, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 80023e4:	8043      	strh	r3, [r0, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 80023e6:	7283      	strb	r3, [r0, #10]
}
 80023e8:	4770      	bx	lr
 80023ea:	bf00      	nop

080023ec <TIM_PrescalerConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 80023ec:	8501      	strh	r1, [r0, #40]	; 0x28
  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 80023ee:	8282      	strh	r2, [r0, #20]
}
 80023f0:	4770      	bx	lr
 80023f2:	bf00      	nop

080023f4 <TIM_CounterModeConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));

  tmpcr1 = TIMx->CR1;
 80023f4:	8803      	ldrh	r3, [r0, #0]

  /* Reset the CMS and DIR Bits */
  tmpcr1 &= (uint16_t)~(TIM_CR1_DIR | TIM_CR1_CMS);
 80023f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80023fa:	041b      	lsls	r3, r3, #16
 80023fc:	0c1b      	lsrs	r3, r3, #16

  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 80023fe:	430b      	orrs	r3, r1

  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 8002400:	8003      	strh	r3, [r0, #0]
}
 8002402:	4770      	bx	lr

08002404 <TIM_SetCounter>:
{
  /* Check the parameters */
   assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 8002404:	6241      	str	r1, [r0, #36]	; 0x24
}
 8002406:	4770      	bx	lr

08002408 <TIM_SetAutoreload>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  
  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 8002408:	62c1      	str	r1, [r0, #44]	; 0x2c
}
 800240a:	4770      	bx	lr

0800240c <TIM_GetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Counter Register value */
  return TIMx->CNT;
 800240c:	6a40      	ldr	r0, [r0, #36]	; 0x24
}
 800240e:	4770      	bx	lr

08002410 <TIM_GetPrescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Prescaler Register value */
  return TIMx->PSC;
 8002410:	8d00      	ldrh	r0, [r0, #40]	; 0x28
}
 8002412:	b280      	uxth	r0, r0
 8002414:	4770      	bx	lr
 8002416:	bf00      	nop

08002418 <TIM_UpdateDisableConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= TIM_CR1_UDIS;
 8002418:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800241a:	b929      	cbnz	r1, 8002428 <TIM_UpdateDisableConfig+0x10>
    TIMx->CR1 |= TIM_CR1_UDIS;
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_UDIS;
 800241c:	f023 0302 	bic.w	r3, r3, #2
 8002420:	041b      	lsls	r3, r3, #16
 8002422:	0c1b      	lsrs	r3, r3, #16
 8002424:	8003      	strh	r3, [r0, #0]
 8002426:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= TIM_CR1_UDIS;
 8002428:	b29b      	uxth	r3, r3
 800242a:	f043 0302 	orr.w	r3, r3, #2
 800242e:	8003      	strh	r3, [r0, #0]
 8002430:	4770      	bx	lr
 8002432:	bf00      	nop

08002434 <TIM_UpdateRequestConfig>:
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
  {
    /* Set the URS Bit */
    TIMx->CR1 |= TIM_CR1_URS;
 8002434:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 8002436:	b929      	cbnz	r1, 8002444 <TIM_UpdateRequestConfig+0x10>
    TIMx->CR1 |= TIM_CR1_URS;
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_URS;
 8002438:	f023 0304 	bic.w	r3, r3, #4
 800243c:	041b      	lsls	r3, r3, #16
 800243e:	0c1b      	lsrs	r3, r3, #16
 8002440:	8003      	strh	r3, [r0, #0]
 8002442:	4770      	bx	lr
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
  {
    /* Set the URS Bit */
    TIMx->CR1 |= TIM_CR1_URS;
 8002444:	b29b      	uxth	r3, r3
 8002446:	f043 0304 	orr.w	r3, r3, #4
 800244a:	8003      	strh	r3, [r0, #0]
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop

08002450 <TIM_ARRPreloadConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8002450:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002452:	b929      	cbnz	r1, 8002460 <TIM_ARRPreloadConfig+0x10>
    TIMx->CR1 |= TIM_CR1_ARPE;
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 8002454:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002458:	041b      	lsls	r3, r3, #16
 800245a:	0c1b      	lsrs	r3, r3, #16
 800245c:	8003      	strh	r3, [r0, #0]
 800245e:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8002460:	b29b      	uxth	r3, r3
 8002462:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002466:	8003      	strh	r3, [r0, #0]
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop

0800246c <TIM_SelectOnePulseMode>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));

  /* Reset the OPM Bit */
  TIMx->CR1 &= (uint16_t)~TIM_CR1_OPM;
 800246c:	8803      	ldrh	r3, [r0, #0]
 800246e:	f023 0308 	bic.w	r3, r3, #8
 8002472:	041b      	lsls	r3, r3, #16
 8002474:	0c1b      	lsrs	r3, r3, #16
 8002476:	8003      	strh	r3, [r0, #0]

  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 8002478:	8803      	ldrh	r3, [r0, #0]
 800247a:	b29b      	uxth	r3, r3
 800247c:	430b      	orrs	r3, r1
 800247e:	8003      	strh	r3, [r0, #0]
}
 8002480:	4770      	bx	lr
 8002482:	bf00      	nop

08002484 <TIM_SetClockDivision>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));

  /* Reset the CKD Bits */
  TIMx->CR1 &= (uint16_t)(~TIM_CR1_CKD);
 8002484:	8803      	ldrh	r3, [r0, #0]
 8002486:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800248a:	041b      	lsls	r3, r3, #16
 800248c:	0c1b      	lsrs	r3, r3, #16
 800248e:	8003      	strh	r3, [r0, #0]

  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 8002490:	8803      	ldrh	r3, [r0, #0]
 8002492:	b29b      	uxth	r3, r3
 8002494:	430b      	orrs	r3, r1
 8002496:	8003      	strh	r3, [r0, #0]
}
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop

0800249c <TIM_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800249c:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800249e:	b929      	cbnz	r1, 80024ac <TIM_Cmd+0x10>
    TIMx->CR1 |= TIM_CR1_CEN;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 80024a0:	f023 0301 	bic.w	r3, r3, #1
 80024a4:	041b      	lsls	r3, r3, #16
 80024a6:	0c1b      	lsrs	r3, r3, #16
 80024a8:	8003      	strh	r3, [r0, #0]
 80024aa:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 80024ac:	b29b      	uxth	r3, r3
 80024ae:	f043 0301 	orr.w	r3, r3, #1
 80024b2:	8003      	strh	r3, [r0, #0]
 80024b4:	4770      	bx	lr
 80024b6:	bf00      	nop

080024b8 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80024b8:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 80024bc:	8c04      	ldrh	r4, [r0, #32]
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80024be:	898d      	ldrh	r5, [r1, #12]
 80024c0:	884f      	ldrh	r7, [r1, #2]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80024c2:	f8b1 c000 	ldrh.w	ip, [r1]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 80024c6:	f024 0401 	bic.w	r4, r4, #1
 80024ca:	0424      	lsls	r4, r4, #16
 80024cc:	0c24      	lsrs	r4, r4, #16
 80024ce:	8404      	strh	r4, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80024d0:	8c03      	ldrh	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80024d2:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80024d4:	8b02      	ldrh	r2, [r0, #24]
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80024d6:	432f      	orrs	r7, r5
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 80024d8:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80024dc:	2500      	movs	r5, #0
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 80024de:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80024e2:	f44f 6680 	mov.w	r6, #1024	; 0x400
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 80024e6:	0412      	lsls	r2, r2, #16
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 80024e8:	041b      	lsls	r3, r3, #16
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80024ea:	f2c4 0601 	movt	r6, #16385	; 0x4001
 80024ee:	f2c4 0501 	movt	r5, #16385	; 0x4001
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 80024f2:	0c12      	lsrs	r2, r2, #16
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 80024f4:	0c1b      	lsrs	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80024f6:	b2bf      	uxth	r7, r7
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80024f8:	42a8      	cmp	r0, r5
 80024fa:	bf18      	it	ne
 80024fc:	42b0      	cmpne	r0, r6
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80024fe:	b2a4      	uxth	r4, r4
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8002500:	ea42 020c 	orr.w	r2, r2, ip
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8002504:	ea47 0303 	orr.w	r3, r7, r3
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8002508:	d116      	bne.n	8002538 <TIM_OC1Init+0x80>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 800250a:	f64f 75f7 	movw	r5, #65527	; 0xfff7
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 800250e:	f8b1 c00e 	ldrh.w	ip, [r1, #14]
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8002512:	f8b1 8012 	ldrh.w	r8, [r1, #18]
 8002516:	8a0f      	ldrh	r7, [r1, #16]
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8002518:	888e      	ldrh	r6, [r1, #4]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 800251a:	401d      	ands	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 800251c:	ea45 0c0c 	orr.w	ip, r5, ip
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 8002520:	f64f 73fb 	movw	r3, #65531	; 0xfffb
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 8002524:	f64f 45ff 	movw	r5, #64767	; 0xfcff
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8002528:	ea48 0707 	orr.w	r7, r8, r7
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 800252c:	4025      	ands	r5, r4
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 800252e:	ea0c 0303 	and.w	r3, ip, r3
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8002532:	b2bc      	uxth	r4, r7
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8002534:	4333      	orrs	r3, r6
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8002536:	432c      	orrs	r4, r5
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8002538:	6889      	ldr	r1, [r1, #8]
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800253a:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800253c:	8302      	strh	r2, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 800253e:	6341      	str	r1, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002540:	8403      	strh	r3, [r0, #32]
}
 8002542:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 8002546:	4770      	bx	lr

08002548 <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8002548:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 800254c:	8c04      	ldrh	r4, [r0, #32]
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 800254e:	898d      	ldrh	r5, [r1, #12]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8002550:	f8b1 c000 	ldrh.w	ip, [r1]
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8002554:	884f      	ldrh	r7, [r1, #2]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8002556:	f024 0410 	bic.w	r4, r4, #16
 800255a:	0424      	lsls	r4, r4, #16
 800255c:	0c24      	lsrs	r4, r4, #16
 800255e:	8404      	strh	r4, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8002560:	8c02      	ldrh	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002562:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002564:	8b03      	ldrh	r3, [r0, #24]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 8002566:	f022 0220 	bic.w	r2, r2, #32
 800256a:	0412      	lsls	r2, r2, #16
 800256c:	0c12      	lsrs	r2, r2, #16
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 800256e:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
 8002572:	041b      	lsls	r3, r3, #16
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8002574:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8002578:	f44f 6680 	mov.w	r6, #1024	; 0x400
 800257c:	2500      	movs	r5, #0
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 800257e:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8002580:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8002584:	f2c4 0501 	movt	r5, #16385	; 0x4001
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8002588:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 800258c:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8002590:	42a8      	cmp	r0, r5
 8002592:	bf18      	it	ne
 8002594:	42b0      	cmpne	r0, r6
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002596:	b2a4      	uxth	r4, r4
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8002598:	b29b      	uxth	r3, r3
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 800259a:	b292      	uxth	r2, r2
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 800259c:	d119      	bne.n	80025d2 <TIM_OC2Init+0x8a>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 800259e:	f64f 767f 	movw	r6, #65407	; 0xff7f
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 80025a2:	f8b1 900e 	ldrh.w	r9, [r1, #14]
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 80025a6:	f8b1 8010 	ldrh.w	r8, [r1, #16]
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 80025aa:	f8b1 c004 	ldrh.w	ip, [r1, #4]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 80025ae:	8a4f      	ldrh	r7, [r1, #18]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 80025b0:	4016      	ands	r6, r2
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 80025b2:	f24f 35ff 	movw	r5, #62463	; 0xf3ff
 80025b6:	4025      	ands	r5, r4
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 80025b8:	ea46 1609 	orr.w	r6, r6, r9, lsl #4
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 80025bc:	f64f 72bf 	movw	r2, #65471	; 0xffbf
 80025c0:	4032      	ands	r2, r6
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 80025c2:	ea45 0488 	orr.w	r4, r5, r8, lsl #2
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 80025c6:	ea42 120c 	orr.w	r2, r2, ip, lsl #4
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 80025ca:	ea44 0487 	orr.w	r4, r4, r7, lsl #2
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 80025ce:	b292      	uxth	r2, r2
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 80025d0:	b2a4      	uxth	r4, r4
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80025d2:	6889      	ldr	r1, [r1, #8]
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80025d4:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80025d6:	8303      	strh	r3, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80025d8:	6381      	str	r1, [r0, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80025da:	8402      	strh	r2, [r0, #32]
}
 80025dc:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80025e0:	4770      	bx	lr
 80025e2:	bf00      	nop

080025e4 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80025e4:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 80025e8:	8c04      	ldrh	r4, [r0, #32]
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 80025ea:	898d      	ldrh	r5, [r1, #12]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 80025ec:	f8b1 c002 	ldrh.w	ip, [r1, #2]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80025f0:	880f      	ldrh	r7, [r1, #0]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 80025f2:	f424 7480 	bic.w	r4, r4, #256	; 0x100
 80025f6:	0424      	lsls	r4, r4, #16
 80025f8:	0c24      	lsrs	r4, r4, #16
 80025fa:	8404      	strh	r4, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80025fc:	8c02      	ldrh	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80025fe:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002600:	8b83      	ldrh	r3, [r0, #28]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 8002602:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002606:	0412      	lsls	r2, r2, #16
 8002608:	0c12      	lsrs	r2, r2, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 800260a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 800260e:	f023 0373 	bic.w	r3, r3, #115	; 0x73
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8002612:	2500      	movs	r5, #0
 8002614:	f44f 6680 	mov.w	r6, #1024	; 0x400
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 8002618:	041b      	lsls	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 800261a:	f2c4 0601 	movt	r6, #16385	; 0x4001
 800261e:	f2c4 0501 	movt	r5, #16385	; 0x4001
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 8002622:	0c1b      	lsrs	r3, r3, #16
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8002624:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8002628:	42a8      	cmp	r0, r5
 800262a:	bf18      	it	ne
 800262c:	42b0      	cmpne	r0, r6
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800262e:	b2a4      	uxth	r4, r4
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8002630:	ea43 0307 	orr.w	r3, r3, r7
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8002634:	b292      	uxth	r2, r2
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8002636:	d119      	bne.n	800266c <TIM_OC3Init+0x88>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 8002638:	f24f 76ff 	movw	r6, #63487	; 0xf7ff
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 800263c:	f8b1 900e 	ldrh.w	r9, [r1, #14]
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8002640:	f8b1 8010 	ldrh.w	r8, [r1, #16]
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8002644:	f8b1 c004 	ldrh.w	ip, [r1, #4]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8002648:	8a4f      	ldrh	r7, [r1, #18]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 800264a:	4016      	ands	r6, r2
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 800264c:	f64c 75ff 	movw	r5, #53247	; 0xcfff
 8002650:	4025      	ands	r5, r4
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8002652:	ea46 2609 	orr.w	r6, r6, r9, lsl #8
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 8002656:	f64f 32ff 	movw	r2, #64511	; 0xfbff
 800265a:	4032      	ands	r2, r6
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 800265c:	ea45 1408 	orr.w	r4, r5, r8, lsl #4
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8002660:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8002664:	ea44 1407 	orr.w	r4, r4, r7, lsl #4
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8002668:	b292      	uxth	r2, r2
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 800266a:	b2a4      	uxth	r4, r4
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 800266c:	6889      	ldr	r1, [r1, #8]
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800266e:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002670:	8383      	strh	r3, [r0, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8002672:	63c1      	str	r1, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002674:	8402      	strh	r2, [r0, #32]
}
 8002676:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800267a:	4770      	bx	lr

0800267c <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800267c:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 800267e:	8c04      	ldrh	r4, [r0, #32]
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8002680:	898d      	ldrh	r5, [r1, #12]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8002682:	f8b1 c000 	ldrh.w	ip, [r1]
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8002686:	884f      	ldrh	r7, [r1, #2]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 8002688:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 800268c:	0424      	lsls	r4, r4, #16
 800268e:	0c24      	lsrs	r4, r4, #16
 8002690:	8404      	strh	r4, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002692:	8c02      	ldrh	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002694:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002696:	8b83      	ldrh	r3, [r0, #28]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 8002698:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800269c:	0412      	lsls	r2, r2, #16
 800269e:	0c12      	lsrs	r2, r2, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 80026a0:	ea42 3205 	orr.w	r2, r2, r5, lsl #12
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 80026a4:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 80026a8:	2500      	movs	r5, #0
 80026aa:	f44f 6680 	mov.w	r6, #1024	; 0x400
 80026ae:	f2c4 0501 	movt	r5, #16385	; 0x4001
 80026b2:	f2c4 0601 	movt	r6, #16385	; 0x4001
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 80026b6:	041b      	lsls	r3, r3, #16
 80026b8:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 80026ba:	42a8      	cmp	r0, r5
 80026bc:	bf18      	it	ne
 80026be:	42b0      	cmpne	r0, r6
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 80026c0:	bf08      	it	eq
 80026c2:	8a0e      	ldrheq	r6, [r1, #16]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 80026c4:	6889      	ldr	r1, [r1, #8]
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80026c6:	b2a4      	uxth	r4, r4
  
  if((TIMx == TIM1) || (TIMx == TIM8))
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 80026c8:	bf02      	ittt	eq
 80026ca:	f64b 75ff 	movweq	r5, #49151	; 0xbfff
 80026ce:	4025      	andeq	r5, r4
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 80026d0:	ea45 1486 	orreq.w	r4, r5, r6, lsl #6
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80026d4:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 80026d8:	ea42 3207 	orr.w	r2, r2, r7, lsl #12
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80026dc:	b29b      	uxth	r3, r3
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 80026de:	b292      	uxth	r2, r2
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 80026e0:	bf08      	it	eq
 80026e2:	b2a4      	uxtheq	r4, r4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80026e4:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 80026e6:	8383      	strh	r3, [r0, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 80026e8:	6401      	str	r1, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80026ea:	8402      	strh	r2, [r0, #32]
}
 80026ec:	bcf0      	pop	{r4, r5, r6, r7}
 80026ee:	4770      	bx	lr

080026f0 <TIM_OCStructInit>:
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 80026f0:	2300      	movs	r3, #0
 80026f2:	8003      	strh	r3, [r0, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 80026f4:	8043      	strh	r3, [r0, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 80026f6:	8083      	strh	r3, [r0, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 80026f8:	6083      	str	r3, [r0, #8]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 80026fa:	8183      	strh	r3, [r0, #12]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 80026fc:	81c3      	strh	r3, [r0, #14]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 80026fe:	8203      	strh	r3, [r0, #16]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 8002700:	8243      	strh	r3, [r0, #18]
}
 8002702:	4770      	bx	lr

08002704 <TIM_SelectOCxM>:
  *            @arg TIM_ForcedAction_Active
  *            @arg TIM_ForcedAction_InActive
  * @retval None
  */
void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
{
 8002704:	b410      	push	{r4}
  tmp += CCMR_OFFSET;

  tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
 8002706:	8c04      	ldrh	r4, [r0, #32]
  assert_param(IS_TIM_OCM(TIM_OCMode));

  tmp = (uint32_t) TIMx;
  tmp += CCMR_OFFSET;

  tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;
 8002708:	2301      	movs	r3, #1
 800270a:	408b      	lsls	r3, r1

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
 800270c:	b2a4      	uxth	r4, r4
 800270e:	ea24 0303 	bic.w	r3, r4, r3
 8002712:	8403      	strh	r3, [r0, #32]
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));

  tmp = (uint32_t) TIMx;
  tmp += CCMR_OFFSET;
 8002714:	3018      	adds	r0, #24
  tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8002716:	2900      	cmp	r1, #0
 8002718:	bf18      	it	ne
 800271a:	2908      	cmpne	r1, #8
 800271c:	d00e      	beq.n	800273c <TIM_SelectOCxM+0x38>
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= TIM_OCMode;
  }
  else
  {
    tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;
 800271e:	3904      	subs	r1, #4
 8002720:	f3c1 014e 	ubfx	r1, r1, #1, #15

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= CCMR_OC24M_MASK;
 8002724:	f648 73ff 	movw	r3, #36863	; 0x8fff
 8002728:	580c      	ldr	r4, [r1, r0]
 800272a:	4023      	ands	r3, r4
 800272c:	500b      	str	r3, [r1, r0]
    
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
 800272e:	0212      	lsls	r2, r2, #8
 8002730:	580b      	ldr	r3, [r1, r0]
 8002732:	b292      	uxth	r2, r2
 8002734:	431a      	orrs	r2, r3
 8002736:	500a      	str	r2, [r1, r0]
  }
}
 8002738:	bc10      	pop	{r4}
 800273a:	4770      	bx	lr
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
  {
    tmp += (TIM_Channel>>1);
 800273c:	0849      	lsrs	r1, r1, #1

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= CCMR_OC13M_MASK;
 800273e:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8002742:	580c      	ldr	r4, [r1, r0]
 8002744:	4023      	ands	r3, r4
 8002746:	500b      	str	r3, [r1, r0]
   
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= TIM_OCMode;
 8002748:	580b      	ldr	r3, [r1, r0]
 800274a:	431a      	orrs	r2, r3
 800274c:	500a      	str	r2, [r1, r0]
 800274e:	e7f3      	b.n	8002738 <TIM_SelectOCxM+0x34>

08002750 <TIM_SetCompare1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 8002750:	6341      	str	r1, [r0, #52]	; 0x34
}
 8002752:	4770      	bx	lr

08002754 <TIM_SetCompare2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 8002754:	6381      	str	r1, [r0, #56]	; 0x38
}
 8002756:	4770      	bx	lr

08002758 <TIM_SetCompare3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 8002758:	63c1      	str	r1, [r0, #60]	; 0x3c
}
 800275a:	4770      	bx	lr

0800275c <TIM_SetCompare4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 800275c:	6401      	str	r1, [r0, #64]	; 0x40
}
 800275e:	4770      	bx	lr

08002760 <TIM_ForcedOC1Config>:
  uint16_t tmpccmr1 = 0;

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 8002760:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1M Bits */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1M;
 8002762:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002766:	041b      	lsls	r3, r3, #16
 8002768:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 800276a:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800276c:	8303      	strh	r3, [r0, #24]
}
 800276e:	4770      	bx	lr

08002770 <TIM_ForcedOC2Config>:
  uint16_t tmpccmr1 = 0;

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 8002770:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2M Bits */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2M;
 8002772:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002776:	041b      	lsls	r3, r3, #16
 8002778:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
 800277a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800277e:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8002780:	8303      	strh	r3, [r0, #24]
}
 8002782:	4770      	bx	lr

08002784 <TIM_ForcedOC3Config>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr2 = TIMx->CCMR2;
 8002784:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC1M Bits */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3M;
 8002786:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800278a:	041b      	lsls	r3, r3, #16
 800278c:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 800278e:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8002790:	8383      	strh	r3, [r0, #28]
}
 8002792:	4770      	bx	lr

08002794 <TIM_ForcedOC4Config>:
  uint16_t tmpccmr2 = 0;

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 8002794:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC2M Bits */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4M;
 8002796:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800279a:	041b      	lsls	r3, r3, #16
 800279c:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
 800279e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80027a2:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80027a4:	8383      	strh	r3, [r0, #28]
}
 80027a6:	4770      	bx	lr

080027a8 <TIM_OC1PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 80027a8:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 80027aa:	f023 0308 	bic.w	r3, r3, #8
 80027ae:	041b      	lsls	r3, r3, #16
 80027b0:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 80027b2:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80027b4:	8303      	strh	r3, [r0, #24]
}
 80027b6:	4770      	bx	lr

080027b8 <TIM_OC2PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 80027b8:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 80027ba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80027be:	041b      	lsls	r3, r3, #16
 80027c0:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 80027c2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80027c6:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80027c8:	8303      	strh	r3, [r0, #24]
}
 80027ca:	4770      	bx	lr

080027cc <TIM_OC3PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 80027cc:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 80027ce:	f023 0308 	bic.w	r3, r3, #8
 80027d2:	041b      	lsls	r3, r3, #16
 80027d4:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 80027d6:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80027d8:	8383      	strh	r3, [r0, #28]
}
 80027da:	4770      	bx	lr

080027dc <TIM_OC4PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 80027dc:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 80027de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80027e2:	041b      	lsls	r3, r3, #16
 80027e4:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 80027e6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80027ea:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80027ec:	8383      	strh	r3, [r0, #28]
}
 80027ee:	4770      	bx	lr

080027f0 <TIM_OC1FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80027f0:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1FE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1FE;
 80027f2:	f023 0304 	bic.w	r3, r3, #4
 80027f6:	041b      	lsls	r3, r3, #16
 80027f8:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 80027fa:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80027fc:	8303      	strh	r3, [r0, #24]
}
 80027fe:	4770      	bx	lr

08002800 <TIM_OC2FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8002800:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2FE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2FE);
 8002802:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002806:	041b      	lsls	r3, r3, #16
 8002808:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
 800280a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800280e:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8002810:	8303      	strh	r3, [r0, #24]
}
 8002812:	4770      	bx	lr

08002814 <TIM_OC3FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8002814:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3FE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3FE;
 8002816:	f023 0304 	bic.w	r3, r3, #4
 800281a:	041b      	lsls	r3, r3, #16
 800281c:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 800281e:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8002820:	8383      	strh	r3, [r0, #28]
}
 8002822:	4770      	bx	lr

08002824 <TIM_OC4FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8002824:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4FE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4FE);
 8002826:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800282a:	041b      	lsls	r3, r3, #16
 800282c:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
 800282e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002832:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8002834:	8383      	strh	r3, [r0, #28]
}
 8002836:	4770      	bx	lr

08002838 <TIM_ClearOC1Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8002838:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1CE;
 800283a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800283e:	041b      	lsls	r3, r3, #16
 8002840:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 8002842:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8002844:	8303      	strh	r3, [r0, #24]
}
 8002846:	4770      	bx	lr

08002848 <TIM_ClearOC2Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8002848:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2CE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2CE;
 800284a:	045b      	lsls	r3, r3, #17
 800284c:	0c5b      	lsrs	r3, r3, #17

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
 800284e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002852:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8002854:	8303      	strh	r3, [r0, #24]
}
 8002856:	4770      	bx	lr

08002858 <TIM_ClearOC3Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8002858:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3CE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3CE;
 800285a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800285e:	041b      	lsls	r3, r3, #16
 8002860:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 8002862:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8002864:	8383      	strh	r3, [r0, #28]
}
 8002866:	4770      	bx	lr

08002868 <TIM_ClearOC4Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8002868:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4CE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4CE;
 800286a:	045b      	lsls	r3, r3, #17
 800286c:	0c5b      	lsrs	r3, r3, #17

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
 800286e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002872:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8002874:	8383      	strh	r3, [r0, #28]
}
 8002876:	4770      	bx	lr

08002878 <TIM_OC1PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8002878:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1P Bit */
  tmpccer &= (uint16_t)(~TIM_CCER_CC1P);
 800287a:	f023 0302 	bic.w	r3, r3, #2
 800287e:	041b      	lsls	r3, r3, #16
 8002880:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCPolarity;
 8002882:	430b      	orrs	r3, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8002884:	8403      	strh	r3, [r0, #32]
}
 8002886:	4770      	bx	lr

08002888 <TIM_OC1NPolarityConfig>:
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 8002888:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 800288a:	f023 0308 	bic.w	r3, r3, #8
 800288e:	041b      	lsls	r3, r3, #16
 8002890:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCNPolarity;
 8002892:	430b      	orrs	r3, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8002894:	8403      	strh	r3, [r0, #32]
}
 8002896:	4770      	bx	lr

08002898 <TIM_OC2PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8002898:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2P Bit */
  tmpccer &= (uint16_t)(~TIM_CCER_CC2P);
 800289a:	f023 0320 	bic.w	r3, r3, #32
 800289e:	041b      	lsls	r3, r3, #16
 80028a0:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 80028a2:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 80028a6:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80028a8:	8403      	strh	r3, [r0, #32]
}
 80028aa:	4770      	bx	lr

080028ac <TIM_OC2NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 80028ac:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 80028ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80028b2:	041b      	lsls	r3, r3, #16
 80028b4:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 80028b6:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 80028ba:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80028bc:	8403      	strh	r3, [r0, #32]
}
 80028be:	4770      	bx	lr

080028c0 <TIM_OC3PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 80028c0:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3P Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 80028c2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80028c6:	041b      	lsls	r3, r3, #16
 80028c8:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 80028ca:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80028ce:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80028d0:	8403      	strh	r3, [r0, #32]
}
 80028d2:	4770      	bx	lr

080028d4 <TIM_OC3NPolarityConfig>:
 
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 80028d4:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 80028d6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80028da:	041b      	lsls	r3, r3, #16
 80028dc:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 80028de:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80028e2:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80028e4:	8403      	strh	r3, [r0, #32]
}
 80028e6:	4770      	bx	lr

080028e8 <TIM_OC4PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 80028e8:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC4P Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 80028ea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80028ee:	041b      	lsls	r3, r3, #16
 80028f0:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 80028f2:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 80028f6:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80028f8:	8403      	strh	r3, [r0, #32]
}
 80028fa:	4770      	bx	lr

080028fc <TIM_CCxCmd>:
  * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
{
 80028fc:	b410      	push	{r4}
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_SET << TIM_Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
 80028fe:	8c04      	ldrh	r4, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_SET << TIM_Channel;
 8002900:	2301      	movs	r3, #1
 8002902:	408b      	lsls	r3, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
 8002904:	b2a4      	uxth	r4, r4
 8002906:	ea24 0303 	bic.w	r3, r4, r3
 800290a:	8403      	strh	r3, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 800290c:	8c03      	ldrh	r3, [r0, #32]
 800290e:	fa12 f101 	lsls.w	r1, r2, r1
 8002912:	430b      	orrs	r3, r1
 8002914:	b29b      	uxth	r3, r3
 8002916:	8403      	strh	r3, [r0, #32]
}
 8002918:	bc10      	pop	{r4}
 800291a:	4770      	bx	lr

0800291c <TIM_CCxNCmd>:
  * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
  * @retval None
  */
void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
{
 800291c:	b410      	push	{r4}
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  tmp = CCER_CCNE_SET << TIM_Channel;

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t) ~tmp;
 800291e:	8c04      	ldrh	r4, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  tmp = CCER_CCNE_SET << TIM_Channel;
 8002920:	2304      	movs	r3, #4
 8002922:	408b      	lsls	r3, r1

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t) ~tmp;
 8002924:	b2a4      	uxth	r4, r4
 8002926:	ea24 0303 	bic.w	r3, r4, r3
 800292a:	8403      	strh	r3, [r0, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 800292c:	8c03      	ldrh	r3, [r0, #32]
 800292e:	fa12 f101 	lsls.w	r1, r2, r1
 8002932:	430b      	orrs	r3, r1
 8002934:	b29b      	uxth	r3, r3
 8002936:	8403      	strh	r3, [r0, #32]
}
 8002938:	bc10      	pop	{r4}
 800293a:	4770      	bx	lr

0800293c <TIM_ICInit>:
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 800293c:	880b      	ldrh	r3, [r1, #0]
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 800293e:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8002940:	2b00      	cmp	r3, #0
 8002942:	d032      	beq.n	80029aa <TIM_ICInit+0x6e>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 8002944:	2b04      	cmp	r3, #4
 8002946:	d058      	beq.n	80029fa <TIM_ICInit+0xbe>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 8002948:	2b08      	cmp	r3, #8
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 800294a:	884e      	ldrh	r6, [r1, #2]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 800294c:	8c03      	ldrh	r3, [r0, #32]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 800294e:	f000 8082 	beq.w	8002a56 <TIM_ICInit+0x11a>
  }
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8002952:	888f      	ldrh	r7, [r1, #4]
 8002954:	890d      	ldrh	r5, [r1, #8]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8002956:	88cc      	ldrh	r4, [r1, #6]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 8002958:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800295c:	0409      	lsls	r1, r1, #16
 800295e:	0c09      	lsrs	r1, r1, #16
 8002960:	8401      	strh	r1, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8002962:	8b82      	ldrh	r2, [r0, #28]
  tmpccer = TIMx->CCER;
 8002964:	8c03      	ldrh	r3, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8002966:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800296a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 800296e:	0512      	lsls	r2, r2, #20
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8002970:	045b      	lsls	r3, r3, #17
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8002972:	0d12      	lsrs	r2, r2, #20
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8002974:	0c5b      	lsrs	r3, r3, #17
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 8002976:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 800297a:	ea43 3306 	orr.w	r3, r3, r6, lsl #12
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 800297e:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 8002982:	b29b      	uxth	r3, r3
 8002984:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 8002988:	b292      	uxth	r2, r2
  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800298a:	8382      	strh	r2, [r0, #28]
  TIMx->CCER = tmpccer ;
 800298c:	8403      	strh	r3, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC4PSC;
 800298e:	8b83      	ldrh	r3, [r0, #28]
 8002990:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002994:	041b      	lsls	r3, r3, #16
 8002996:	0c1b      	lsrs	r3, r3, #16
 8002998:	8383      	strh	r3, [r0, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 800299a:	8b83      	ldrh	r3, [r0, #28]
 800299c:	b29b      	uxth	r3, r3
 800299e:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 80029a2:	b29b      	uxth	r3, r3
 80029a4:	8383      	strh	r3, [r0, #28]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 80029a6:	bcf0      	pop	{r4, r5, r6, r7}
 80029a8:	4770      	bx	lr
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 80029aa:	8c03      	ldrh	r3, [r0, #32]
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80029ac:	884e      	ldrh	r6, [r1, #2]
 80029ae:	888d      	ldrh	r5, [r1, #4]
 80029b0:	890f      	ldrh	r7, [r1, #8]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80029b2:	88cc      	ldrh	r4, [r1, #6]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 80029b4:	f023 0101 	bic.w	r1, r3, #1
 80029b8:	0409      	lsls	r1, r1, #16
 80029ba:	0c09      	lsrs	r1, r1, #16
 80029bc:	8401      	strh	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80029be:	8b02      	ldrh	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 80029c0:	8c03      	ldrh	r3, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
 80029c2:	f022 02f3 	bic.w	r2, r2, #243	; 0xf3
 80029c6:	0412      	lsls	r2, r2, #16
 80029c8:	0c12      	lsrs	r2, r2, #16
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80029ca:	f023 030a 	bic.w	r3, r3, #10
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 80029ce:	ea42 1207 	orr.w	r2, r2, r7, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80029d2:	041b      	lsls	r3, r3, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 80029d4:	b292      	uxth	r2, r2

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80029d6:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 80029d8:	f046 0101 	orr.w	r1, r6, #1
 80029dc:	430b      	orrs	r3, r1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 80029de:	432a      	orrs	r2, r5
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80029e0:	8302      	strh	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80029e2:	8403      	strh	r3, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC;
 80029e4:	8b03      	ldrh	r3, [r0, #24]
 80029e6:	f023 030c 	bic.w	r3, r3, #12
 80029ea:	041b      	lsls	r3, r3, #16
 80029ec:	0c1b      	lsrs	r3, r3, #16
 80029ee:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 80029f0:	8b03      	ldrh	r3, [r0, #24]
 80029f2:	b29b      	uxth	r3, r3
 80029f4:	4323      	orrs	r3, r4
 80029f6:	8303      	strh	r3, [r0, #24]
 80029f8:	e7d5      	b.n	80029a6 <TIM_ICInit+0x6a>
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 80029fa:	8c03      	ldrh	r3, [r0, #32]
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_LIST2_PERIPH(TIMx));
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80029fc:	884e      	ldrh	r6, [r1, #2]
 80029fe:	888d      	ldrh	r5, [r1, #4]
 8002a00:	890f      	ldrh	r7, [r1, #8]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8002a02:	88cc      	ldrh	r4, [r1, #6]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8002a04:	f023 0110 	bic.w	r1, r3, #16
 8002a08:	0409      	lsls	r1, r1, #16
 8002a0a:	0c09      	lsrs	r1, r1, #16
 8002a0c:	8401      	strh	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002a0e:	8b02      	ldrh	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8002a10:	8c03      	ldrh	r3, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8002a12:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002a16:	0512      	lsls	r2, r2, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002a18:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8002a1c:	0d12      	lsrs	r2, r2, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002a1e:	041b      	lsls	r3, r3, #16
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8002a20:	ea42 3207 	orr.w	r2, r2, r7, lsl #12
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002a24:	0c1b      	lsrs	r3, r3, #16
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8002a26:	b292      	uxth	r2, r2
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8002a28:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8002a2c:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8002a30:	b29b      	uxth	r3, r3
 8002a32:	f043 0310 	orr.w	r3, r3, #16
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8002a36:	b292      	uxth	r2, r2
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002a38:	8302      	strh	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002a3a:	8403      	strh	r3, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC;
 8002a3c:	8b03      	ldrh	r3, [r0, #24]
 8002a3e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002a42:	041b      	lsls	r3, r3, #16
 8002a44:	0c1b      	lsrs	r3, r3, #16
 8002a46:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8002a48:	8b03      	ldrh	r3, [r0, #24]
 8002a4a:	b29b      	uxth	r3, r3
 8002a4c:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 8002a50:	b29b      	uxth	r3, r3
 8002a52:	8303      	strh	r3, [r0, #24]
 8002a54:	e7a7      	b.n	80029a6 <TIM_ICInit+0x6a>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 8002a56:	888d      	ldrh	r5, [r1, #4]
 8002a58:	890f      	ldrh	r7, [r1, #8]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8002a5a:	88cc      	ldrh	r4, [r1, #6]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 8002a5c:	f423 7180 	bic.w	r1, r3, #256	; 0x100
 8002a60:	0409      	lsls	r1, r1, #16
 8002a62:	0c09      	lsrs	r1, r1, #16
 8002a64:	8401      	strh	r1, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8002a66:	8b82      	ldrh	r2, [r0, #28]
  tmpccer = TIMx->CCER;
 8002a68:	8c03      	ldrh	r3, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
 8002a6a:	f022 02f3 	bic.w	r2, r2, #243	; 0xf3
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8002a6e:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
 8002a72:	0412      	lsls	r2, r2, #16
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8002a74:	041b      	lsls	r3, r3, #16
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
 8002a76:	0c12      	lsrs	r2, r2, #16
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8002a78:	0c1b      	lsrs	r3, r3, #16
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8002a7a:	ea42 1207 	orr.w	r2, r2, r7, lsl #4

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 8002a7e:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8002a82:	b292      	uxth	r2, r2

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 8002a84:	b29b      	uxth	r3, r3
 8002a86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8002a8a:	432a      	orrs	r2, r5
  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8002a8c:	8382      	strh	r2, [r0, #28]
  TIMx->CCER = tmpccer;
 8002a8e:	8403      	strh	r3, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC3PSC;
 8002a90:	8b83      	ldrh	r3, [r0, #28]
 8002a92:	f023 030c 	bic.w	r3, r3, #12
 8002a96:	041b      	lsls	r3, r3, #16
 8002a98:	0c1b      	lsrs	r3, r3, #16
 8002a9a:	8383      	strh	r3, [r0, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8002a9c:	8b83      	ldrh	r3, [r0, #28]
 8002a9e:	b29b      	uxth	r3, r3
 8002aa0:	4323      	orrs	r3, r4
 8002aa2:	8383      	strh	r3, [r0, #28]
 8002aa4:	e77f      	b.n	80029a6 <TIM_ICInit+0x6a>
 8002aa6:	bf00      	nop

08002aa8 <TIM_ICStructInit>:
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8002aa8:	2300      	movs	r3, #0
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8002aaa:	2201      	movs	r2, #1
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8002aac:	8003      	strh	r3, [r0, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 8002aae:	8043      	strh	r3, [r0, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8002ab0:	8082      	strh	r2, [r0, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 8002ab2:	80c3      	strh	r3, [r0, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 8002ab4:	8103      	strh	r3, [r0, #8]
}
 8002ab6:	4770      	bx	lr

08002ab8 <TIM_PWMIConfig>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8002ab8:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8002abc:	888a      	ldrh	r2, [r1, #4]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8002abe:	f8b1 8002 	ldrh.w	r8, [r1, #2]
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8002ac2:	880b      	ldrh	r3, [r1, #0]
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
  {
    icoppositepolarity = TIM_ICPolarity_Falling;
 8002ac4:	f1b8 0f00 	cmp.w	r8, #0
 8002ac8:	bf0c      	ite	eq
 8002aca:	2502      	moveq	r5, #2
 8002acc:	2500      	movne	r5, #0
    icoppositepolarity = TIM_ICPolarity_Rising;
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
  {
    icoppositeselection = TIM_ICSelection_IndirectTI;
 8002ace:	2a01      	cmp	r2, #1
 8002ad0:	bf14      	ite	ne
 8002ad2:	2601      	movne	r6, #1
 8002ad4:	2602      	moveq	r6, #2
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d051      	beq.n	8002b7e <TIM_PWMIConfig+0xc6>
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8002ada:	8c03      	ldrh	r3, [r0, #32]
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8002adc:	f8b1 c008 	ldrh.w	ip, [r1, #8]
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8002ae0:	88cf      	ldrh	r7, [r1, #6]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8002ae2:	f023 0310 	bic.w	r3, r3, #16
 8002ae6:	041b      	lsls	r3, r3, #16
 8002ae8:	0c1b      	lsrs	r3, r3, #16
 8002aea:	8403      	strh	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002aec:	8b04      	ldrh	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8002aee:	8c01      	ldrh	r1, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8002af0:	f424 7440 	bic.w	r4, r4, #768	; 0x300
 8002af4:	0524      	lsls	r4, r4, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002af6:	f021 01a0 	bic.w	r1, r1, #160	; 0xa0
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8002afa:	0d24      	lsrs	r4, r4, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002afc:	0409      	lsls	r1, r1, #16
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8002afe:	ea44 340c 	orr.w	r4, r4, ip, lsl #12
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002b02:	0c09      	lsrs	r1, r1, #16
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8002b04:	b2a4      	uxth	r4, r4
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8002b06:	ea41 1108 	orr.w	r1, r1, r8, lsl #4
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8002b0a:	ea44 2202 	orr.w	r2, r4, r2, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8002b0e:	b289      	uxth	r1, r1
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8002b10:	b292      	uxth	r2, r2

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8002b12:	f041 0110 	orr.w	r1, r1, #16

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002b16:	8302      	strh	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002b18:	8401      	strh	r1, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC;
 8002b1a:	8b01      	ldrh	r1, [r0, #24]
 8002b1c:	f421 6140 	bic.w	r1, r1, #3072	; 0xc00
 8002b20:	0409      	lsls	r1, r1, #16
 8002b22:	0c09      	lsrs	r1, r1, #16
 8002b24:	8301      	strh	r1, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8002b26:	8b03      	ldrh	r3, [r0, #24]
 8002b28:	b29b      	uxth	r3, r3
 8002b2a:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8002b2e:	b29b      	uxth	r3, r3
 8002b30:	8303      	strh	r3, [r0, #24]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8002b32:	8c01      	ldrh	r1, [r0, #32]
 8002b34:	f021 0101 	bic.w	r1, r1, #1
 8002b38:	0409      	lsls	r1, r1, #16
 8002b3a:	0c09      	lsrs	r1, r1, #16
 8002b3c:	8401      	strh	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b3e:	8b02      	ldrh	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8002b40:	8c03      	ldrh	r3, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
 8002b42:	f022 02f3 	bic.w	r2, r2, #243	; 0xf3
 8002b46:	0412      	lsls	r2, r2, #16
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002b48:	f023 030a 	bic.w	r3, r3, #10
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
 8002b4c:	0c12      	lsrs	r2, r2, #16
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002b4e:	041b      	lsls	r3, r3, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8002b50:	ea42 120c 	orr.w	r2, r2, ip, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002b54:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8002b56:	f043 0301 	orr.w	r3, r3, #1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8002b5a:	b292      	uxth	r2, r2

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8002b5c:	431d      	orrs	r5, r3
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8002b5e:	4316      	orrs	r6, r2
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002b60:	8306      	strh	r6, [r0, #24]
  TIMx->CCER = tmpccer;
 8002b62:	8405      	strh	r5, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC;
 8002b64:	8b03      	ldrh	r3, [r0, #24]
 8002b66:	f023 030c 	bic.w	r3, r3, #12
 8002b6a:	041b      	lsls	r3, r3, #16
 8002b6c:	0c1b      	lsrs	r3, r3, #16
 8002b6e:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8002b70:	8b03      	ldrh	r3, [r0, #24]
 8002b72:	b29b      	uxth	r3, r3
 8002b74:	431f      	orrs	r7, r3
 8002b76:	8307      	strh	r7, [r0, #24]
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8002b78:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 8002b7c:	4770      	bx	lr
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8002b7e:	8c03      	ldrh	r3, [r0, #32]
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8002b80:	890f      	ldrh	r7, [r1, #8]
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8002b82:	88cc      	ldrh	r4, [r1, #6]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8002b84:	f023 0301 	bic.w	r3, r3, #1
 8002b88:	041b      	lsls	r3, r3, #16
 8002b8a:	0c1b      	lsrs	r3, r3, #16
 8002b8c:	8403      	strh	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b8e:	8b01      	ldrh	r1, [r0, #24]
  tmpccer = TIMx->CCER;
 8002b90:	8c03      	ldrh	r3, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
 8002b92:	f021 01f3 	bic.w	r1, r1, #243	; 0xf3
 8002b96:	0409      	lsls	r1, r1, #16
 8002b98:	0c09      	lsrs	r1, r1, #16
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002b9a:	f023 030a 	bic.w	r3, r3, #10
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8002b9e:	ea41 1107 	orr.w	r1, r1, r7, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002ba2:	041b      	lsls	r3, r3, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8002ba4:	b289      	uxth	r1, r1

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002ba6:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8002ba8:	f048 0801 	orr.w	r8, r8, #1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8002bac:	430a      	orrs	r2, r1

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8002bae:	ea43 0308 	orr.w	r3, r3, r8

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002bb2:	8302      	strh	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002bb4:	8403      	strh	r3, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC;
 8002bb6:	8b03      	ldrh	r3, [r0, #24]
 8002bb8:	f023 030c 	bic.w	r3, r3, #12
 8002bbc:	041b      	lsls	r3, r3, #16
 8002bbe:	0c1b      	lsrs	r3, r3, #16
 8002bc0:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8002bc2:	8b03      	ldrh	r3, [r0, #24]
 8002bc4:	b29b      	uxth	r3, r3
 8002bc6:	4323      	orrs	r3, r4
 8002bc8:	8303      	strh	r3, [r0, #24]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8002bca:	8c03      	ldrh	r3, [r0, #32]
 8002bcc:	f023 0310 	bic.w	r3, r3, #16
 8002bd0:	041b      	lsls	r3, r3, #16
 8002bd2:	0c1b      	lsrs	r3, r3, #16
 8002bd4:	8403      	strh	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002bd6:	8b02      	ldrh	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8002bd8:	8c03      	ldrh	r3, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8002bda:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002bde:	0512      	lsls	r2, r2, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002be0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8002be4:	0d12      	lsrs	r2, r2, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002be6:	041b      	lsls	r3, r3, #16
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8002be8:	ea42 3207 	orr.w	r2, r2, r7, lsl #12
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002bec:	0c1b      	lsrs	r3, r3, #16
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8002bee:	f043 0310 	orr.w	r3, r3, #16
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8002bf2:	b292      	uxth	r2, r2
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8002bf4:	ea43 1505 	orr.w	r5, r3, r5, lsl #4
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8002bf8:	ea42 2606 	orr.w	r6, r2, r6, lsl #8
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002bfc:	8306      	strh	r6, [r0, #24]
  TIMx->CCER = tmpccer;
 8002bfe:	8405      	strh	r5, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC;
 8002c00:	8b03      	ldrh	r3, [r0, #24]
 8002c02:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002c06:	041b      	lsls	r3, r3, #16
 8002c08:	0c1b      	lsrs	r3, r3, #16
 8002c0a:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8002c0c:	8b03      	ldrh	r3, [r0, #24]
 8002c0e:	b29b      	uxth	r3, r3
 8002c10:	ea43 2404 	orr.w	r4, r3, r4, lsl #8
 8002c14:	b2a4      	uxth	r4, r4
 8002c16:	8304      	strh	r4, [r0, #24]
 8002c18:	e7ae      	b.n	8002b78 <TIM_PWMIConfig+0xc0>
 8002c1a:	bf00      	nop

08002c1c <TIM_GetCapture1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 8002c1c:	6b40      	ldr	r0, [r0, #52]	; 0x34
}
 8002c1e:	4770      	bx	lr

08002c20 <TIM_GetCapture2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 8002c20:	6b80      	ldr	r0, [r0, #56]	; 0x38
}
 8002c22:	4770      	bx	lr

08002c24 <TIM_GetCapture3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 

  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 8002c24:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
}
 8002c26:	4770      	bx	lr

08002c28 <TIM_GetCapture4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 8002c28:	6c00      	ldr	r0, [r0, #64]	; 0x40
}
 8002c2a:	4770      	bx	lr

08002c2c <TIM_SetIC1Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC;
 8002c2c:	8b03      	ldrh	r3, [r0, #24]
 8002c2e:	f023 030c 	bic.w	r3, r3, #12
 8002c32:	041b      	lsls	r3, r3, #16
 8002c34:	0c1b      	lsrs	r3, r3, #16
 8002c36:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8002c38:	8b03      	ldrh	r3, [r0, #24]
 8002c3a:	b29b      	uxth	r3, r3
 8002c3c:	430b      	orrs	r3, r1
 8002c3e:	8303      	strh	r3, [r0, #24]
}
 8002c40:	4770      	bx	lr
 8002c42:	bf00      	nop

08002c44 <TIM_SetIC2Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC;
 8002c44:	8b03      	ldrh	r3, [r0, #24]
 8002c46:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002c4a:	041b      	lsls	r3, r3, #16
 8002c4c:	0c1b      	lsrs	r3, r3, #16
 8002c4e:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8002c50:	8b03      	ldrh	r3, [r0, #24]
 8002c52:	b29b      	uxth	r3, r3
 8002c54:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002c58:	b29b      	uxth	r3, r3
 8002c5a:	8303      	strh	r3, [r0, #24]
}
 8002c5c:	4770      	bx	lr
 8002c5e:	bf00      	nop

08002c60 <TIM_SetIC3Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC3PSC;
 8002c60:	8b83      	ldrh	r3, [r0, #28]
 8002c62:	f023 030c 	bic.w	r3, r3, #12
 8002c66:	041b      	lsls	r3, r3, #16
 8002c68:	0c1b      	lsrs	r3, r3, #16
 8002c6a:	8383      	strh	r3, [r0, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8002c6c:	8b83      	ldrh	r3, [r0, #28]
 8002c6e:	b29b      	uxth	r3, r3
 8002c70:	430b      	orrs	r3, r1
 8002c72:	8383      	strh	r3, [r0, #28]
}
 8002c74:	4770      	bx	lr
 8002c76:	bf00      	nop

08002c78 <TIM_SetIC4Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC4PSC;
 8002c78:	8b83      	ldrh	r3, [r0, #28]
 8002c7a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002c7e:	041b      	lsls	r3, r3, #16
 8002c80:	0c1b      	lsrs	r3, r3, #16
 8002c82:	8383      	strh	r3, [r0, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 8002c84:	8b83      	ldrh	r3, [r0, #28]
 8002c86:	b29b      	uxth	r3, r3
 8002c88:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002c8c:	b29b      	uxth	r3, r3
 8002c8e:	8383      	strh	r3, [r0, #28]
}
 8002c90:	4770      	bx	lr
 8002c92:	bf00      	nop

08002c94 <TIM_BDTRConfig>:
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8002c94:	f8b1 c002 	ldrh.w	ip, [r1, #2]
 8002c98:	880b      	ldrh	r3, [r1, #0]
 8002c9a:	898a      	ldrh	r2, [r1, #12]
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval None
  */
void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
{
 8002c9c:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8002c9e:	888f      	ldrh	r7, [r1, #4]
 8002ca0:	88ce      	ldrh	r6, [r1, #6]
 8002ca2:	890d      	ldrh	r5, [r1, #8]
 8002ca4:	894c      	ldrh	r4, [r1, #10]
 8002ca6:	ea4c 0303 	orr.w	r3, ip, r3
 8002caa:	433b      	orrs	r3, r7
 8002cac:	4333      	orrs	r3, r6
 8002cae:	432b      	orrs	r3, r5
 8002cb0:	4323      	orrs	r3, r4
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	b29b      	uxth	r3, r3
 8002cb6:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
}
 8002cba:	bcf0      	pop	{r4, r5, r6, r7}
 8002cbc:	4770      	bx	lr
 8002cbe:	bf00      	nop

08002cc0 <TIM_BDTRStructInit>:
  * @retval None
  */
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	8003      	strh	r3, [r0, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 8002cc4:	8043      	strh	r3, [r0, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 8002cc6:	8083      	strh	r3, [r0, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 8002cc8:	80c3      	strh	r3, [r0, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 8002cca:	8103      	strh	r3, [r0, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 8002ccc:	8143      	strh	r3, [r0, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 8002cce:	8183      	strh	r3, [r0, #12]
}
 8002cd0:	4770      	bx	lr
 8002cd2:	bf00      	nop

08002cd4 <TIM_CtrlPWMOutputs>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 8002cd4:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002cd8:	b921      	cbnz	r1, 8002ce4 <TIM_CtrlPWMOutputs+0x10>
    TIMx->BDTR |= TIM_BDTR_MOE;
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
 8002cda:	045b      	lsls	r3, r3, #17
 8002cdc:	0c5b      	lsrs	r3, r3, #17
 8002cde:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
 8002ce2:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 8002ce4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002ce8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002cec:	b29b      	uxth	r3, r3
 8002cee:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
 8002cf2:	4770      	bx	lr

08002cf4 <TIM_SelectCOM>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the COM Bit */
    TIMx->CR2 |= TIM_CR2_CCUS;
 8002cf4:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002cf6:	b929      	cbnz	r1, 8002d04 <TIM_SelectCOM+0x10>
    TIMx->CR2 |= TIM_CR2_CCUS;
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCUS;
 8002cf8:	f023 0304 	bic.w	r3, r3, #4
 8002cfc:	041b      	lsls	r3, r3, #16
 8002cfe:	0c1b      	lsrs	r3, r3, #16
 8002d00:	8083      	strh	r3, [r0, #4]
 8002d02:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the COM Bit */
    TIMx->CR2 |= TIM_CR2_CCUS;
 8002d04:	b29b      	uxth	r3, r3
 8002d06:	f043 0304 	orr.w	r3, r3, #4
 8002d0a:	8083      	strh	r3, [r0, #4]
 8002d0c:	4770      	bx	lr
 8002d0e:	bf00      	nop

08002d10 <TIM_CCPreloadControl>:
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= TIM_CR2_CCPC;
 8002d10:	8883      	ldrh	r3, [r0, #4]
void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002d12:	b929      	cbnz	r1, 8002d20 <TIM_CCPreloadControl+0x10>
    TIMx->CR2 |= TIM_CR2_CCPC;
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCPC;
 8002d14:	f023 0301 	bic.w	r3, r3, #1
 8002d18:	041b      	lsls	r3, r3, #16
 8002d1a:	0c1b      	lsrs	r3, r3, #16
 8002d1c:	8083      	strh	r3, [r0, #4]
 8002d1e:	4770      	bx	lr
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= TIM_CR2_CCPC;
 8002d20:	b29b      	uxth	r3, r3
 8002d22:	f043 0301 	orr.w	r3, r3, #1
 8002d26:	8083      	strh	r3, [r0, #4]
 8002d28:	4770      	bx	lr
 8002d2a:	bf00      	nop

08002d2c <TIM_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8002d2c:	8983      	ldrh	r3, [r0, #12]
 8002d2e:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002d30:	b91a      	cbnz	r2, 8002d3a <TIM_ITConfig+0xe>
    TIMx->DIER |= TIM_IT;
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8002d32:	ea23 0101 	bic.w	r1, r3, r1
 8002d36:	8181      	strh	r1, [r0, #12]
 8002d38:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8002d3a:	4319      	orrs	r1, r3
 8002d3c:	8181      	strh	r1, [r0, #12]
 8002d3e:	4770      	bx	lr

08002d40 <TIM_GenerateEvent>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
 
  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 8002d40:	8281      	strh	r1, [r0, #20]
}
 8002d42:	4770      	bx	lr

08002d44 <TIM_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));

  
  if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
 8002d44:	8a03      	ldrh	r3, [r0, #16]
  {
    bitstatus = SET;
 8002d46:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8002d48:	bf0c      	ite	eq
 8002d4a:	2000      	moveq	r0, #0
 8002d4c:	2001      	movne	r0, #1
 8002d4e:	4770      	bx	lr

08002d50 <TIM_ClearFlag>:
{  
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
   
  /* Clear the flags */
  TIMx->SR = (uint16_t)~TIM_FLAG;
 8002d50:	43c9      	mvns	r1, r1
 8002d52:	b289      	uxth	r1, r1
 8002d54:	8201      	strh	r1, [r0, #16]
}
 8002d56:	4770      	bx	lr

08002d58 <TIM_GetITStatus>:
  uint16_t itstatus = 0x0, itenable = 0x0;
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8002d58:	8a03      	ldrh	r3, [r0, #16]
  
  itenable = TIMx->DIER & TIM_IT;
 8002d5a:	8982      	ldrh	r2, [r0, #12]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8002d5c:	4211      	tst	r1, r2
 8002d5e:	bf0c      	ite	eq
 8002d60:	2000      	moveq	r0, #0
 8002d62:	2001      	movne	r0, #1
 8002d64:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8002d66:	bf0c      	ite	eq
 8002d68:	2000      	moveq	r0, #0
 8002d6a:	f000 0001 	andne.w	r0, r0, #1
 8002d6e:	4770      	bx	lr

08002d70 <TIM_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8002d70:	43c9      	mvns	r1, r1
 8002d72:	b289      	uxth	r1, r1
 8002d74:	8201      	strh	r1, [r0, #16]
}
 8002d76:	4770      	bx	lr

08002d78 <TIM_DMAConfig>:
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase)); 
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));

  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 8002d78:	430a      	orrs	r2, r1
 8002d7a:	f8a0 2048 	strh.w	r2, [r0, #72]	; 0x48
}
 8002d7e:	4770      	bx	lr

08002d80 <TIM_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8002d80:	8983      	ldrh	r3, [r0, #12]
 8002d82:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx)); 
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002d84:	b91a      	cbnz	r2, 8002d8e <TIM_DMACmd+0xe>
    TIMx->DIER |= TIM_DMASource; 
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
 8002d86:	ea23 0101 	bic.w	r1, r3, r1
 8002d8a:	8181      	strh	r1, [r0, #12]
 8002d8c:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8002d8e:	4319      	orrs	r1, r3
 8002d90:	8181      	strh	r1, [r0, #12]
 8002d92:	4770      	bx	lr

08002d94 <TIM_SelectCCDMA>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= TIM_CR2_CCDS;
 8002d94:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002d96:	b929      	cbnz	r1, 8002da4 <TIM_SelectCCDMA+0x10>
    TIMx->CR2 |= TIM_CR2_CCDS;
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCDS;
 8002d98:	f023 0308 	bic.w	r3, r3, #8
 8002d9c:	041b      	lsls	r3, r3, #16
 8002d9e:	0c1b      	lsrs	r3, r3, #16
 8002da0:	8083      	strh	r3, [r0, #4]
 8002da2:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= TIM_CR2_CCDS;
 8002da4:	b29b      	uxth	r3, r3
 8002da6:	f043 0308 	orr.w	r3, r3, #8
 8002daa:	8083      	strh	r3, [r0, #4]
 8002dac:	4770      	bx	lr
 8002dae:	bf00      	nop

08002db0 <TIM_InternalClockConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  (uint16_t)~TIM_SMCR_SMS;
 8002db0:	8903      	ldrh	r3, [r0, #8]
 8002db2:	f023 0307 	bic.w	r3, r3, #7
 8002db6:	041b      	lsls	r3, r3, #16
 8002db8:	0c1b      	lsrs	r3, r3, #16
 8002dba:	8103      	strh	r3, [r0, #8]
}
 8002dbc:	4770      	bx	lr
 8002dbe:	bf00      	nop

08002dc0 <TIM_ITRxExternalClockConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002dc0:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 8002dc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002dc6:	041b      	lsls	r3, r3, #16
 8002dc8:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8002dca:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002dcc:	8103      	strh	r3, [r0, #8]

  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8002dce:	8903      	ldrh	r3, [r0, #8]
 8002dd0:	b29b      	uxth	r3, r3
 8002dd2:	f043 0307 	orr.w	r3, r3, #7
 8002dd6:	8103      	strh	r3, [r0, #8]
}
 8002dd8:	4770      	bx	lr
 8002dda:	bf00      	nop

08002ddc <TIM_TIxExternalClockConfig>:
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8002ddc:	2960      	cmp	r1, #96	; 0x60
  *          This parameter must be a value between 0x0 and 0xF.
  * @retval None
  */
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
                                uint16_t TIM_ICPolarity, uint16_t ICFilter)
{
 8002dde:	b430      	push	{r4, r5}
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8002de0:	8c04      	ldrh	r4, [r0, #32]
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8002de2:	d026      	beq.n	8002e32 <TIM_TIxExternalClockConfig+0x56>
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8002de4:	f024 0401 	bic.w	r4, r4, #1
 8002de8:	0424      	lsls	r4, r4, #16
 8002dea:	0c24      	lsrs	r4, r4, #16
 8002dec:	8404      	strh	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002dee:	8b05      	ldrh	r5, [r0, #24]
  tmpccer = TIMx->CCER;
 8002df0:	8c04      	ldrh	r4, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
 8002df2:	f025 05f3 	bic.w	r5, r5, #243	; 0xf3
 8002df6:	042d      	lsls	r5, r5, #16
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002df8:	f024 040a 	bic.w	r4, r4, #10
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
 8002dfc:	0c2d      	lsrs	r5, r5, #16
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002dfe:	0424      	lsls	r4, r4, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8002e00:	f045 0501 	orr.w	r5, r5, #1

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002e04:	0c24      	lsrs	r4, r4, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8002e06:	ea45 1303 	orr.w	r3, r5, r3, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8002e0a:	f044 0401 	orr.w	r4, r4, #1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8002e0e:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8002e10:	4322      	orrs	r2, r4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002e12:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002e14:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002e16:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 8002e18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e1c:	041b      	lsls	r3, r3, #16
 8002e1e:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8002e20:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e22:	8101      	strh	r1, [r0, #8]
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
  }
  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8002e24:	8903      	ldrh	r3, [r0, #8]
 8002e26:	b29b      	uxth	r3, r3
 8002e28:	f043 0307 	orr.w	r3, r3, #7
 8002e2c:	8103      	strh	r3, [r0, #8]
}
 8002e2e:	bc30      	pop	{r4, r5}
 8002e30:	4770      	bx	lr
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8002e32:	f024 0410 	bic.w	r4, r4, #16
 8002e36:	0424      	lsls	r4, r4, #16
 8002e38:	0c24      	lsrs	r4, r4, #16
 8002e3a:	8404      	strh	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e3c:	8b05      	ldrh	r5, [r0, #24]
  tmpccer = TIMx->CCER;
 8002e3e:	8c04      	ldrh	r4, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8002e40:	f425 7540 	bic.w	r5, r5, #768	; 0x300
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002e44:	f024 04a0 	bic.w	r4, r4, #160	; 0xa0
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8002e48:	052d      	lsls	r5, r5, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002e4a:	0424      	lsls	r4, r4, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8002e4c:	0d2d      	lsrs	r5, r5, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002e4e:	0c24      	lsrs	r4, r4, #16
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8002e50:	f445 7580 	orr.w	r5, r5, #256	; 0x100
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8002e54:	f044 0410 	orr.w	r4, r4, #16
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8002e58:	ea45 3303 	orr.w	r3, r5, r3, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8002e5c:	ea44 1202 	orr.w	r2, r4, r2, lsl #4
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8002e60:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8002e62:	b292      	uxth	r2, r2

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002e64:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002e66:	8402      	strh	r2, [r0, #32]
 8002e68:	e7d5      	b.n	8002e16 <TIM_TIxExternalClockConfig+0x3a>
 8002e6a:	bf00      	nop

08002e6c <TIM_ETRClockMode1Config>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
                            uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 8002e6c:	b410      	push	{r4}
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8002e6e:	8904      	ldrh	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_MASK;
 8002e70:	b2e4      	uxtb	r4, r4

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << (uint16_t)8)));
 8002e72:	430c      	orrs	r4, r1
 8002e74:	4314      	orrs	r4, r2
 8002e76:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
 8002e7a:	b2a4      	uxth	r4, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e7c:	8104      	strh	r4, [r0, #8]
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002e7e:	8903      	ldrh	r3, [r0, #8]

  /* Reset the SMS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;

  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
 8002e80:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002e84:	041b      	lsls	r3, r3, #16
 8002e86:	0c1b      	lsrs	r3, r3, #16

  /* Select the Trigger selection : ETRF */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
  tmpsmcr |= TIM_TS_ETRF;
 8002e88:	f043 0377 	orr.w	r3, r3, #119	; 0x77

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e8c:	8103      	strh	r3, [r0, #8]
}
 8002e8e:	bc10      	pop	{r4}
 8002e90:	4770      	bx	lr
 8002e92:	bf00      	nop

08002e94 <TIM_ETRClockMode2Config>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 8002e94:	b410      	push	{r4}
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8002e96:	8904      	ldrh	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_MASK;
 8002e98:	b2e4      	uxtb	r4, r4

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << (uint16_t)8)));
 8002e9a:	430c      	orrs	r4, r1
 8002e9c:	4314      	orrs	r4, r2
 8002e9e:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
 8002ea2:	b2a4      	uxth	r4, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002ea4:	8104      	strh	r4, [r0, #8]

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);

  /* Enable the External clock mode2 */
  TIMx->SMCR |= TIM_SMCR_ECE;
 8002ea6:	8903      	ldrh	r3, [r0, #8]
 8002ea8:	b29b      	uxth	r3, r3
 8002eaa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002eae:	8103      	strh	r3, [r0, #8]
}
 8002eb0:	bc10      	pop	{r4}
 8002eb2:	4770      	bx	lr

08002eb4 <TIM_SelectInputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002eb4:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 8002eb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002eba:	041b      	lsls	r3, r3, #16
 8002ebc:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8002ebe:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002ec0:	8103      	strh	r3, [r0, #8]
}
 8002ec2:	4770      	bx	lr

08002ec4 <TIM_SelectOutputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
 8002ec4:	8883      	ldrh	r3, [r0, #4]
 8002ec6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002eca:	041b      	lsls	r3, r3, #16
 8002ecc:	0c1b      	lsrs	r3, r3, #16
 8002ece:	8083      	strh	r3, [r0, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8002ed0:	8883      	ldrh	r3, [r0, #4]
 8002ed2:	b29b      	uxth	r3, r3
 8002ed4:	430b      	orrs	r3, r1
 8002ed6:	8083      	strh	r3, [r0, #4]
}
 8002ed8:	4770      	bx	lr
 8002eda:	bf00      	nop

08002edc <TIM_SelectSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));

  /* Reset the SMS Bits */
  TIMx->SMCR &= (uint16_t)~TIM_SMCR_SMS;
 8002edc:	8903      	ldrh	r3, [r0, #8]
 8002ede:	f023 0307 	bic.w	r3, r3, #7
 8002ee2:	041b      	lsls	r3, r3, #16
 8002ee4:	0c1b      	lsrs	r3, r3, #16
 8002ee6:	8103      	strh	r3, [r0, #8]

  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 8002ee8:	8903      	ldrh	r3, [r0, #8]
 8002eea:	b29b      	uxth	r3, r3
 8002eec:	430b      	orrs	r3, r1
 8002eee:	8103      	strh	r3, [r0, #8]
}
 8002ef0:	4770      	bx	lr
 8002ef2:	bf00      	nop

08002ef4 <TIM_SelectMasterSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));

  /* Reset the MSM Bit */
  TIMx->SMCR &= (uint16_t)~TIM_SMCR_MSM;
 8002ef4:	8903      	ldrh	r3, [r0, #8]
 8002ef6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002efa:	041b      	lsls	r3, r3, #16
 8002efc:	0c1b      	lsrs	r3, r3, #16
 8002efe:	8103      	strh	r3, [r0, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 8002f00:	8903      	ldrh	r3, [r0, #8]
 8002f02:	b29b      	uxth	r3, r3
 8002f04:	430b      	orrs	r3, r1
 8002f06:	8103      	strh	r3, [r0, #8]
}
 8002f08:	4770      	bx	lr
 8002f0a:	bf00      	nop

08002f0c <TIM_ETRConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
                   uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 8002f0c:	b410      	push	{r4}
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8002f0e:	8904      	ldrh	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_MASK;
 8002f10:	b2e4      	uxtb	r4, r4

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << (uint16_t)8)));
 8002f12:	430c      	orrs	r4, r1
 8002f14:	4314      	orrs	r4, r2
 8002f16:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
 8002f1a:	b2a4      	uxth	r4, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f1c:	8104      	strh	r4, [r0, #8]
}
 8002f1e:	bc10      	pop	{r4}
 8002f20:	4770      	bx	lr
 8002f22:	bf00      	nop

08002f24 <TIM_EncoderInterfaceConfig>:
  *            @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
 8002f24:	b470      	push	{r4, r5, r6}
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002f26:	8905      	ldrh	r5, [r0, #8]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8002f28:	8b04      	ldrh	r4, [r0, #24]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f2a:	8c06      	ldrh	r6, [r0, #32]
  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 8002f2c:	f424 7440 	bic.w	r4, r4, #768	; 0x300
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
 8002f30:	f026 0622 	bic.w	r6, r6, #34	; 0x22
  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 8002f34:	f024 0403 	bic.w	r4, r4, #3
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
 8002f38:	0436      	lsls	r6, r6, #16

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 8002f3a:	f025 0507 	bic.w	r5, r5, #7
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 8002f3e:	0424      	lsls	r4, r4, #16
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
 8002f40:	0c36      	lsrs	r6, r6, #16

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 8002f42:	042d      	lsls	r5, r5, #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 8002f44:	0c24      	lsrs	r4, r4, #16
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 8002f46:	4316      	orrs	r6, r2

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 8002f48:	0c2d      	lsrs	r5, r5, #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 8002f4a:	f444 7480 	orr.w	r4, r4, #256	; 0x100

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 8002f4e:	ea46 1603 	orr.w	r6, r6, r3, lsl #4
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
  tmpsmcr |= TIM_EncoderMode;
 8002f52:	4329      	orrs	r1, r5

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 8002f54:	f044 0401 	orr.w	r4, r4, #1

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 8002f58:	b2b6      	uxth	r6, r6

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f5a:	8101      	strh	r1, [r0, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8002f5c:	8304      	strh	r4, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f5e:	8406      	strh	r6, [r0, #32]
}
 8002f60:	bc70      	pop	{r4, r5, r6}
 8002f62:	4770      	bx	lr

08002f64 <TIM_SelectHallSensor>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= TIM_CR2_TI1S;
 8002f64:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002f66:	b929      	cbnz	r1, 8002f74 <TIM_SelectHallSensor+0x10>
    TIMx->CR2 |= TIM_CR2_TI1S;
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_TI1S;
 8002f68:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002f6c:	041b      	lsls	r3, r3, #16
 8002f6e:	0c1b      	lsrs	r3, r3, #16
 8002f70:	8083      	strh	r3, [r0, #4]
 8002f72:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= TIM_CR2_TI1S;
 8002f74:	b29b      	uxth	r3, r3
 8002f76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f7a:	8083      	strh	r3, [r0, #4]
 8002f7c:	4770      	bx	lr
 8002f7e:	bf00      	nop

08002f80 <TIM_RemapConfig>:
 /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_REMAP(TIM_Remap));

  /* Set the Timer remapping configuration */
  TIMx->OR =  TIM_Remap;
 8002f80:	f8a0 1050 	strh.w	r1, [r0, #80]	; 0x50
}
 8002f84:	4770      	bx	lr
 8002f86:	bf00      	nop

08002f88 <USART_DeInit>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5 or 6 to select the USART or 
  *         UART peripheral.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
 8002f88:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
 8002f8a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f8e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002f92:	4298      	cmp	r0, r3
 8002f94:	d028      	beq.n	8002fe8 <USART_DeInit+0x60>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
  }
  else if (USARTx == USART2)
 8002f96:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8002f9a:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002f9e:	4298      	cmp	r0, r3
 8002fa0:	d02c      	beq.n	8002ffc <USART_DeInit+0x74>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
  }
  else if (USARTx == USART3)
 8002fa2:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 8002fa6:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002faa:	4298      	cmp	r0, r3
 8002fac:	d032      	beq.n	8003014 <USART_DeInit+0x8c>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
  }    
  else if (USARTx == UART4)
 8002fae:	f44f 4398 	mov.w	r3, #19456	; 0x4c00
 8002fb2:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002fb6:	4298      	cmp	r0, r3
 8002fb8:	d038      	beq.n	800302c <USART_DeInit+0xa4>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
  }
  else if (USARTx == UART5)
 8002fba:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8002fbe:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002fc2:	4298      	cmp	r0, r3
 8002fc4:	d03e      	beq.n	8003044 <USART_DeInit+0xbc>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
  }     
  else
  {
    if (USARTx == USART6)
 8002fc6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002fca:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002fce:	4298      	cmp	r0, r3
 8002fd0:	d000      	beq.n	8002fd4 <USART_DeInit+0x4c>
 8002fd2:	bd08      	pop	{r3, pc}
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
 8002fd4:	2020      	movs	r0, #32
 8002fd6:	2101      	movs	r1, #1
 8002fd8:	f7fe fe54 	bl	8001c84 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
 8002fdc:	2020      	movs	r0, #32
 8002fde:	2100      	movs	r1, #0
    }
  }
}
 8002fe0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  {
    if (USARTx == USART6)
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
 8002fe4:	f7fe be4e 	b.w	8001c84 <RCC_APB2PeriphResetCmd>
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8002fe8:	2010      	movs	r0, #16
 8002fea:	2101      	movs	r1, #1
 8002fec:	f7fe fe4a 	bl	8001c84 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8002ff0:	2010      	movs	r0, #16
 8002ff2:	2100      	movs	r1, #0
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
    }
  }
}
 8002ff4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8002ff8:	f7fe be44 	b.w	8001c84 <RCC_APB2PeriphResetCmd>
  }
  else if (USARTx == USART2)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 8002ffc:	2101      	movs	r1, #1
 8002ffe:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8003002:	f7fe fe31 	bl	8001c68 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8003006:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800300a:	2100      	movs	r1, #0
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
    }
  }
}
 800300c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
  }
  else if (USARTx == USART2)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8003010:	f7fe be2a 	b.w	8001c68 <RCC_APB1PeriphResetCmd>
  }
  else if (USARTx == USART3)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 8003014:	2101      	movs	r1, #1
 8003016:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800301a:	f7fe fe25 	bl	8001c68 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 800301e:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8003022:	2100      	movs	r1, #0
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
    }
  }
}
 8003024:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
  }
  else if (USARTx == USART3)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8003028:	f7fe be1e 	b.w	8001c68 <RCC_APB1PeriphResetCmd>
  }    
  else if (USARTx == UART4)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 800302c:	2101      	movs	r1, #1
 800302e:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8003032:	f7fe fe19 	bl	8001c68 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8003036:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800303a:	2100      	movs	r1, #0
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
    }
  }
}
 800303c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
  }    
  else if (USARTx == UART4)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8003040:	f7fe be12 	b.w	8001c68 <RCC_APB1PeriphResetCmd>
  }
  else if (USARTx == UART5)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 8003044:	2101      	movs	r1, #1
 8003046:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800304a:	f7fe fe0d 	bl	8001c68 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 800304e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8003052:	2100      	movs	r1, #0
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
    }
  }
}
 8003054:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
  }
  else if (USARTx == UART5)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8003058:	f7fe be06 	b.w	8001c68 <RCC_APB1PeriphResetCmd>

0800305c <USART_Init>:
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800305c:	8a02      	ldrh	r2, [r0, #16]
  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 800305e:	88cb      	ldrh	r3, [r1, #6]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8003060:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8003064:	0412      	lsls	r2, r2, #16
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8003066:	b5f0      	push	{r4, r5, r6, r7, lr}

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8003068:	0c12      	lsrs	r2, r2, #16
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800306a:	4604      	mov	r4, r0
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 800306c:	431a      	orrs	r2, r3

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800306e:	8948      	ldrh	r0, [r1, #10]
 8003070:	890f      	ldrh	r7, [r1, #8]
 8003072:	888e      	ldrh	r6, [r1, #4]
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8003074:	460d      	mov	r5, r1
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8003076:	8989      	ldrh	r1, [r1, #12]
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8003078:	8222      	strh	r2, [r4, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800307a:	89a3      	ldrh	r3, [r4, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 800307c:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003080:	f023 030c 	bic.w	r3, r3, #12

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8003084:	ea47 0206 	orr.w	r2, r7, r6

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8003088:	041b      	lsls	r3, r3, #16

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800308a:	4302      	orrs	r2, r0
 800308c:	b292      	uxth	r2, r2

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 800308e:	0c1b      	lsrs	r3, r3, #16
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8003090:	4313      	orrs	r3, r2
 8003092:	81a3      	strh	r3, [r4, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8003094:	8aa3      	ldrh	r3, [r4, #20]

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8003096:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800309a:	041b      	lsls	r3, r3, #16
 800309c:	0c1b      	lsrs	r3, r3, #16
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800309e:	b085      	sub	sp, #20
  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80030a0:	430b      	orrs	r3, r1
 80030a2:	82a3      	strh	r3, [r4, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80030a4:	4668      	mov	r0, sp
 80030a6:	f7fe fceb 	bl	8001a80 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 80030aa:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 80030ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80030b2:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80030b6:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80030ba:	429c      	cmp	r4, r3
 80030bc:	bf18      	it	ne
 80030be:	4294      	cmpne	r4, r2
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80030c0:	89a2      	ldrh	r2, [r4, #12]
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  if ((USARTx == USART1) || (USARTx == USART6))
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80030c2:	bf0c      	ite	eq
 80030c4:	9b03      	ldreq	r3, [sp, #12]
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80030c6:	9b02      	ldrne	r3, [sp, #8]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80030c8:	b212      	sxth	r2, r2
 80030ca:	2a00      	cmp	r2, #0
 80030cc:	db21      	blt.n	8003112 <USART_Init+0xb6>
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 80030ce:	6828      	ldr	r0, [r5, #0]
 80030d0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80030d4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80030d8:	0080      	lsls	r0, r0, #2
 80030da:	fbb3 f1f0 	udiv	r1, r3, r0
  }
  tmpreg = (integerdivider / 100) << 4;
 80030de:	f248 531f 	movw	r3, #34079	; 0x851f

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80030e2:	89a0      	ldrh	r0, [r4, #12]
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
  }
  tmpreg = (integerdivider / 100) << 4;
 80030e4:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 80030e8:	fba3 5201 	umull	r5, r2, r3, r1
 80030ec:	0952      	lsrs	r2, r2, #5

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80030ee:	b200      	sxth	r0, r0
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
  }
  tmpreg = (integerdivider / 100) << 4;

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 80030f0:	0116      	lsls	r6, r2, #4
 80030f2:	2564      	movs	r5, #100	; 0x64

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80030f4:	2800      	cmp	r0, #0
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
  }
  tmpreg = (integerdivider / 100) << 4;

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 80030f6:	fb02 1215 	mls	r2, r2, r5, r1

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80030fa:	db13      	blt.n	8003124 <USART_Init+0xc8>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 80030fc:	0112      	lsls	r2, r2, #4
 80030fe:	3232      	adds	r2, #50	; 0x32
 8003100:	fba3 5302 	umull	r5, r3, r3, r2
 8003104:	f3c3 1343 	ubfx	r3, r3, #5, #4
 8003108:	4333      	orrs	r3, r6
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 800310a:	b29b      	uxth	r3, r3
 800310c:	8123      	strh	r3, [r4, #8]
}
 800310e:	b005      	add	sp, #20
 8003110:	bdf0      	pop	{r4, r5, r6, r7, pc}
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8003112:	682a      	ldr	r2, [r5, #0]
 8003114:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003118:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800311c:	0052      	lsls	r2, r2, #1
 800311e:	fbb3 f1f2 	udiv	r1, r3, r2
 8003122:	e7dc      	b.n	80030de <USART_Init+0x82>
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8003124:	00d2      	lsls	r2, r2, #3
 8003126:	3232      	adds	r2, #50	; 0x32
 8003128:	fba3 1302 	umull	r1, r3, r3, r2
 800312c:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8003130:	4333      	orrs	r3, r6
 8003132:	e7ea      	b.n	800310a <USART_Init+0xae>

08003134 <USART_StructInit>:
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8003134:	f44f 5216 	mov.w	r2, #9600	; 0x2580
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8003138:	2300      	movs	r3, #0
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 800313a:	6002      	str	r2, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800313c:	220c      	movs	r2, #12
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 800313e:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8003140:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8003142:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8003144:	8142      	strh	r2, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 8003146:	8183      	strh	r3, [r0, #12]
}
 8003148:	4770      	bx	lr
 800314a:	bf00      	nop

0800314c <USART_ClockInit>:
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 800314c:	880a      	ldrh	r2, [r1, #0]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800314e:	8a03      	ldrh	r3, [r0, #16]
  *         contains the configuration information for the specified  USART peripheral.
  * @note   The Smart Card and Synchronous modes are not available for UART4 and UART5.    
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 8003150:	b430      	push	{r4, r5}
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8003152:	884d      	ldrh	r5, [r1, #2]
 8003154:	888c      	ldrh	r4, [r1, #4]
 8003156:	88c9      	ldrh	r1, [r1, #6]
 8003158:	432a      	orrs	r2, r5
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)CR2_CLOCK_CLEAR_MASK);
 800315a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 800315e:	4322      	orrs	r2, r4
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)CR2_CLOCK_CLEAR_MASK);
 8003160:	041b      	lsls	r3, r3, #16
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8003162:	430a      	orrs	r2, r1
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)CR2_CLOCK_CLEAR_MASK);
 8003164:	0c1b      	lsrs	r3, r3, #16
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8003166:	b292      	uxth	r2, r2
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8003168:	4313      	orrs	r3, r2
 800316a:	8203      	strh	r3, [r0, #16]
}
 800316c:	bc30      	pop	{r4, r5}
 800316e:	4770      	bx	lr

08003170 <USART_ClockStructInit>:
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8003170:	2300      	movs	r3, #0
 8003172:	8003      	strh	r3, [r0, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 8003174:	8043      	strh	r3, [r0, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8003176:	8083      	strh	r3, [r0, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8003178:	80c3      	strh	r3, [r0, #6]
}
 800317a:	4770      	bx	lr

0800317c <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 800317c:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800317e:	b929      	cbnz	r1, 800318c <USART_Cmd+0x10>
    USARTx->CR1 |= USART_CR1_UE;
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8003180:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003184:	041b      	lsls	r3, r3, #16
 8003186:	0c1b      	lsrs	r3, r3, #16
 8003188:	8183      	strh	r3, [r0, #12]
 800318a:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 800318c:	b29b      	uxth	r3, r3
 800318e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003192:	8183      	strh	r3, [r0, #12]
 8003194:	4770      	bx	lr
 8003196:	bf00      	nop

08003198 <USART_SetPrescaler>:
{ 
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= USART_GTPR_GT;
 8003198:	8b03      	ldrh	r3, [r0, #24]
 800319a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800319e:	8303      	strh	r3, [r0, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 80031a0:	8b03      	ldrh	r3, [r0, #24]
 80031a2:	b29b      	uxth	r3, r3
 80031a4:	430b      	orrs	r3, r1
 80031a6:	8303      	strh	r3, [r0, #24]
}
 80031a8:	4770      	bx	lr
 80031aa:	bf00      	nop

080031ac <USART_OverSampling8Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_OVER8;
 80031ac:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80031ae:	b919      	cbnz	r1, 80031b8 <USART_OverSampling8Cmd+0xc>
    USARTx->CR1 |= USART_CR1_OVER8;
  }
  else
  {
    /* Disable the 8x Oversampling mode by clearing the OVER8 bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_OVER8);
 80031b0:	045b      	lsls	r3, r3, #17
 80031b2:	0c5b      	lsrs	r3, r3, #17
 80031b4:	8183      	strh	r3, [r0, #12]
 80031b6:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_OVER8;
 80031b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80031bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80031c0:	b29b      	uxth	r3, r3
 80031c2:	8183      	strh	r3, [r0, #12]
 80031c4:	4770      	bx	lr
 80031c6:	bf00      	nop

080031c8 <USART_OneBitMethodCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_ONEBIT;
 80031c8:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80031ca:	b929      	cbnz	r1, 80031d8 <USART_OneBitMethodCmd+0x10>
    USARTx->CR3 |= USART_CR3_ONEBIT;
  }
  else
  {
    /* Disable the one bit method by clearing the ONEBITE bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_ONEBIT);
 80031cc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80031d0:	041b      	lsls	r3, r3, #16
 80031d2:	0c1b      	lsrs	r3, r3, #16
 80031d4:	8283      	strh	r3, [r0, #20]
 80031d6:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_ONEBIT;
 80031d8:	b29b      	uxth	r3, r3
 80031da:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80031de:	8283      	strh	r3, [r0, #20]
 80031e0:	4770      	bx	lr
 80031e2:	bf00      	nop

080031e4 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 80031e4:	05c9      	lsls	r1, r1, #23
 80031e6:	0dc9      	lsrs	r1, r1, #23
 80031e8:	8081      	strh	r1, [r0, #4]
}
 80031ea:	4770      	bx	lr

080031ec <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 80031ec:	8880      	ldrh	r0, [r0, #4]
}
 80031ee:	05c0      	lsls	r0, r0, #23
 80031f0:	0dc0      	lsrs	r0, r0, #23
 80031f2:	4770      	bx	lr

080031f4 <USART_SetAddress>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_ADD);
 80031f4:	8a03      	ldrh	r3, [r0, #16]
 80031f6:	f023 030f 	bic.w	r3, r3, #15
 80031fa:	041b      	lsls	r3, r3, #16
 80031fc:	0c1b      	lsrs	r3, r3, #16
 80031fe:	8203      	strh	r3, [r0, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 8003200:	8a03      	ldrh	r3, [r0, #16]
 8003202:	b29b      	uxth	r3, r3
 8003204:	430b      	orrs	r3, r1
 8003206:	8203      	strh	r3, [r0, #16]
}
 8003208:	4770      	bx	lr
 800320a:	bf00      	nop

0800320c <USART_ReceiverWakeUpCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_RWU;
 800320c:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 800320e:	b929      	cbnz	r1, 800321c <USART_ReceiverWakeUpCmd+0x10>
    USARTx->CR1 |= USART_CR1_RWU;
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_RWU);
 8003210:	f023 0302 	bic.w	r3, r3, #2
 8003214:	041b      	lsls	r3, r3, #16
 8003216:	0c1b      	lsrs	r3, r3, #16
 8003218:	8183      	strh	r3, [r0, #12]
 800321a:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_RWU;
 800321c:	b29b      	uxth	r3, r3
 800321e:	f043 0302 	orr.w	r3, r3, #2
 8003222:	8183      	strh	r3, [r0, #12]
 8003224:	4770      	bx	lr
 8003226:	bf00      	nop

08003228 <USART_WakeUpConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_WAKE);
 8003228:	8983      	ldrh	r3, [r0, #12]
 800322a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800322e:	041b      	lsls	r3, r3, #16
 8003230:	0c1b      	lsrs	r3, r3, #16
 8003232:	8183      	strh	r3, [r0, #12]
  USARTx->CR1 |= USART_WakeUp;
 8003234:	8983      	ldrh	r3, [r0, #12]
 8003236:	b29b      	uxth	r3, r3
 8003238:	430b      	orrs	r3, r1
 800323a:	8183      	strh	r3, [r0, #12]
}
 800323c:	4770      	bx	lr
 800323e:	bf00      	nop

08003240 <USART_LINBreakDetectLengthConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LBDL);
 8003240:	8a03      	ldrh	r3, [r0, #16]
 8003242:	f023 0320 	bic.w	r3, r3, #32
 8003246:	041b      	lsls	r3, r3, #16
 8003248:	0c1b      	lsrs	r3, r3, #16
 800324a:	8203      	strh	r3, [r0, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 800324c:	8a03      	ldrh	r3, [r0, #16]
 800324e:	b29b      	uxth	r3, r3
 8003250:	430b      	orrs	r3, r1
 8003252:	8203      	strh	r3, [r0, #16]
}
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop

08003258 <USART_LINCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= USART_CR2_LINEN;
 8003258:	8a03      	ldrh	r3, [r0, #16]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800325a:	b929      	cbnz	r1, 8003268 <USART_LINCmd+0x10>
    USARTx->CR2 |= USART_CR2_LINEN;
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LINEN);
 800325c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003260:	041b      	lsls	r3, r3, #16
 8003262:	0c1b      	lsrs	r3, r3, #16
 8003264:	8203      	strh	r3, [r0, #16]
 8003266:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= USART_CR2_LINEN;
 8003268:	b29b      	uxth	r3, r3
 800326a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800326e:	8203      	strh	r3, [r0, #16]
 8003270:	4770      	bx	lr
 8003272:	bf00      	nop

08003274 <USART_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= USART_CR1_SBK;
 8003274:	8983      	ldrh	r3, [r0, #12]
 8003276:	b29b      	uxth	r3, r3
 8003278:	f043 0301 	orr.w	r3, r3, #1
 800327c:	8183      	strh	r3, [r0, #12]
}
 800327e:	4770      	bx	lr

08003280 <USART_HalfDuplexCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_HDSEL;
 8003280:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003282:	b929      	cbnz	r1, 8003290 <USART_HalfDuplexCmd+0x10>
    USARTx->CR3 |= USART_CR3_HDSEL;
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_HDSEL);
 8003284:	f023 0308 	bic.w	r3, r3, #8
 8003288:	041b      	lsls	r3, r3, #16
 800328a:	0c1b      	lsrs	r3, r3, #16
 800328c:	8283      	strh	r3, [r0, #20]
 800328e:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_HDSEL;
 8003290:	b29b      	uxth	r3, r3
 8003292:	f043 0308 	orr.w	r3, r3, #8
 8003296:	8283      	strh	r3, [r0, #20]
 8003298:	4770      	bx	lr
 800329a:	bf00      	nop

0800329c <USART_SetGuardTime>:
{    
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= USART_GTPR_PSC;
 800329c:	8b03      	ldrh	r3, [r0, #24]
 800329e:	b2db      	uxtb	r3, r3
 80032a0:	8303      	strh	r3, [r0, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08);
 80032a2:	8b03      	ldrh	r3, [r0, #24]
 80032a4:	b29b      	uxth	r3, r3
 80032a6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80032aa:	8303      	strh	r3, [r0, #24]
}
 80032ac:	4770      	bx	lr
 80032ae:	bf00      	nop

080032b0 <USART_SmartCardCmd>:
  assert_param(IS_USART_1236_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_SCEN;
 80032b0:	8a83      	ldrh	r3, [r0, #20]
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80032b2:	b929      	cbnz	r1, 80032c0 <USART_SmartCardCmd+0x10>
    USARTx->CR3 |= USART_CR3_SCEN;
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_SCEN);
 80032b4:	f023 0320 	bic.w	r3, r3, #32
 80032b8:	041b      	lsls	r3, r3, #16
 80032ba:	0c1b      	lsrs	r3, r3, #16
 80032bc:	8283      	strh	r3, [r0, #20]
 80032be:	4770      	bx	lr
  assert_param(IS_USART_1236_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_SCEN;
 80032c0:	b29b      	uxth	r3, r3
 80032c2:	f043 0320 	orr.w	r3, r3, #32
 80032c6:	8283      	strh	r3, [r0, #20]
 80032c8:	4770      	bx	lr
 80032ca:	bf00      	nop

080032cc <USART_SmartCardNACKCmd>:
  assert_param(IS_USART_1236_PERIPH(USARTx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_NACK;
 80032cc:	8a83      	ldrh	r3, [r0, #20]
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80032ce:	b929      	cbnz	r1, 80032dc <USART_SmartCardNACKCmd+0x10>
    USARTx->CR3 |= USART_CR3_NACK;
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_NACK);
 80032d0:	f023 0310 	bic.w	r3, r3, #16
 80032d4:	041b      	lsls	r3, r3, #16
 80032d6:	0c1b      	lsrs	r3, r3, #16
 80032d8:	8283      	strh	r3, [r0, #20]
 80032da:	4770      	bx	lr
  assert_param(IS_USART_1236_PERIPH(USARTx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_NACK;
 80032dc:	b29b      	uxth	r3, r3
 80032de:	f043 0310 	orr.w	r3, r3, #16
 80032e2:	8283      	strh	r3, [r0, #20]
 80032e4:	4770      	bx	lr
 80032e6:	bf00      	nop

080032e8 <USART_IrDAConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IRLP);
 80032e8:	8a83      	ldrh	r3, [r0, #20]
 80032ea:	f023 0304 	bic.w	r3, r3, #4
 80032ee:	041b      	lsls	r3, r3, #16
 80032f0:	0c1b      	lsrs	r3, r3, #16
 80032f2:	8283      	strh	r3, [r0, #20]
  USARTx->CR3 |= USART_IrDAMode;
 80032f4:	8a83      	ldrh	r3, [r0, #20]
 80032f6:	b29b      	uxth	r3, r3
 80032f8:	430b      	orrs	r3, r1
 80032fa:	8283      	strh	r3, [r0, #20]
}
 80032fc:	4770      	bx	lr
 80032fe:	bf00      	nop

08003300 <USART_IrDACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_IREN;
 8003300:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8003302:	b929      	cbnz	r1, 8003310 <USART_IrDACmd+0x10>
    USARTx->CR3 |= USART_CR3_IREN;
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IREN);
 8003304:	f023 0302 	bic.w	r3, r3, #2
 8003308:	041b      	lsls	r3, r3, #16
 800330a:	0c1b      	lsrs	r3, r3, #16
 800330c:	8283      	strh	r3, [r0, #20]
 800330e:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_IREN;
 8003310:	b29b      	uxth	r3, r3
 8003312:	f043 0302 	orr.w	r3, r3, #2
 8003316:	8283      	strh	r3, [r0, #20]
 8003318:	4770      	bx	lr
 800331a:	bf00      	nop

0800331c <USART_DMACmd>:

  if (NewState != DISABLE)
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 800331c:	8a83      	ldrh	r3, [r0, #20]
 800331e:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 8003320:	b91a      	cbnz	r2, 800332a <USART_DMACmd+0xe>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 8003322:	ea23 0101 	bic.w	r1, r3, r1
 8003326:	8281      	strh	r1, [r0, #20]
 8003328:	4770      	bx	lr

  if (NewState != DISABLE)
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 800332a:	4319      	orrs	r1, r3
 800332c:	8281      	strh	r1, [r0, #20]
 800332e:	4770      	bx	lr

08003330 <USART_ITConfig>:

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8003330:	f001 031f 	and.w	r3, r1, #31
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8003334:	b410      	push	{r4}
  } 
    
  usartxbase = (uint32_t)USARTx;

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8003336:	f3c1 1142 	ubfx	r1, r1, #5, #3

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
  itmask = (((uint32_t)0x01) << itpos);
 800333a:	2401      	movs	r4, #1
 800333c:	fa14 f303 	lsls.w	r3, r4, r3
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8003340:	42a1      	cmp	r1, r4
 8003342:	d00d      	beq.n	8003360 <USART_ITConfig+0x30>
  {
    usartxbase += 0x0C;
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8003344:	2902      	cmp	r1, #2
 8003346:	d00d      	beq.n	8003364 <USART_ITConfig+0x34>
  {
    usartxbase += 0x10;
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8003348:	3014      	adds	r0, #20
  }
  if (NewState != DISABLE)
 800334a:	b92a      	cbnz	r2, 8003358 <USART_ITConfig+0x28>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 800334c:	6802      	ldr	r2, [r0, #0]
 800334e:	ea22 0303 	bic.w	r3, r2, r3
 8003352:	6003      	str	r3, [r0, #0]
  }
}
 8003354:	bc10      	pop	{r4}
 8003356:	4770      	bx	lr
  {
    usartxbase += 0x14; 
  }
  if (NewState != DISABLE)
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8003358:	6802      	ldr	r2, [r0, #0]
 800335a:	4313      	orrs	r3, r2
 800335c:	6003      	str	r3, [r0, #0]
 800335e:	e7f9      	b.n	8003354 <USART_ITConfig+0x24>
  itpos = USART_IT & IT_MASK;
  itmask = (((uint32_t)0x01) << itpos);
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
  {
    usartxbase += 0x0C;
 8003360:	300c      	adds	r0, #12
 8003362:	e7f2      	b.n	800334a <USART_ITConfig+0x1a>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
  {
    usartxbase += 0x10;
 8003364:	3010      	adds	r0, #16
 8003366:	e7f0      	b.n	800334a <USART_ITConfig+0x1a>

08003368 <USART_GetFlagStatus>:
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8003368:	8803      	ldrh	r3, [r0, #0]
  {
    bitstatus = SET;
 800336a:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800336c:	bf0c      	ite	eq
 800336e:	2000      	moveq	r0, #0
 8003370:	2001      	movne	r0, #1
 8003372:	4770      	bx	lr

08003374 <USART_ClearFlag>:
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
       
  USARTx->SR = (uint16_t)~USART_FLAG;
 8003374:	43c9      	mvns	r1, r1
 8003376:	b289      	uxth	r1, r1
 8003378:	8001      	strh	r1, [r0, #0]
}
 800337a:	4770      	bx	lr

0800337c <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 800337c:	b410      	push	{r4}
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 800337e:	f001 021f 	and.w	r2, r1, #31
  itmask = (uint32_t)0x01 << itmask;
 8003382:	2401      	movs	r4, #1
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8003384:	f3c1 1342 	ubfx	r3, r1, #5, #3
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
  itmask = (uint32_t)0x01 << itmask;
 8003388:	4094      	lsls	r4, r2
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 800338a:	2b01      	cmp	r3, #1
 800338c:	d016      	beq.n	80033bc <USART_GetITStatus+0x40>
  {
    itmask &= USARTx->CR1;
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 800338e:	2b02      	cmp	r3, #2
  {
    itmask &= USARTx->CR2;
 8003390:	bf0c      	ite	eq
 8003392:	8a02      	ldrheq	r2, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8003394:	8a82      	ldrhne	r2, [r0, #20]
 8003396:	b292      	uxth	r2, r2
 8003398:	4022      	ands	r2, r4
  }
  
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
  bitpos &= USARTx->SR;
 800339a:	8803      	ldrh	r3, [r0, #0]
  {
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
 800339c:	2401      	movs	r4, #1
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;
 800339e:	0a09      	lsrs	r1, r1, #8
  bitpos = (uint32_t)0x01 << bitpos;
 80033a0:	fa14 f101 	lsls.w	r1, r4, r1
  bitpos &= USARTx->SR;
 80033a4:	b29b      	uxth	r3, r3
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 80033a6:	4219      	tst	r1, r3
 80033a8:	bf0c      	ite	eq
 80033aa:	2300      	moveq	r3, #0
 80033ac:	2301      	movne	r3, #1
  {
    bitstatus = RESET;
  }
  
  return bitstatus;  
}
 80033ae:	2a00      	cmp	r2, #0
 80033b0:	bf0c      	ite	eq
 80033b2:	2000      	moveq	r0, #0
 80033b4:	f003 0001 	andne.w	r0, r3, #1
 80033b8:	bc10      	pop	{r4}
 80033ba:	4770      	bx	lr
  itmask = USART_IT & IT_MASK;
  itmask = (uint32_t)0x01 << itmask;
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
  {
    itmask &= USARTx->CR1;
 80033bc:	8982      	ldrh	r2, [r0, #12]
 80033be:	b292      	uxth	r2, r2
 80033c0:	4022      	ands	r2, r4
 80033c2:	e7ea      	b.n	800339a <USART_GetITStatus+0x1e>

080033c4 <USART_ClearITPendingBit>:
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 80033c4:	0a09      	lsrs	r1, r1, #8
 80033c6:	2301      	movs	r3, #1
 80033c8:	fa13 f101 	lsls.w	r1, r3, r1
  USARTx->SR = (uint16_t)~itmask;
 80033cc:	43c9      	mvns	r1, r1
 80033ce:	b289      	uxth	r1, r1
 80033d0:	8001      	strh	r1, [r0, #0]
}
 80033d2:	4770      	bx	lr

080033d4 <_close>:
	}
}

int _close(int file) {
	return -1;
}
 80033d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80033d8:	4770      	bx	lr
 80033da:	bf00      	nop

080033dc <_execve>:
/*
 execve
 Transfer control to a new process. Minimal implementation (for a system without processes):
 */
int _execve(char *name, char **argv, char **env) {
	errno = ENOMEM;
 80033dc:	f241 635c 	movw	r3, #5724	; 0x165c
 80033e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80033e4:	220c      	movs	r2, #12
 80033e6:	601a      	str	r2, [r3, #0]
	return -1;
}
 80033e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80033ec:	4770      	bx	lr
 80033ee:	bf00      	nop

080033f0 <_fork>:
 fork
 Create a new process. Minimal implementation (for a system without processes):
 */

int _fork() {
	errno = EAGAIN;
 80033f0:	f241 635c 	movw	r3, #5724	; 0x165c
 80033f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80033f8:	220b      	movs	r2, #11
 80033fa:	601a      	str	r2, [r3, #0]
	return -1;
}
 80033fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003400:	4770      	bx	lr
 8003402:	bf00      	nop

08003404 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
int _fstat(int file, struct stat *st) {
	st->st_mode = S_IFCHR;
 8003404:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003408:	604b      	str	r3, [r1, #4]
	return 0;
}
 800340a:	2000      	movs	r0, #0
 800340c:	4770      	bx	lr
 800340e:	bf00      	nop

08003410 <_getpid>:
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */

int _getpid() {
	return 1;
}
 8003410:	2001      	movs	r0, #1
 8003412:	4770      	bx	lr

08003414 <_isatty>:
/*
 isatty
 Query whether output stream is a terminal. For consistency with the other minimal implementations,
 */
int _isatty(int file) {
	switch (file) {
 8003414:	2802      	cmp	r0, #2
 8003416:	d801      	bhi.n	800341c <_isatty+0x8>
	case STDOUT_FILENO:
	case STDERR_FILENO:
	case STDIN_FILENO:
		return 1;
 8003418:	2001      	movs	r0, #1
	default:
		//errno = ENOTTY;
		errno = EBADF;
		return 0;
	}
}
 800341a:	4770      	bx	lr
	case STDERR_FILENO:
	case STDIN_FILENO:
		return 1;
	default:
		//errno = ENOTTY;
		errno = EBADF;
 800341c:	4b02      	ldr	r3, [pc, #8]	; (8003428 <_isatty+0x14>)
 800341e:	2209      	movs	r2, #9
 8003420:	601a      	str	r2, [r3, #0]
		return 0;
 8003422:	2000      	movs	r0, #0
 8003424:	4770      	bx	lr
 8003426:	bf00      	nop
 8003428:	2000165c 	.word	0x2000165c

0800342c <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
int _kill(int pid, int sig) {
	errno = EINVAL;
 800342c:	f241 635c 	movw	r3, #5724	; 0x165c
 8003430:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003434:	2216      	movs	r2, #22
 8003436:	601a      	str	r2, [r3, #0]
	return (-1);
}
 8003438:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800343c:	4770      	bx	lr
 800343e:	bf00      	nop

08003440 <_link>:
 link
 Establish a new name for an existing file. Minimal implementation:
 */

int _link(char *old, char *new) {
	errno = EMLINK;
 8003440:	f241 635c 	movw	r3, #5724	; 0x165c
 8003444:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003448:	221f      	movs	r2, #31
 800344a:	601a      	str	r2, [r3, #0]
	return -1;
}
 800344c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003450:	4770      	bx	lr
 8003452:	bf00      	nop

08003454 <_lseek>:
 lseek
 Set position in a file. Minimal implementation:
 */
int _lseek(int file, int ptr, int dir) {
	return 0;
}
 8003454:	2000      	movs	r0, #0
 8003456:	4770      	bx	lr

08003458 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */

int _read(int file, char *ptr, int len) {
 8003458:	b430      	push	{r4, r5}
	int n;
	int num = 0;
	switch (file) {
 800345a:	b130      	cbz	r0, 800346a <_read+0x12>
					*ptr++ = c;
					num++;
				}
				break;
				default:
				errno = EBADF;
 800345c:	4b0b      	ldr	r3, [pc, #44]	; (800348c <_read+0x34>)
 800345e:	2209      	movs	r2, #9
 8003460:	601a      	str	r2, [r3, #0]
				return -1;
 8003462:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
			}
	return num;
}
 8003466:	bc30      	pop	{r4, r5}
 8003468:	4770      	bx	lr
int _read(int file, char *ptr, int len) {
	int n;
	int num = 0;
	switch (file) {
	case STDIN_FILENO:
		for (n = 0; n < len; n++) {
 800346a:	2a00      	cmp	r2, #0
 800346c:	ddfb      	ble.n	8003466 <_read+0xe>
#if   STDIN_USART == 1
			while ((USART1->SR & USART_FLAG_RXNE) == (uint16_t)RESET) {}
 800346e:	f44f 5480 	mov.w	r4, #4096	; 0x1000
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */

int _read(int file, char *ptr, int len) {
 8003472:	188d      	adds	r5, r1, r2
	int num = 0;
	switch (file) {
	case STDIN_FILENO:
		for (n = 0; n < len; n++) {
#if   STDIN_USART == 1
			while ((USART1->SR & USART_FLAG_RXNE) == (uint16_t)RESET) {}
 8003474:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8003478:	8823      	ldrh	r3, [r4, #0]
 800347a:	069b      	lsls	r3, r3, #26
 800347c:	d5fc      	bpl.n	8003478 <_read+0x20>
			char c = (char)(USART1->DR & (uint16_t)0x01FF);
 800347e:	88a3      	ldrh	r3, [r4, #4]
 8003480:	f801 3b01 	strb.w	r3, [r1], #1
int _read(int file, char *ptr, int len) {
	int n;
	int num = 0;
	switch (file) {
	case STDIN_FILENO:
		for (n = 0; n < len; n++) {
 8003484:	42a9      	cmp	r1, r5
 8003486:	d1f7      	bne.n	8003478 <_read+0x20>
 8003488:	4610      	mov	r0, r2
 800348a:	e7ec      	b.n	8003466 <_read+0xe>
 800348c:	2000165c 	.word	0x2000165c

08003490 <_stat>:
 Status of a file (by name). Minimal implementation:
 int    _EXFUN(stat,( const char *__path, struct stat *__sbuf ));
 */

int _stat(const char *filepath, struct stat *st) {
	st->st_mode = S_IFCHR;
 8003490:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003494:	604b      	str	r3, [r1, #4]
	return 0;
}
 8003496:	2000      	movs	r0, #0
 8003498:	4770      	bx	lr
 800349a:	bf00      	nop

0800349c <_times>:
 Timing information for current process. Minimal implementation:
 */

clock_t _times(struct tms *buf) {
	return -1;
}
 800349c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80034a0:	4770      	bx	lr
 80034a2:	bf00      	nop

080034a4 <_unlink>:
/*
 unlink
 Remove a file's directory entry. Minimal implementation:
 */
int _unlink(char *name) {
	errno = ENOENT;
 80034a4:	f241 635c 	movw	r3, #5724	; 0x165c
 80034a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034ac:	2202      	movs	r2, #2
 80034ae:	601a      	str	r2, [r3, #0]
	return -1;
}
 80034b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80034b4:	4770      	bx	lr
 80034b6:	bf00      	nop

080034b8 <_wait>:
/*
 wait
 Wait for a child process. Minimal implementation:
 */
int _wait(int *status) {
	errno = ECHILD;
 80034b8:	f241 635c 	movw	r3, #5724	; 0x165c
 80034bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034c0:	220a      	movs	r2, #10
 80034c2:	601a      	str	r2, [r3, #0]
	return -1;
}
 80034c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80034c8:	4770      	bx	lr
 80034ca:	bf00      	nop

080034cc <_write>:
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
int _write(int file, char *ptr, int len) {
	int n;
	switch (file) {
 80034cc:	2801      	cmp	r0, #1
/*
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
int _write(int file, char *ptr, int len) {
 80034ce:	b430      	push	{r4, r5}
	int n;
	switch (file) {
 80034d0:	d009      	beq.n	80034e6 <_write+0x1a>
 80034d2:	2802      	cmp	r0, #2
 80034d4:	d017      	beq.n	8003506 <_write+0x3a>
					USART3->DR = (*ptr++ & (uint16_t)0x01FF);
#endif
				}
				break;
				default:
				errno = EBADF;
 80034d6:	4b14      	ldr	r3, [pc, #80]	; (8003528 <_write+0x5c>)
 80034d8:	2209      	movs	r2, #9
 80034da:	601a      	str	r2, [r3, #0]
				return -1;
 80034dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
			}
	return len;
}
 80034e0:	4610      	mov	r0, r2
 80034e2:	bc30      	pop	{r4, r5}
 80034e4:	4770      	bx	lr
 */
int _write(int file, char *ptr, int len) {
	int n;
	switch (file) {
	case STDOUT_FILENO: /*stdout*/
		for (n = 0; n < len; n++) {
 80034e6:	2a00      	cmp	r2, #0
 80034e8:	ddfa      	ble.n	80034e0 <_write+0x14>
#if STDOUT_USART == 1
			while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
 80034ea:	f44f 5480 	mov.w	r4, #4096	; 0x1000
/*
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
int _write(int file, char *ptr, int len) {
 80034ee:	188d      	adds	r5, r1, r2
	int n;
	switch (file) {
	case STDOUT_FILENO: /*stdout*/
		for (n = 0; n < len; n++) {
#if STDOUT_USART == 1
			while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
 80034f0:	f2c4 0401 	movt	r4, #16385	; 0x4001
 80034f4:	8823      	ldrh	r3, [r4, #0]
 80034f6:	065b      	lsls	r3, r3, #25
 80034f8:	d5fc      	bpl.n	80034f4 <_write+0x28>
			USART1->DR = (*ptr++ & (uint16_t)0x01FF);
 80034fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 */
int _write(int file, char *ptr, int len) {
	int n;
	switch (file) {
	case STDOUT_FILENO: /*stdout*/
		for (n = 0; n < len; n++) {
 80034fe:	42a9      	cmp	r1, r5
#if STDOUT_USART == 1
			while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
			USART1->DR = (*ptr++ & (uint16_t)0x01FF);
 8003500:	80a3      	strh	r3, [r4, #4]
 */
int _write(int file, char *ptr, int len) {
	int n;
	switch (file) {
	case STDOUT_FILENO: /*stdout*/
		for (n = 0; n < len; n++) {
 8003502:	d1f7      	bne.n	80034f4 <_write+0x28>
 8003504:	e7ec      	b.n	80034e0 <_write+0x14>
					USART3->DR = (*ptr++ & (uint16_t)0x01FF);
#endif
				}
				break;
				case STDERR_FILENO: /* stderr */
				for (n = 0; n < len; n++) {
 8003506:	2a00      	cmp	r2, #0
#if STDERR_USART == 1
					while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
 8003508:	bfc2      	ittt	gt
 800350a:	f44f 5480 	movgt.w	r4, #4096	; 0x1000
/*
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
int _write(int file, char *ptr, int len) {
 800350e:	188d      	addgt	r5, r1, r2
				}
				break;
				case STDERR_FILENO: /* stderr */
				for (n = 0; n < len; n++) {
#if STDERR_USART == 1
					while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
 8003510:	f2c4 0401 	movtgt	r4, #16385	; 0x4001
					USART3->DR = (*ptr++ & (uint16_t)0x01FF);
#endif
				}
				break;
				case STDERR_FILENO: /* stderr */
				for (n = 0; n < len; n++) {
 8003514:	dde4      	ble.n	80034e0 <_write+0x14>
#if STDERR_USART == 1
					while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
 8003516:	8823      	ldrh	r3, [r4, #0]
 8003518:	0658      	lsls	r0, r3, #25
 800351a:	d5fc      	bpl.n	8003516 <_write+0x4a>
					USART1->DR = (*ptr++ & (uint16_t)0x01FF);
 800351c:	f811 3b01 	ldrb.w	r3, [r1], #1
					USART3->DR = (*ptr++ & (uint16_t)0x01FF);
#endif
				}
				break;
				case STDERR_FILENO: /* stderr */
				for (n = 0; n < len; n++) {
 8003520:	42a9      	cmp	r1, r5
#if STDERR_USART == 1
					while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
					USART1->DR = (*ptr++ & (uint16_t)0x01FF);
 8003522:	80a3      	strh	r3, [r4, #4]
					USART3->DR = (*ptr++ & (uint16_t)0x01FF);
#endif
				}
				break;
				case STDERR_FILENO: /* stderr */
				for (n = 0; n < len; n++) {
 8003524:	d1f7      	bne.n	8003516 <_write+0x4a>
 8003526:	e7db      	b.n	80034e0 <_write+0x14>
 8003528:	2000165c 	.word	0x2000165c

0800352c <_sbrk>:

	extern char _ebss; // Defined by the linker
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0) {
 800352c:	4a0d      	ldr	r2, [pc, #52]	; (8003564 <_sbrk+0x38>)
/*
 sbrk
 Increase program data space.
 Malloc and related functions depend on this
 */
caddr_t _sbrk(int incr) {
 800352e:	b508      	push	{r3, lr}

	extern char _ebss; // Defined by the linker
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0) {
 8003530:	6813      	ldr	r3, [r2, #0]
 8003532:	b1a3      	cbz	r3, 800355e <_sbrk+0x32>
 */
__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_MSP(void)
{
  register uint32_t result;

  __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 8003534:	f3ef 8108 	mrs	r1, MSP
		heap_end = &_ebss;
	}
	prev_heap_end = heap_end;

	char * stack = (char*) __get_MSP();
	if (heap_end + incr > stack) {
 8003538:	1818      	adds	r0, r3, r0
 800353a:	4288      	cmp	r0, r1
		errno = ENOMEM;
		return (caddr_t) -1;
		//abort ();
	}

	heap_end += incr;
 800353c:	bf98      	it	ls
 800353e:	6010      	strls	r0, [r2, #0]
		heap_end = &_ebss;
	}
	prev_heap_end = heap_end;

	char * stack = (char*) __get_MSP();
	if (heap_end + incr > stack) {
 8003540:	d801      	bhi.n	8003546 <_sbrk+0x1a>
	}

	heap_end += incr;
	return (caddr_t) prev_heap_end;

}
 8003542:	4618      	mov	r0, r3
 8003544:	bd08      	pop	{r3, pc}
	}
	prev_heap_end = heap_end;

	char * stack = (char*) __get_MSP();
	if (heap_end + incr > stack) {
		_write(STDERR_FILENO, "Heap and stack collision\n", 25);
 8003546:	2219      	movs	r2, #25
 8003548:	2002      	movs	r0, #2
 800354a:	4907      	ldr	r1, [pc, #28]	; (8003568 <_sbrk+0x3c>)
 800354c:	f7ff ffbe 	bl	80034cc <_write>
		errno = ENOMEM;
 8003550:	4b06      	ldr	r3, [pc, #24]	; (800356c <_sbrk+0x40>)
 8003552:	220c      	movs	r2, #12
 8003554:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8003556:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	}

	heap_end += incr;
	return (caddr_t) prev_heap_end;

}
 800355a:	4618      	mov	r0, r3
 800355c:	bd08      	pop	{r3, pc}
	extern char _ebss; // Defined by the linker
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0) {
		heap_end = &_ebss;
 800355e:	4b04      	ldr	r3, [pc, #16]	; (8003570 <_sbrk+0x44>)
 8003560:	6013      	str	r3, [r2, #0]
 8003562:	e7e7      	b.n	8003534 <_sbrk+0x8>
 8003564:	2000095c 	.word	0x2000095c
 8003568:	08008ddc 	.word	0x08008ddc
 800356c:	2000165c 	.word	0x2000165c
 8003570:	20001660 	.word	0x20001660

08003574 <_exit>:
char *__env[1] = { 0 };
char **environ = __env;

int _write(int file, char *ptr, int len);

void _exit(int status) {
 8003574:	b508      	push	{r3, lr}
	_write(1, "exit", 4);
 8003576:	2001      	movs	r0, #1
 8003578:	4902      	ldr	r1, [pc, #8]	; (8003584 <_exit+0x10>)
 800357a:	2204      	movs	r2, #4
 800357c:	f7ff ffa6 	bl	80034cc <_write>
 8003580:	e7fe      	b.n	8003580 <_exit+0xc>
 8003582:	bf00      	nop
 8003584:	08008df8 	.word	0x08008df8
 8003588:	08008e64 	.word	0x08008e64
 800358c:	20000000 	.word	0x20000000
 8003590:	2000095c 	.word	0x2000095c
 8003594:	2000095c 	.word	0x2000095c
 8003598:	20001660 	.word	0x20001660

0800359c <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 800359c:	4770      	bx	lr
 800359e:	bf00      	nop

080035a0 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80035a0:	e7fe      	b.n	80035a0 <HardFault_Handler>
 80035a2:	bf00      	nop

080035a4 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80035a4:	e7fe      	b.n	80035a4 <MemManage_Handler>
 80035a6:	bf00      	nop

080035a8 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80035a8:	e7fe      	b.n	80035a8 <BusFault_Handler>
 80035aa:	bf00      	nop

080035ac <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80035ac:	e7fe      	b.n	80035ac <UsageFault_Handler>
 80035ae:	bf00      	nop

080035b0 <SVC_Handler>:
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
}
 80035b0:	4770      	bx	lr
 80035b2:	bf00      	nop

080035b4 <DebugMon_Handler>:
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
}
 80035b4:	4770      	bx	lr
 80035b6:	bf00      	nop

080035b8 <PendSV_Handler>:
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
}
 80035b8:	4770      	bx	lr
 80035ba:	bf00      	nop

080035bc <SystemInit>:
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80035bc:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80035c0:	f2c4 0302 	movt	r3, #16386	; 0x4002

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80035c4:	2200      	movs	r2, #0
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80035c6:	6819      	ldr	r1, [r3, #0]
 80035c8:	f041 0101 	orr.w	r1, r1, #1
 80035cc:	6019      	str	r1, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80035ce:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80035d0:	6818      	ldr	r0, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80035d2:	f243 0110 	movw	r1, #12304	; 0x3010

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80035d6:	f020 7084 	bic.w	r0, r0, #17301504	; 0x1080000

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80035da:	f2c2 4100 	movt	r1, #9216	; 0x2400

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80035de:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 80035e2:	6018      	str	r0, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80035e4:	6059      	str	r1, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80035e6:	6819      	ldr	r1, [r3, #0]
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80035e8:	b082      	sub	sp, #8

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80035ea:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 80035ee:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80035f0:	60da      	str	r2, [r3, #12]
static void SetSysClock(void)
{
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80035f2:	9200      	str	r2, [sp, #0]
 80035f4:	9201      	str	r2, [sp, #4]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80035fc:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80035fe:	461a      	mov	r2, r3
 8003600:	e003      	b.n	800360a <SystemInit+0x4e>
    StartUpCounter++;
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8003602:	9b00      	ldr	r3, [sp, #0]
 8003604:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8003608:	d009      	beq.n	800361e <SystemInit+0x62>
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800360a:	6813      	ldr	r3, [r2, #0]
 800360c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003610:	9301      	str	r3, [sp, #4]
    StartUpCounter++;
 8003612:	9b00      	ldr	r3, [sp, #0]
 8003614:	3301      	adds	r3, #1
 8003616:	9300      	str	r3, [sp, #0]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8003618:	9b01      	ldr	r3, [sp, #4]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d0f1      	beq.n	8003602 <SystemInit+0x46>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800361e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003622:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f413 3300 	ands.w	r3, r3, #131072	; 0x20000
  {
    HSEStatus = (uint32_t)0x01;
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800362c:	bf08      	it	eq
 800362e:	9301      	streq	r3, [sp, #4]
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
    StartUpCounter++;
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8003630:	d001      	beq.n	8003636 <SystemInit+0x7a>
  {
    HSEStatus = (uint32_t)0x01;
 8003632:	2301      	movs	r3, #1
 8003634:	9301      	str	r3, [sp, #4]
  else
  {
    HSEStatus = (uint32_t)0x00;
  }

  if (HSEStatus == (uint32_t)0x01)
 8003636:	9b01      	ldr	r3, [sp, #4]
 8003638:	2b01      	cmp	r3, #1
 800363a:	d008      	beq.n	800364e <SystemInit+0x92>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800363c:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8003640:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003644:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003648:	609a      	str	r2, [r3, #8]
#endif
}
 800364a:	b002      	add	sp, #8
 800364c:	4770      	bx	lr
  }

  if (HSEStatus == (uint32_t)0x01)
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800364e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003652:	f2c4 0302 	movt	r3, #16386	; 0x4002
    PWR->CR |= PWR_CR_VOS;
 8003656:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
  }

  if (HSEStatus == (uint32_t)0x01)
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800365a:	6c19      	ldr	r1, [r3, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 800365c:	f2c4 0200 	movt	r2, #16384	; 0x4000
  }

  if (HSEStatus == (uint32_t)0x01)
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8003660:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8003664:	6419      	str	r1, [r3, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8003666:	6811      	ldr	r1, [r2, #0]
 8003668:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 800366c:	6011      	str	r1, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 800366e:	689a      	ldr	r2, [r3, #8]
 8003670:	609a      	str	r2, [r3, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8003672:	689a      	ldr	r2, [r3, #8]
 8003674:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003678:	609a      	str	r2, [r3, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 800367a:	6899      	ldr	r1, [r3, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 800367c:	f245 4208 	movw	r2, #21512	; 0x5408
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8003680:	f441 51a0 	orr.w	r1, r1, #5120	; 0x1400

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8003684:	f2c0 7240 	movt	r2, #1856	; 0x740
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8003688:	6099      	str	r1, [r3, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 800368a:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003692:	601a      	str	r2, [r3, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8003694:	4619      	mov	r1, r3
 8003696:	680a      	ldr	r2, [r1, #0]
 8003698:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800369c:	0192      	lsls	r2, r2, #6
 800369e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80036a2:	d5f8      	bpl.n	8003696 <SystemInit+0xda>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80036a4:	f44f 5270 	mov.w	r2, #15360	; 0x3c00
 80036a8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80036ac:	f240 6105 	movw	r1, #1541	; 0x605
 80036b0:	6011      	str	r1, [r2, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80036b2:	689a      	ldr	r2, [r3, #8]
 80036b4:	f022 0203 	bic.w	r2, r2, #3
 80036b8:	609a      	str	r2, [r3, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80036ba:	689a      	ldr	r2, [r3, #8]
 80036bc:	f042 0202 	orr.w	r2, r2, #2
 80036c0:	609a      	str	r2, [r3, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80036c2:	689a      	ldr	r2, [r3, #8]
 80036c4:	f002 020c 	and.w	r2, r2, #12
 80036c8:	2a08      	cmp	r2, #8
 80036ca:	d1fa      	bne.n	80036c2 <SystemInit+0x106>
 80036cc:	e7b6      	b.n	800363c <SystemInit+0x80>
 80036ce:	bf00      	nop

080036d0 <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80036d0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80036d4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80036d8:	689a      	ldr	r2, [r3, #8]
 80036da:	f002 020c 	and.w	r2, r2, #12

  switch (tmp)
 80036de:	2a04      	cmp	r2, #4
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
      break;
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
      break;
 80036e0:	bf04      	itt	eq
 80036e2:	f44f 5190 	moveq.w	r1, #4608	; 0x1200
 80036e6:	f2c0 017a 	movteq	r1, #122	; 0x7a
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;

  switch (tmp)
 80036ea:	d006      	beq.n	80036fa <SystemCoreClockUpdate+0x2a>
 80036ec:	2a08      	cmp	r2, #8
 80036ee:	bf1c      	itt	ne
 80036f0:	f44f 5110 	movne.w	r1, #9216	; 0x2400
 80036f4:	f2c0 01f4 	movtne	r1, #244	; 0xf4
 80036f8:	d00b      	beq.n	8003712 <SystemCoreClockUpdate+0x42>
      SystemCoreClock = HSI_VALUE;
      break;
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80036fa:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80036fe:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003702:	4b15      	ldr	r3, [pc, #84]	; (8003758 <SystemCoreClockUpdate+0x88>)
 8003704:	6892      	ldr	r2, [r2, #8]
 8003706:	f3c2 1203 	ubfx	r2, r2, #4, #4
 800370a:	5c9a      	ldrb	r2, [r3, r2]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 800370c:	40d1      	lsrs	r1, r2
 800370e:	6119      	str	r1, [r3, #16]
}
 8003710:	4770      	bx	lr
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8003712:	6858      	ldr	r0, [r3, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003714:	685a      	ldr	r2, [r3, #4]
      
      if (pllsource != 0)
 8003716:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800371a:	6858      	ldr	r0, [r3, #4]
 800371c:	bf15      	itete	ne
 800371e:	f44f 5390 	movne.w	r3, #4608	; 0x1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8003722:	f44f 5310 	moveq.w	r3, #9216	; 0x2400
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
      
      if (pllsource != 0)
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8003726:	f2c0 037a 	movtne	r3, #122	; 0x7a
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800372a:	f2c0 03f4 	movteq	r3, #244	; 0xf4

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800372e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8003732:	fbb3 f1f2 	udiv	r1, r3, r2
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8003736:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800373a:	f2c4 0302 	movt	r3, #16386	; 0x4002
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800373e:	f3c0 1088 	ubfx	r0, r0, #6, #9
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8003748:	3301      	adds	r3, #1
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800374a:	fb01 f100 	mul.w	r1, r1, r0
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800374e:	005b      	lsls	r3, r3, #1
      SystemCoreClock = pllvco/pllp;
 8003750:	fbb1 f1f3 	udiv	r1, r1, r3
      break;
 8003754:	e7d1      	b.n	80036fa <SystemCoreClockUpdate+0x2a>
 8003756:	bf00      	nop
 8003758:	20000088 	.word	0x20000088

0800375c <cleanup_glue>:
 800375c:	b538      	push	{r3, r4, r5, lr}
 800375e:	460c      	mov	r4, r1
 8003760:	6809      	ldr	r1, [r1, #0]
 8003762:	4605      	mov	r5, r0
 8003764:	b109      	cbz	r1, 800376a <cleanup_glue+0xe>
 8003766:	f7ff fff9 	bl	800375c <cleanup_glue>
 800376a:	4628      	mov	r0, r5
 800376c:	4621      	mov	r1, r4
 800376e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003772:	f002 ba21 	b.w	8005bb8 <_free_r>
 8003776:	bf00      	nop

08003778 <_reclaim_reent>:
 8003778:	4b22      	ldr	r3, [pc, #136]	; (8003804 <_reclaim_reent+0x8c>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4298      	cmp	r0, r3
 800377e:	b570      	push	{r4, r5, r6, lr}
 8003780:	4605      	mov	r5, r0
 8003782:	d032      	beq.n	80037ea <_reclaim_reent+0x72>
 8003784:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8003786:	b1ab      	cbz	r3, 80037b4 <_reclaim_reent+0x3c>
 8003788:	2200      	movs	r2, #0
 800378a:	4616      	mov	r6, r2
 800378c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003790:	b909      	cbnz	r1, 8003796 <_reclaim_reent+0x1e>
 8003792:	e007      	b.n	80037a4 <_reclaim_reent+0x2c>
 8003794:	4621      	mov	r1, r4
 8003796:	680c      	ldr	r4, [r1, #0]
 8003798:	4628      	mov	r0, r5
 800379a:	f002 fa0d 	bl	8005bb8 <_free_r>
 800379e:	2c00      	cmp	r4, #0
 80037a0:	d1f8      	bne.n	8003794 <_reclaim_reent+0x1c>
 80037a2:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 80037a4:	3601      	adds	r6, #1
 80037a6:	2e20      	cmp	r6, #32
 80037a8:	4632      	mov	r2, r6
 80037aa:	d1ef      	bne.n	800378c <_reclaim_reent+0x14>
 80037ac:	4628      	mov	r0, r5
 80037ae:	4619      	mov	r1, r3
 80037b0:	f002 fa02 	bl	8005bb8 <_free_r>
 80037b4:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80037b6:	b111      	cbz	r1, 80037be <_reclaim_reent+0x46>
 80037b8:	4628      	mov	r0, r5
 80037ba:	f002 f9fd 	bl	8005bb8 <_free_r>
 80037be:	f8d5 1148 	ldr.w	r1, [r5, #328]	; 0x148
 80037c2:	b159      	cbz	r1, 80037dc <_reclaim_reent+0x64>
 80037c4:	f505 76a6 	add.w	r6, r5, #332	; 0x14c
 80037c8:	42b1      	cmp	r1, r6
 80037ca:	d101      	bne.n	80037d0 <_reclaim_reent+0x58>
 80037cc:	e006      	b.n	80037dc <_reclaim_reent+0x64>
 80037ce:	4621      	mov	r1, r4
 80037d0:	680c      	ldr	r4, [r1, #0]
 80037d2:	4628      	mov	r0, r5
 80037d4:	f002 f9f0 	bl	8005bb8 <_free_r>
 80037d8:	42a6      	cmp	r6, r4
 80037da:	d1f8      	bne.n	80037ce <_reclaim_reent+0x56>
 80037dc:	6d69      	ldr	r1, [r5, #84]	; 0x54
 80037de:	b111      	cbz	r1, 80037e6 <_reclaim_reent+0x6e>
 80037e0:	4628      	mov	r0, r5
 80037e2:	f002 f9e9 	bl	8005bb8 <_free_r>
 80037e6:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80037e8:	b903      	cbnz	r3, 80037ec <_reclaim_reent+0x74>
 80037ea:	bd70      	pop	{r4, r5, r6, pc}
 80037ec:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 80037ee:	4628      	mov	r0, r5
 80037f0:	4798      	blx	r3
 80037f2:	f8d5 12e0 	ldr.w	r1, [r5, #736]	; 0x2e0
 80037f6:	2900      	cmp	r1, #0
 80037f8:	d0f7      	beq.n	80037ea <_reclaim_reent+0x72>
 80037fa:	4628      	mov	r0, r5
 80037fc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8003800:	e7ac      	b.n	800375c <cleanup_glue>
 8003802:	bf00      	nop
 8003804:	200000a0 	.word	0x200000a0

08003808 <_wrapup_reent>:
 8003808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800380a:	4607      	mov	r7, r0
 800380c:	b1b0      	cbz	r0, 800383c <_wrapup_reent+0x34>
 800380e:	f8d7 6148 	ldr.w	r6, [r7, #328]	; 0x148
 8003812:	b176      	cbz	r6, 8003832 <_wrapup_reent+0x2a>
 8003814:	6875      	ldr	r5, [r6, #4]
 8003816:	1e6c      	subs	r4, r5, #1
 8003818:	d408      	bmi.n	800382c <_wrapup_reent+0x24>
 800381a:	3502      	adds	r5, #2
 800381c:	eb06 0585 	add.w	r5, r6, r5, lsl #2
 8003820:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8003824:	3c01      	subs	r4, #1
 8003826:	4798      	blx	r3
 8003828:	1c63      	adds	r3, r4, #1
 800382a:	d1f9      	bne.n	8003820 <_wrapup_reent+0x18>
 800382c:	6836      	ldr	r6, [r6, #0]
 800382e:	2e00      	cmp	r6, #0
 8003830:	d1f0      	bne.n	8003814 <_wrapup_reent+0xc>
 8003832:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003834:	b10b      	cbz	r3, 800383a <_wrapup_reent+0x32>
 8003836:	4638      	mov	r0, r7
 8003838:	4798      	blx	r3
 800383a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800383c:	4b01      	ldr	r3, [pc, #4]	; (8003844 <_wrapup_reent+0x3c>)
 800383e:	681f      	ldr	r7, [r3, #0]
 8003840:	e7e5      	b.n	800380e <_wrapup_reent+0x6>
 8003842:	bf00      	nop
 8003844:	200000a0 	.word	0x200000a0

08003848 <_sprintf_r>:
 8003848:	b40c      	push	{r2, r3}
 800384a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800384c:	b09d      	sub	sp, #116	; 0x74
 800384e:	ac22      	add	r4, sp, #136	; 0x88
 8003850:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 8003854:	f854 2b04 	ldr.w	r2, [r4], #4
 8003858:	9101      	str	r1, [sp, #4]
 800385a:	460e      	mov	r6, r1
 800385c:	4623      	mov	r3, r4
 800385e:	9503      	str	r5, [sp, #12]
 8003860:	9506      	str	r5, [sp, #24]
 8003862:	a901      	add	r1, sp, #4
 8003864:	f44f 7702 	mov.w	r7, #520	; 0x208
 8003868:	f64f 75ff 	movw	r5, #65535	; 0xffff
 800386c:	f8ad 7010 	strh.w	r7, [sp, #16]
 8003870:	9605      	str	r6, [sp, #20]
 8003872:	f8ad 5012 	strh.w	r5, [sp, #18]
 8003876:	941b      	str	r4, [sp, #108]	; 0x6c
 8003878:	f000 f830 	bl	80038dc <_svfprintf_r>
 800387c:	9b01      	ldr	r3, [sp, #4]
 800387e:	2200      	movs	r2, #0
 8003880:	701a      	strb	r2, [r3, #0]
 8003882:	b01d      	add	sp, #116	; 0x74
 8003884:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8003888:	b002      	add	sp, #8
 800388a:	4770      	bx	lr

0800388c <sprintf>:
 800388c:	b40e      	push	{r1, r2, r3}
 800388e:	b570      	push	{r4, r5, r6, lr}
 8003890:	b09d      	sub	sp, #116	; 0x74
 8003892:	ac21      	add	r4, sp, #132	; 0x84
 8003894:	f240 03a0 	movw	r3, #160	; 0xa0
 8003898:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800389c:	f854 2b04 	ldr.w	r2, [r4], #4
 80038a0:	4606      	mov	r6, r0
 80038a2:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 80038a6:	6818      	ldr	r0, [r3, #0]
 80038a8:	9503      	str	r5, [sp, #12]
 80038aa:	f44f 7302 	mov.w	r3, #520	; 0x208
 80038ae:	f8ad 3010 	strh.w	r3, [sp, #16]
 80038b2:	9506      	str	r5, [sp, #24]
 80038b4:	4623      	mov	r3, r4
 80038b6:	a901      	add	r1, sp, #4
 80038b8:	f64f 75ff 	movw	r5, #65535	; 0xffff
 80038bc:	9601      	str	r6, [sp, #4]
 80038be:	9605      	str	r6, [sp, #20]
 80038c0:	f8ad 5012 	strh.w	r5, [sp, #18]
 80038c4:	941b      	str	r4, [sp, #108]	; 0x6c
 80038c6:	f000 f809 	bl	80038dc <_svfprintf_r>
 80038ca:	9b01      	ldr	r3, [sp, #4]
 80038cc:	2200      	movs	r2, #0
 80038ce:	701a      	strb	r2, [r3, #0]
 80038d0:	b01d      	add	sp, #116	; 0x74
 80038d2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80038d6:	b003      	add	sp, #12
 80038d8:	4770      	bx	lr
 80038da:	bf00      	nop

080038dc <_svfprintf_r>:
 80038dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038e0:	b0c5      	sub	sp, #276	; 0x114
 80038e2:	468a      	mov	sl, r1
 80038e4:	4614      	mov	r4, r2
 80038e6:	930e      	str	r3, [sp, #56]	; 0x38
 80038e8:	900f      	str	r0, [sp, #60]	; 0x3c
 80038ea:	f002 fa5d 	bl	8005da8 <_localeconv_r>
 80038ee:	6800      	ldr	r0, [r0, #0]
 80038f0:	9017      	str	r0, [sp, #92]	; 0x5c
 80038f2:	f003 fb33 	bl	8006f5c <strlen>
 80038f6:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80038fa:	901a      	str	r0, [sp, #104]	; 0x68
 80038fc:	2100      	movs	r1, #0
 80038fe:	2000      	movs	r0, #0
 8003900:	061a      	lsls	r2, r3, #24
 8003902:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
 8003906:	d504      	bpl.n	8003912 <_svfprintf_r+0x36>
 8003908:	f8da 3010 	ldr.w	r3, [sl, #16]
 800390c:	2b00      	cmp	r3, #0
 800390e:	f001 8004 	beq.w	800491a <_svfprintf_r+0x103e>
 8003912:	2300      	movs	r3, #0
 8003914:	f10d 00e3 	add.w	r0, sp, #227	; 0xe3
 8003918:	f10d 0be4 	add.w	fp, sp, #228	; 0xe4
 800391c:	a91f      	add	r1, sp, #124	; 0x7c
 800391e:	9310      	str	r3, [sp, #64]	; 0x40
 8003920:	933b      	str	r3, [sp, #236]	; 0xec
 8003922:	933a      	str	r3, [sp, #232]	; 0xe8
 8003924:	931c      	str	r3, [sp, #112]	; 0x70
 8003926:	931b      	str	r3, [sp, #108]	; 0x6c
 8003928:	930c      	str	r3, [sp, #48]	; 0x30
 800392a:	ebc0 030b 	rsb	r3, r0, fp
 800392e:	9007      	str	r0, [sp, #28]
 8003930:	9139      	str	r1, [sp, #228]	; 0xe4
 8003932:	9409      	str	r4, [sp, #36]	; 0x24
 8003934:	460e      	mov	r6, r1
 8003936:	931d      	str	r3, [sp, #116]	; 0x74
 8003938:	9809      	ldr	r0, [sp, #36]	; 0x24
 800393a:	7803      	ldrb	r3, [r0, #0]
 800393c:	2b00      	cmp	r3, #0
 800393e:	bf18      	it	ne
 8003940:	2b25      	cmpne	r3, #37	; 0x25
 8003942:	f000 80af 	beq.w	8003aa4 <_svfprintf_r+0x1c8>
 8003946:	4607      	mov	r7, r0
 8003948:	f817 3f01 	ldrb.w	r3, [r7, #1]!
 800394c:	2b25      	cmp	r3, #37	; 0x25
 800394e:	bf18      	it	ne
 8003950:	2b00      	cmpne	r3, #0
 8003952:	d1f9      	bne.n	8003948 <_svfprintf_r+0x6c>
 8003954:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003956:	ebb7 0801 	subs.w	r8, r7, r1
 800395a:	d00e      	beq.n	800397a <_svfprintf_r+0x9e>
 800395c:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 800395e:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8003960:	6031      	str	r1, [r6, #0]
 8003962:	3401      	adds	r4, #1
 8003964:	4445      	add	r5, r8
 8003966:	2c07      	cmp	r4, #7
 8003968:	f8c6 8004 	str.w	r8, [r6, #4]
 800396c:	953b      	str	r5, [sp, #236]	; 0xec
 800396e:	943a      	str	r4, [sp, #232]	; 0xe8
 8003970:	dc7c      	bgt.n	8003a6c <_svfprintf_r+0x190>
 8003972:	3608      	adds	r6, #8
 8003974:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003976:	4442      	add	r2, r8
 8003978:	920c      	str	r2, [sp, #48]	; 0x30
 800397a:	783b      	ldrb	r3, [r7, #0]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d07d      	beq.n	8003a7c <_svfprintf_r+0x1a0>
 8003980:	3701      	adds	r7, #1
 8003982:	9709      	str	r7, [sp, #36]	; 0x24
 8003984:	2300      	movs	r3, #0
 8003986:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003988:	930b      	str	r3, [sp, #44]	; 0x2c
 800398a:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
 800398e:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8003992:	9308      	str	r3, [sp, #32]
 8003994:	2720      	movs	r7, #32
 8003996:	252b      	movs	r5, #43	; 0x2b
 8003998:	f810 3b01 	ldrb.w	r3, [r0], #1
 800399c:	f1a3 0220 	sub.w	r2, r3, #32
 80039a0:	2a58      	cmp	r2, #88	; 0x58
 80039a2:	f200 823b 	bhi.w	8003e1c <_svfprintf_r+0x540>
 80039a6:	e8df f012 	tbh	[pc, r2, lsl #1]
 80039aa:	024c      	.short	0x024c
 80039ac:	02390239 	.word	0x02390239
 80039b0:	02390254 	.word	0x02390254
 80039b4:	02390239 	.word	0x02390239
 80039b8:	02390239 	.word	0x02390239
 80039bc:	02590239 	.word	0x02590239
 80039c0:	0239007f 	.word	0x0239007f
 80039c4:	0082005c 	.word	0x0082005c
 80039c8:	009d0239 	.word	0x009d0239
 80039cc:	00a200a2 	.word	0x00a200a2
 80039d0:	00a200a2 	.word	0x00a200a2
 80039d4:	00a200a2 	.word	0x00a200a2
 80039d8:	00a200a2 	.word	0x00a200a2
 80039dc:	023900a2 	.word	0x023900a2
 80039e0:	02390239 	.word	0x02390239
 80039e4:	02390239 	.word	0x02390239
 80039e8:	02390239 	.word	0x02390239
 80039ec:	02390239 	.word	0x02390239
 80039f0:	00b50239 	.word	0x00b50239
 80039f4:	02390154 	.word	0x02390154
 80039f8:	02390154 	.word	0x02390154
 80039fc:	02390239 	.word	0x02390239
 8003a00:	018b0239 	.word	0x018b0239
 8003a04:	02390239 	.word	0x02390239
 8003a08:	02390190 	.word	0x02390190
 8003a0c:	02390239 	.word	0x02390239
 8003a10:	02390239 	.word	0x02390239
 8003a14:	023901a7 	.word	0x023901a7
 8003a18:	01ba0239 	.word	0x01ba0239
 8003a1c:	02390239 	.word	0x02390239
 8003a20:	02390239 	.word	0x02390239
 8003a24:	02390239 	.word	0x02390239
 8003a28:	02390239 	.word	0x02390239
 8003a2c:	02390239 	.word	0x02390239
 8003a30:	02780293 	.word	0x02780293
 8003a34:	01540154 	.word	0x01540154
 8003a38:	028e0154 	.word	0x028e0154
 8003a3c:	02390278 	.word	0x02390278
 8003a40:	02130239 	.word	0x02130239
 8003a44:	02180239 	.word	0x02180239
 8003a48:	02a50224 	.word	0x02a50224
 8003a4c:	023901de 	.word	0x023901de
 8003a50:	023901e3 	.word	0x023901e3
 8003a54:	02390264 	.word	0x02390264
 8003a58:	02c70239 	.word	0x02c70239
 8003a5c:	4252      	negs	r2, r2
 8003a5e:	920b      	str	r2, [sp, #44]	; 0x2c
 8003a60:	930e      	str	r3, [sp, #56]	; 0x38
 8003a62:	9b08      	ldr	r3, [sp, #32]
 8003a64:	f043 0304 	orr.w	r3, r3, #4
 8003a68:	9308      	str	r3, [sp, #32]
 8003a6a:	e795      	b.n	8003998 <_svfprintf_r+0xbc>
 8003a6c:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8003a6e:	4651      	mov	r1, sl
 8003a70:	465a      	mov	r2, fp
 8003a72:	f003 faa3 	bl	8006fbc <__ssprint_r>
 8003a76:	b940      	cbnz	r0, 8003a8a <_svfprintf_r+0x1ae>
 8003a78:	ae1f      	add	r6, sp, #124	; 0x7c
 8003a7a:	e77b      	b.n	8003974 <_svfprintf_r+0x98>
 8003a7c:	9b3b      	ldr	r3, [sp, #236]	; 0xec
 8003a7e:	b123      	cbz	r3, 8003a8a <_svfprintf_r+0x1ae>
 8003a80:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8003a82:	4651      	mov	r1, sl
 8003a84:	aa39      	add	r2, sp, #228	; 0xe4
 8003a86:	f003 fa99 	bl	8006fbc <__ssprint_r>
 8003a8a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8003a8e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003a92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003a94:	bf18      	it	ne
 8003a96:	f04f 33ff 	movne.w	r3, #4294967295	; 0xffffffff
 8003a9a:	930c      	str	r3, [sp, #48]	; 0x30
 8003a9c:	980c      	ldr	r0, [sp, #48]	; 0x30
 8003a9e:	b045      	add	sp, #276	; 0x114
 8003aa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003aa4:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8003aa6:	e768      	b.n	800397a <_svfprintf_r+0x9e>
 8003aa8:	f88d 510f 	strb.w	r5, [sp, #271]	; 0x10f
 8003aac:	e774      	b.n	8003998 <_svfprintf_r+0xbc>
 8003aae:	f810 3b01 	ldrb.w	r3, [r0], #1
 8003ab2:	2b2a      	cmp	r3, #42	; 0x2a
 8003ab4:	f001 804c 	beq.w	8004b50 <_svfprintf_r+0x1274>
 8003ab8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8003abc:	2400      	movs	r4, #0
 8003abe:	2a09      	cmp	r2, #9
 8003ac0:	f63f af6c 	bhi.w	800399c <_svfprintf_r+0xc0>
 8003ac4:	4601      	mov	r1, r0
 8003ac6:	2400      	movs	r4, #0
 8003ac8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003acc:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8003ad0:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 8003ad4:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8003ad8:	2a09      	cmp	r2, #9
 8003ada:	4608      	mov	r0, r1
 8003adc:	d9f4      	bls.n	8003ac8 <_svfprintf_r+0x1ec>
 8003ade:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
 8003ae2:	e75b      	b.n	800399c <_svfprintf_r+0xc0>
 8003ae4:	9a08      	ldr	r2, [sp, #32]
 8003ae6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003aea:	9208      	str	r2, [sp, #32]
 8003aec:	e754      	b.n	8003998 <_svfprintf_r+0xbc>
 8003aee:	4601      	mov	r1, r0
 8003af0:	2200      	movs	r2, #0
 8003af2:	46b4      	mov	ip, r6
 8003af4:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 8003af8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003afc:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8003b00:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8003b04:	2e09      	cmp	r6, #9
 8003b06:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 8003b0a:	4608      	mov	r0, r1
 8003b0c:	d9f2      	bls.n	8003af4 <_svfprintf_r+0x218>
 8003b0e:	4666      	mov	r6, ip
 8003b10:	920b      	str	r2, [sp, #44]	; 0x2c
 8003b12:	e743      	b.n	800399c <_svfprintf_r+0xc0>
 8003b14:	9315      	str	r3, [sp, #84]	; 0x54
 8003b16:	9b08      	ldr	r3, [sp, #32]
 8003b18:	9009      	str	r0, [sp, #36]	; 0x24
 8003b1a:	f043 0310 	orr.w	r3, r3, #16
 8003b1e:	9308      	str	r3, [sp, #32]
 8003b20:	9808      	ldr	r0, [sp, #32]
 8003b22:	06c3      	lsls	r3, r0, #27
 8003b24:	f100 81bf 	bmi.w	8003ea6 <_svfprintf_r+0x5ca>
 8003b28:	9a08      	ldr	r2, [sp, #32]
 8003b2a:	0655      	lsls	r5, r2, #25
 8003b2c:	f140 81bb 	bpl.w	8003ea6 <_svfprintf_r+0x5ca>
 8003b30:	980e      	ldr	r0, [sp, #56]	; 0x38
 8003b32:	f9b0 3000 	ldrsh.w	r3, [r0]
 8003b36:	3004      	adds	r0, #4
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	900e      	str	r0, [sp, #56]	; 0x38
 8003b3c:	f2c0 81ba 	blt.w	8003eb4 <_svfprintf_r+0x5d8>
 8003b40:	bf0c      	ite	eq
 8003b42:	2100      	moveq	r1, #0
 8003b44:	2101      	movne	r1, #1
 8003b46:	2201      	movs	r2, #1
 8003b48:	2c00      	cmp	r4, #0
 8003b4a:	bfa2      	ittt	ge
 8003b4c:	9808      	ldrge	r0, [sp, #32]
 8003b4e:	f020 0080 	bicge.w	r0, r0, #128	; 0x80
 8003b52:	9008      	strge	r0, [sp, #32]
 8003b54:	2c00      	cmp	r4, #0
 8003b56:	bf18      	it	ne
 8003b58:	f041 0101 	orrne.w	r1, r1, #1
 8003b5c:	2900      	cmp	r1, #0
 8003b5e:	f000 8323 	beq.w	80041a8 <_svfprintf_r+0x8cc>
 8003b62:	2a01      	cmp	r2, #1
 8003b64:	f000 845f 	beq.w	8004426 <_svfprintf_r+0xb4a>
 8003b68:	2a02      	cmp	r2, #2
 8003b6a:	bf18      	it	ne
 8003b6c:	465a      	movne	r2, fp
 8003b6e:	d102      	bne.n	8003b76 <_svfprintf_r+0x29a>
 8003b70:	f000 bc48 	b.w	8004404 <_svfprintf_r+0xb28>
 8003b74:	4602      	mov	r2, r0
 8003b76:	f003 0107 	and.w	r1, r3, #7
 8003b7a:	3130      	adds	r1, #48	; 0x30
 8003b7c:	1e50      	subs	r0, r2, #1
 8003b7e:	08db      	lsrs	r3, r3, #3
 8003b80:	f802 1c01 	strb.w	r1, [r2, #-1]
 8003b84:	d1f6      	bne.n	8003b74 <_svfprintf_r+0x298>
 8003b86:	9b08      	ldr	r3, [sp, #32]
 8003b88:	9011      	str	r0, [sp, #68]	; 0x44
 8003b8a:	07dd      	lsls	r5, r3, #31
 8003b8c:	d507      	bpl.n	8003b9e <_svfprintf_r+0x2c2>
 8003b8e:	2930      	cmp	r1, #48	; 0x30
 8003b90:	f000 8733 	beq.w	80049fa <_svfprintf_r+0x111e>
 8003b94:	1e90      	subs	r0, r2, #2
 8003b96:	2330      	movs	r3, #48	; 0x30
 8003b98:	9011      	str	r0, [sp, #68]	; 0x44
 8003b9a:	f802 3c02 	strb.w	r3, [r2, #-2]
 8003b9e:	ebc0 030b 	rsb	r3, r0, fp
 8003ba2:	930d      	str	r3, [sp, #52]	; 0x34
 8003ba4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003ba6:	f89d 110f 	ldrb.w	r1, [sp, #271]	; 0x10f
 8003baa:	9412      	str	r4, [sp, #72]	; 0x48
 8003bac:	42a3      	cmp	r3, r4
 8003bae:	bfb8      	it	lt
 8003bb0:	4623      	movlt	r3, r4
 8003bb2:	2000      	movs	r0, #0
 8003bb4:	930a      	str	r3, [sp, #40]	; 0x28
 8003bb6:	9016      	str	r0, [sp, #88]	; 0x58
 8003bb8:	b111      	cbz	r1, 8003bc0 <_svfprintf_r+0x2e4>
 8003bba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003bbc:	3301      	adds	r3, #1
 8003bbe:	930a      	str	r3, [sp, #40]	; 0x28
 8003bc0:	9b08      	ldr	r3, [sp, #32]
 8003bc2:	f013 0302 	ands.w	r3, r3, #2
 8003bc6:	9313      	str	r3, [sp, #76]	; 0x4c
 8003bc8:	d002      	beq.n	8003bd0 <_svfprintf_r+0x2f4>
 8003bca:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003bcc:	3002      	adds	r0, #2
 8003bce:	900a      	str	r0, [sp, #40]	; 0x28
 8003bd0:	9b08      	ldr	r3, [sp, #32]
 8003bd2:	f013 0384 	ands.w	r3, r3, #132	; 0x84
 8003bd6:	9314      	str	r3, [sp, #80]	; 0x50
 8003bd8:	f040 81bb 	bne.w	8003f52 <_svfprintf_r+0x676>
 8003bdc:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8003bde:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003be0:	1a47      	subs	r7, r0, r1
 8003be2:	2f00      	cmp	r7, #0
 8003be4:	f340 81b5 	ble.w	8003f52 <_svfprintf_r+0x676>
 8003be8:	2f10      	cmp	r7, #16
 8003bea:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8003bec:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8003bee:	f8df 8344 	ldr.w	r8, [pc, #836]	; 8003f34 <_svfprintf_r+0x658>
 8003bf2:	dd22      	ble.n	8003c3a <_svfprintf_r+0x35e>
 8003bf4:	4623      	mov	r3, r4
 8003bf6:	f04f 0910 	mov.w	r9, #16
 8003bfa:	4644      	mov	r4, r8
 8003bfc:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 8003c00:	e003      	b.n	8003c0a <_svfprintf_r+0x32e>
 8003c02:	3f10      	subs	r7, #16
 8003c04:	3608      	adds	r6, #8
 8003c06:	2f10      	cmp	r7, #16
 8003c08:	dd15      	ble.n	8003c36 <_svfprintf_r+0x35a>
 8003c0a:	3301      	adds	r3, #1
 8003c0c:	3510      	adds	r5, #16
 8003c0e:	2b07      	cmp	r3, #7
 8003c10:	e886 0210 	stmia.w	r6, {r4, r9}
 8003c14:	953b      	str	r5, [sp, #236]	; 0xec
 8003c16:	933a      	str	r3, [sp, #232]	; 0xe8
 8003c18:	ddf3      	ble.n	8003c02 <_svfprintf_r+0x326>
 8003c1a:	4640      	mov	r0, r8
 8003c1c:	4651      	mov	r1, sl
 8003c1e:	465a      	mov	r2, fp
 8003c20:	f003 f9cc 	bl	8006fbc <__ssprint_r>
 8003c24:	2800      	cmp	r0, #0
 8003c26:	f47f af30 	bne.w	8003a8a <_svfprintf_r+0x1ae>
 8003c2a:	3f10      	subs	r7, #16
 8003c2c:	2f10      	cmp	r7, #16
 8003c2e:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8003c30:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8003c32:	ae1f      	add	r6, sp, #124	; 0x7c
 8003c34:	dce9      	bgt.n	8003c0a <_svfprintf_r+0x32e>
 8003c36:	46a0      	mov	r8, r4
 8003c38:	461c      	mov	r4, r3
 8003c3a:	3401      	adds	r4, #1
 8003c3c:	19ed      	adds	r5, r5, r7
 8003c3e:	2c07      	cmp	r4, #7
 8003c40:	f8c6 8000 	str.w	r8, [r6]
 8003c44:	6077      	str	r7, [r6, #4]
 8003c46:	953b      	str	r5, [sp, #236]	; 0xec
 8003c48:	943a      	str	r4, [sp, #232]	; 0xe8
 8003c4a:	f300 8414 	bgt.w	8004476 <_svfprintf_r+0xb9a>
 8003c4e:	3608      	adds	r6, #8
 8003c50:	e180      	b.n	8003f54 <_svfprintf_r+0x678>
 8003c52:	9009      	str	r0, [sp, #36]	; 0x24
 8003c54:	980e      	ldr	r0, [sp, #56]	; 0x38
 8003c56:	9315      	str	r3, [sp, #84]	; 0x54
 8003c58:	1dc3      	adds	r3, r0, #7
 8003c5a:	f023 0307 	bic.w	r3, r3, #7
 8003c5e:	f103 0108 	add.w	r1, r3, #8
 8003c62:	910e      	str	r1, [sp, #56]	; 0x38
 8003c64:	f8d3 8000 	ldr.w	r8, [r3]
 8003c68:	685d      	ldr	r5, [r3, #4]
 8003c6a:	4642      	mov	r2, r8
 8003c6c:	462b      	mov	r3, r5
 8003c6e:	4629      	mov	r1, r5
 8003c70:	4640      	mov	r0, r8
 8003c72:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
 8003c76:	f003 f839 	bl	8006cec <__fpclassifyd>
 8003c7a:	2801      	cmp	r0, #1
 8003c7c:	4629      	mov	r1, r5
 8003c7e:	4640      	mov	r0, r8
 8003c80:	f040 84d0 	bne.w	8004624 <_svfprintf_r+0xd48>
 8003c84:	2200      	movs	r2, #0
 8003c86:	2300      	movs	r3, #0
 8003c88:	f004 fd60 	bl	800874c <__aeabi_dcmplt>
 8003c8c:	f89d 110f 	ldrb.w	r1, [sp, #271]	; 0x10f
 8003c90:	b110      	cbz	r0, 8003c98 <_svfprintf_r+0x3bc>
 8003c92:	212d      	movs	r1, #45	; 0x2d
 8003c94:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
 8003c98:	2303      	movs	r3, #3
 8003c9a:	930a      	str	r3, [sp, #40]	; 0x28
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	9312      	str	r3, [sp, #72]	; 0x48
 8003ca0:	4aa0      	ldr	r2, [pc, #640]	; (8003f24 <_svfprintf_r+0x648>)
 8003ca2:	4ba1      	ldr	r3, [pc, #644]	; (8003f28 <_svfprintf_r+0x64c>)
 8003ca4:	9815      	ldr	r0, [sp, #84]	; 0x54
 8003ca6:	2847      	cmp	r0, #71	; 0x47
 8003ca8:	bfd8      	it	le
 8003caa:	461a      	movle	r2, r3
 8003cac:	9211      	str	r2, [sp, #68]	; 0x44
 8003cae:	9a08      	ldr	r2, [sp, #32]
 8003cb0:	2303      	movs	r3, #3
 8003cb2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003cb6:	930d      	str	r3, [sp, #52]	; 0x34
 8003cb8:	2300      	movs	r3, #0
 8003cba:	9208      	str	r2, [sp, #32]
 8003cbc:	9316      	str	r3, [sp, #88]	; 0x58
 8003cbe:	e77b      	b.n	8003bb8 <_svfprintf_r+0x2dc>
 8003cc0:	9b08      	ldr	r3, [sp, #32]
 8003cc2:	f043 0308 	orr.w	r3, r3, #8
 8003cc6:	9308      	str	r3, [sp, #32]
 8003cc8:	e666      	b.n	8003998 <_svfprintf_r+0xbc>
 8003cca:	9908      	ldr	r1, [sp, #32]
 8003ccc:	9009      	str	r0, [sp, #36]	; 0x24
 8003cce:	f041 0110 	orr.w	r1, r1, #16
 8003cd2:	9108      	str	r1, [sp, #32]
 8003cd4:	9a08      	ldr	r2, [sp, #32]
 8003cd6:	9315      	str	r3, [sp, #84]	; 0x54
 8003cd8:	f012 0110 	ands.w	r1, r2, #16
 8003cdc:	f000 8090 	beq.w	8003e00 <_svfprintf_r+0x524>
 8003ce0:	980e      	ldr	r0, [sp, #56]	; 0x38
 8003ce2:	6803      	ldr	r3, [r0, #0]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	1a99      	subs	r1, r3, r2
 8003ce8:	bf18      	it	ne
 8003cea:	2101      	movne	r1, #1
 8003cec:	3004      	adds	r0, #4
 8003cee:	900e      	str	r0, [sp, #56]	; 0x38
 8003cf0:	2000      	movs	r0, #0
 8003cf2:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
 8003cf6:	e727      	b.n	8003b48 <_svfprintf_r+0x26c>
 8003cf8:	9908      	ldr	r1, [sp, #32]
 8003cfa:	9009      	str	r0, [sp, #36]	; 0x24
 8003cfc:	f041 0110 	orr.w	r1, r1, #16
 8003d00:	9108      	str	r1, [sp, #32]
 8003d02:	9a08      	ldr	r2, [sp, #32]
 8003d04:	9315      	str	r3, [sp, #84]	; 0x54
 8003d06:	06d0      	lsls	r0, r2, #27
 8003d08:	f140 80b9 	bpl.w	8003e7e <_svfprintf_r+0x5a2>
 8003d0c:	980e      	ldr	r0, [sp, #56]	; 0x38
 8003d0e:	6803      	ldr	r3, [r0, #0]
 8003d10:	2201      	movs	r2, #1
 8003d12:	1c19      	adds	r1, r3, #0
 8003d14:	bf18      	it	ne
 8003d16:	2101      	movne	r1, #1
 8003d18:	3004      	adds	r0, #4
 8003d1a:	900e      	str	r0, [sp, #56]	; 0x38
 8003d1c:	e7e8      	b.n	8003cf0 <_svfprintf_r+0x414>
 8003d1e:	4a83      	ldr	r2, [pc, #524]	; (8003f2c <_svfprintf_r+0x650>)
 8003d20:	9315      	str	r3, [sp, #84]	; 0x54
 8003d22:	9b08      	ldr	r3, [sp, #32]
 8003d24:	921c      	str	r2, [sp, #112]	; 0x70
 8003d26:	06da      	lsls	r2, r3, #27
 8003d28:	9009      	str	r0, [sp, #36]	; 0x24
 8003d2a:	f100 810d 	bmi.w	8003f48 <_svfprintf_r+0x66c>
 8003d2e:	9908      	ldr	r1, [sp, #32]
 8003d30:	064b      	lsls	r3, r1, #25
 8003d32:	f140 8109 	bpl.w	8003f48 <_svfprintf_r+0x66c>
 8003d36:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003d38:	8813      	ldrh	r3, [r2, #0]
 8003d3a:	3204      	adds	r2, #4
 8003d3c:	920e      	str	r2, [sp, #56]	; 0x38
 8003d3e:	1c19      	adds	r1, r3, #0
 8003d40:	9a08      	ldr	r2, [sp, #32]
 8003d42:	bf18      	it	ne
 8003d44:	2101      	movne	r1, #1
 8003d46:	420a      	tst	r2, r1
 8003d48:	f000 83ca 	beq.w	80044e0 <_svfprintf_r+0xc04>
 8003d4c:	9908      	ldr	r1, [sp, #32]
 8003d4e:	9815      	ldr	r0, [sp, #84]	; 0x54
 8003d50:	2230      	movs	r2, #48	; 0x30
 8003d52:	f041 0102 	orr.w	r1, r1, #2
 8003d56:	f88d 210c 	strb.w	r2, [sp, #268]	; 0x10c
 8003d5a:	9108      	str	r1, [sp, #32]
 8003d5c:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
 8003d60:	2101      	movs	r1, #1
 8003d62:	2202      	movs	r2, #2
 8003d64:	e7c4      	b.n	8003cf0 <_svfprintf_r+0x414>
 8003d66:	9b08      	ldr	r3, [sp, #32]
 8003d68:	f043 0310 	orr.w	r3, r3, #16
 8003d6c:	9308      	str	r3, [sp, #32]
 8003d6e:	e613      	b.n	8003998 <_svfprintf_r+0xbc>
 8003d70:	2500      	movs	r5, #0
 8003d72:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003d74:	f88d 510f 	strb.w	r5, [sp, #271]	; 0x10f
 8003d78:	9315      	str	r3, [sp, #84]	; 0x54
 8003d7a:	6812      	ldr	r2, [r2, #0]
 8003d7c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003d7e:	9009      	str	r0, [sp, #36]	; 0x24
 8003d80:	9211      	str	r2, [sp, #68]	; 0x44
 8003d82:	1d1f      	adds	r7, r3, #4
 8003d84:	2a00      	cmp	r2, #0
 8003d86:	f000 864b 	beq.w	8004a20 <_svfprintf_r+0x1144>
 8003d8a:	2c00      	cmp	r4, #0
 8003d8c:	9811      	ldr	r0, [sp, #68]	; 0x44
 8003d8e:	f2c0 8602 	blt.w	8004996 <_svfprintf_r+0x10ba>
 8003d92:	4629      	mov	r1, r5
 8003d94:	4622      	mov	r2, r4
 8003d96:	f002 facf 	bl	8006338 <memchr>
 8003d9a:	2800      	cmp	r0, #0
 8003d9c:	f000 866f 	beq.w	8004a7e <_svfprintf_r+0x11a2>
 8003da0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003da2:	9512      	str	r5, [sp, #72]	; 0x48
 8003da4:	1ac0      	subs	r0, r0, r3
 8003da6:	42a0      	cmp	r0, r4
 8003da8:	900d      	str	r0, [sp, #52]	; 0x34
 8003daa:	bfd1      	iteee	le
 8003dac:	9b0d      	ldrle	r3, [sp, #52]	; 0x34
 8003dae:	f89d 110f 	ldrbgt.w	r1, [sp, #271]	; 0x10f
 8003db2:	970e      	strgt	r7, [sp, #56]	; 0x38
 8003db4:	ea24 70e4 	bicgt.w	r0, r4, r4, asr #31
 8003db8:	bfd3      	iteet	le
 8003dba:	ea23 73e3 	bicle.w	r3, r3, r3, asr #31
 8003dbe:	900a      	strgt	r0, [sp, #40]	; 0x28
 8003dc0:	940d      	strgt	r4, [sp, #52]	; 0x34
 8003dc2:	930a      	strle	r3, [sp, #40]	; 0x28
 8003dc4:	bfdc      	itt	le
 8003dc6:	f89d 110f 	ldrble.w	r1, [sp, #271]	; 0x10f
 8003dca:	970e      	strle	r7, [sp, #56]	; 0x38
 8003dcc:	9516      	str	r5, [sp, #88]	; 0x58
 8003dce:	e6f3      	b.n	8003bb8 <_svfprintf_r+0x2dc>
 8003dd0:	9a08      	ldr	r2, [sp, #32]
 8003dd2:	f042 0210 	orr.w	r2, r2, #16
 8003dd6:	9208      	str	r2, [sp, #32]
 8003dd8:	e5de      	b.n	8003998 <_svfprintf_r+0xbc>
 8003dda:	9009      	str	r0, [sp, #36]	; 0x24
 8003ddc:	9808      	ldr	r0, [sp, #32]
 8003dde:	06c3      	lsls	r3, r0, #27
 8003de0:	f140 843f 	bpl.w	8004662 <_svfprintf_r+0xd86>
 8003de4:	990e      	ldr	r1, [sp, #56]	; 0x38
 8003de6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003de8:	680b      	ldr	r3, [r1, #0]
 8003dea:	3104      	adds	r1, #4
 8003dec:	910e      	str	r1, [sp, #56]	; 0x38
 8003dee:	601a      	str	r2, [r3, #0]
 8003df0:	e5a2      	b.n	8003938 <_svfprintf_r+0x5c>
 8003df2:	9a08      	ldr	r2, [sp, #32]
 8003df4:	9009      	str	r0, [sp, #36]	; 0x24
 8003df6:	f012 0110 	ands.w	r1, r2, #16
 8003dfa:	9315      	str	r3, [sp, #84]	; 0x54
 8003dfc:	f47f af70 	bne.w	8003ce0 <_svfprintf_r+0x404>
 8003e00:	9b08      	ldr	r3, [sp, #32]
 8003e02:	f013 0240 	ands.w	r2, r3, #64	; 0x40
 8003e06:	f000 8437 	beq.w	8004678 <_svfprintf_r+0xd9c>
 8003e0a:	980e      	ldr	r0, [sp, #56]	; 0x38
 8003e0c:	8803      	ldrh	r3, [r0, #0]
 8003e0e:	460a      	mov	r2, r1
 8003e10:	1c19      	adds	r1, r3, #0
 8003e12:	bf18      	it	ne
 8003e14:	2101      	movne	r1, #1
 8003e16:	3004      	adds	r0, #4
 8003e18:	900e      	str	r0, [sp, #56]	; 0x38
 8003e1a:	e769      	b.n	8003cf0 <_svfprintf_r+0x414>
 8003e1c:	9009      	str	r0, [sp, #36]	; 0x24
 8003e1e:	9315      	str	r3, [sp, #84]	; 0x54
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	f43f ae2b 	beq.w	8003a7c <_svfprintf_r+0x1a0>
 8003e26:	2101      	movs	r1, #1
 8003e28:	f88d 30bc 	strb.w	r3, [sp, #188]	; 0xbc
 8003e2c:	aa2f      	add	r2, sp, #188	; 0xbc
 8003e2e:	2300      	movs	r3, #0
 8003e30:	910a      	str	r1, [sp, #40]	; 0x28
 8003e32:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
 8003e36:	910d      	str	r1, [sp, #52]	; 0x34
 8003e38:	9211      	str	r2, [sp, #68]	; 0x44
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	9312      	str	r3, [sp, #72]	; 0x48
 8003e3e:	9316      	str	r3, [sp, #88]	; 0x58
 8003e40:	e6be      	b.n	8003bc0 <_svfprintf_r+0x2e4>
 8003e42:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	f47f ada6 	bne.w	8003998 <_svfprintf_r+0xbc>
 8003e4c:	f88d 710f 	strb.w	r7, [sp, #271]	; 0x10f
 8003e50:	e5a2      	b.n	8003998 <_svfprintf_r+0xbc>
 8003e52:	9a08      	ldr	r2, [sp, #32]
 8003e54:	f042 0201 	orr.w	r2, r2, #1
 8003e58:	9208      	str	r2, [sp, #32]
 8003e5a:	e59d      	b.n	8003998 <_svfprintf_r+0xbc>
 8003e5c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003e5e:	990e      	ldr	r1, [sp, #56]	; 0x38
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	930b      	str	r3, [sp, #44]	; 0x2c
 8003e64:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003e66:	1d0b      	adds	r3, r1, #4
 8003e68:	2a00      	cmp	r2, #0
 8003e6a:	f6ff adf7 	blt.w	8003a5c <_svfprintf_r+0x180>
 8003e6e:	930e      	str	r3, [sp, #56]	; 0x38
 8003e70:	e592      	b.n	8003998 <_svfprintf_r+0xbc>
 8003e72:	9a08      	ldr	r2, [sp, #32]
 8003e74:	9009      	str	r0, [sp, #36]	; 0x24
 8003e76:	06d0      	lsls	r0, r2, #27
 8003e78:	9315      	str	r3, [sp, #84]	; 0x54
 8003e7a:	f53f af47 	bmi.w	8003d0c <_svfprintf_r+0x430>
 8003e7e:	9908      	ldr	r1, [sp, #32]
 8003e80:	0649      	lsls	r1, r1, #25
 8003e82:	f140 83ea 	bpl.w	800465a <_svfprintf_r+0xd7e>
 8003e86:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003e88:	8813      	ldrh	r3, [r2, #0]
 8003e8a:	2201      	movs	r2, #1
 8003e8c:	980e      	ldr	r0, [sp, #56]	; 0x38
 8003e8e:	1c19      	adds	r1, r3, #0
 8003e90:	bf18      	it	ne
 8003e92:	2101      	movne	r1, #1
 8003e94:	3004      	adds	r0, #4
 8003e96:	900e      	str	r0, [sp, #56]	; 0x38
 8003e98:	e72a      	b.n	8003cf0 <_svfprintf_r+0x414>
 8003e9a:	9009      	str	r0, [sp, #36]	; 0x24
 8003e9c:	9808      	ldr	r0, [sp, #32]
 8003e9e:	9315      	str	r3, [sp, #84]	; 0x54
 8003ea0:	06c3      	lsls	r3, r0, #27
 8003ea2:	f57f ae41 	bpl.w	8003b28 <_svfprintf_r+0x24c>
 8003ea6:	990e      	ldr	r1, [sp, #56]	; 0x38
 8003ea8:	680b      	ldr	r3, [r1, #0]
 8003eaa:	3104      	adds	r1, #4
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	910e      	str	r1, [sp, #56]	; 0x38
 8003eb0:	f6bf ae46 	bge.w	8003b40 <_svfprintf_r+0x264>
 8003eb4:	425b      	negs	r3, r3
 8003eb6:	222d      	movs	r2, #45	; 0x2d
 8003eb8:	1c19      	adds	r1, r3, #0
 8003eba:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
 8003ebe:	bf18      	it	ne
 8003ec0:	2101      	movne	r1, #1
 8003ec2:	2201      	movs	r2, #1
 8003ec4:	e640      	b.n	8003b48 <_svfprintf_r+0x26c>
 8003ec6:	9908      	ldr	r1, [sp, #32]
 8003ec8:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8003ecc:	9108      	str	r1, [sp, #32]
 8003ece:	e563      	b.n	8003998 <_svfprintf_r+0xbc>
 8003ed0:	9315      	str	r3, [sp, #84]	; 0x54
 8003ed2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003ed4:	990e      	ldr	r1, [sp, #56]	; 0x38
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	9009      	str	r0, [sp, #36]	; 0x24
 8003eda:	2200      	movs	r2, #0
 8003edc:	2001      	movs	r0, #1
 8003ede:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
 8003ee2:	3104      	adds	r1, #4
 8003ee4:	aa2f      	add	r2, sp, #188	; 0xbc
 8003ee6:	900a      	str	r0, [sp, #40]	; 0x28
 8003ee8:	910e      	str	r1, [sp, #56]	; 0x38
 8003eea:	f88d 30bc 	strb.w	r3, [sp, #188]	; 0xbc
 8003eee:	900d      	str	r0, [sp, #52]	; 0x34
 8003ef0:	9211      	str	r2, [sp, #68]	; 0x44
 8003ef2:	e7a2      	b.n	8003e3a <_svfprintf_r+0x55e>
 8003ef4:	490e      	ldr	r1, [pc, #56]	; (8003f30 <_svfprintf_r+0x654>)
 8003ef6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003ef8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003efa:	911c      	str	r1, [sp, #112]	; 0x70
 8003efc:	9908      	ldr	r1, [sp, #32]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	9009      	str	r0, [sp, #36]	; 0x24
 8003f02:	3204      	adds	r2, #4
 8003f04:	f041 0102 	orr.w	r1, r1, #2
 8003f08:	2078      	movs	r0, #120	; 0x78
 8003f0a:	920e      	str	r2, [sp, #56]	; 0x38
 8003f0c:	9108      	str	r1, [sp, #32]
 8003f0e:	2230      	movs	r2, #48	; 0x30
 8003f10:	1c19      	adds	r1, r3, #0
 8003f12:	f88d 210c 	strb.w	r2, [sp, #268]	; 0x10c
 8003f16:	bf18      	it	ne
 8003f18:	2101      	movne	r1, #1
 8003f1a:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
 8003f1e:	2202      	movs	r2, #2
 8003f20:	9015      	str	r0, [sp, #84]	; 0x54
 8003f22:	e6e5      	b.n	8003cf0 <_svfprintf_r+0x414>
 8003f24:	08008e04 	.word	0x08008e04
 8003f28:	08008e00 	.word	0x08008e00
 8003f2c:	08008e10 	.word	0x08008e10
 8003f30:	08008e24 	.word	0x08008e24
 8003f34:	08008b68 	.word	0x08008b68
 8003f38:	9315      	str	r3, [sp, #84]	; 0x54
 8003f3a:	9b08      	ldr	r3, [sp, #32]
 8003f3c:	49a4      	ldr	r1, [pc, #656]	; (80041d0 <_svfprintf_r+0x8f4>)
 8003f3e:	9009      	str	r0, [sp, #36]	; 0x24
 8003f40:	06da      	lsls	r2, r3, #27
 8003f42:	911c      	str	r1, [sp, #112]	; 0x70
 8003f44:	f57f aef3 	bpl.w	8003d2e <_svfprintf_r+0x452>
 8003f48:	980e      	ldr	r0, [sp, #56]	; 0x38
 8003f4a:	6803      	ldr	r3, [r0, #0]
 8003f4c:	3004      	adds	r0, #4
 8003f4e:	900e      	str	r0, [sp, #56]	; 0x38
 8003f50:	e6f5      	b.n	8003d3e <_svfprintf_r+0x462>
 8003f52:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8003f54:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
 8003f58:	b16b      	cbz	r3, 8003f76 <_svfprintf_r+0x69a>
 8003f5a:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8003f5c:	f20d 130f 	addw	r3, sp, #271	; 0x10f
 8003f60:	3401      	adds	r4, #1
 8003f62:	6033      	str	r3, [r6, #0]
 8003f64:	3501      	adds	r5, #1
 8003f66:	2301      	movs	r3, #1
 8003f68:	2c07      	cmp	r4, #7
 8003f6a:	6073      	str	r3, [r6, #4]
 8003f6c:	953b      	str	r5, [sp, #236]	; 0xec
 8003f6e:	943a      	str	r4, [sp, #232]	; 0xe8
 8003f70:	f300 81f5 	bgt.w	800435e <_svfprintf_r+0xa82>
 8003f74:	3608      	adds	r6, #8
 8003f76:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003f78:	b163      	cbz	r3, 8003f94 <_svfprintf_r+0x6b8>
 8003f7a:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8003f7c:	ab43      	add	r3, sp, #268	; 0x10c
 8003f7e:	3401      	adds	r4, #1
 8003f80:	6033      	str	r3, [r6, #0]
 8003f82:	3502      	adds	r5, #2
 8003f84:	2302      	movs	r3, #2
 8003f86:	2c07      	cmp	r4, #7
 8003f88:	6073      	str	r3, [r6, #4]
 8003f8a:	953b      	str	r5, [sp, #236]	; 0xec
 8003f8c:	943a      	str	r4, [sp, #232]	; 0xe8
 8003f8e:	f300 81db 	bgt.w	8004348 <_svfprintf_r+0xa6c>
 8003f92:	3608      	adds	r6, #8
 8003f94:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003f96:	2b80      	cmp	r3, #128	; 0x80
 8003f98:	f000 8122 	beq.w	80041e0 <_svfprintf_r+0x904>
 8003f9c:	9812      	ldr	r0, [sp, #72]	; 0x48
 8003f9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003fa0:	1ac7      	subs	r7, r0, r3
 8003fa2:	2f00      	cmp	r7, #0
 8003fa4:	dd32      	ble.n	800400c <_svfprintf_r+0x730>
 8003fa6:	2f10      	cmp	r7, #16
 8003fa8:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8003faa:	f8df 822c 	ldr.w	r8, [pc, #556]	; 80041d8 <_svfprintf_r+0x8fc>
 8003fae:	dd22      	ble.n	8003ff6 <_svfprintf_r+0x71a>
 8003fb0:	4623      	mov	r3, r4
 8003fb2:	f04f 0910 	mov.w	r9, #16
 8003fb6:	4644      	mov	r4, r8
 8003fb8:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 8003fbc:	e003      	b.n	8003fc6 <_svfprintf_r+0x6ea>
 8003fbe:	3f10      	subs	r7, #16
 8003fc0:	3608      	adds	r6, #8
 8003fc2:	2f10      	cmp	r7, #16
 8003fc4:	dd15      	ble.n	8003ff2 <_svfprintf_r+0x716>
 8003fc6:	3301      	adds	r3, #1
 8003fc8:	3510      	adds	r5, #16
 8003fca:	2b07      	cmp	r3, #7
 8003fcc:	e886 0210 	stmia.w	r6, {r4, r9}
 8003fd0:	953b      	str	r5, [sp, #236]	; 0xec
 8003fd2:	933a      	str	r3, [sp, #232]	; 0xe8
 8003fd4:	ddf3      	ble.n	8003fbe <_svfprintf_r+0x6e2>
 8003fd6:	4640      	mov	r0, r8
 8003fd8:	4651      	mov	r1, sl
 8003fda:	465a      	mov	r2, fp
 8003fdc:	f002 ffee 	bl	8006fbc <__ssprint_r>
 8003fe0:	2800      	cmp	r0, #0
 8003fe2:	f47f ad52 	bne.w	8003a8a <_svfprintf_r+0x1ae>
 8003fe6:	3f10      	subs	r7, #16
 8003fe8:	2f10      	cmp	r7, #16
 8003fea:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8003fec:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8003fee:	ae1f      	add	r6, sp, #124	; 0x7c
 8003ff0:	dce9      	bgt.n	8003fc6 <_svfprintf_r+0x6ea>
 8003ff2:	46a0      	mov	r8, r4
 8003ff4:	461c      	mov	r4, r3
 8003ff6:	3401      	adds	r4, #1
 8003ff8:	19ed      	adds	r5, r5, r7
 8003ffa:	2c07      	cmp	r4, #7
 8003ffc:	f8c6 8000 	str.w	r8, [r6]
 8004000:	6077      	str	r7, [r6, #4]
 8004002:	953b      	str	r5, [sp, #236]	; 0xec
 8004004:	943a      	str	r4, [sp, #232]	; 0xe8
 8004006:	f300 8194 	bgt.w	8004332 <_svfprintf_r+0xa56>
 800400a:	3608      	adds	r6, #8
 800400c:	9908      	ldr	r1, [sp, #32]
 800400e:	05ca      	lsls	r2, r1, #23
 8004010:	d472      	bmi.n	80040f8 <_svfprintf_r+0x81c>
 8004012:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8004014:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004016:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8004018:	6073      	str	r3, [r6, #4]
 800401a:	3401      	adds	r4, #1
 800401c:	18ed      	adds	r5, r5, r3
 800401e:	2c07      	cmp	r4, #7
 8004020:	6032      	str	r2, [r6, #0]
 8004022:	953b      	str	r5, [sp, #236]	; 0xec
 8004024:	943a      	str	r4, [sp, #232]	; 0xe8
 8004026:	dc5c      	bgt.n	80040e2 <_svfprintf_r+0x806>
 8004028:	3608      	adds	r6, #8
 800402a:	9908      	ldr	r1, [sp, #32]
 800402c:	074b      	lsls	r3, r1, #29
 800402e:	d53e      	bpl.n	80040ae <_svfprintf_r+0x7d2>
 8004030:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004032:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004034:	1ad7      	subs	r7, r2, r3
 8004036:	2f00      	cmp	r7, #0
 8004038:	dd39      	ble.n	80040ae <_svfprintf_r+0x7d2>
 800403a:	2f10      	cmp	r7, #16
 800403c:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 800403e:	f8df 819c 	ldr.w	r8, [pc, #412]	; 80041dc <_svfprintf_r+0x900>
 8004042:	dd22      	ble.n	800408a <_svfprintf_r+0x7ae>
 8004044:	4623      	mov	r3, r4
 8004046:	f04f 0910 	mov.w	r9, #16
 800404a:	4644      	mov	r4, r8
 800404c:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 8004050:	e003      	b.n	800405a <_svfprintf_r+0x77e>
 8004052:	3f10      	subs	r7, #16
 8004054:	3608      	adds	r6, #8
 8004056:	2f10      	cmp	r7, #16
 8004058:	dd15      	ble.n	8004086 <_svfprintf_r+0x7aa>
 800405a:	3301      	adds	r3, #1
 800405c:	3510      	adds	r5, #16
 800405e:	2b07      	cmp	r3, #7
 8004060:	e886 0210 	stmia.w	r6, {r4, r9}
 8004064:	953b      	str	r5, [sp, #236]	; 0xec
 8004066:	933a      	str	r3, [sp, #232]	; 0xe8
 8004068:	ddf3      	ble.n	8004052 <_svfprintf_r+0x776>
 800406a:	4640      	mov	r0, r8
 800406c:	4651      	mov	r1, sl
 800406e:	465a      	mov	r2, fp
 8004070:	f002 ffa4 	bl	8006fbc <__ssprint_r>
 8004074:	2800      	cmp	r0, #0
 8004076:	f47f ad08 	bne.w	8003a8a <_svfprintf_r+0x1ae>
 800407a:	3f10      	subs	r7, #16
 800407c:	2f10      	cmp	r7, #16
 800407e:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8004080:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8004082:	ae1f      	add	r6, sp, #124	; 0x7c
 8004084:	dce9      	bgt.n	800405a <_svfprintf_r+0x77e>
 8004086:	46a0      	mov	r8, r4
 8004088:	461c      	mov	r4, r3
 800408a:	3401      	adds	r4, #1
 800408c:	197d      	adds	r5, r7, r5
 800408e:	2c07      	cmp	r4, #7
 8004090:	f8c6 8000 	str.w	r8, [r6]
 8004094:	6077      	str	r7, [r6, #4]
 8004096:	953b      	str	r5, [sp, #236]	; 0xec
 8004098:	943a      	str	r4, [sp, #232]	; 0xe8
 800409a:	dd08      	ble.n	80040ae <_svfprintf_r+0x7d2>
 800409c:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800409e:	4651      	mov	r1, sl
 80040a0:	465a      	mov	r2, fp
 80040a2:	f002 ff8b 	bl	8006fbc <__ssprint_r>
 80040a6:	2800      	cmp	r0, #0
 80040a8:	f47f acef 	bne.w	8003a8a <_svfprintf_r+0x1ae>
 80040ac:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80040ae:	980c      	ldr	r0, [sp, #48]	; 0x30
 80040b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80040b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80040b4:	428a      	cmp	r2, r1
 80040b6:	bfac      	ite	ge
 80040b8:	1880      	addge	r0, r0, r2
 80040ba:	1840      	addlt	r0, r0, r1
 80040bc:	900c      	str	r0, [sp, #48]	; 0x30
 80040be:	2d00      	cmp	r5, #0
 80040c0:	f040 8129 	bne.w	8004316 <_svfprintf_r+0xa3a>
 80040c4:	2300      	movs	r3, #0
 80040c6:	933a      	str	r3, [sp, #232]	; 0xe8
 80040c8:	ae1f      	add	r6, sp, #124	; 0x7c
 80040ca:	e435      	b.n	8003938 <_svfprintf_r+0x5c>
 80040cc:	46a0      	mov	r8, r4
 80040ce:	461c      	mov	r4, r3
 80040d0:	3401      	adds	r4, #1
 80040d2:	19ed      	adds	r5, r5, r7
 80040d4:	2c07      	cmp	r4, #7
 80040d6:	f8c6 8000 	str.w	r8, [r6]
 80040da:	6077      	str	r7, [r6, #4]
 80040dc:	953b      	str	r5, [sp, #236]	; 0xec
 80040de:	943a      	str	r4, [sp, #232]	; 0xe8
 80040e0:	dda2      	ble.n	8004028 <_svfprintf_r+0x74c>
 80040e2:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80040e4:	4651      	mov	r1, sl
 80040e6:	465a      	mov	r2, fp
 80040e8:	f002 ff68 	bl	8006fbc <__ssprint_r>
 80040ec:	2800      	cmp	r0, #0
 80040ee:	f47f accc 	bne.w	8003a8a <_svfprintf_r+0x1ae>
 80040f2:	ae1f      	add	r6, sp, #124	; 0x7c
 80040f4:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80040f6:	e798      	b.n	800402a <_svfprintf_r+0x74e>
 80040f8:	9815      	ldr	r0, [sp, #84]	; 0x54
 80040fa:	2865      	cmp	r0, #101	; 0x65
 80040fc:	f340 80aa 	ble.w	8004254 <_svfprintf_r+0x978>
 8004100:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 8004104:	2200      	movs	r2, #0
 8004106:	2300      	movs	r3, #0
 8004108:	f004 fb16 	bl	8008738 <__aeabi_dcmpeq>
 800410c:	2800      	cmp	r0, #0
 800410e:	f000 8131 	beq.w	8004374 <_svfprintf_r+0xa98>
 8004112:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8004114:	4b2f      	ldr	r3, [pc, #188]	; (80041d4 <_svfprintf_r+0x8f8>)
 8004116:	3401      	adds	r4, #1
 8004118:	6033      	str	r3, [r6, #0]
 800411a:	3501      	adds	r5, #1
 800411c:	2301      	movs	r3, #1
 800411e:	2c07      	cmp	r4, #7
 8004120:	6073      	str	r3, [r6, #4]
 8004122:	953b      	str	r5, [sp, #236]	; 0xec
 8004124:	943a      	str	r4, [sp, #232]	; 0xe8
 8004126:	f300 82b8 	bgt.w	800469a <_svfprintf_r+0xdbe>
 800412a:	3608      	adds	r6, #8
 800412c:	9b40      	ldr	r3, [sp, #256]	; 0x100
 800412e:	9910      	ldr	r1, [sp, #64]	; 0x40
 8004130:	4299      	cmp	r1, r3
 8004132:	dc03      	bgt.n	800413c <_svfprintf_r+0x860>
 8004134:	9a08      	ldr	r2, [sp, #32]
 8004136:	07d3      	lsls	r3, r2, #31
 8004138:	f57f af77 	bpl.w	800402a <_svfprintf_r+0x74e>
 800413c:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 800413e:	981a      	ldr	r0, [sp, #104]	; 0x68
 8004140:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004142:	6070      	str	r0, [r6, #4]
 8004144:	3401      	adds	r4, #1
 8004146:	182d      	adds	r5, r5, r0
 8004148:	2c07      	cmp	r4, #7
 800414a:	6033      	str	r3, [r6, #0]
 800414c:	953b      	str	r5, [sp, #236]	; 0xec
 800414e:	943a      	str	r4, [sp, #232]	; 0xe8
 8004150:	f300 8300 	bgt.w	8004754 <_svfprintf_r+0xe78>
 8004154:	3608      	adds	r6, #8
 8004156:	9910      	ldr	r1, [sp, #64]	; 0x40
 8004158:	1e4f      	subs	r7, r1, #1
 800415a:	2f00      	cmp	r7, #0
 800415c:	f77f af65 	ble.w	800402a <_svfprintf_r+0x74e>
 8004160:	2f10      	cmp	r7, #16
 8004162:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8004164:	f8df 8070 	ldr.w	r8, [pc, #112]	; 80041d8 <_svfprintf_r+0x8fc>
 8004168:	ddb2      	ble.n	80040d0 <_svfprintf_r+0x7f4>
 800416a:	4623      	mov	r3, r4
 800416c:	f04f 0910 	mov.w	r9, #16
 8004170:	4644      	mov	r4, r8
 8004172:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 8004176:	e003      	b.n	8004180 <_svfprintf_r+0x8a4>
 8004178:	3608      	adds	r6, #8
 800417a:	3f10      	subs	r7, #16
 800417c:	2f10      	cmp	r7, #16
 800417e:	dda5      	ble.n	80040cc <_svfprintf_r+0x7f0>
 8004180:	3301      	adds	r3, #1
 8004182:	3510      	adds	r5, #16
 8004184:	2b07      	cmp	r3, #7
 8004186:	e886 0210 	stmia.w	r6, {r4, r9}
 800418a:	953b      	str	r5, [sp, #236]	; 0xec
 800418c:	933a      	str	r3, [sp, #232]	; 0xe8
 800418e:	ddf3      	ble.n	8004178 <_svfprintf_r+0x89c>
 8004190:	4640      	mov	r0, r8
 8004192:	4651      	mov	r1, sl
 8004194:	465a      	mov	r2, fp
 8004196:	f002 ff11 	bl	8006fbc <__ssprint_r>
 800419a:	2800      	cmp	r0, #0
 800419c:	f47f ac75 	bne.w	8003a8a <_svfprintf_r+0x1ae>
 80041a0:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80041a2:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 80041a4:	ae1f      	add	r6, sp, #124	; 0x7c
 80041a6:	e7e8      	b.n	800417a <_svfprintf_r+0x89e>
 80041a8:	2a00      	cmp	r2, #0
 80041aa:	f040 80be 	bne.w	800432a <_svfprintf_r+0xa4e>
 80041ae:	9808      	ldr	r0, [sp, #32]
 80041b0:	07c1      	lsls	r1, r0, #31
 80041b2:	bf5c      	itt	pl
 80041b4:	920d      	strpl	r2, [sp, #52]	; 0x34
 80041b6:	f8cd b044 	strpl.w	fp, [sp, #68]	; 0x44
 80041ba:	f57f acf3 	bpl.w	8003ba4 <_svfprintf_r+0x2c8>
 80041be:	991d      	ldr	r1, [sp, #116]	; 0x74
 80041c0:	2330      	movs	r3, #48	; 0x30
 80041c2:	f10d 02e3 	add.w	r2, sp, #227	; 0xe3
 80041c6:	f88d 30e3 	strb.w	r3, [sp, #227]	; 0xe3
 80041ca:	910d      	str	r1, [sp, #52]	; 0x34
 80041cc:	9211      	str	r2, [sp, #68]	; 0x44
 80041ce:	e4e9      	b.n	8003ba4 <_svfprintf_r+0x2c8>
 80041d0:	08008e24 	.word	0x08008e24
 80041d4:	08008e40 	.word	0x08008e40
 80041d8:	08008b78 	.word	0x08008b78
 80041dc:	08008b68 	.word	0x08008b68
 80041e0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80041e2:	990a      	ldr	r1, [sp, #40]	; 0x28
 80041e4:	1a47      	subs	r7, r0, r1
 80041e6:	2f00      	cmp	r7, #0
 80041e8:	f77f aed8 	ble.w	8003f9c <_svfprintf_r+0x6c0>
 80041ec:	2f10      	cmp	r7, #16
 80041ee:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 80041f0:	f8df 86d8 	ldr.w	r8, [pc, #1752]	; 80048cc <_svfprintf_r+0xff0>
 80041f4:	dd22      	ble.n	800423c <_svfprintf_r+0x960>
 80041f6:	4623      	mov	r3, r4
 80041f8:	f04f 0910 	mov.w	r9, #16
 80041fc:	4644      	mov	r4, r8
 80041fe:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 8004202:	e003      	b.n	800420c <_svfprintf_r+0x930>
 8004204:	3f10      	subs	r7, #16
 8004206:	3608      	adds	r6, #8
 8004208:	2f10      	cmp	r7, #16
 800420a:	dd15      	ble.n	8004238 <_svfprintf_r+0x95c>
 800420c:	3301      	adds	r3, #1
 800420e:	3510      	adds	r5, #16
 8004210:	2b07      	cmp	r3, #7
 8004212:	e886 0210 	stmia.w	r6, {r4, r9}
 8004216:	953b      	str	r5, [sp, #236]	; 0xec
 8004218:	933a      	str	r3, [sp, #232]	; 0xe8
 800421a:	ddf3      	ble.n	8004204 <_svfprintf_r+0x928>
 800421c:	4640      	mov	r0, r8
 800421e:	4651      	mov	r1, sl
 8004220:	465a      	mov	r2, fp
 8004222:	f002 fecb 	bl	8006fbc <__ssprint_r>
 8004226:	2800      	cmp	r0, #0
 8004228:	f47f ac2f 	bne.w	8003a8a <_svfprintf_r+0x1ae>
 800422c:	3f10      	subs	r7, #16
 800422e:	2f10      	cmp	r7, #16
 8004230:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8004232:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8004234:	ae1f      	add	r6, sp, #124	; 0x7c
 8004236:	dce9      	bgt.n	800420c <_svfprintf_r+0x930>
 8004238:	46a0      	mov	r8, r4
 800423a:	461c      	mov	r4, r3
 800423c:	3401      	adds	r4, #1
 800423e:	19ed      	adds	r5, r5, r7
 8004240:	2c07      	cmp	r4, #7
 8004242:	f8c6 8000 	str.w	r8, [r6]
 8004246:	6077      	str	r7, [r6, #4]
 8004248:	953b      	str	r5, [sp, #236]	; 0xec
 800424a:	943a      	str	r4, [sp, #232]	; 0xe8
 800424c:	f300 81df 	bgt.w	800460e <_svfprintf_r+0xd32>
 8004250:	3608      	adds	r6, #8
 8004252:	e6a3      	b.n	8003f9c <_svfprintf_r+0x6c0>
 8004254:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004256:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8004258:	2a01      	cmp	r2, #1
 800425a:	f340 81a5 	ble.w	80045a8 <_svfprintf_r+0xccc>
 800425e:	3401      	adds	r4, #1
 8004260:	9811      	ldr	r0, [sp, #68]	; 0x44
 8004262:	3501      	adds	r5, #1
 8004264:	2301      	movs	r3, #1
 8004266:	2c07      	cmp	r4, #7
 8004268:	6030      	str	r0, [r6, #0]
 800426a:	6073      	str	r3, [r6, #4]
 800426c:	953b      	str	r5, [sp, #236]	; 0xec
 800426e:	943a      	str	r4, [sp, #232]	; 0xe8
 8004270:	f300 81c1 	bgt.w	80045f6 <_svfprintf_r+0xd1a>
 8004274:	3608      	adds	r6, #8
 8004276:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004278:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800427a:	6071      	str	r1, [r6, #4]
 800427c:	3401      	adds	r4, #1
 800427e:	186d      	adds	r5, r5, r1
 8004280:	2c07      	cmp	r4, #7
 8004282:	6032      	str	r2, [r6, #0]
 8004284:	953b      	str	r5, [sp, #236]	; 0xec
 8004286:	943a      	str	r4, [sp, #232]	; 0xe8
 8004288:	f300 81a9 	bgt.w	80045de <_svfprintf_r+0xd02>
 800428c:	3608      	adds	r6, #8
 800428e:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 8004292:	2200      	movs	r2, #0
 8004294:	2300      	movs	r3, #0
 8004296:	f004 fa4f 	bl	8008738 <__aeabi_dcmpeq>
 800429a:	2800      	cmp	r0, #0
 800429c:	f040 80f6 	bne.w	800448c <_svfprintf_r+0xbb0>
 80042a0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80042a2:	9811      	ldr	r0, [sp, #68]	; 0x44
 80042a4:	1e5a      	subs	r2, r3, #1
 80042a6:	3401      	adds	r4, #1
 80042a8:	1c43      	adds	r3, r0, #1
 80042aa:	18ad      	adds	r5, r5, r2
 80042ac:	2c07      	cmp	r4, #7
 80042ae:	6033      	str	r3, [r6, #0]
 80042b0:	6072      	str	r2, [r6, #4]
 80042b2:	953b      	str	r5, [sp, #236]	; 0xec
 80042b4:	943a      	str	r4, [sp, #232]	; 0xe8
 80042b6:	dc22      	bgt.n	80042fe <_svfprintf_r+0xa22>
 80042b8:	3608      	adds	r6, #8
 80042ba:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80042bc:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80042be:	3401      	adds	r4, #1
 80042c0:	18ed      	adds	r5, r5, r3
 80042c2:	2c07      	cmp	r4, #7
 80042c4:	ab3c      	add	r3, sp, #240	; 0xf0
 80042c6:	6033      	str	r3, [r6, #0]
 80042c8:	6070      	str	r0, [r6, #4]
 80042ca:	953b      	str	r5, [sp, #236]	; 0xec
 80042cc:	943a      	str	r4, [sp, #232]	; 0xe8
 80042ce:	f77f aeab 	ble.w	8004028 <_svfprintf_r+0x74c>
 80042d2:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80042d4:	4651      	mov	r1, sl
 80042d6:	465a      	mov	r2, fp
 80042d8:	f002 fe70 	bl	8006fbc <__ssprint_r>
 80042dc:	2800      	cmp	r0, #0
 80042de:	f47f abd4 	bne.w	8003a8a <_svfprintf_r+0x1ae>
 80042e2:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80042e4:	ae1f      	add	r6, sp, #124	; 0x7c
 80042e6:	e6a0      	b.n	800402a <_svfprintf_r+0x74e>
 80042e8:	46a0      	mov	r8, r4
 80042ea:	461c      	mov	r4, r3
 80042ec:	3401      	adds	r4, #1
 80042ee:	19ed      	adds	r5, r5, r7
 80042f0:	2c07      	cmp	r4, #7
 80042f2:	f8c6 8000 	str.w	r8, [r6]
 80042f6:	6077      	str	r7, [r6, #4]
 80042f8:	953b      	str	r5, [sp, #236]	; 0xec
 80042fa:	943a      	str	r4, [sp, #232]	; 0xe8
 80042fc:	dddc      	ble.n	80042b8 <_svfprintf_r+0x9dc>
 80042fe:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8004300:	4651      	mov	r1, sl
 8004302:	465a      	mov	r2, fp
 8004304:	f002 fe5a 	bl	8006fbc <__ssprint_r>
 8004308:	2800      	cmp	r0, #0
 800430a:	f47f abbe 	bne.w	8003a8a <_svfprintf_r+0x1ae>
 800430e:	ae1f      	add	r6, sp, #124	; 0x7c
 8004310:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8004312:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8004314:	e7d1      	b.n	80042ba <_svfprintf_r+0x9de>
 8004316:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8004318:	4651      	mov	r1, sl
 800431a:	465a      	mov	r2, fp
 800431c:	f002 fe4e 	bl	8006fbc <__ssprint_r>
 8004320:	2800      	cmp	r0, #0
 8004322:	f43f aecf 	beq.w	80040c4 <_svfprintf_r+0x7e8>
 8004326:	f7ff bbb0 	b.w	8003a8a <_svfprintf_r+0x1ae>
 800432a:	910d      	str	r1, [sp, #52]	; 0x34
 800432c:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 8004330:	e438      	b.n	8003ba4 <_svfprintf_r+0x2c8>
 8004332:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8004334:	4651      	mov	r1, sl
 8004336:	465a      	mov	r2, fp
 8004338:	f002 fe40 	bl	8006fbc <__ssprint_r>
 800433c:	2800      	cmp	r0, #0
 800433e:	f47f aba4 	bne.w	8003a8a <_svfprintf_r+0x1ae>
 8004342:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8004344:	ae1f      	add	r6, sp, #124	; 0x7c
 8004346:	e661      	b.n	800400c <_svfprintf_r+0x730>
 8004348:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800434a:	4651      	mov	r1, sl
 800434c:	465a      	mov	r2, fp
 800434e:	f002 fe35 	bl	8006fbc <__ssprint_r>
 8004352:	2800      	cmp	r0, #0
 8004354:	f47f ab99 	bne.w	8003a8a <_svfprintf_r+0x1ae>
 8004358:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 800435a:	ae1f      	add	r6, sp, #124	; 0x7c
 800435c:	e61a      	b.n	8003f94 <_svfprintf_r+0x6b8>
 800435e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8004360:	4651      	mov	r1, sl
 8004362:	465a      	mov	r2, fp
 8004364:	f002 fe2a 	bl	8006fbc <__ssprint_r>
 8004368:	2800      	cmp	r0, #0
 800436a:	f47f ab8e 	bne.w	8003a8a <_svfprintf_r+0x1ae>
 800436e:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8004370:	ae1f      	add	r6, sp, #124	; 0x7c
 8004372:	e600      	b.n	8003f76 <_svfprintf_r+0x69a>
 8004374:	9f40      	ldr	r7, [sp, #256]	; 0x100
 8004376:	2f00      	cmp	r7, #0
 8004378:	f340 819a 	ble.w	80046b0 <_svfprintf_r+0xdd4>
 800437c:	9f10      	ldr	r7, [sp, #64]	; 0x40
 800437e:	9816      	ldr	r0, [sp, #88]	; 0x58
 8004380:	9911      	ldr	r1, [sp, #68]	; 0x44
 8004382:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004384:	4287      	cmp	r7, r0
 8004386:	bfa8      	it	ge
 8004388:	4607      	movge	r7, r0
 800438a:	1889      	adds	r1, r1, r2
 800438c:	2f00      	cmp	r7, #0
 800438e:	910d      	str	r1, [sp, #52]	; 0x34
 8004390:	dd0b      	ble.n	80043aa <_svfprintf_r+0xace>
 8004392:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8004394:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8004396:	6077      	str	r7, [r6, #4]
 8004398:	3401      	adds	r4, #1
 800439a:	19ed      	adds	r5, r5, r7
 800439c:	2c07      	cmp	r4, #7
 800439e:	6032      	str	r2, [r6, #0]
 80043a0:	953b      	str	r5, [sp, #236]	; 0xec
 80043a2:	943a      	str	r4, [sp, #232]	; 0xe8
 80043a4:	f300 8304 	bgt.w	80049b0 <_svfprintf_r+0x10d4>
 80043a8:	3608      	adds	r6, #8
 80043aa:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80043ac:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
 80043b0:	1bdf      	subs	r7, r3, r7
 80043b2:	2f00      	cmp	r7, #0
 80043b4:	f340 80a0 	ble.w	80044f8 <_svfprintf_r+0xc1c>
 80043b8:	2f10      	cmp	r7, #16
 80043ba:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 80043bc:	f8df 850c 	ldr.w	r8, [pc, #1292]	; 80048cc <_svfprintf_r+0xff0>
 80043c0:	f340 815f 	ble.w	8004682 <_svfprintf_r+0xda6>
 80043c4:	4623      	mov	r3, r4
 80043c6:	f04f 0910 	mov.w	r9, #16
 80043ca:	4644      	mov	r4, r8
 80043cc:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 80043d0:	e004      	b.n	80043dc <_svfprintf_r+0xb00>
 80043d2:	3608      	adds	r6, #8
 80043d4:	3f10      	subs	r7, #16
 80043d6:	2f10      	cmp	r7, #16
 80043d8:	f340 8151 	ble.w	800467e <_svfprintf_r+0xda2>
 80043dc:	3301      	adds	r3, #1
 80043de:	3510      	adds	r5, #16
 80043e0:	2b07      	cmp	r3, #7
 80043e2:	e886 0210 	stmia.w	r6, {r4, r9}
 80043e6:	953b      	str	r5, [sp, #236]	; 0xec
 80043e8:	933a      	str	r3, [sp, #232]	; 0xe8
 80043ea:	ddf2      	ble.n	80043d2 <_svfprintf_r+0xaf6>
 80043ec:	4640      	mov	r0, r8
 80043ee:	4651      	mov	r1, sl
 80043f0:	465a      	mov	r2, fp
 80043f2:	f002 fde3 	bl	8006fbc <__ssprint_r>
 80043f6:	2800      	cmp	r0, #0
 80043f8:	f47f ab47 	bne.w	8003a8a <_svfprintf_r+0x1ae>
 80043fc:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80043fe:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8004400:	ae1f      	add	r6, sp, #124	; 0x7c
 8004402:	e7e7      	b.n	80043d4 <_svfprintf_r+0xaf8>
 8004404:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8004406:	f10d 01e3 	add.w	r1, sp, #227	; 0xe3
 800440a:	f003 000f 	and.w	r0, r3, #15
 800440e:	460a      	mov	r2, r1
 8004410:	5c28      	ldrb	r0, [r5, r0]
 8004412:	3901      	subs	r1, #1
 8004414:	091b      	lsrs	r3, r3, #4
 8004416:	7010      	strb	r0, [r2, #0]
 8004418:	d1f7      	bne.n	800440a <_svfprintf_r+0xb2e>
 800441a:	ebc2 030b 	rsb	r3, r2, fp
 800441e:	9211      	str	r2, [sp, #68]	; 0x44
 8004420:	930d      	str	r3, [sp, #52]	; 0x34
 8004422:	f7ff bbbf 	b.w	8003ba4 <_svfprintf_r+0x2c8>
 8004426:	2b09      	cmp	r3, #9
 8004428:	bf82      	ittt	hi
 800442a:	f64c 45cd 	movwhi	r5, #52429	; 0xcccd
 800442e:	f10d 01e3 	addhi.w	r1, sp, #227	; 0xe3
 8004432:	f6cc 45cc 	movthi	r5, #52428	; 0xcccc
 8004436:	d809      	bhi.n	800444c <_svfprintf_r+0xb70>
 8004438:	981d      	ldr	r0, [sp, #116]	; 0x74
 800443a:	3330      	adds	r3, #48	; 0x30
 800443c:	f10d 01e3 	add.w	r1, sp, #227	; 0xe3
 8004440:	f88d 30e3 	strb.w	r3, [sp, #227]	; 0xe3
 8004444:	900d      	str	r0, [sp, #52]	; 0x34
 8004446:	9111      	str	r1, [sp, #68]	; 0x44
 8004448:	f7ff bbac 	b.w	8003ba4 <_svfprintf_r+0x2c8>
 800444c:	fba5 0203 	umull	r0, r2, r5, r3
 8004450:	08d2      	lsrs	r2, r2, #3
 8004452:	eb02 0782 	add.w	r7, r2, r2, lsl #2
 8004456:	4608      	mov	r0, r1
 8004458:	eba3 0347 	sub.w	r3, r3, r7, lsl #1
 800445c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8004460:	7001      	strb	r1, [r0, #0]
 8004462:	4613      	mov	r3, r2
 8004464:	1e41      	subs	r1, r0, #1
 8004466:	2a00      	cmp	r2, #0
 8004468:	d1f0      	bne.n	800444c <_svfprintf_r+0xb70>
 800446a:	ebc0 030b 	rsb	r3, r0, fp
 800446e:	9011      	str	r0, [sp, #68]	; 0x44
 8004470:	930d      	str	r3, [sp, #52]	; 0x34
 8004472:	f7ff bb97 	b.w	8003ba4 <_svfprintf_r+0x2c8>
 8004476:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8004478:	4651      	mov	r1, sl
 800447a:	465a      	mov	r2, fp
 800447c:	f002 fd9e 	bl	8006fbc <__ssprint_r>
 8004480:	2800      	cmp	r0, #0
 8004482:	f47f ab02 	bne.w	8003a8a <_svfprintf_r+0x1ae>
 8004486:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8004488:	ae1f      	add	r6, sp, #124	; 0x7c
 800448a:	e563      	b.n	8003f54 <_svfprintf_r+0x678>
 800448c:	9910      	ldr	r1, [sp, #64]	; 0x40
 800448e:	1e4f      	subs	r7, r1, #1
 8004490:	2f00      	cmp	r7, #0
 8004492:	f77f af12 	ble.w	80042ba <_svfprintf_r+0x9de>
 8004496:	2f10      	cmp	r7, #16
 8004498:	f8df 8430 	ldr.w	r8, [pc, #1072]	; 80048cc <_svfprintf_r+0xff0>
 800449c:	f77f af26 	ble.w	80042ec <_svfprintf_r+0xa10>
 80044a0:	4623      	mov	r3, r4
 80044a2:	f04f 0910 	mov.w	r9, #16
 80044a6:	4644      	mov	r4, r8
 80044a8:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 80044ac:	e004      	b.n	80044b8 <_svfprintf_r+0xbdc>
 80044ae:	3608      	adds	r6, #8
 80044b0:	3f10      	subs	r7, #16
 80044b2:	2f10      	cmp	r7, #16
 80044b4:	f77f af18 	ble.w	80042e8 <_svfprintf_r+0xa0c>
 80044b8:	3301      	adds	r3, #1
 80044ba:	3510      	adds	r5, #16
 80044bc:	2b07      	cmp	r3, #7
 80044be:	e886 0210 	stmia.w	r6, {r4, r9}
 80044c2:	953b      	str	r5, [sp, #236]	; 0xec
 80044c4:	933a      	str	r3, [sp, #232]	; 0xe8
 80044c6:	ddf2      	ble.n	80044ae <_svfprintf_r+0xbd2>
 80044c8:	4640      	mov	r0, r8
 80044ca:	4651      	mov	r1, sl
 80044cc:	465a      	mov	r2, fp
 80044ce:	f002 fd75 	bl	8006fbc <__ssprint_r>
 80044d2:	2800      	cmp	r0, #0
 80044d4:	f47f aad9 	bne.w	8003a8a <_svfprintf_r+0x1ae>
 80044d8:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80044da:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 80044dc:	ae1f      	add	r6, sp, #124	; 0x7c
 80044de:	e7e7      	b.n	80044b0 <_svfprintf_r+0xbd4>
 80044e0:	2202      	movs	r2, #2
 80044e2:	e405      	b.n	8003cf0 <_svfprintf_r+0x414>
 80044e4:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80044e6:	4651      	mov	r1, sl
 80044e8:	465a      	mov	r2, fp
 80044ea:	f002 fd67 	bl	8006fbc <__ssprint_r>
 80044ee:	2800      	cmp	r0, #0
 80044f0:	f47f aacb 	bne.w	8003a8a <_svfprintf_r+0x1ae>
 80044f4:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80044f6:	ae1f      	add	r6, sp, #124	; 0x7c
 80044f8:	9b40      	ldr	r3, [sp, #256]	; 0x100
 80044fa:	9810      	ldr	r0, [sp, #64]	; 0x40
 80044fc:	4298      	cmp	r0, r3
 80044fe:	dc45      	bgt.n	800458c <_svfprintf_r+0xcb0>
 8004500:	9908      	ldr	r1, [sp, #32]
 8004502:	07c9      	lsls	r1, r1, #31
 8004504:	d442      	bmi.n	800458c <_svfprintf_r+0xcb0>
 8004506:	9911      	ldr	r1, [sp, #68]	; 0x44
 8004508:	9816      	ldr	r0, [sp, #88]	; 0x58
 800450a:	180a      	adds	r2, r1, r0
 800450c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800450e:	9810      	ldr	r0, [sp, #64]	; 0x40
 8004510:	1a8f      	subs	r7, r1, r2
 8004512:	1ac3      	subs	r3, r0, r3
 8004514:	42bb      	cmp	r3, r7
 8004516:	bfb8      	it	lt
 8004518:	461f      	movlt	r7, r3
 800451a:	2f00      	cmp	r7, #0
 800451c:	dd0a      	ble.n	8004534 <_svfprintf_r+0xc58>
 800451e:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8004520:	6032      	str	r2, [r6, #0]
 8004522:	3401      	adds	r4, #1
 8004524:	19ed      	adds	r5, r5, r7
 8004526:	2c07      	cmp	r4, #7
 8004528:	6077      	str	r7, [r6, #4]
 800452a:	953b      	str	r5, [sp, #236]	; 0xec
 800452c:	943a      	str	r4, [sp, #232]	; 0xe8
 800452e:	f300 8256 	bgt.w	80049de <_svfprintf_r+0x1102>
 8004532:	3608      	adds	r6, #8
 8004534:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
 8004538:	1bdf      	subs	r7, r3, r7
 800453a:	2f00      	cmp	r7, #0
 800453c:	f77f ad75 	ble.w	800402a <_svfprintf_r+0x74e>
 8004540:	2f10      	cmp	r7, #16
 8004542:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8004544:	f8df 8384 	ldr.w	r8, [pc, #900]	; 80048cc <_svfprintf_r+0xff0>
 8004548:	f77f adc2 	ble.w	80040d0 <_svfprintf_r+0x7f4>
 800454c:	4623      	mov	r3, r4
 800454e:	f04f 0910 	mov.w	r9, #16
 8004552:	4644      	mov	r4, r8
 8004554:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 8004558:	e004      	b.n	8004564 <_svfprintf_r+0xc88>
 800455a:	3608      	adds	r6, #8
 800455c:	3f10      	subs	r7, #16
 800455e:	2f10      	cmp	r7, #16
 8004560:	f77f adb4 	ble.w	80040cc <_svfprintf_r+0x7f0>
 8004564:	3301      	adds	r3, #1
 8004566:	3510      	adds	r5, #16
 8004568:	2b07      	cmp	r3, #7
 800456a:	e886 0210 	stmia.w	r6, {r4, r9}
 800456e:	953b      	str	r5, [sp, #236]	; 0xec
 8004570:	933a      	str	r3, [sp, #232]	; 0xe8
 8004572:	ddf2      	ble.n	800455a <_svfprintf_r+0xc7e>
 8004574:	4640      	mov	r0, r8
 8004576:	4651      	mov	r1, sl
 8004578:	465a      	mov	r2, fp
 800457a:	f002 fd1f 	bl	8006fbc <__ssprint_r>
 800457e:	2800      	cmp	r0, #0
 8004580:	f47f aa83 	bne.w	8003a8a <_svfprintf_r+0x1ae>
 8004584:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8004586:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8004588:	ae1f      	add	r6, sp, #124	; 0x7c
 800458a:	e7e7      	b.n	800455c <_svfprintf_r+0xc80>
 800458c:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 800458e:	981a      	ldr	r0, [sp, #104]	; 0x68
 8004590:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8004592:	6070      	str	r0, [r6, #4]
 8004594:	3401      	adds	r4, #1
 8004596:	182d      	adds	r5, r5, r0
 8004598:	2c07      	cmp	r4, #7
 800459a:	6032      	str	r2, [r6, #0]
 800459c:	953b      	str	r5, [sp, #236]	; 0xec
 800459e:	943a      	str	r4, [sp, #232]	; 0xe8
 80045a0:	f300 8211 	bgt.w	80049c6 <_svfprintf_r+0x10ea>
 80045a4:	3608      	adds	r6, #8
 80045a6:	e7ae      	b.n	8004506 <_svfprintf_r+0xc2a>
 80045a8:	9b08      	ldr	r3, [sp, #32]
 80045aa:	07da      	lsls	r2, r3, #31
 80045ac:	f53f ae57 	bmi.w	800425e <_svfprintf_r+0x982>
 80045b0:	3401      	adds	r4, #1
 80045b2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80045b4:	3501      	adds	r5, #1
 80045b6:	2301      	movs	r3, #1
 80045b8:	2c07      	cmp	r4, #7
 80045ba:	6032      	str	r2, [r6, #0]
 80045bc:	6073      	str	r3, [r6, #4]
 80045be:	953b      	str	r5, [sp, #236]	; 0xec
 80045c0:	943a      	str	r4, [sp, #232]	; 0xe8
 80045c2:	f77f ae79 	ble.w	80042b8 <_svfprintf_r+0x9dc>
 80045c6:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80045c8:	4651      	mov	r1, sl
 80045ca:	465a      	mov	r2, fp
 80045cc:	f002 fcf6 	bl	8006fbc <__ssprint_r>
 80045d0:	2800      	cmp	r0, #0
 80045d2:	f47f aa5a 	bne.w	8003a8a <_svfprintf_r+0x1ae>
 80045d6:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80045d8:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 80045da:	ae1f      	add	r6, sp, #124	; 0x7c
 80045dc:	e66d      	b.n	80042ba <_svfprintf_r+0x9de>
 80045de:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80045e0:	4651      	mov	r1, sl
 80045e2:	465a      	mov	r2, fp
 80045e4:	f002 fcea 	bl	8006fbc <__ssprint_r>
 80045e8:	2800      	cmp	r0, #0
 80045ea:	f47f aa4e 	bne.w	8003a8a <_svfprintf_r+0x1ae>
 80045ee:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80045f0:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 80045f2:	ae1f      	add	r6, sp, #124	; 0x7c
 80045f4:	e64b      	b.n	800428e <_svfprintf_r+0x9b2>
 80045f6:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80045f8:	4651      	mov	r1, sl
 80045fa:	465a      	mov	r2, fp
 80045fc:	f002 fcde 	bl	8006fbc <__ssprint_r>
 8004600:	2800      	cmp	r0, #0
 8004602:	f47f aa42 	bne.w	8003a8a <_svfprintf_r+0x1ae>
 8004606:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8004608:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 800460a:	ae1f      	add	r6, sp, #124	; 0x7c
 800460c:	e633      	b.n	8004276 <_svfprintf_r+0x99a>
 800460e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8004610:	4651      	mov	r1, sl
 8004612:	465a      	mov	r2, fp
 8004614:	f002 fcd2 	bl	8006fbc <__ssprint_r>
 8004618:	2800      	cmp	r0, #0
 800461a:	f47f aa36 	bne.w	8003a8a <_svfprintf_r+0x1ae>
 800461e:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8004620:	ae1f      	add	r6, sp, #124	; 0x7c
 8004622:	e4bb      	b.n	8003f9c <_svfprintf_r+0x6c0>
 8004624:	f002 fb62 	bl	8006cec <__fpclassifyd>
 8004628:	2800      	cmp	r0, #0
 800462a:	f040 809e 	bne.w	800476a <_svfprintf_r+0xe8e>
 800462e:	2203      	movs	r2, #3
 8004630:	9012      	str	r0, [sp, #72]	; 0x48
 8004632:	4ba3      	ldr	r3, [pc, #652]	; (80048c0 <_svfprintf_r+0xfe4>)
 8004634:	920a      	str	r2, [sp, #40]	; 0x28
 8004636:	9815      	ldr	r0, [sp, #84]	; 0x54
 8004638:	4aa2      	ldr	r2, [pc, #648]	; (80048c4 <_svfprintf_r+0xfe8>)
 800463a:	f89d 110f 	ldrb.w	r1, [sp, #271]	; 0x10f
 800463e:	2847      	cmp	r0, #71	; 0x47
 8004640:	bfd8      	it	le
 8004642:	461a      	movle	r2, r3
 8004644:	9211      	str	r2, [sp, #68]	; 0x44
 8004646:	2303      	movs	r3, #3
 8004648:	9a08      	ldr	r2, [sp, #32]
 800464a:	930d      	str	r3, [sp, #52]	; 0x34
 800464c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800464e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004652:	9208      	str	r2, [sp, #32]
 8004654:	9316      	str	r3, [sp, #88]	; 0x58
 8004656:	f7ff baaf 	b.w	8003bb8 <_svfprintf_r+0x2dc>
 800465a:	990e      	ldr	r1, [sp, #56]	; 0x38
 800465c:	2201      	movs	r2, #1
 800465e:	680b      	ldr	r3, [r1, #0]
 8004660:	e414      	b.n	8003e8c <_svfprintf_r+0x5b0>
 8004662:	9b08      	ldr	r3, [sp, #32]
 8004664:	065f      	lsls	r7, r3, #25
 8004666:	d56d      	bpl.n	8004744 <_svfprintf_r+0xe68>
 8004668:	980e      	ldr	r0, [sp, #56]	; 0x38
 800466a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800466c:	6803      	ldr	r3, [r0, #0]
 800466e:	3004      	adds	r0, #4
 8004670:	900e      	str	r0, [sp, #56]	; 0x38
 8004672:	8019      	strh	r1, [r3, #0]
 8004674:	f7ff b960 	b.w	8003938 <_svfprintf_r+0x5c>
 8004678:	990e      	ldr	r1, [sp, #56]	; 0x38
 800467a:	680b      	ldr	r3, [r1, #0]
 800467c:	e406      	b.n	8003e8c <_svfprintf_r+0x5b0>
 800467e:	46a0      	mov	r8, r4
 8004680:	461c      	mov	r4, r3
 8004682:	3401      	adds	r4, #1
 8004684:	19ed      	adds	r5, r5, r7
 8004686:	2c07      	cmp	r4, #7
 8004688:	f8c6 8000 	str.w	r8, [r6]
 800468c:	6077      	str	r7, [r6, #4]
 800468e:	953b      	str	r5, [sp, #236]	; 0xec
 8004690:	943a      	str	r4, [sp, #232]	; 0xe8
 8004692:	f73f af27 	bgt.w	80044e4 <_svfprintf_r+0xc08>
 8004696:	3608      	adds	r6, #8
 8004698:	e72e      	b.n	80044f8 <_svfprintf_r+0xc1c>
 800469a:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800469c:	4651      	mov	r1, sl
 800469e:	465a      	mov	r2, fp
 80046a0:	f002 fc8c 	bl	8006fbc <__ssprint_r>
 80046a4:	2800      	cmp	r0, #0
 80046a6:	f47f a9f0 	bne.w	8003a8a <_svfprintf_r+0x1ae>
 80046aa:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80046ac:	ae1f      	add	r6, sp, #124	; 0x7c
 80046ae:	e53d      	b.n	800412c <_svfprintf_r+0x850>
 80046b0:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 80046b2:	4b85      	ldr	r3, [pc, #532]	; (80048c8 <_svfprintf_r+0xfec>)
 80046b4:	3401      	adds	r4, #1
 80046b6:	6033      	str	r3, [r6, #0]
 80046b8:	3501      	adds	r5, #1
 80046ba:	2301      	movs	r3, #1
 80046bc:	2c07      	cmp	r4, #7
 80046be:	6073      	str	r3, [r6, #4]
 80046c0:	953b      	str	r5, [sp, #236]	; 0xec
 80046c2:	943a      	str	r4, [sp, #232]	; 0xe8
 80046c4:	f300 8139 	bgt.w	800493a <_svfprintf_r+0x105e>
 80046c8:	3608      	adds	r6, #8
 80046ca:	b92f      	cbnz	r7, 80046d8 <_svfprintf_r+0xdfc>
 80046cc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80046ce:	b91a      	cbnz	r2, 80046d8 <_svfprintf_r+0xdfc>
 80046d0:	9b08      	ldr	r3, [sp, #32]
 80046d2:	07d8      	lsls	r0, r3, #31
 80046d4:	f57f aca9 	bpl.w	800402a <_svfprintf_r+0x74e>
 80046d8:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 80046da:	991a      	ldr	r1, [sp, #104]	; 0x68
 80046dc:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80046de:	6071      	str	r1, [r6, #4]
 80046e0:	3401      	adds	r4, #1
 80046e2:	186d      	adds	r5, r5, r1
 80046e4:	2c07      	cmp	r4, #7
 80046e6:	6030      	str	r0, [r6, #0]
 80046e8:	953b      	str	r5, [sp, #236]	; 0xec
 80046ea:	943a      	str	r4, [sp, #232]	; 0xe8
 80046ec:	f300 81d2 	bgt.w	8004a94 <_svfprintf_r+0x11b8>
 80046f0:	3608      	adds	r6, #8
 80046f2:	427f      	negs	r7, r7
 80046f4:	2f00      	cmp	r7, #0
 80046f6:	f340 8141 	ble.w	800497c <_svfprintf_r+0x10a0>
 80046fa:	2f10      	cmp	r7, #16
 80046fc:	f8df 81cc 	ldr.w	r8, [pc, #460]	; 80048cc <_svfprintf_r+0xff0>
 8004700:	f340 8183 	ble.w	8004a0a <_svfprintf_r+0x112e>
 8004704:	4623      	mov	r3, r4
 8004706:	f04f 0910 	mov.w	r9, #16
 800470a:	4644      	mov	r4, r8
 800470c:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 8004710:	e004      	b.n	800471c <_svfprintf_r+0xe40>
 8004712:	3608      	adds	r6, #8
 8004714:	3f10      	subs	r7, #16
 8004716:	2f10      	cmp	r7, #16
 8004718:	f340 8175 	ble.w	8004a06 <_svfprintf_r+0x112a>
 800471c:	3301      	adds	r3, #1
 800471e:	3510      	adds	r5, #16
 8004720:	2b07      	cmp	r3, #7
 8004722:	e886 0210 	stmia.w	r6, {r4, r9}
 8004726:	953b      	str	r5, [sp, #236]	; 0xec
 8004728:	933a      	str	r3, [sp, #232]	; 0xe8
 800472a:	ddf2      	ble.n	8004712 <_svfprintf_r+0xe36>
 800472c:	4640      	mov	r0, r8
 800472e:	4651      	mov	r1, sl
 8004730:	465a      	mov	r2, fp
 8004732:	f002 fc43 	bl	8006fbc <__ssprint_r>
 8004736:	2800      	cmp	r0, #0
 8004738:	f47f a9a7 	bne.w	8003a8a <_svfprintf_r+0x1ae>
 800473c:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 800473e:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8004740:	ae1f      	add	r6, sp, #124	; 0x7c
 8004742:	e7e7      	b.n	8004714 <_svfprintf_r+0xe38>
 8004744:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004746:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004748:	6813      	ldr	r3, [r2, #0]
 800474a:	3204      	adds	r2, #4
 800474c:	920e      	str	r2, [sp, #56]	; 0x38
 800474e:	6018      	str	r0, [r3, #0]
 8004750:	f7ff b8f2 	b.w	8003938 <_svfprintf_r+0x5c>
 8004754:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8004756:	4651      	mov	r1, sl
 8004758:	465a      	mov	r2, fp
 800475a:	f002 fc2f 	bl	8006fbc <__ssprint_r>
 800475e:	2800      	cmp	r0, #0
 8004760:	f47f a993 	bne.w	8003a8a <_svfprintf_r+0x1ae>
 8004764:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8004766:	ae1f      	add	r6, sp, #124	; 0x7c
 8004768:	e4f5      	b.n	8004156 <_svfprintf_r+0x87a>
 800476a:	1c60      	adds	r0, r4, #1
 800476c:	f000 80f1 	beq.w	8004952 <_svfprintf_r+0x1076>
 8004770:	9915      	ldr	r1, [sp, #84]	; 0x54
 8004772:	2967      	cmp	r1, #103	; 0x67
 8004774:	bf18      	it	ne
 8004776:	2947      	cmpne	r1, #71	; 0x47
 8004778:	bf14      	ite	ne
 800477a:	2300      	movne	r3, #0
 800477c:	2301      	moveq	r3, #1
 800477e:	bf18      	it	ne
 8004780:	930a      	strne	r3, [sp, #40]	; 0x28
 8004782:	d104      	bne.n	800478e <_svfprintf_r+0xeb2>
 8004784:	2c00      	cmp	r4, #0
 8004786:	f000 81ad 	beq.w	8004ae4 <_svfprintf_r+0x1208>
 800478a:	2201      	movs	r2, #1
 800478c:	920a      	str	r2, [sp, #40]	; 0x28
 800478e:	9808      	ldr	r0, [sp, #32]
 8004790:	2d00      	cmp	r5, #0
 8004792:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 8004796:	9008      	str	r0, [sp, #32]
 8004798:	f2c0 8189 	blt.w	8004aae <_svfprintf_r+0x11d2>
 800479c:	2200      	movs	r2, #0
 800479e:	9212      	str	r2, [sp, #72]	; 0x48
 80047a0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80047a2:	9815      	ldr	r0, [sp, #84]	; 0x54
 80047a4:	f1a3 0166 	sub.w	r1, r3, #102	; 0x66
 80047a8:	424b      	negs	r3, r1
 80047aa:	eb43 0301 	adc.w	r3, r3, r1
 80047ae:	469c      	mov	ip, r3
 80047b0:	2846      	cmp	r0, #70	; 0x46
 80047b2:	bf08      	it	eq
 80047b4:	f04c 0c01 	orreq.w	ip, ip, #1
 80047b8:	930d      	str	r3, [sp, #52]	; 0x34
 80047ba:	46a1      	mov	r9, r4
 80047bc:	2103      	movs	r1, #3
 80047be:	f1bc 0f00 	cmp.w	ip, #0
 80047c2:	d107      	bne.n	80047d4 <_svfprintf_r+0xef8>
 80047c4:	2865      	cmp	r0, #101	; 0x65
 80047c6:	bf18      	it	ne
 80047c8:	2845      	cmpne	r0, #69	; 0x45
 80047ca:	bf0c      	ite	eq
 80047cc:	f104 0901 	addeq.w	r9, r4, #1
 80047d0:	46a1      	movne	r9, r4
 80047d2:	2102      	movs	r1, #2
 80047d4:	e88d 0202 	stmia.w	sp, {r1, r9}
 80047d8:	a940      	add	r1, sp, #256	; 0x100
 80047da:	9102      	str	r1, [sp, #8]
 80047dc:	a941      	add	r1, sp, #260	; 0x104
 80047de:	9103      	str	r1, [sp, #12]
 80047e0:	4642      	mov	r2, r8
 80047e2:	a942      	add	r1, sp, #264	; 0x108
 80047e4:	462b      	mov	r3, r5
 80047e6:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80047e8:	9104      	str	r1, [sp, #16]
 80047ea:	f8cd c018 	str.w	ip, [sp, #24]
 80047ee:	f000 fa6b 	bl	8004cc8 <_dtoa_r>
 80047f2:	9915      	ldr	r1, [sp, #84]	; 0x54
 80047f4:	9011      	str	r0, [sp, #68]	; 0x44
 80047f6:	2947      	cmp	r1, #71	; 0x47
 80047f8:	bf18      	it	ne
 80047fa:	2967      	cmpne	r1, #103	; 0x67
 80047fc:	f8dd c018 	ldr.w	ip, [sp, #24]
 8004800:	d104      	bne.n	800480c <_svfprintf_r+0xf30>
 8004802:	9a08      	ldr	r2, [sp, #32]
 8004804:	07d2      	lsls	r2, r2, #31
 8004806:	bf58      	it	pl
 8004808:	9f42      	ldrpl	r7, [sp, #264]	; 0x108
 800480a:	d515      	bpl.n	8004838 <_svfprintf_r+0xf5c>
 800480c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800480e:	eb03 0709 	add.w	r7, r3, r9
 8004812:	f1bc 0f00 	cmp.w	ip, #0
 8004816:	d005      	beq.n	8004824 <_svfprintf_r+0xf48>
 8004818:	781b      	ldrb	r3, [r3, #0]
 800481a:	2b30      	cmp	r3, #48	; 0x30
 800481c:	f000 8165 	beq.w	8004aea <_svfprintf_r+0x120e>
 8004820:	9b40      	ldr	r3, [sp, #256]	; 0x100
 8004822:	18ff      	adds	r7, r7, r3
 8004824:	4640      	mov	r0, r8
 8004826:	4629      	mov	r1, r5
 8004828:	2200      	movs	r2, #0
 800482a:	2300      	movs	r3, #0
 800482c:	f003 ff84 	bl	8008738 <__aeabi_dcmpeq>
 8004830:	2800      	cmp	r0, #0
 8004832:	f000 8117 	beq.w	8004a64 <_svfprintf_r+0x1188>
 8004836:	9742      	str	r7, [sp, #264]	; 0x108
 8004838:	9811      	ldr	r0, [sp, #68]	; 0x44
 800483a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800483c:	1a3f      	subs	r7, r7, r0
 800483e:	9710      	str	r7, [sp, #64]	; 0x40
 8004840:	2900      	cmp	r1, #0
 8004842:	f000 80f9 	beq.w	8004a38 <_svfprintf_r+0x115c>
 8004846:	9940      	ldr	r1, [sp, #256]	; 0x100
 8004848:	1ccb      	adds	r3, r1, #3
 800484a:	db02      	blt.n	8004852 <_svfprintf_r+0xf76>
 800484c:	428c      	cmp	r4, r1
 800484e:	f280 80fa 	bge.w	8004a46 <_svfprintf_r+0x116a>
 8004852:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004854:	3a02      	subs	r2, #2
 8004856:	9215      	str	r2, [sp, #84]	; 0x54
 8004858:	3901      	subs	r1, #1
 800485a:	9815      	ldr	r0, [sp, #84]	; 0x54
 800485c:	9140      	str	r1, [sp, #256]	; 0x100
 800485e:	2900      	cmp	r1, #0
 8004860:	f88d 00f0 	strb.w	r0, [sp, #240]	; 0xf0
 8004864:	f2c0 815d 	blt.w	8004b22 <_svfprintf_r+0x1246>
 8004868:	232b      	movs	r3, #43	; 0x2b
 800486a:	f88d 30f1 	strb.w	r3, [sp, #241]	; 0xf1
 800486e:	2909      	cmp	r1, #9
 8004870:	f340 8122 	ble.w	8004ab8 <_svfprintf_r+0x11dc>
 8004874:	f10d 07ff 	add.w	r7, sp, #255	; 0xff
 8004878:	f246 6467 	movw	r4, #26215	; 0x6667
 800487c:	4638      	mov	r0, r7
 800487e:	f2c6 6466 	movt	r4, #26214	; 0x6666
 8004882:	fb84 3201 	smull	r3, r2, r4, r1
 8004886:	17cb      	asrs	r3, r1, #31
 8004888:	ebc3 03a2 	rsb	r3, r3, r2, asr #2
 800488c:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8004890:	eba1 0242 	sub.w	r2, r1, r2, lsl #1
 8004894:	3230      	adds	r2, #48	; 0x30
 8004896:	2b09      	cmp	r3, #9
 8004898:	4605      	mov	r5, r0
 800489a:	4619      	mov	r1, r3
 800489c:	f800 2d01 	strb.w	r2, [r0, #-1]!
 80048a0:	dcef      	bgt.n	8004882 <_svfprintf_r+0xfa6>
 80048a2:	3130      	adds	r1, #48	; 0x30
 80048a4:	1eaa      	subs	r2, r5, #2
 80048a6:	b2c9      	uxtb	r1, r1
 80048a8:	42ba      	cmp	r2, r7
 80048aa:	f805 1c02 	strb.w	r1, [r5, #-2]
 80048ae:	bf28      	it	cs
 80048b0:	f10d 01f2 	addcs.w	r1, sp, #242	; 0xf2
 80048b4:	d213      	bcs.n	80048de <_svfprintf_r+0x1002>
 80048b6:	f10d 03f2 	add.w	r3, sp, #242	; 0xf2
 80048ba:	f10d 00fe 	add.w	r0, sp, #254	; 0xfe
 80048be:	e009      	b.n	80048d4 <_svfprintf_r+0xff8>
 80048c0:	08008e08 	.word	0x08008e08
 80048c4:	08008e0c 	.word	0x08008e0c
 80048c8:	08008e40 	.word	0x08008e40
 80048cc:	08008b78 	.word	0x08008b78
 80048d0:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 80048d4:	f803 1b01 	strb.w	r1, [r3], #1
 80048d8:	4282      	cmp	r2, r0
 80048da:	4619      	mov	r1, r3
 80048dc:	d1f8      	bne.n	80048d0 <_svfprintf_r+0xff4>
 80048de:	9810      	ldr	r0, [sp, #64]	; 0x40
 80048e0:	ab3c      	add	r3, sp, #240	; 0xf0
 80048e2:	1acb      	subs	r3, r1, r3
 80048e4:	931b      	str	r3, [sp, #108]	; 0x6c
 80048e6:	2801      	cmp	r0, #1
 80048e8:	4403      	add	r3, r0
 80048ea:	930d      	str	r3, [sp, #52]	; 0x34
 80048ec:	f340 8125 	ble.w	8004b3a <_svfprintf_r+0x125e>
 80048f0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80048f2:	3301      	adds	r3, #1
 80048f4:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
 80048f8:	2100      	movs	r1, #0
 80048fa:	930d      	str	r3, [sp, #52]	; 0x34
 80048fc:	900a      	str	r0, [sp, #40]	; 0x28
 80048fe:	9116      	str	r1, [sp, #88]	; 0x58
 8004900:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004902:	f89d 110f 	ldrb.w	r1, [sp, #271]	; 0x10f
 8004906:	2b00      	cmp	r3, #0
 8004908:	f43f a956 	beq.w	8003bb8 <_svfprintf_r+0x2dc>
 800490c:	232d      	movs	r3, #45	; 0x2d
 800490e:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
 8004912:	2300      	movs	r3, #0
 8004914:	9312      	str	r3, [sp, #72]	; 0x48
 8004916:	f7ff b950 	b.w	8003bba <_svfprintf_r+0x2de>
 800491a:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800491c:	2140      	movs	r1, #64	; 0x40
 800491e:	f001 fa57 	bl	8005dd0 <_malloc_r>
 8004922:	f8ca 0000 	str.w	r0, [sl]
 8004926:	f8ca 0010 	str.w	r0, [sl, #16]
 800492a:	2800      	cmp	r0, #0
 800492c:	f000 812b 	beq.w	8004b86 <_svfprintf_r+0x12aa>
 8004930:	2340      	movs	r3, #64	; 0x40
 8004932:	f8ca 3014 	str.w	r3, [sl, #20]
 8004936:	f7fe bfec 	b.w	8003912 <_svfprintf_r+0x36>
 800493a:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800493c:	4651      	mov	r1, sl
 800493e:	465a      	mov	r2, fp
 8004940:	f002 fb3c 	bl	8006fbc <__ssprint_r>
 8004944:	2800      	cmp	r0, #0
 8004946:	f47f a8a0 	bne.w	8003a8a <_svfprintf_r+0x1ae>
 800494a:	9f40      	ldr	r7, [sp, #256]	; 0x100
 800494c:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 800494e:	ae1f      	add	r6, sp, #124	; 0x7c
 8004950:	e6bb      	b.n	80046ca <_svfprintf_r+0xdee>
 8004952:	9815      	ldr	r0, [sp, #84]	; 0x54
 8004954:	2847      	cmp	r0, #71	; 0x47
 8004956:	bf18      	it	ne
 8004958:	2867      	cmpne	r0, #103	; 0x67
 800495a:	bf14      	ite	ne
 800495c:	2000      	movne	r0, #0
 800495e:	2001      	moveq	r0, #1
 8004960:	900a      	str	r0, [sp, #40]	; 0x28
 8004962:	2406      	movs	r4, #6
 8004964:	e713      	b.n	800478e <_svfprintf_r+0xeb2>
 8004966:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8004968:	4651      	mov	r1, sl
 800496a:	465a      	mov	r2, fp
 800496c:	f002 fb26 	bl	8006fbc <__ssprint_r>
 8004970:	2800      	cmp	r0, #0
 8004972:	f47f a88a 	bne.w	8003a8a <_svfprintf_r+0x1ae>
 8004976:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8004978:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 800497a:	ae1f      	add	r6, sp, #124	; 0x7c
 800497c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800497e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004980:	6072      	str	r2, [r6, #4]
 8004982:	3401      	adds	r4, #1
 8004984:	18ad      	adds	r5, r5, r2
 8004986:	2c07      	cmp	r4, #7
 8004988:	6033      	str	r3, [r6, #0]
 800498a:	953b      	str	r5, [sp, #236]	; 0xec
 800498c:	943a      	str	r4, [sp, #232]	; 0xe8
 800498e:	f77f ab4b 	ble.w	8004028 <_svfprintf_r+0x74c>
 8004992:	f7ff bba6 	b.w	80040e2 <_svfprintf_r+0x806>
 8004996:	f002 fae1 	bl	8006f5c <strlen>
 800499a:	900d      	str	r0, [sp, #52]	; 0x34
 800499c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80049a0:	9512      	str	r5, [sp, #72]	; 0x48
 80049a2:	900a      	str	r0, [sp, #40]	; 0x28
 80049a4:	f89d 110f 	ldrb.w	r1, [sp, #271]	; 0x10f
 80049a8:	970e      	str	r7, [sp, #56]	; 0x38
 80049aa:	9516      	str	r5, [sp, #88]	; 0x58
 80049ac:	f7ff b904 	b.w	8003bb8 <_svfprintf_r+0x2dc>
 80049b0:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80049b2:	4651      	mov	r1, sl
 80049b4:	465a      	mov	r2, fp
 80049b6:	f002 fb01 	bl	8006fbc <__ssprint_r>
 80049ba:	2800      	cmp	r0, #0
 80049bc:	f47f a865 	bne.w	8003a8a <_svfprintf_r+0x1ae>
 80049c0:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80049c2:	ae1f      	add	r6, sp, #124	; 0x7c
 80049c4:	e4f1      	b.n	80043aa <_svfprintf_r+0xace>
 80049c6:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80049c8:	4651      	mov	r1, sl
 80049ca:	465a      	mov	r2, fp
 80049cc:	f002 faf6 	bl	8006fbc <__ssprint_r>
 80049d0:	2800      	cmp	r0, #0
 80049d2:	f47f a85a 	bne.w	8003a8a <_svfprintf_r+0x1ae>
 80049d6:	9b40      	ldr	r3, [sp, #256]	; 0x100
 80049d8:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80049da:	ae1f      	add	r6, sp, #124	; 0x7c
 80049dc:	e593      	b.n	8004506 <_svfprintf_r+0xc2a>
 80049de:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80049e0:	4651      	mov	r1, sl
 80049e2:	465a      	mov	r2, fp
 80049e4:	f002 faea 	bl	8006fbc <__ssprint_r>
 80049e8:	2800      	cmp	r0, #0
 80049ea:	f47f a84e 	bne.w	8003a8a <_svfprintf_r+0x1ae>
 80049ee:	9b40      	ldr	r3, [sp, #256]	; 0x100
 80049f0:	9910      	ldr	r1, [sp, #64]	; 0x40
 80049f2:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80049f4:	1acb      	subs	r3, r1, r3
 80049f6:	ae1f      	add	r6, sp, #124	; 0x7c
 80049f8:	e59c      	b.n	8004534 <_svfprintf_r+0xc58>
 80049fa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80049fc:	ebc3 030b 	rsb	r3, r3, fp
 8004a00:	930d      	str	r3, [sp, #52]	; 0x34
 8004a02:	f7ff b8cf 	b.w	8003ba4 <_svfprintf_r+0x2c8>
 8004a06:	46a0      	mov	r8, r4
 8004a08:	461c      	mov	r4, r3
 8004a0a:	3401      	adds	r4, #1
 8004a0c:	19ed      	adds	r5, r5, r7
 8004a0e:	2c07      	cmp	r4, #7
 8004a10:	f8c6 8000 	str.w	r8, [r6]
 8004a14:	6077      	str	r7, [r6, #4]
 8004a16:	953b      	str	r5, [sp, #236]	; 0xec
 8004a18:	943a      	str	r4, [sp, #232]	; 0xe8
 8004a1a:	dca4      	bgt.n	8004966 <_svfprintf_r+0x108a>
 8004a1c:	3608      	adds	r6, #8
 8004a1e:	e7ad      	b.n	800497c <_svfprintf_r+0x10a0>
 8004a20:	2c06      	cmp	r4, #6
 8004a22:	bf28      	it	cs
 8004a24:	2406      	movcs	r4, #6
 8004a26:	495f      	ldr	r1, [pc, #380]	; (8004ba4 <_svfprintf_r+0x12c8>)
 8004a28:	940d      	str	r4, [sp, #52]	; 0x34
 8004a2a:	ea24 70e4 	bic.w	r0, r4, r4, asr #31
 8004a2e:	900a      	str	r0, [sp, #40]	; 0x28
 8004a30:	970e      	str	r7, [sp, #56]	; 0x38
 8004a32:	9111      	str	r1, [sp, #68]	; 0x44
 8004a34:	f7ff ba01 	b.w	8003e3a <_svfprintf_r+0x55e>
 8004a38:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004a3a:	2b65      	cmp	r3, #101	; 0x65
 8004a3c:	dd6f      	ble.n	8004b1e <_svfprintf_r+0x1242>
 8004a3e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004a40:	9940      	ldr	r1, [sp, #256]	; 0x100
 8004a42:	2a00      	cmp	r2, #0
 8004a44:	d15e      	bne.n	8004b04 <_svfprintf_r+0x1228>
 8004a46:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004a48:	428a      	cmp	r2, r1
 8004a4a:	dc3d      	bgt.n	8004ac8 <_svfprintf_r+0x11ec>
 8004a4c:	9b08      	ldr	r3, [sp, #32]
 8004a4e:	07da      	lsls	r2, r3, #31
 8004a50:	d56c      	bpl.n	8004b2c <_svfprintf_r+0x1250>
 8004a52:	1c4b      	adds	r3, r1, #1
 8004a54:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
 8004a58:	2267      	movs	r2, #103	; 0x67
 8004a5a:	930d      	str	r3, [sp, #52]	; 0x34
 8004a5c:	900a      	str	r0, [sp, #40]	; 0x28
 8004a5e:	9215      	str	r2, [sp, #84]	; 0x54
 8004a60:	9116      	str	r1, [sp, #88]	; 0x58
 8004a62:	e74d      	b.n	8004900 <_svfprintf_r+0x1024>
 8004a64:	9b42      	ldr	r3, [sp, #264]	; 0x108
 8004a66:	429f      	cmp	r7, r3
 8004a68:	bf98      	it	ls
 8004a6a:	461f      	movls	r7, r3
 8004a6c:	f67f aee4 	bls.w	8004838 <_svfprintf_r+0xf5c>
 8004a70:	2230      	movs	r2, #48	; 0x30
 8004a72:	f803 2b01 	strb.w	r2, [r3], #1
 8004a76:	42bb      	cmp	r3, r7
 8004a78:	9342      	str	r3, [sp, #264]	; 0x108
 8004a7a:	d1fa      	bne.n	8004a72 <_svfprintf_r+0x1196>
 8004a7c:	e6dc      	b.n	8004838 <_svfprintf_r+0xf5c>
 8004a7e:	ea24 72e4 	bic.w	r2, r4, r4, asr #31
 8004a82:	9012      	str	r0, [sp, #72]	; 0x48
 8004a84:	920a      	str	r2, [sp, #40]	; 0x28
 8004a86:	f89d 110f 	ldrb.w	r1, [sp, #271]	; 0x10f
 8004a8a:	970e      	str	r7, [sp, #56]	; 0x38
 8004a8c:	940d      	str	r4, [sp, #52]	; 0x34
 8004a8e:	9016      	str	r0, [sp, #88]	; 0x58
 8004a90:	f7ff b892 	b.w	8003bb8 <_svfprintf_r+0x2dc>
 8004a94:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8004a96:	4651      	mov	r1, sl
 8004a98:	465a      	mov	r2, fp
 8004a9a:	f002 fa8f 	bl	8006fbc <__ssprint_r>
 8004a9e:	2800      	cmp	r0, #0
 8004aa0:	f47e aff3 	bne.w	8003a8a <_svfprintf_r+0x1ae>
 8004aa4:	9f40      	ldr	r7, [sp, #256]	; 0x100
 8004aa6:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8004aa8:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8004aaa:	ae1f      	add	r6, sp, #124	; 0x7c
 8004aac:	e621      	b.n	80046f2 <_svfprintf_r+0xe16>
 8004aae:	212d      	movs	r1, #45	; 0x2d
 8004ab0:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 8004ab4:	9112      	str	r1, [sp, #72]	; 0x48
 8004ab6:	e673      	b.n	80047a0 <_svfprintf_r+0xec4>
 8004ab8:	3130      	adds	r1, #48	; 0x30
 8004aba:	2330      	movs	r3, #48	; 0x30
 8004abc:	f88d 10f3 	strb.w	r1, [sp, #243]	; 0xf3
 8004ac0:	f88d 30f2 	strb.w	r3, [sp, #242]	; 0xf2
 8004ac4:	a93d      	add	r1, sp, #244	; 0xf4
 8004ac6:	e70a      	b.n	80048de <_svfprintf_r+0x1002>
 8004ac8:	2900      	cmp	r1, #0
 8004aca:	9810      	ldr	r0, [sp, #64]	; 0x40
 8004acc:	bfd4      	ite	le
 8004ace:	f1c1 0302 	rsble	r3, r1, #2
 8004ad2:	2301      	movgt	r3, #1
 8004ad4:	181b      	adds	r3, r3, r0
 8004ad6:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 8004ada:	930d      	str	r3, [sp, #52]	; 0x34
 8004adc:	2367      	movs	r3, #103	; 0x67
 8004ade:	920a      	str	r2, [sp, #40]	; 0x28
 8004ae0:	9315      	str	r3, [sp, #84]	; 0x54
 8004ae2:	e7bd      	b.n	8004a60 <_svfprintf_r+0x1184>
 8004ae4:	2401      	movs	r4, #1
 8004ae6:	940a      	str	r4, [sp, #40]	; 0x28
 8004ae8:	e651      	b.n	800478e <_svfprintf_r+0xeb2>
 8004aea:	4640      	mov	r0, r8
 8004aec:	4629      	mov	r1, r5
 8004aee:	2200      	movs	r2, #0
 8004af0:	2300      	movs	r3, #0
 8004af2:	f003 fe21 	bl	8008738 <__aeabi_dcmpeq>
 8004af6:	2800      	cmp	r0, #0
 8004af8:	f47f ae92 	bne.w	8004820 <_svfprintf_r+0xf44>
 8004afc:	f1c9 0301 	rsb	r3, r9, #1
 8004b00:	9340      	str	r3, [sp, #256]	; 0x100
 8004b02:	e68e      	b.n	8004822 <_svfprintf_r+0xf46>
 8004b04:	2900      	cmp	r1, #0
 8004b06:	dd38      	ble.n	8004b7a <_svfprintf_r+0x129e>
 8004b08:	bb74      	cbnz	r4, 8004b68 <_svfprintf_r+0x128c>
 8004b0a:	9b08      	ldr	r3, [sp, #32]
 8004b0c:	07dd      	lsls	r5, r3, #31
 8004b0e:	d42b      	bmi.n	8004b68 <_svfprintf_r+0x128c>
 8004b10:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 8004b14:	2266      	movs	r2, #102	; 0x66
 8004b16:	900a      	str	r0, [sp, #40]	; 0x28
 8004b18:	910d      	str	r1, [sp, #52]	; 0x34
 8004b1a:	9215      	str	r2, [sp, #84]	; 0x54
 8004b1c:	e7a0      	b.n	8004a60 <_svfprintf_r+0x1184>
 8004b1e:	9940      	ldr	r1, [sp, #256]	; 0x100
 8004b20:	e69a      	b.n	8004858 <_svfprintf_r+0xf7c>
 8004b22:	232d      	movs	r3, #45	; 0x2d
 8004b24:	4249      	negs	r1, r1
 8004b26:	f88d 30f1 	strb.w	r3, [sp, #241]	; 0xf1
 8004b2a:	e6a0      	b.n	800486e <_svfprintf_r+0xf92>
 8004b2c:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 8004b30:	2267      	movs	r2, #103	; 0x67
 8004b32:	900a      	str	r0, [sp, #40]	; 0x28
 8004b34:	910d      	str	r1, [sp, #52]	; 0x34
 8004b36:	9215      	str	r2, [sp, #84]	; 0x54
 8004b38:	e792      	b.n	8004a60 <_svfprintf_r+0x1184>
 8004b3a:	9908      	ldr	r1, [sp, #32]
 8004b3c:	f011 0301 	ands.w	r3, r1, #1
 8004b40:	f47f aed6 	bne.w	80048f0 <_svfprintf_r+0x1014>
 8004b44:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004b46:	9316      	str	r3, [sp, #88]	; 0x58
 8004b48:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 8004b4c:	920a      	str	r2, [sp, #40]	; 0x28
 8004b4e:	e6d7      	b.n	8004900 <_svfprintf_r+0x1024>
 8004b50:	990e      	ldr	r1, [sp, #56]	; 0x38
 8004b52:	680c      	ldr	r4, [r1, #0]
 8004b54:	1d0b      	adds	r3, r1, #4
 8004b56:	2c00      	cmp	r4, #0
 8004b58:	bfbc      	itt	lt
 8004b5a:	930e      	strlt	r3, [sp, #56]	; 0x38
 8004b5c:	f04f 34ff 	movlt.w	r4, #4294967295	; 0xffffffff
 8004b60:	f6bf a985 	bge.w	8003e6e <_svfprintf_r+0x592>
 8004b64:	f7fe bf18 	b.w	8003998 <_svfprintf_r+0xbc>
 8004b68:	3401      	adds	r4, #1
 8004b6a:	190c      	adds	r4, r1, r4
 8004b6c:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
 8004b70:	2066      	movs	r0, #102	; 0x66
 8004b72:	940d      	str	r4, [sp, #52]	; 0x34
 8004b74:	930a      	str	r3, [sp, #40]	; 0x28
 8004b76:	9015      	str	r0, [sp, #84]	; 0x54
 8004b78:	e772      	b.n	8004a60 <_svfprintf_r+0x1184>
 8004b7a:	b914      	cbnz	r4, 8004b82 <_svfprintf_r+0x12a6>
 8004b7c:	9a08      	ldr	r2, [sp, #32]
 8004b7e:	07d0      	lsls	r0, r2, #31
 8004b80:	d509      	bpl.n	8004b96 <_svfprintf_r+0x12ba>
 8004b82:	3402      	adds	r4, #2
 8004b84:	e7f2      	b.n	8004b6c <_svfprintf_r+0x1290>
 8004b86:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004b88:	230c      	movs	r3, #12
 8004b8a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004b8e:	600b      	str	r3, [r1, #0]
 8004b90:	920c      	str	r2, [sp, #48]	; 0x30
 8004b92:	f7fe bf83 	b.w	8003a9c <_svfprintf_r+0x1c0>
 8004b96:	2001      	movs	r0, #1
 8004b98:	2266      	movs	r2, #102	; 0x66
 8004b9a:	900a      	str	r0, [sp, #40]	; 0x28
 8004b9c:	9215      	str	r2, [sp, #84]	; 0x54
 8004b9e:	900d      	str	r0, [sp, #52]	; 0x34
 8004ba0:	e75e      	b.n	8004a60 <_svfprintf_r+0x1184>
 8004ba2:	bf00      	nop
 8004ba4:	08008e38 	.word	0x08008e38

08004ba8 <quorem>:
 8004ba8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bac:	6903      	ldr	r3, [r0, #16]
 8004bae:	690d      	ldr	r5, [r1, #16]
 8004bb0:	429d      	cmp	r5, r3
 8004bb2:	4681      	mov	r9, r0
 8004bb4:	f300 8084 	bgt.w	8004cc0 <quorem+0x118>
 8004bb8:	1ceb      	adds	r3, r5, #3
 8004bba:	009b      	lsls	r3, r3, #2
 8004bbc:	18cf      	adds	r7, r1, r3
 8004bbe:	18c3      	adds	r3, r0, r3
 8004bc0:	687e      	ldr	r6, [r7, #4]
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	3601      	adds	r6, #1
 8004bc6:	fbb3 f6f6 	udiv	r6, r3, r6
 8004bca:	f101 0414 	add.w	r4, r1, #20
 8004bce:	3d01      	subs	r5, #1
 8004bd0:	3704      	adds	r7, #4
 8004bd2:	f100 0814 	add.w	r8, r0, #20
 8004bd6:	2e00      	cmp	r6, #0
 8004bd8:	d03c      	beq.n	8004c54 <quorem+0xac>
 8004bda:	f04f 0e00 	mov.w	lr, #0
 8004bde:	4642      	mov	r2, r8
 8004be0:	4623      	mov	r3, r4
 8004be2:	46f4      	mov	ip, lr
 8004be4:	f853 bb04 	ldr.w	fp, [r3], #4
 8004be8:	6810      	ldr	r0, [r2, #0]
 8004bea:	fa1f fa8b 	uxth.w	sl, fp
 8004bee:	ea4f 4b1b 	mov.w	fp, fp, lsr #16
 8004bf2:	fb06 ea0a 	mla	sl, r6, sl, lr
 8004bf6:	fb06 fe0b 	mul.w	lr, r6, fp
 8004bfa:	eb0e 4e1a 	add.w	lr, lr, sl, lsr #16
 8004bfe:	fa1c fc80 	uxtah	ip, ip, r0
 8004c02:	fa1f fb8e 	uxth.w	fp, lr
 8004c06:	fa1f fa8a 	uxth.w	sl, sl
 8004c0a:	ebca 0c0c 	rsb	ip, sl, ip
 8004c0e:	ebcb 4010 	rsb	r0, fp, r0, lsr #16
 8004c12:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8004c16:	fa1f fc8c 	uxth.w	ip, ip
 8004c1a:	ea4c 4c00 	orr.w	ip, ip, r0, lsl #16
 8004c1e:	429f      	cmp	r7, r3
 8004c20:	f842 cb04 	str.w	ip, [r2], #4
 8004c24:	ea4f 4e1e 	mov.w	lr, lr, lsr #16
 8004c28:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004c2c:	d2da      	bcs.n	8004be4 <quorem+0x3c>
 8004c2e:	1d2a      	adds	r2, r5, #4
 8004c30:	eb09 0382 	add.w	r3, r9, r2, lsl #2
 8004c34:	6858      	ldr	r0, [r3, #4]
 8004c36:	b968      	cbnz	r0, 8004c54 <quorem+0xac>
 8004c38:	4598      	cmp	r8, r3
 8004c3a:	d209      	bcs.n	8004c50 <quorem+0xa8>
 8004c3c:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 8004c40:	b112      	cbz	r2, 8004c48 <quorem+0xa0>
 8004c42:	e005      	b.n	8004c50 <quorem+0xa8>
 8004c44:	681a      	ldr	r2, [r3, #0]
 8004c46:	b91a      	cbnz	r2, 8004c50 <quorem+0xa8>
 8004c48:	3b04      	subs	r3, #4
 8004c4a:	3d01      	subs	r5, #1
 8004c4c:	4598      	cmp	r8, r3
 8004c4e:	d3f9      	bcc.n	8004c44 <quorem+0x9c>
 8004c50:	f8c9 5010 	str.w	r5, [r9, #16]
 8004c54:	4648      	mov	r0, r9
 8004c56:	f001 fe4f 	bl	80068f8 <__mcmp>
 8004c5a:	2800      	cmp	r0, #0
 8004c5c:	db2d      	blt.n	8004cba <quorem+0x112>
 8004c5e:	3601      	adds	r6, #1
 8004c60:	4643      	mov	r3, r8
 8004c62:	f04f 0c00 	mov.w	ip, #0
 8004c66:	f854 2b04 	ldr.w	r2, [r4], #4
 8004c6a:	6818      	ldr	r0, [r3, #0]
 8004c6c:	b291      	uxth	r1, r2
 8004c6e:	fa1f fa80 	uxth.w	sl, r0
 8004c72:	0c12      	lsrs	r2, r2, #16
 8004c74:	ebc1 010a 	rsb	r1, r1, sl
 8004c78:	4461      	add	r1, ip
 8004c7a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
 8004c7e:	eb02 4221 	add.w	r2, r2, r1, asr #16
 8004c82:	b289      	uxth	r1, r1
 8004c84:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8004c88:	42a7      	cmp	r7, r4
 8004c8a:	f843 1b04 	str.w	r1, [r3], #4
 8004c8e:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004c92:	d2e8      	bcs.n	8004c66 <quorem+0xbe>
 8004c94:	1d2a      	adds	r2, r5, #4
 8004c96:	eb09 0382 	add.w	r3, r9, r2, lsl #2
 8004c9a:	6859      	ldr	r1, [r3, #4]
 8004c9c:	b969      	cbnz	r1, 8004cba <quorem+0x112>
 8004c9e:	4598      	cmp	r8, r3
 8004ca0:	d209      	bcs.n	8004cb6 <quorem+0x10e>
 8004ca2:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 8004ca6:	b112      	cbz	r2, 8004cae <quorem+0x106>
 8004ca8:	e005      	b.n	8004cb6 <quorem+0x10e>
 8004caa:	681a      	ldr	r2, [r3, #0]
 8004cac:	b91a      	cbnz	r2, 8004cb6 <quorem+0x10e>
 8004cae:	3b04      	subs	r3, #4
 8004cb0:	3d01      	subs	r5, #1
 8004cb2:	4598      	cmp	r8, r3
 8004cb4:	d3f9      	bcc.n	8004caa <quorem+0x102>
 8004cb6:	f8c9 5010 	str.w	r5, [r9, #16]
 8004cba:	4630      	mov	r0, r6
 8004cbc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cc0:	2000      	movs	r0, #0
 8004cc2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cc6:	bf00      	nop

08004cc8 <_dtoa_r>:
 8004cc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ccc:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8004cce:	b09d      	sub	sp, #116	; 0x74
 8004cd0:	4607      	mov	r7, r0
 8004cd2:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 8004cd4:	4692      	mov	sl, r2
 8004cd6:	469b      	mov	fp, r3
 8004cd8:	b141      	cbz	r1, 8004cec <_dtoa_r+0x24>
 8004cda:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004cdc:	2201      	movs	r2, #1
 8004cde:	409a      	lsls	r2, r3
 8004ce0:	604b      	str	r3, [r1, #4]
 8004ce2:	608a      	str	r2, [r1, #8]
 8004ce4:	f001 fbd4 	bl	8006490 <_Bfree>
 8004ce8:	2300      	movs	r3, #0
 8004cea:	643b      	str	r3, [r7, #64]	; 0x40
 8004cec:	f1bb 0500 	subs.w	r5, fp, #0
 8004cf0:	f2c0 80df 	blt.w	8004eb2 <_dtoa_r+0x1ea>
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	6023      	str	r3, [r4, #0]
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	461a      	mov	r2, r3
 8004cfc:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 8004d00:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 8004d04:	402b      	ands	r3, r5
 8004d06:	4293      	cmp	r3, r2
 8004d08:	f000 80be 	beq.w	8004e88 <_dtoa_r+0x1c0>
 8004d0c:	4650      	mov	r0, sl
 8004d0e:	4659      	mov	r1, fp
 8004d10:	2200      	movs	r2, #0
 8004d12:	2300      	movs	r3, #0
 8004d14:	46d0      	mov	r8, sl
 8004d16:	46d9      	mov	r9, fp
 8004d18:	2401      	movs	r4, #1
 8004d1a:	f003 fd0d 	bl	8008738 <__aeabi_dcmpeq>
 8004d1e:	b978      	cbnz	r0, 8004d40 <_dtoa_r+0x78>
 8004d20:	f014 0fff 	tst.w	r4, #255	; 0xff
 8004d24:	d110      	bne.n	8004d48 <_dtoa_r+0x80>
 8004d26:	9d28      	ldr	r5, [sp, #160]	; 0xa0
 8004d28:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	602b      	str	r3, [r5, #0]
 8004d2e:	4d78      	ldr	r5, [pc, #480]	; (8004f10 <_dtoa_r+0x248>)
 8004d30:	b114      	cbz	r4, 8004d38 <_dtoa_r+0x70>
 8004d32:	4d78      	ldr	r5, [pc, #480]	; (8004f14 <_dtoa_r+0x24c>)
 8004d34:	6025      	str	r5, [r4, #0]
 8004d36:	3d01      	subs	r5, #1
 8004d38:	4628      	mov	r0, r5
 8004d3a:	b01d      	add	sp, #116	; 0x74
 8004d3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d40:	2400      	movs	r4, #0
 8004d42:	f014 0fff 	tst.w	r4, #255	; 0xff
 8004d46:	d0ee      	beq.n	8004d26 <_dtoa_r+0x5e>
 8004d48:	a91b      	add	r1, sp, #108	; 0x6c
 8004d4a:	9100      	str	r1, [sp, #0]
 8004d4c:	4638      	mov	r0, r7
 8004d4e:	a91a      	add	r1, sp, #104	; 0x68
 8004d50:	4642      	mov	r2, r8
 8004d52:	464b      	mov	r3, r9
 8004d54:	9101      	str	r1, [sp, #4]
 8004d56:	f001 fed1 	bl	8006afc <__d2b>
 8004d5a:	f3c5 540a 	ubfx	r4, r5, #20, #11
 8004d5e:	900a      	str	r0, [sp, #40]	; 0x28
 8004d60:	2c00      	cmp	r4, #0
 8004d62:	f040 80b5 	bne.w	8004ed0 <_dtoa_r+0x208>
 8004d66:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8004d68:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 8004d6a:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 8004d6e:	1934      	adds	r4, r6, r4
 8004d70:	429c      	cmp	r4, r3
 8004d72:	f2c0 8281 	blt.w	8005278 <_dtoa_r+0x5b0>
 8004d76:	f64f 430e 	movw	r3, #64526	; 0xfc0e
 8004d7a:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8004d7e:	1b1b      	subs	r3, r3, r4
 8004d80:	f204 4212 	addw	r2, r4, #1042	; 0x412
 8004d84:	fa15 f303 	lsls.w	r3, r5, r3
 8004d88:	fa2a f002 	lsr.w	r0, sl, r2
 8004d8c:	4318      	orrs	r0, r3
 8004d8e:	f003 f9f5 	bl	800817c <__aeabi_ui2d>
 8004d92:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8004d96:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004d98:	2501      	movs	r5, #1
 8004d9a:	f1a0 70f8 	sub.w	r0, r0, #32505856	; 0x1f00000
 8004d9e:	900d      	str	r0, [sp, #52]	; 0x34
 8004da0:	3c01      	subs	r4, #1
 8004da2:	9516      	str	r5, [sp, #88]	; 0x58
 8004da4:	2300      	movs	r3, #0
 8004da6:	2200      	movs	r2, #0
 8004da8:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 8004dac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004db0:	f003 f8a6 	bl	8007f00 <__aeabi_dsub>
 8004db4:	a350      	add	r3, pc, #320	; (adr r3, 8004ef8 <_dtoa_r+0x230>)
 8004db6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dba:	f003 fa55 	bl	8008268 <__aeabi_dmul>
 8004dbe:	a350      	add	r3, pc, #320	; (adr r3, 8004f00 <_dtoa_r+0x238>)
 8004dc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dc4:	f003 f89e 	bl	8007f04 <__adddf3>
 8004dc8:	4680      	mov	r8, r0
 8004dca:	4620      	mov	r0, r4
 8004dcc:	4689      	mov	r9, r1
 8004dce:	f003 f9e5 	bl	800819c <__aeabi_i2d>
 8004dd2:	a34d      	add	r3, pc, #308	; (adr r3, 8004f08 <_dtoa_r+0x240>)
 8004dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dd8:	f003 fa46 	bl	8008268 <__aeabi_dmul>
 8004ddc:	4602      	mov	r2, r0
 8004dde:	460b      	mov	r3, r1
 8004de0:	4640      	mov	r0, r8
 8004de2:	4649      	mov	r1, r9
 8004de4:	f003 f88e 	bl	8007f04 <__adddf3>
 8004de8:	4680      	mov	r8, r0
 8004dea:	4689      	mov	r9, r1
 8004dec:	f003 fcd6 	bl	800879c <__aeabi_d2iz>
 8004df0:	4649      	mov	r1, r9
 8004df2:	9005      	str	r0, [sp, #20]
 8004df4:	2200      	movs	r2, #0
 8004df6:	4640      	mov	r0, r8
 8004df8:	2300      	movs	r3, #0
 8004dfa:	f003 fca7 	bl	800874c <__aeabi_dcmplt>
 8004dfe:	b150      	cbz	r0, 8004e16 <_dtoa_r+0x14e>
 8004e00:	9805      	ldr	r0, [sp, #20]
 8004e02:	f003 f9cb 	bl	800819c <__aeabi_i2d>
 8004e06:	4642      	mov	r2, r8
 8004e08:	464b      	mov	r3, r9
 8004e0a:	f003 fc95 	bl	8008738 <__aeabi_dcmpeq>
 8004e0e:	b910      	cbnz	r0, 8004e16 <_dtoa_r+0x14e>
 8004e10:	9d05      	ldr	r5, [sp, #20]
 8004e12:	3d01      	subs	r5, #1
 8004e14:	9505      	str	r5, [sp, #20]
 8004e16:	9d05      	ldr	r5, [sp, #20]
 8004e18:	2d16      	cmp	r5, #22
 8004e1a:	f200 815e 	bhi.w	80050da <_dtoa_r+0x412>
 8004e1e:	4b3e      	ldr	r3, [pc, #248]	; (8004f18 <_dtoa_r+0x250>)
 8004e20:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8004e24:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004e28:	4652      	mov	r2, sl
 8004e2a:	465b      	mov	r3, fp
 8004e2c:	f003 fcac 	bl	8008788 <__aeabi_dcmpgt>
 8004e30:	2800      	cmp	r0, #0
 8004e32:	f000 8229 	beq.w	8005288 <_dtoa_r+0x5c0>
 8004e36:	9d05      	ldr	r5, [sp, #20]
 8004e38:	3d01      	subs	r5, #1
 8004e3a:	9505      	str	r5, [sp, #20]
 8004e3c:	2500      	movs	r5, #0
 8004e3e:	9514      	str	r5, [sp, #80]	; 0x50
 8004e40:	1b34      	subs	r4, r6, r4
 8004e42:	3c01      	subs	r4, #1
 8004e44:	f100 8213 	bmi.w	800526e <_dtoa_r+0x5a6>
 8004e48:	2500      	movs	r5, #0
 8004e4a:	940b      	str	r4, [sp, #44]	; 0x2c
 8004e4c:	950f      	str	r5, [sp, #60]	; 0x3c
 8004e4e:	9c05      	ldr	r4, [sp, #20]
 8004e50:	2c00      	cmp	r4, #0
 8004e52:	f2c0 8203 	blt.w	800525c <_dtoa_r+0x594>
 8004e56:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8004e58:	9413      	str	r4, [sp, #76]	; 0x4c
 8004e5a:	192d      	adds	r5, r5, r4
 8004e5c:	2400      	movs	r4, #0
 8004e5e:	950b      	str	r5, [sp, #44]	; 0x2c
 8004e60:	9410      	str	r4, [sp, #64]	; 0x40
 8004e62:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8004e64:	2d09      	cmp	r5, #9
 8004e66:	d85d      	bhi.n	8004f24 <_dtoa_r+0x25c>
 8004e68:	2401      	movs	r4, #1
 8004e6a:	2d05      	cmp	r5, #5
 8004e6c:	dd02      	ble.n	8004e74 <_dtoa_r+0x1ac>
 8004e6e:	3d04      	subs	r5, #4
 8004e70:	9526      	str	r5, [sp, #152]	; 0x98
 8004e72:	2400      	movs	r4, #0
 8004e74:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8004e76:	1eab      	subs	r3, r5, #2
 8004e78:	2b03      	cmp	r3, #3
 8004e7a:	d855      	bhi.n	8004f28 <_dtoa_r+0x260>
 8004e7c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8004e80:	036d0382 	.word	0x036d0382
 8004e84:	03850246 	.word	0x03850246
 8004e88:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 8004e8a:	f242 730f 	movw	r3, #9999	; 0x270f
 8004e8e:	6023      	str	r3, [r4, #0]
 8004e90:	f1ba 0f00 	cmp.w	sl, #0
 8004e94:	d013      	beq.n	8004ebe <_dtoa_r+0x1f6>
 8004e96:	4d21      	ldr	r5, [pc, #132]	; (8004f1c <_dtoa_r+0x254>)
 8004e98:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 8004e9a:	2c00      	cmp	r4, #0
 8004e9c:	f43f af4c 	beq.w	8004d38 <_dtoa_r+0x70>
 8004ea0:	78eb      	ldrb	r3, [r5, #3]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	f000 8117 	beq.w	80050d6 <_dtoa_r+0x40e>
 8004ea8:	f105 0308 	add.w	r3, r5, #8
 8004eac:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 8004eae:	6023      	str	r3, [r4, #0]
 8004eb0:	e742      	b.n	8004d38 <_dtoa_r+0x70>
 8004eb2:	f025 4500 	bic.w	r5, r5, #2147483648	; 0x80000000
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	6023      	str	r3, [r4, #0]
 8004eba:	46ab      	mov	fp, r5
 8004ebc:	e71c      	b.n	8004cf8 <_dtoa_r+0x30>
 8004ebe:	4b17      	ldr	r3, [pc, #92]	; (8004f1c <_dtoa_r+0x254>)
 8004ec0:	4a17      	ldr	r2, [pc, #92]	; (8004f20 <_dtoa_r+0x258>)
 8004ec2:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8004ec6:	2d00      	cmp	r5, #0
 8004ec8:	bf0c      	ite	eq
 8004eca:	4615      	moveq	r5, r2
 8004ecc:	461d      	movne	r5, r3
 8004ece:	e7e3      	b.n	8004e98 <_dtoa_r+0x1d0>
 8004ed0:	4649      	mov	r1, r9
 8004ed2:	4640      	mov	r0, r8
 8004ed4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8004ed8:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004eda:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8004edc:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
 8004ee0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004ee4:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8004ee8:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8004eec:	2500      	movs	r5, #0
 8004eee:	930d      	str	r3, [sp, #52]	; 0x34
 8004ef0:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8004ef4:	9516      	str	r5, [sp, #88]	; 0x58
 8004ef6:	e755      	b.n	8004da4 <_dtoa_r+0xdc>
 8004ef8:	636f4361 	.word	0x636f4361
 8004efc:	3fd287a7 	.word	0x3fd287a7
 8004f00:	8b60c8b3 	.word	0x8b60c8b3
 8004f04:	3fc68a28 	.word	0x3fc68a28
 8004f08:	509f79fb 	.word	0x509f79fb
 8004f0c:	3fd34413 	.word	0x3fd34413
 8004f10:	08008e40 	.word	0x08008e40
 8004f14:	08008e41 	.word	0x08008e41
 8004f18:	08008ba0 	.word	0x08008ba0
 8004f1c:	08008e50 	.word	0x08008e50
 8004f20:	08008e44 	.word	0x08008e44
 8004f24:	2400      	movs	r4, #0
 8004f26:	9426      	str	r4, [sp, #152]	; 0x98
 8004f28:	2400      	movs	r4, #0
 8004f2a:	647c      	str	r4, [r7, #68]	; 0x44
 8004f2c:	4638      	mov	r0, r7
 8004f2e:	4621      	mov	r1, r4
 8004f30:	f001 fa88 	bl	8006444 <_Balloc>
 8004f34:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8004f38:	950e      	str	r5, [sp, #56]	; 0x38
 8004f3a:	2501      	movs	r5, #1
 8004f3c:	9512      	str	r5, [sp, #72]	; 0x48
 8004f3e:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8004f42:	9009      	str	r0, [sp, #36]	; 0x24
 8004f44:	6438      	str	r0, [r7, #64]	; 0x40
 8004f46:	9515      	str	r5, [sp, #84]	; 0x54
 8004f48:	9427      	str	r4, [sp, #156]	; 0x9c
 8004f4a:	9c05      	ldr	r4, [sp, #20]
 8004f4c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004f4e:	2c0e      	cmp	r4, #14
 8004f50:	bfcc      	ite	gt
 8004f52:	2500      	movgt	r5, #0
 8004f54:	2501      	movle	r5, #1
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	bfb8      	it	lt
 8004f5a:	2500      	movlt	r5, #0
 8004f5c:	2d00      	cmp	r5, #0
 8004f5e:	f000 80c1 	beq.w	80050e4 <_dtoa_r+0x41c>
 8004f62:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8004f64:	4b5e      	ldr	r3, [pc, #376]	; (80050e0 <_dtoa_r+0x418>)
 8004f66:	0fe5      	lsrs	r5, r4, #31
 8004f68:	9c05      	ldr	r4, [sp, #20]
 8004f6a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004f6e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004f72:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8004f74:	2c00      	cmp	r4, #0
 8004f76:	bfcc      	ite	gt
 8004f78:	2500      	movgt	r5, #0
 8004f7a:	f005 0501 	andle.w	r5, r5, #1
 8004f7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004f82:	2d00      	cmp	r5, #0
 8004f84:	f040 81a8 	bne.w	80052d8 <_dtoa_r+0x610>
 8004f88:	4602      	mov	r2, r0
 8004f8a:	460b      	mov	r3, r1
 8004f8c:	4650      	mov	r0, sl
 8004f8e:	4659      	mov	r1, fp
 8004f90:	f003 fa94 	bl	80084bc <__aeabi_ddiv>
 8004f94:	f003 fc02 	bl	800879c <__aeabi_d2iz>
 8004f98:	4606      	mov	r6, r0
 8004f9a:	f003 f8ff 	bl	800819c <__aeabi_i2d>
 8004f9e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004fa2:	f003 f961 	bl	8008268 <__aeabi_dmul>
 8004fa6:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8004fa8:	460b      	mov	r3, r1
 8004faa:	4602      	mov	r2, r0
 8004fac:	4659      	mov	r1, fp
 8004fae:	4650      	mov	r0, sl
 8004fb0:	f002 ffa6 	bl	8007f00 <__aeabi_dsub>
 8004fb4:	f106 0330 	add.w	r3, r6, #48	; 0x30
 8004fb8:	f804 3b01 	strb.w	r3, [r4], #1
 8004fbc:	9411      	str	r4, [sp, #68]	; 0x44
 8004fbe:	46a0      	mov	r8, r4
 8004fc0:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8004fc2:	2c01      	cmp	r4, #1
 8004fc4:	4682      	mov	sl, r0
 8004fc6:	468b      	mov	fp, r1
 8004fc8:	d04c      	beq.n	8005064 <_dtoa_r+0x39c>
 8004fca:	2300      	movs	r3, #0
 8004fcc:	2200      	movs	r2, #0
 8004fce:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8004fd2:	f003 f949 	bl	8008268 <__aeabi_dmul>
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	2300      	movs	r3, #0
 8004fda:	4682      	mov	sl, r0
 8004fdc:	468b      	mov	fp, r1
 8004fde:	2401      	movs	r4, #1
 8004fe0:	f003 fbaa 	bl	8008738 <__aeabi_dcmpeq>
 8004fe4:	b100      	cbz	r0, 8004fe8 <_dtoa_r+0x320>
 8004fe6:	462c      	mov	r4, r5
 8004fe8:	f014 0fff 	tst.w	r4, #255	; 0xff
 8004fec:	f000 8575 	beq.w	8005ada <_dtoa_r+0xe12>
 8004ff0:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8004ff2:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004ff4:	1ca5      	adds	r5, r4, #2
 8004ff6:	eb04 0900 	add.w	r9, r4, r0
 8004ffa:	e00d      	b.n	8005018 <_dtoa_r+0x350>
 8004ffc:	f003 f934 	bl	8008268 <__aeabi_dmul>
 8005000:	2200      	movs	r2, #0
 8005002:	2300      	movs	r3, #0
 8005004:	4682      	mov	sl, r0
 8005006:	468b      	mov	fp, r1
 8005008:	f003 fb96 	bl	8008738 <__aeabi_dcmpeq>
 800500c:	b100      	cbz	r0, 8005010 <_dtoa_r+0x348>
 800500e:	2400      	movs	r4, #0
 8005010:	f014 0fff 	tst.w	r4, #255	; 0xff
 8005014:	f000 8423 	beq.w	800585e <_dtoa_r+0xb96>
 8005018:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800501c:	4650      	mov	r0, sl
 800501e:	4659      	mov	r1, fp
 8005020:	f003 fa4c 	bl	80084bc <__aeabi_ddiv>
 8005024:	f003 fbba 	bl	800879c <__aeabi_d2iz>
 8005028:	4606      	mov	r6, r0
 800502a:	f003 f8b7 	bl	800819c <__aeabi_i2d>
 800502e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005032:	f003 f919 	bl	8008268 <__aeabi_dmul>
 8005036:	4602      	mov	r2, r0
 8005038:	460b      	mov	r3, r1
 800503a:	4650      	mov	r0, sl
 800503c:	4659      	mov	r1, fp
 800503e:	f002 ff5f 	bl	8007f00 <__aeabi_dsub>
 8005042:	f106 0430 	add.w	r4, r6, #48	; 0x30
 8005046:	2300      	movs	r3, #0
 8005048:	2200      	movs	r2, #0
 800504a:	454d      	cmp	r5, r9
 800504c:	f805 4c01 	strb.w	r4, [r5, #-1]
 8005050:	46a8      	mov	r8, r5
 8005052:	4682      	mov	sl, r0
 8005054:	468b      	mov	fp, r1
 8005056:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800505a:	f04f 0401 	mov.w	r4, #1
 800505e:	f105 0501 	add.w	r5, r5, #1
 8005062:	d1cb      	bne.n	8004ffc <_dtoa_r+0x334>
 8005064:	4652      	mov	r2, sl
 8005066:	465b      	mov	r3, fp
 8005068:	4650      	mov	r0, sl
 800506a:	4659      	mov	r1, fp
 800506c:	f002 ff4a 	bl	8007f04 <__adddf3>
 8005070:	4604      	mov	r4, r0
 8005072:	460d      	mov	r5, r1
 8005074:	4622      	mov	r2, r4
 8005076:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800507a:	462b      	mov	r3, r5
 800507c:	f003 fb66 	bl	800874c <__aeabi_dcmplt>
 8005080:	b958      	cbnz	r0, 800509a <_dtoa_r+0x3d2>
 8005082:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005086:	4622      	mov	r2, r4
 8005088:	462b      	mov	r3, r5
 800508a:	f003 fb55 	bl	8008738 <__aeabi_dcmpeq>
 800508e:	2800      	cmp	r0, #0
 8005090:	f000 83e5 	beq.w	800585e <_dtoa_r+0xb96>
 8005094:	07f3      	lsls	r3, r6, #31
 8005096:	f140 83e2 	bpl.w	800585e <_dtoa_r+0xb96>
 800509a:	9c05      	ldr	r4, [sp, #20]
 800509c:	f818 6c01 	ldrb.w	r6, [r8, #-1]
 80050a0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80050a2:	9417      	str	r4, [sp, #92]	; 0x5c
 80050a4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80050a6:	e003      	b.n	80050b0 <_dtoa_r+0x3e8>
 80050a8:	f818 6c02 	ldrb.w	r6, [r8, #-2]
 80050ac:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80050b0:	2e39      	cmp	r6, #57	; 0x39
 80050b2:	4643      	mov	r3, r8
 80050b4:	f040 8489 	bne.w	80059ca <_dtoa_r+0xd02>
 80050b8:	4590      	cmp	r8, r2
 80050ba:	d1f5      	bne.n	80050a8 <_dtoa_r+0x3e0>
 80050bc:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 80050be:	9309      	str	r3, [sp, #36]	; 0x24
 80050c0:	3401      	adds	r4, #1
 80050c2:	9405      	str	r4, [sp, #20]
 80050c4:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80050c6:	2330      	movs	r3, #48	; 0x30
 80050c8:	f804 3c01 	strb.w	r3, [r4, #-1]
 80050cc:	2231      	movs	r2, #49	; 0x31
 80050ce:	4623      	mov	r3, r4
 80050d0:	f803 2c01 	strb.w	r2, [r3, #-1]
 80050d4:	e0b0      	b.n	8005238 <_dtoa_r+0x570>
 80050d6:	1ceb      	adds	r3, r5, #3
 80050d8:	e6e8      	b.n	8004eac <_dtoa_r+0x1e4>
 80050da:	2501      	movs	r5, #1
 80050dc:	9514      	str	r5, [sp, #80]	; 0x50
 80050de:	e6af      	b.n	8004e40 <_dtoa_r+0x178>
 80050e0:	08008ba0 	.word	0x08008ba0
 80050e4:	9c12      	ldr	r4, [sp, #72]	; 0x48
 80050e6:	2c00      	cmp	r4, #0
 80050e8:	f040 80d1 	bne.w	800528e <_dtoa_r+0x5c6>
 80050ec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80050ee:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80050f0:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 80050f2:	9306      	str	r3, [sp, #24]
 80050f4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80050f6:	2800      	cmp	r0, #0
 80050f8:	bfc8      	it	gt
 80050fa:	2c00      	cmpgt	r4, #0
 80050fc:	dd09      	ble.n	8005112 <_dtoa_r+0x44a>
 80050fe:	4603      	mov	r3, r0
 8005100:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005102:	42a3      	cmp	r3, r4
 8005104:	bfa8      	it	ge
 8005106:	4623      	movge	r3, r4
 8005108:	1ac9      	subs	r1, r1, r3
 800510a:	1ac0      	subs	r0, r0, r3
 800510c:	910f      	str	r1, [sp, #60]	; 0x3c
 800510e:	1ae4      	subs	r4, r4, r3
 8005110:	900b      	str	r0, [sp, #44]	; 0x2c
 8005112:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005114:	2a00      	cmp	r2, #0
 8005116:	dd1a      	ble.n	800514e <_dtoa_r+0x486>
 8005118:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800511a:	2b00      	cmp	r3, #0
 800511c:	f000 841d 	beq.w	800595a <_dtoa_r+0xc92>
 8005120:	2d00      	cmp	r5, #0
 8005122:	dd10      	ble.n	8005146 <_dtoa_r+0x47e>
 8005124:	9906      	ldr	r1, [sp, #24]
 8005126:	462a      	mov	r2, r5
 8005128:	4638      	mov	r0, r7
 800512a:	f001 fb39 	bl	80067a0 <__pow5mult>
 800512e:	9006      	str	r0, [sp, #24]
 8005130:	9906      	ldr	r1, [sp, #24]
 8005132:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005134:	4638      	mov	r0, r7
 8005136:	f001 fa9b 	bl	8006670 <__multiply>
 800513a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800513c:	4606      	mov	r6, r0
 800513e:	4638      	mov	r0, r7
 8005140:	f001 f9a6 	bl	8006490 <_Bfree>
 8005144:	960a      	str	r6, [sp, #40]	; 0x28
 8005146:	9810      	ldr	r0, [sp, #64]	; 0x40
 8005148:	1b42      	subs	r2, r0, r5
 800514a:	f040 8429 	bne.w	80059a0 <_dtoa_r+0xcd8>
 800514e:	2101      	movs	r1, #1
 8005150:	4638      	mov	r0, r7
 8005152:	f001 fa83 	bl	800665c <__i2b>
 8005156:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 8005158:	2d00      	cmp	r5, #0
 800515a:	4606      	mov	r6, r0
 800515c:	dd05      	ble.n	800516a <_dtoa_r+0x4a2>
 800515e:	4631      	mov	r1, r6
 8005160:	4638      	mov	r0, r7
 8005162:	462a      	mov	r2, r5
 8005164:	f001 fb1c 	bl	80067a0 <__pow5mult>
 8005168:	4606      	mov	r6, r0
 800516a:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800516c:	2d01      	cmp	r5, #1
 800516e:	f340 820f 	ble.w	8005590 <_dtoa_r+0x8c8>
 8005172:	2500      	movs	r5, #0
 8005174:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8005176:	2301      	movs	r3, #1
 8005178:	2800      	cmp	r0, #0
 800517a:	f040 838c 	bne.w	8005896 <_dtoa_r+0xbce>
 800517e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005180:	185b      	adds	r3, r3, r1
 8005182:	f013 031f 	ands.w	r3, r3, #31
 8005186:	f000 82cb 	beq.w	8005720 <_dtoa_r+0xa58>
 800518a:	f1c3 0220 	rsb	r2, r3, #32
 800518e:	2a04      	cmp	r2, #4
 8005190:	f340 84bf 	ble.w	8005b12 <_dtoa_r+0xe4a>
 8005194:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005196:	f1c3 031c 	rsb	r3, r3, #28
 800519a:	18d2      	adds	r2, r2, r3
 800519c:	18c9      	adds	r1, r1, r3
 800519e:	920f      	str	r2, [sp, #60]	; 0x3c
 80051a0:	18e4      	adds	r4, r4, r3
 80051a2:	910b      	str	r1, [sp, #44]	; 0x2c
 80051a4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80051a6:	2a00      	cmp	r2, #0
 80051a8:	dd04      	ble.n	80051b4 <_dtoa_r+0x4ec>
 80051aa:	4638      	mov	r0, r7
 80051ac:	990a      	ldr	r1, [sp, #40]	; 0x28
 80051ae:	f001 fb43 	bl	8006838 <__lshift>
 80051b2:	900a      	str	r0, [sp, #40]	; 0x28
 80051b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	dd05      	ble.n	80051c6 <_dtoa_r+0x4fe>
 80051ba:	4631      	mov	r1, r6
 80051bc:	4638      	mov	r0, r7
 80051be:	461a      	mov	r2, r3
 80051c0:	f001 fb3a 	bl	8006838 <__lshift>
 80051c4:	4606      	mov	r6, r0
 80051c6:	9814      	ldr	r0, [sp, #80]	; 0x50
 80051c8:	2800      	cmp	r0, #0
 80051ca:	f040 834c 	bne.w	8005866 <_dtoa_r+0xb9e>
 80051ce:	990e      	ldr	r1, [sp, #56]	; 0x38
 80051d0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80051d2:	2900      	cmp	r1, #0
 80051d4:	bfcc      	ite	gt
 80051d6:	2300      	movgt	r3, #0
 80051d8:	2301      	movle	r3, #1
 80051da:	2a02      	cmp	r2, #2
 80051dc:	bfd8      	it	le
 80051de:	2300      	movle	r3, #0
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	f000 8226 	beq.w	8005632 <_dtoa_r+0x96a>
 80051e6:	2900      	cmp	r1, #0
 80051e8:	f040 808a 	bne.w	8005300 <_dtoa_r+0x638>
 80051ec:	4631      	mov	r1, r6
 80051ee:	2205      	movs	r2, #5
 80051f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80051f2:	4638      	mov	r0, r7
 80051f4:	f001 f956 	bl	80064a4 <__multadd>
 80051f8:	4606      	mov	r6, r0
 80051fa:	4631      	mov	r1, r6
 80051fc:	980a      	ldr	r0, [sp, #40]	; 0x28
 80051fe:	f001 fb7b 	bl	80068f8 <__mcmp>
 8005202:	2800      	cmp	r0, #0
 8005204:	dd7c      	ble.n	8005300 <_dtoa_r+0x638>
 8005206:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005208:	9c05      	ldr	r4, [sp, #20]
 800520a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800520c:	2231      	movs	r2, #49	; 0x31
 800520e:	f803 2b01 	strb.w	r2, [r3], #1
 8005212:	3401      	adds	r4, #1
 8005214:	9405      	str	r4, [sp, #20]
 8005216:	9309      	str	r3, [sp, #36]	; 0x24
 8005218:	2400      	movs	r4, #0
 800521a:	4638      	mov	r0, r7
 800521c:	4631      	mov	r1, r6
 800521e:	f001 f937 	bl	8006490 <_Bfree>
 8005222:	9806      	ldr	r0, [sp, #24]
 8005224:	b140      	cbz	r0, 8005238 <_dtoa_r+0x570>
 8005226:	4284      	cmp	r4, r0
 8005228:	bf18      	it	ne
 800522a:	2c00      	cmpne	r4, #0
 800522c:	f040 8273 	bne.w	8005716 <_dtoa_r+0xa4e>
 8005230:	4638      	mov	r0, r7
 8005232:	9906      	ldr	r1, [sp, #24]
 8005234:	f001 f92c 	bl	8006490 <_Bfree>
 8005238:	4638      	mov	r0, r7
 800523a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800523c:	f001 f928 	bl	8006490 <_Bfree>
 8005240:	9c05      	ldr	r4, [sp, #20]
 8005242:	1c63      	adds	r3, r4, #1
 8005244:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8005246:	2200      	movs	r2, #0
 8005248:	7022      	strb	r2, [r4, #0]
 800524a:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 800524c:	6023      	str	r3, [r4, #0]
 800524e:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 8005250:	2c00      	cmp	r4, #0
 8005252:	f43f ad71 	beq.w	8004d38 <_dtoa_r+0x70>
 8005256:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005258:	6020      	str	r0, [r4, #0]
 800525a:	e56d      	b.n	8004d38 <_dtoa_r+0x70>
 800525c:	9c05      	ldr	r4, [sp, #20]
 800525e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005260:	1b2d      	subs	r5, r5, r4
 8005262:	950f      	str	r5, [sp, #60]	; 0x3c
 8005264:	4265      	negs	r5, r4
 8005266:	2400      	movs	r4, #0
 8005268:	9510      	str	r5, [sp, #64]	; 0x40
 800526a:	9413      	str	r4, [sp, #76]	; 0x4c
 800526c:	e5f9      	b.n	8004e62 <_dtoa_r+0x19a>
 800526e:	4264      	negs	r4, r4
 8005270:	940f      	str	r4, [sp, #60]	; 0x3c
 8005272:	2400      	movs	r4, #0
 8005274:	940b      	str	r4, [sp, #44]	; 0x2c
 8005276:	e5ea      	b.n	8004e4e <_dtoa_r+0x186>
 8005278:	f64f 30ee 	movw	r0, #64494	; 0xfbee
 800527c:	f6cf 70ff 	movt	r0, #65535	; 0xffff
 8005280:	1b00      	subs	r0, r0, r4
 8005282:	fa0a f000 	lsl.w	r0, sl, r0
 8005286:	e582      	b.n	8004d8e <_dtoa_r+0xc6>
 8005288:	2500      	movs	r5, #0
 800528a:	9514      	str	r5, [sp, #80]	; 0x50
 800528c:	e5d8      	b.n	8004e40 <_dtoa_r+0x178>
 800528e:	9c26      	ldr	r4, [sp, #152]	; 0x98
 8005290:	2c01      	cmp	r4, #1
 8005292:	f340 838f 	ble.w	80059b4 <_dtoa_r+0xcec>
 8005296:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8005298:	1e62      	subs	r2, r4, #1
 800529a:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800529c:	4294      	cmp	r4, r2
 800529e:	bfbf      	itttt	lt
 80052a0:	9c10      	ldrlt	r4, [sp, #64]	; 0x40
 80052a2:	9210      	strlt	r2, [sp, #64]	; 0x40
 80052a4:	ebc4 0302 	rsblt	r3, r4, r2
 80052a8:	9c13      	ldrlt	r4, [sp, #76]	; 0x4c
 80052aa:	bfb6      	itet	lt
 80052ac:	18e4      	addlt	r4, r4, r3
 80052ae:	ebc2 0504 	rsbge	r5, r2, r4
 80052b2:	9413      	strlt	r4, [sp, #76]	; 0x4c
 80052b4:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 80052b6:	2c00      	cmp	r4, #0
 80052b8:	f2c0 838f 	blt.w	80059da <_dtoa_r+0xd12>
 80052bc:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 80052be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80052c0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80052c2:	18d2      	adds	r2, r2, r3
 80052c4:	920f      	str	r2, [sp, #60]	; 0x3c
 80052c6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80052c8:	4638      	mov	r0, r7
 80052ca:	18d2      	adds	r2, r2, r3
 80052cc:	2101      	movs	r1, #1
 80052ce:	920b      	str	r2, [sp, #44]	; 0x2c
 80052d0:	f001 f9c4 	bl	800665c <__i2b>
 80052d4:	9006      	str	r0, [sp, #24]
 80052d6:	e70d      	b.n	80050f4 <_dtoa_r+0x42c>
 80052d8:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80052da:	2d00      	cmp	r5, #0
 80052dc:	f040 8367 	bne.w	80059ae <_dtoa_r+0xce6>
 80052e0:	2300      	movs	r3, #0
 80052e2:	2200      	movs	r2, #0
 80052e4:	f2c4 0314 	movt	r3, #16404	; 0x4014
 80052e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80052ec:	f002 ffbc 	bl	8008268 <__aeabi_dmul>
 80052f0:	4652      	mov	r2, sl
 80052f2:	465b      	mov	r3, fp
 80052f4:	f003 fa3e 	bl	8008774 <__aeabi_dcmpge>
 80052f8:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 80052fa:	9606      	str	r6, [sp, #24]
 80052fc:	2800      	cmp	r0, #0
 80052fe:	d082      	beq.n	8005206 <_dtoa_r+0x53e>
 8005300:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8005302:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005304:	43e4      	mvns	r4, r4
 8005306:	9405      	str	r4, [sp, #20]
 8005308:	2400      	movs	r4, #0
 800530a:	e786      	b.n	800521a <_dtoa_r+0x552>
 800530c:	2501      	movs	r5, #1
 800530e:	9512      	str	r5, [sp, #72]	; 0x48
 8005310:	9d27      	ldr	r5, [sp, #156]	; 0x9c
 8005312:	2d00      	cmp	r5, #0
 8005314:	f340 82d3 	ble.w	80058be <_dtoa_r+0xbf6>
 8005318:	46a9      	mov	r9, r5
 800531a:	2d0e      	cmp	r5, #14
 800531c:	bf8c      	ite	hi
 800531e:	2400      	movhi	r4, #0
 8005320:	f004 0401 	andls.w	r4, r4, #1
 8005324:	9515      	str	r5, [sp, #84]	; 0x54
 8005326:	950e      	str	r5, [sp, #56]	; 0x38
 8005328:	2100      	movs	r1, #0
 800532a:	f1b9 0f17 	cmp.w	r9, #23
 800532e:	6479      	str	r1, [r7, #68]	; 0x44
 8005330:	d909      	bls.n	8005346 <_dtoa_r+0x67e>
 8005332:	2201      	movs	r2, #1
 8005334:	2304      	movs	r3, #4
 8005336:	005b      	lsls	r3, r3, #1
 8005338:	f103 0014 	add.w	r0, r3, #20
 800533c:	4611      	mov	r1, r2
 800533e:	3201      	adds	r2, #1
 8005340:	4548      	cmp	r0, r9
 8005342:	d9f8      	bls.n	8005336 <_dtoa_r+0x66e>
 8005344:	6479      	str	r1, [r7, #68]	; 0x44
 8005346:	4638      	mov	r0, r7
 8005348:	f001 f87c 	bl	8006444 <_Balloc>
 800534c:	9009      	str	r0, [sp, #36]	; 0x24
 800534e:	6438      	str	r0, [r7, #64]	; 0x40
 8005350:	2c00      	cmp	r4, #0
 8005352:	f43f adfa 	beq.w	8004f4a <_dtoa_r+0x282>
 8005356:	9c05      	ldr	r4, [sp, #20]
 8005358:	4652      	mov	r2, sl
 800535a:	465b      	mov	r3, fp
 800535c:	2c00      	cmp	r4, #0
 800535e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8005362:	f340 81f8 	ble.w	8005756 <_dtoa_r+0xa8e>
 8005366:	4b97      	ldr	r3, [pc, #604]	; (80055c4 <_dtoa_r+0x8fc>)
 8005368:	f004 020f 	and.w	r2, r4, #15
 800536c:	1124      	asrs	r4, r4, #4
 800536e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005372:	2602      	movs	r6, #2
 8005374:	06e2      	lsls	r2, r4, #27
 8005376:	e9d3 8900 	ldrd	r8, r9, [r3]
 800537a:	d50b      	bpl.n	8005394 <_dtoa_r+0x6cc>
 800537c:	4b92      	ldr	r3, [pc, #584]	; (80055c8 <_dtoa_r+0x900>)
 800537e:	4650      	mov	r0, sl
 8005380:	4659      	mov	r1, fp
 8005382:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005386:	f003 f899 	bl	80084bc <__aeabi_ddiv>
 800538a:	f004 040f 	and.w	r4, r4, #15
 800538e:	4682      	mov	sl, r0
 8005390:	468b      	mov	fp, r1
 8005392:	2603      	movs	r6, #3
 8005394:	b174      	cbz	r4, 80053b4 <_dtoa_r+0x6ec>
 8005396:	4d8c      	ldr	r5, [pc, #560]	; (80055c8 <_dtoa_r+0x900>)
 8005398:	4640      	mov	r0, r8
 800539a:	4649      	mov	r1, r9
 800539c:	07e3      	lsls	r3, r4, #31
 800539e:	d504      	bpl.n	80053aa <_dtoa_r+0x6e2>
 80053a0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80053a4:	f002 ff60 	bl	8008268 <__aeabi_dmul>
 80053a8:	3601      	adds	r6, #1
 80053aa:	3508      	adds	r5, #8
 80053ac:	1064      	asrs	r4, r4, #1
 80053ae:	d1f5      	bne.n	800539c <_dtoa_r+0x6d4>
 80053b0:	4680      	mov	r8, r0
 80053b2:	4689      	mov	r9, r1
 80053b4:	4650      	mov	r0, sl
 80053b6:	4659      	mov	r1, fp
 80053b8:	4642      	mov	r2, r8
 80053ba:	464b      	mov	r3, r9
 80053bc:	f003 f87e 	bl	80084bc <__aeabi_ddiv>
 80053c0:	4682      	mov	sl, r0
 80053c2:	468b      	mov	fp, r1
 80053c4:	9c14      	ldr	r4, [sp, #80]	; 0x50
 80053c6:	2c00      	cmp	r4, #0
 80053c8:	f000 8100 	beq.w	80055cc <_dtoa_r+0x904>
 80053cc:	2300      	movs	r3, #0
 80053ce:	4650      	mov	r0, sl
 80053d0:	4659      	mov	r1, fp
 80053d2:	2200      	movs	r2, #0
 80053d4:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 80053d8:	2401      	movs	r4, #1
 80053da:	f003 f9b7 	bl	800874c <__aeabi_dcmplt>
 80053de:	b900      	cbnz	r0, 80053e2 <_dtoa_r+0x71a>
 80053e0:	2400      	movs	r4, #0
 80053e2:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80053e4:	2d00      	cmp	r5, #0
 80053e6:	bfd4      	ite	le
 80053e8:	2400      	movle	r4, #0
 80053ea:	f004 0401 	andgt.w	r4, r4, #1
 80053ee:	2c00      	cmp	r4, #0
 80053f0:	f000 80ec 	beq.w	80055cc <_dtoa_r+0x904>
 80053f4:	9c15      	ldr	r4, [sp, #84]	; 0x54
 80053f6:	2c00      	cmp	r4, #0
 80053f8:	f340 819b 	ble.w	8005732 <_dtoa_r+0xa6a>
 80053fc:	2300      	movs	r3, #0
 80053fe:	2200      	movs	r2, #0
 8005400:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8005404:	4650      	mov	r0, sl
 8005406:	4659      	mov	r1, fp
 8005408:	f002 ff2e 	bl	8008268 <__aeabi_dmul>
 800540c:	4682      	mov	sl, r0
 800540e:	1c70      	adds	r0, r6, #1
 8005410:	468b      	mov	fp, r1
 8005412:	f002 fec3 	bl	800819c <__aeabi_i2d>
 8005416:	4602      	mov	r2, r0
 8005418:	460b      	mov	r3, r1
 800541a:	4650      	mov	r0, sl
 800541c:	4659      	mov	r1, fp
 800541e:	f002 ff23 	bl	8008268 <__aeabi_dmul>
 8005422:	2300      	movs	r3, #0
 8005424:	2200      	movs	r2, #0
 8005426:	f2c4 031c 	movt	r3, #16412	; 0x401c
 800542a:	f002 fd6b 	bl	8007f04 <__adddf3>
 800542e:	9d05      	ldr	r5, [sp, #20]
 8005430:	3d01      	subs	r5, #1
 8005432:	9517      	str	r5, [sp, #92]	; 0x5c
 8005434:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8005436:	4680      	mov	r8, r0
 8005438:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 800543c:	9c12      	ldr	r4, [sp, #72]	; 0x48
 800543e:	2c00      	cmp	r4, #0
 8005440:	f000 81b0 	beq.w	80057a4 <_dtoa_r+0xadc>
 8005444:	4b5f      	ldr	r3, [pc, #380]	; (80055c4 <_dtoa_r+0x8fc>)
 8005446:	2100      	movs	r1, #0
 8005448:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800544c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005450:	2000      	movs	r0, #0
 8005452:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 8005456:	f003 f831 	bl	80084bc <__aeabi_ddiv>
 800545a:	4642      	mov	r2, r8
 800545c:	464b      	mov	r3, r9
 800545e:	f002 fd4f 	bl	8007f00 <__aeabi_dsub>
 8005462:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005466:	4659      	mov	r1, fp
 8005468:	4650      	mov	r0, sl
 800546a:	f003 f997 	bl	800879c <__aeabi_d2iz>
 800546e:	4606      	mov	r6, r0
 8005470:	f002 fe94 	bl	800819c <__aeabi_i2d>
 8005474:	4602      	mov	r2, r0
 8005476:	460b      	mov	r3, r1
 8005478:	4650      	mov	r0, sl
 800547a:	4659      	mov	r1, fp
 800547c:	f002 fd40 	bl	8007f00 <__aeabi_dsub>
 8005480:	3630      	adds	r6, #48	; 0x30
 8005482:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8005484:	b2f6      	uxtb	r6, r6
 8005486:	4682      	mov	sl, r0
 8005488:	468b      	mov	fp, r1
 800548a:	f804 6b01 	strb.w	r6, [r4], #1
 800548e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005492:	4652      	mov	r2, sl
 8005494:	465b      	mov	r3, fp
 8005496:	9411      	str	r4, [sp, #68]	; 0x44
 8005498:	46a0      	mov	r8, r4
 800549a:	f003 f975 	bl	8008788 <__aeabi_dcmpgt>
 800549e:	2800      	cmp	r0, #0
 80054a0:	f040 8325 	bne.w	8005aee <_dtoa_r+0xe26>
 80054a4:	2100      	movs	r1, #0
 80054a6:	4652      	mov	r2, sl
 80054a8:	465b      	mov	r3, fp
 80054aa:	2000      	movs	r0, #0
 80054ac:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 80054b0:	f002 fd26 	bl	8007f00 <__aeabi_dsub>
 80054b4:	4602      	mov	r2, r0
 80054b6:	460b      	mov	r3, r1
 80054b8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80054bc:	f003 f964 	bl	8008788 <__aeabi_dcmpgt>
 80054c0:	2800      	cmp	r0, #0
 80054c2:	f040 827f 	bne.w	80059c4 <_dtoa_r+0xcfc>
 80054c6:	2d01      	cmp	r5, #1
 80054c8:	f340 8133 	ble.w	8005732 <_dtoa_r+0xa6a>
 80054cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80054ce:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80054d0:	1945      	adds	r5, r0, r5
 80054d2:	e00f      	b.n	80054f4 <_dtoa_r+0x82c>
 80054d4:	2100      	movs	r1, #0
 80054d6:	2000      	movs	r0, #0
 80054d8:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 80054dc:	f002 fd10 	bl	8007f00 <__aeabi_dsub>
 80054e0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80054e4:	f003 f932 	bl	800874c <__aeabi_dcmplt>
 80054e8:	2800      	cmp	r0, #0
 80054ea:	f040 826b 	bne.w	80059c4 <_dtoa_r+0xcfc>
 80054ee:	42ac      	cmp	r4, r5
 80054f0:	f000 811f 	beq.w	8005732 <_dtoa_r+0xa6a>
 80054f4:	2300      	movs	r3, #0
 80054f6:	2200      	movs	r2, #0
 80054f8:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80054fc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005500:	f002 feb2 	bl	8008268 <__aeabi_dmul>
 8005504:	2300      	movs	r3, #0
 8005506:	2200      	movs	r2, #0
 8005508:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800550c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005510:	4650      	mov	r0, sl
 8005512:	4659      	mov	r1, fp
 8005514:	f002 fea8 	bl	8008268 <__aeabi_dmul>
 8005518:	4680      	mov	r8, r0
 800551a:	4689      	mov	r9, r1
 800551c:	f003 f93e 	bl	800879c <__aeabi_d2iz>
 8005520:	4606      	mov	r6, r0
 8005522:	f002 fe3b 	bl	800819c <__aeabi_i2d>
 8005526:	4602      	mov	r2, r0
 8005528:	460b      	mov	r3, r1
 800552a:	4640      	mov	r0, r8
 800552c:	4649      	mov	r1, r9
 800552e:	f002 fce7 	bl	8007f00 <__aeabi_dsub>
 8005532:	3630      	adds	r6, #48	; 0x30
 8005534:	b2f6      	uxtb	r6, r6
 8005536:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800553a:	f804 6b01 	strb.w	r6, [r4], #1
 800553e:	4682      	mov	sl, r0
 8005540:	468b      	mov	fp, r1
 8005542:	f003 f903 	bl	800874c <__aeabi_dcmplt>
 8005546:	46a0      	mov	r8, r4
 8005548:	4652      	mov	r2, sl
 800554a:	465b      	mov	r3, fp
 800554c:	2800      	cmp	r0, #0
 800554e:	d0c1      	beq.n	80054d4 <_dtoa_r+0x80c>
 8005550:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8005552:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005554:	9005      	str	r0, [sp, #20]
 8005556:	9409      	str	r4, [sp, #36]	; 0x24
 8005558:	e66e      	b.n	8005238 <_dtoa_r+0x570>
 800555a:	2500      	movs	r5, #0
 800555c:	9512      	str	r5, [sp, #72]	; 0x48
 800555e:	9d27      	ldr	r5, [sp, #156]	; 0x9c
 8005560:	9805      	ldr	r0, [sp, #20]
 8005562:	182d      	adds	r5, r5, r0
 8005564:	f105 0901 	add.w	r9, r5, #1
 8005568:	f1b9 0f00 	cmp.w	r9, #0
 800556c:	9515      	str	r5, [sp, #84]	; 0x54
 800556e:	f340 819b 	ble.w	80058a8 <_dtoa_r+0xbe0>
 8005572:	f1b9 0f0e 	cmp.w	r9, #14
 8005576:	bf8c      	ite	hi
 8005578:	2400      	movhi	r4, #0
 800557a:	f004 0401 	andls.w	r4, r4, #1
 800557e:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8005582:	e6d1      	b.n	8005328 <_dtoa_r+0x660>
 8005584:	2500      	movs	r5, #0
 8005586:	9512      	str	r5, [sp, #72]	; 0x48
 8005588:	e6c2      	b.n	8005310 <_dtoa_r+0x648>
 800558a:	2501      	movs	r5, #1
 800558c:	9512      	str	r5, [sp, #72]	; 0x48
 800558e:	e7e6      	b.n	800555e <_dtoa_r+0x896>
 8005590:	f1ba 0f00 	cmp.w	sl, #0
 8005594:	f47f aded 	bne.w	8005172 <_dtoa_r+0x4aa>
 8005598:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800559c:	4655      	mov	r5, sl
 800559e:	2b00      	cmp	r3, #0
 80055a0:	f47f ade8 	bne.w	8005174 <_dtoa_r+0x4ac>
 80055a4:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 80055a8:	ea0b 0303 	and.w	r3, fp, r3
 80055ac:	461d      	mov	r5, r3
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	f43f ade0 	beq.w	8005174 <_dtoa_r+0x4ac>
 80055b4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80055b6:	3501      	adds	r5, #1
 80055b8:	950f      	str	r5, [sp, #60]	; 0x3c
 80055ba:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80055bc:	3501      	adds	r5, #1
 80055be:	950b      	str	r5, [sp, #44]	; 0x2c
 80055c0:	2501      	movs	r5, #1
 80055c2:	e5d7      	b.n	8005174 <_dtoa_r+0x4ac>
 80055c4:	08008ba0 	.word	0x08008ba0
 80055c8:	08008c90 	.word	0x08008c90
 80055cc:	4630      	mov	r0, r6
 80055ce:	f002 fde5 	bl	800819c <__aeabi_i2d>
 80055d2:	4652      	mov	r2, sl
 80055d4:	465b      	mov	r3, fp
 80055d6:	f002 fe47 	bl	8008268 <__aeabi_dmul>
 80055da:	2300      	movs	r3, #0
 80055dc:	2200      	movs	r2, #0
 80055de:	f2c4 031c 	movt	r3, #16412	; 0x401c
 80055e2:	f002 fc8f 	bl	8007f04 <__adddf3>
 80055e6:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80055e8:	f1a1 7450 	sub.w	r4, r1, #54525952	; 0x3400000
 80055ec:	4680      	mov	r8, r0
 80055ee:	46a1      	mov	r9, r4
 80055f0:	2d00      	cmp	r5, #0
 80055f2:	f040 80ac 	bne.w	800574e <_dtoa_r+0xa86>
 80055f6:	2300      	movs	r3, #0
 80055f8:	2200      	movs	r2, #0
 80055fa:	f2c4 0314 	movt	r3, #16404	; 0x4014
 80055fe:	4650      	mov	r0, sl
 8005600:	4659      	mov	r1, fp
 8005602:	f002 fc7d 	bl	8007f00 <__aeabi_dsub>
 8005606:	4642      	mov	r2, r8
 8005608:	4623      	mov	r3, r4
 800560a:	4682      	mov	sl, r0
 800560c:	468b      	mov	fp, r1
 800560e:	f003 f8bb 	bl	8008788 <__aeabi_dcmpgt>
 8005612:	2800      	cmp	r0, #0
 8005614:	f040 80c3 	bne.w	800579e <_dtoa_r+0xad6>
 8005618:	4642      	mov	r2, r8
 800561a:	f104 4300 	add.w	r3, r4, #2147483648	; 0x80000000
 800561e:	4650      	mov	r0, sl
 8005620:	4659      	mov	r1, fp
 8005622:	f003 f893 	bl	800874c <__aeabi_dcmplt>
 8005626:	2800      	cmp	r0, #0
 8005628:	f000 8083 	beq.w	8005732 <_dtoa_r+0xa6a>
 800562c:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800562e:	9606      	str	r6, [sp, #24]
 8005630:	e666      	b.n	8005300 <_dtoa_r+0x638>
 8005632:	9812      	ldr	r0, [sp, #72]	; 0x48
 8005634:	2800      	cmp	r0, #0
 8005636:	f000 8147 	beq.w	80058c8 <_dtoa_r+0xc00>
 800563a:	2c00      	cmp	r4, #0
 800563c:	dd05      	ble.n	800564a <_dtoa_r+0x982>
 800563e:	4638      	mov	r0, r7
 8005640:	9906      	ldr	r1, [sp, #24]
 8005642:	4622      	mov	r2, r4
 8005644:	f001 f8f8 	bl	8006838 <__lshift>
 8005648:	9006      	str	r0, [sp, #24]
 800564a:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800564e:	2d00      	cmp	r5, #0
 8005650:	f040 8201 	bne.w	8005a56 <_dtoa_r+0xd8e>
 8005654:	f00a 0001 	and.w	r0, sl, #1
 8005658:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800565a:	9c06      	ldr	r4, [sp, #24]
 800565c:	900b      	str	r0, [sp, #44]	; 0x2c
 800565e:	4631      	mov	r1, r6
 8005660:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005662:	f7ff faa1 	bl	8004ba8 <quorem>
 8005666:	4621      	mov	r1, r4
 8005668:	9008      	str	r0, [sp, #32]
 800566a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800566c:	f001 f944 	bl	80068f8 <__mcmp>
 8005670:	4642      	mov	r2, r8
 8005672:	4681      	mov	r9, r0
 8005674:	4631      	mov	r1, r6
 8005676:	4638      	mov	r0, r7
 8005678:	f001 f95e 	bl	8006938 <__mdiff>
 800567c:	9a08      	ldr	r2, [sp, #32]
 800567e:	68c3      	ldr	r3, [r0, #12]
 8005680:	3230      	adds	r2, #48	; 0x30
 8005682:	4682      	mov	sl, r0
 8005684:	9206      	str	r2, [sp, #24]
 8005686:	f04f 0b01 	mov.w	fp, #1
 800568a:	2b00      	cmp	r3, #0
 800568c:	d03d      	beq.n	800570a <_dtoa_r+0xa42>
 800568e:	4638      	mov	r0, r7
 8005690:	4651      	mov	r1, sl
 8005692:	f000 fefd 	bl	8006490 <_Bfree>
 8005696:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005698:	ea5b 0303 	orrs.w	r3, fp, r3
 800569c:	d103      	bne.n	80056a6 <_dtoa_r+0x9de>
 800569e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80056a0:	2800      	cmp	r0, #0
 80056a2:	f000 8211 	beq.w	8005ac8 <_dtoa_r+0xe00>
 80056a6:	f1b9 0f00 	cmp.w	r9, #0
 80056aa:	f2c0 819f 	blt.w	80059ec <_dtoa_r+0xd24>
 80056ae:	9826      	ldr	r0, [sp, #152]	; 0x98
 80056b0:	ea59 0000 	orrs.w	r0, r9, r0
 80056b4:	d103      	bne.n	80056be <_dtoa_r+0x9f6>
 80056b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80056b8:	2900      	cmp	r1, #0
 80056ba:	f000 8197 	beq.w	80059ec <_dtoa_r+0xd24>
 80056be:	f1bb 0f00 	cmp.w	fp, #0
 80056c2:	f300 81ea 	bgt.w	8005a9a <_dtoa_r+0xdd2>
 80056c6:	9a06      	ldr	r2, [sp, #24]
 80056c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80056ca:	f805 2b01 	strb.w	r2, [r5], #1
 80056ce:	990e      	ldr	r1, [sp, #56]	; 0x38
 80056d0:	1a2b      	subs	r3, r5, r0
 80056d2:	428b      	cmp	r3, r1
 80056d4:	46aa      	mov	sl, r5
 80056d6:	f000 81db 	beq.w	8005a90 <_dtoa_r+0xdc8>
 80056da:	220a      	movs	r2, #10
 80056dc:	2300      	movs	r3, #0
 80056de:	4638      	mov	r0, r7
 80056e0:	990a      	ldr	r1, [sp, #40]	; 0x28
 80056e2:	f000 fedf 	bl	80064a4 <__multadd>
 80056e6:	4544      	cmp	r4, r8
 80056e8:	900a      	str	r0, [sp, #40]	; 0x28
 80056ea:	d027      	beq.n	800573c <_dtoa_r+0xa74>
 80056ec:	4621      	mov	r1, r4
 80056ee:	220a      	movs	r2, #10
 80056f0:	2300      	movs	r3, #0
 80056f2:	4638      	mov	r0, r7
 80056f4:	f000 fed6 	bl	80064a4 <__multadd>
 80056f8:	4641      	mov	r1, r8
 80056fa:	4604      	mov	r4, r0
 80056fc:	220a      	movs	r2, #10
 80056fe:	4638      	mov	r0, r7
 8005700:	2300      	movs	r3, #0
 8005702:	f000 fecf 	bl	80064a4 <__multadd>
 8005706:	4680      	mov	r8, r0
 8005708:	e7a9      	b.n	800565e <_dtoa_r+0x996>
 800570a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800570c:	4651      	mov	r1, sl
 800570e:	f001 f8f3 	bl	80068f8 <__mcmp>
 8005712:	4683      	mov	fp, r0
 8005714:	e7bb      	b.n	800568e <_dtoa_r+0x9c6>
 8005716:	4638      	mov	r0, r7
 8005718:	4621      	mov	r1, r4
 800571a:	f000 feb9 	bl	8006490 <_Bfree>
 800571e:	e587      	b.n	8005230 <_dtoa_r+0x568>
 8005720:	231c      	movs	r3, #28
 8005722:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8005724:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005726:	18c0      	adds	r0, r0, r3
 8005728:	18c9      	adds	r1, r1, r3
 800572a:	900f      	str	r0, [sp, #60]	; 0x3c
 800572c:	18e4      	adds	r4, r4, r3
 800572e:	910b      	str	r1, [sp, #44]	; 0x2c
 8005730:	e538      	b.n	80051a4 <_dtoa_r+0x4dc>
 8005732:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005736:	4682      	mov	sl, r0
 8005738:	468b      	mov	fp, r1
 800573a:	e406      	b.n	8004f4a <_dtoa_r+0x282>
 800573c:	4621      	mov	r1, r4
 800573e:	4638      	mov	r0, r7
 8005740:	220a      	movs	r2, #10
 8005742:	2300      	movs	r3, #0
 8005744:	f000 feae 	bl	80064a4 <__multadd>
 8005748:	4604      	mov	r4, r0
 800574a:	4680      	mov	r8, r0
 800574c:	e787      	b.n	800565e <_dtoa_r+0x996>
 800574e:	9c05      	ldr	r4, [sp, #20]
 8005750:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8005752:	9417      	str	r4, [sp, #92]	; 0x5c
 8005754:	e672      	b.n	800543c <_dtoa_r+0x774>
 8005756:	9d05      	ldr	r5, [sp, #20]
 8005758:	426c      	negs	r4, r5
 800575a:	2c00      	cmp	r4, #0
 800575c:	f000 80fb 	beq.w	8005956 <_dtoa_r+0xc8e>
 8005760:	4ba0      	ldr	r3, [pc, #640]	; (80059e4 <_dtoa_r+0xd1c>)
 8005762:	f004 020f 	and.w	r2, r4, #15
 8005766:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800576a:	4650      	mov	r0, sl
 800576c:	4659      	mov	r1, fp
 800576e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005772:	f002 fd79 	bl	8008268 <__aeabi_dmul>
 8005776:	1124      	asrs	r4, r4, #4
 8005778:	4682      	mov	sl, r0
 800577a:	468b      	mov	fp, r1
 800577c:	f000 80eb 	beq.w	8005956 <_dtoa_r+0xc8e>
 8005780:	4d99      	ldr	r5, [pc, #612]	; (80059e8 <_dtoa_r+0xd20>)
 8005782:	2602      	movs	r6, #2
 8005784:	07e2      	lsls	r2, r4, #31
 8005786:	d504      	bpl.n	8005792 <_dtoa_r+0xaca>
 8005788:	e9d5 2300 	ldrd	r2, r3, [r5]
 800578c:	f002 fd6c 	bl	8008268 <__aeabi_dmul>
 8005790:	3601      	adds	r6, #1
 8005792:	3508      	adds	r5, #8
 8005794:	1064      	asrs	r4, r4, #1
 8005796:	d1f5      	bne.n	8005784 <_dtoa_r+0xabc>
 8005798:	4682      	mov	sl, r0
 800579a:	468b      	mov	fp, r1
 800579c:	e612      	b.n	80053c4 <_dtoa_r+0x6fc>
 800579e:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 80057a0:	9606      	str	r6, [sp, #24]
 80057a2:	e530      	b.n	8005206 <_dtoa_r+0x53e>
 80057a4:	498f      	ldr	r1, [pc, #572]	; (80059e4 <_dtoa_r+0xd1c>)
 80057a6:	1e6c      	subs	r4, r5, #1
 80057a8:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 80057ac:	4642      	mov	r2, r8
 80057ae:	464b      	mov	r3, r9
 80057b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80057b4:	9406      	str	r4, [sp, #24]
 80057b6:	f002 fd57 	bl	8008268 <__aeabi_dmul>
 80057ba:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
 80057be:	4659      	mov	r1, fp
 80057c0:	4650      	mov	r0, sl
 80057c2:	f002 ffeb 	bl	800879c <__aeabi_d2iz>
 80057c6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80057c8:	4604      	mov	r4, r0
 80057ca:	9111      	str	r1, [sp, #68]	; 0x44
 80057cc:	f002 fce6 	bl	800819c <__aeabi_i2d>
 80057d0:	460b      	mov	r3, r1
 80057d2:	4602      	mov	r2, r0
 80057d4:	4659      	mov	r1, fp
 80057d6:	4650      	mov	r0, sl
 80057d8:	f002 fb92 	bl	8007f00 <__aeabi_dsub>
 80057dc:	f104 0330 	add.w	r3, r4, #48	; 0x30
 80057e0:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80057e2:	f804 3b01 	strb.w	r3, [r4], #1
 80057e6:	2d01      	cmp	r5, #1
 80057e8:	4682      	mov	sl, r0
 80057ea:	468b      	mov	fp, r1
 80057ec:	9411      	str	r4, [sp, #68]	; 0x44
 80057ee:	46a0      	mov	r8, r4
 80057f0:	d020      	beq.n	8005834 <_dtoa_r+0xb6c>
 80057f2:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80057f4:	1e66      	subs	r6, r4, #1
 80057f6:	1976      	adds	r6, r6, r5
 80057f8:	2300      	movs	r3, #0
 80057fa:	2200      	movs	r2, #0
 80057fc:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8005800:	f002 fd32 	bl	8008268 <__aeabi_dmul>
 8005804:	4689      	mov	r9, r1
 8005806:	4680      	mov	r8, r0
 8005808:	f002 ffc8 	bl	800879c <__aeabi_d2iz>
 800580c:	4605      	mov	r5, r0
 800580e:	f002 fcc5 	bl	800819c <__aeabi_i2d>
 8005812:	3530      	adds	r5, #48	; 0x30
 8005814:	4602      	mov	r2, r0
 8005816:	460b      	mov	r3, r1
 8005818:	4640      	mov	r0, r8
 800581a:	4649      	mov	r1, r9
 800581c:	f002 fb70 	bl	8007f00 <__aeabi_dsub>
 8005820:	f804 5f01 	strb.w	r5, [r4, #1]!
 8005824:	42b4      	cmp	r4, r6
 8005826:	d1e7      	bne.n	80057f8 <_dtoa_r+0xb30>
 8005828:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800582a:	9c06      	ldr	r4, [sp, #24]
 800582c:	4682      	mov	sl, r0
 800582e:	468b      	mov	fp, r1
 8005830:	eb05 0804 	add.w	r8, r5, r4
 8005834:	2300      	movs	r3, #0
 8005836:	2200      	movs	r2, #0
 8005838:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 800583c:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 8005840:	f002 fb60 	bl	8007f04 <__adddf3>
 8005844:	4602      	mov	r2, r0
 8005846:	460b      	mov	r3, r1
 8005848:	4650      	mov	r0, sl
 800584a:	4659      	mov	r1, fp
 800584c:	f002 ff9c 	bl	8008788 <__aeabi_dcmpgt>
 8005850:	2800      	cmp	r0, #0
 8005852:	f000 808a 	beq.w	800596a <_dtoa_r+0xca2>
 8005856:	f818 6c01 	ldrb.w	r6, [r8, #-1]
 800585a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800585c:	e422      	b.n	80050a4 <_dtoa_r+0x3dc>
 800585e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005860:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 8005864:	e4e8      	b.n	8005238 <_dtoa_r+0x570>
 8005866:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005868:	4631      	mov	r1, r6
 800586a:	f001 f845 	bl	80068f8 <__mcmp>
 800586e:	2800      	cmp	r0, #0
 8005870:	f6bf acad 	bge.w	80051ce <_dtoa_r+0x506>
 8005874:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005876:	220a      	movs	r2, #10
 8005878:	4638      	mov	r0, r7
 800587a:	2300      	movs	r3, #0
 800587c:	f000 fe12 	bl	80064a4 <__multadd>
 8005880:	9905      	ldr	r1, [sp, #20]
 8005882:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005884:	900a      	str	r0, [sp, #40]	; 0x28
 8005886:	3901      	subs	r1, #1
 8005888:	9105      	str	r1, [sp, #20]
 800588a:	2a00      	cmp	r2, #0
 800588c:	f040 8136 	bne.w	8005afc <_dtoa_r+0xe34>
 8005890:	9815      	ldr	r0, [sp, #84]	; 0x54
 8005892:	900e      	str	r0, [sp, #56]	; 0x38
 8005894:	e49b      	b.n	80051ce <_dtoa_r+0x506>
 8005896:	6933      	ldr	r3, [r6, #16]
 8005898:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800589c:	6918      	ldr	r0, [r3, #16]
 800589e:	f000 fe91 	bl	80065c4 <__hi0bits>
 80058a2:	f1c0 0320 	rsb	r3, r0, #32
 80058a6:	e46a      	b.n	800517e <_dtoa_r+0x4b6>
 80058a8:	f1b9 0f0e 	cmp.w	r9, #14
 80058ac:	bf8c      	ite	hi
 80058ae:	2300      	movhi	r3, #0
 80058b0:	2301      	movls	r3, #1
 80058b2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80058b6:	2100      	movs	r1, #0
 80058b8:	6479      	str	r1, [r7, #68]	; 0x44
 80058ba:	401c      	ands	r4, r3
 80058bc:	e543      	b.n	8005346 <_dtoa_r+0x67e>
 80058be:	2301      	movs	r3, #1
 80058c0:	9315      	str	r3, [sp, #84]	; 0x54
 80058c2:	930e      	str	r3, [sp, #56]	; 0x38
 80058c4:	9327      	str	r3, [sp, #156]	; 0x9c
 80058c6:	e7f6      	b.n	80058b6 <_dtoa_r+0xbee>
 80058c8:	9c12      	ldr	r4, [sp, #72]	; 0x48
 80058ca:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
 80058ce:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80058d2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80058d4:	e006      	b.n	80058e4 <_dtoa_r+0xc1c>
 80058d6:	4651      	mov	r1, sl
 80058d8:	4638      	mov	r0, r7
 80058da:	220a      	movs	r2, #10
 80058dc:	2300      	movs	r3, #0
 80058de:	f000 fde1 	bl	80064a4 <__multadd>
 80058e2:	4682      	mov	sl, r0
 80058e4:	4631      	mov	r1, r6
 80058e6:	4650      	mov	r0, sl
 80058e8:	f7ff f95e 	bl	8004ba8 <quorem>
 80058ec:	3030      	adds	r0, #48	; 0x30
 80058ee:	5528      	strb	r0, [r5, r4]
 80058f0:	3401      	adds	r4, #1
 80058f2:	45a0      	cmp	r8, r4
 80058f4:	dcef      	bgt.n	80058d6 <_dtoa_r+0xc0e>
 80058f6:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 80058f8:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 80058fc:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8005900:	4681      	mov	r9, r0
 8005902:	2c01      	cmp	r4, #1
 8005904:	bfac      	ite	ge
 8005906:	44a2      	addge	sl, r4
 8005908:	f10a 0a01 	addlt.w	sl, sl, #1
 800590c:	2400      	movs	r4, #0
 800590e:	2201      	movs	r2, #1
 8005910:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005912:	4638      	mov	r0, r7
 8005914:	f000 ff90 	bl	8006838 <__lshift>
 8005918:	4631      	mov	r1, r6
 800591a:	900a      	str	r0, [sp, #40]	; 0x28
 800591c:	f000 ffec 	bl	80068f8 <__mcmp>
 8005920:	2800      	cmp	r0, #0
 8005922:	f340 8082 	ble.w	8005a2a <_dtoa_r+0xd62>
 8005926:	f81a 3c01 	ldrb.w	r3, [sl, #-1]
 800592a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800592c:	1c6a      	adds	r2, r5, #1
 800592e:	e003      	b.n	8005938 <_dtoa_r+0xc70>
 8005930:	f81a 3c02 	ldrb.w	r3, [sl, #-2]
 8005934:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005938:	2b39      	cmp	r3, #57	; 0x39
 800593a:	f040 8084 	bne.w	8005a46 <_dtoa_r+0xd7e>
 800593e:	4592      	cmp	sl, r2
 8005940:	d1f6      	bne.n	8005930 <_dtoa_r+0xc68>
 8005942:	9805      	ldr	r0, [sp, #20]
 8005944:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005946:	3001      	adds	r0, #1
 8005948:	2331      	movs	r3, #49	; 0x31
 800594a:	9005      	str	r0, [sp, #20]
 800594c:	f80a 3c01 	strb.w	r3, [sl, #-1]
 8005950:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8005954:	e461      	b.n	800521a <_dtoa_r+0x552>
 8005956:	2602      	movs	r6, #2
 8005958:	e534      	b.n	80053c4 <_dtoa_r+0x6fc>
 800595a:	4638      	mov	r0, r7
 800595c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800595e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005960:	f000 ff1e 	bl	80067a0 <__pow5mult>
 8005964:	900a      	str	r0, [sp, #40]	; 0x28
 8005966:	f7ff bbf2 	b.w	800514e <_dtoa_r+0x486>
 800596a:	2100      	movs	r1, #0
 800596c:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8005970:	2000      	movs	r0, #0
 8005972:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 8005976:	f002 fac3 	bl	8007f00 <__aeabi_dsub>
 800597a:	4602      	mov	r2, r0
 800597c:	460b      	mov	r3, r1
 800597e:	4650      	mov	r0, sl
 8005980:	4659      	mov	r1, fp
 8005982:	f002 fee3 	bl	800874c <__aeabi_dcmplt>
 8005986:	2800      	cmp	r0, #0
 8005988:	f43f aed3 	beq.w	8005732 <_dtoa_r+0xa6a>
 800598c:	4642      	mov	r2, r8
 800598e:	f818 3d01 	ldrb.w	r3, [r8, #-1]!
 8005992:	2b30      	cmp	r3, #48	; 0x30
 8005994:	d0fa      	beq.n	800598c <_dtoa_r+0xcc4>
 8005996:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 8005998:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800599a:	9405      	str	r4, [sp, #20]
 800599c:	9209      	str	r2, [sp, #36]	; 0x24
 800599e:	e44b      	b.n	8005238 <_dtoa_r+0x570>
 80059a0:	4638      	mov	r0, r7
 80059a2:	990a      	ldr	r1, [sp, #40]	; 0x28
 80059a4:	f000 fefc 	bl	80067a0 <__pow5mult>
 80059a8:	900a      	str	r0, [sp, #40]	; 0x28
 80059aa:	f7ff bbd0 	b.w	800514e <_dtoa_r+0x486>
 80059ae:	2600      	movs	r6, #0
 80059b0:	9606      	str	r6, [sp, #24]
 80059b2:	e4a5      	b.n	8005300 <_dtoa_r+0x638>
 80059b4:	9d16      	ldr	r5, [sp, #88]	; 0x58
 80059b6:	2d00      	cmp	r5, #0
 80059b8:	d064      	beq.n	8005a84 <_dtoa_r+0xdbc>
 80059ba:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80059be:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80059c0:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 80059c2:	e47d      	b.n	80052c0 <_dtoa_r+0x5f8>
 80059c4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80059c6:	f7ff bb6d 	b.w	80050a4 <_dtoa_r+0x3dc>
 80059ca:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 80059cc:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 80059d0:	1c72      	adds	r2, r6, #1
 80059d2:	b2d2      	uxtb	r2, r2
 80059d4:	9405      	str	r4, [sp, #20]
 80059d6:	f7ff bb7b 	b.w	80050d0 <_dtoa_r+0x408>
 80059da:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80059dc:	2300      	movs	r3, #0
 80059de:	1b04      	subs	r4, r0, r4
 80059e0:	e46e      	b.n	80052c0 <_dtoa_r+0x5f8>
 80059e2:	bf00      	nop
 80059e4:	08008ba0 	.word	0x08008ba0
 80059e8:	08008c90 	.word	0x08008c90
 80059ec:	f1bb 0f00 	cmp.w	fp, #0
 80059f0:	f8dd 9018 	ldr.w	r9, [sp, #24]
 80059f4:	dd10      	ble.n	8005a18 <_dtoa_r+0xd50>
 80059f6:	2201      	movs	r2, #1
 80059f8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80059fa:	4638      	mov	r0, r7
 80059fc:	f000 ff1c 	bl	8006838 <__lshift>
 8005a00:	4631      	mov	r1, r6
 8005a02:	900a      	str	r0, [sp, #40]	; 0x28
 8005a04:	f000 ff78 	bl	80068f8 <__mcmp>
 8005a08:	2800      	cmp	r0, #0
 8005a0a:	dd6b      	ble.n	8005ae4 <_dtoa_r+0xe1c>
 8005a0c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005a10:	d053      	beq.n	8005aba <_dtoa_r+0xdf2>
 8005a12:	9b08      	ldr	r3, [sp, #32]
 8005a14:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8005a18:	462b      	mov	r3, r5
 8005a1a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005a1c:	f803 9b01 	strb.w	r9, [r3], #1
 8005a20:	f8cd 8018 	str.w	r8, [sp, #24]
 8005a24:	9309      	str	r3, [sp, #36]	; 0x24
 8005a26:	f7ff bbf8 	b.w	800521a <_dtoa_r+0x552>
 8005a2a:	d103      	bne.n	8005a34 <_dtoa_r+0xd6c>
 8005a2c:	f019 0f01 	tst.w	r9, #1
 8005a30:	f47f af79 	bne.w	8005926 <_dtoa_r+0xc5e>
 8005a34:	4652      	mov	r2, sl
 8005a36:	f81a 3d01 	ldrb.w	r3, [sl, #-1]!
 8005a3a:	2b30      	cmp	r3, #48	; 0x30
 8005a3c:	d0fa      	beq.n	8005a34 <_dtoa_r+0xd6c>
 8005a3e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005a40:	9209      	str	r2, [sp, #36]	; 0x24
 8005a42:	f7ff bbea 	b.w	800521a <_dtoa_r+0x552>
 8005a46:	3301      	adds	r3, #1
 8005a48:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005a4a:	f80a 3c01 	strb.w	r3, [sl, #-1]
 8005a4e:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8005a52:	f7ff bbe2 	b.w	800521a <_dtoa_r+0x552>
 8005a56:	9c06      	ldr	r4, [sp, #24]
 8005a58:	4638      	mov	r0, r7
 8005a5a:	6861      	ldr	r1, [r4, #4]
 8005a5c:	f000 fcf2 	bl	8006444 <_Balloc>
 8005a60:	9d06      	ldr	r5, [sp, #24]
 8005a62:	692a      	ldr	r2, [r5, #16]
 8005a64:	3202      	adds	r2, #2
 8005a66:	4604      	mov	r4, r0
 8005a68:	0092      	lsls	r2, r2, #2
 8005a6a:	f105 010c 	add.w	r1, r5, #12
 8005a6e:	f100 000c 	add.w	r0, r0, #12
 8005a72:	f000 fc9f 	bl	80063b4 <memcpy>
 8005a76:	4638      	mov	r0, r7
 8005a78:	4621      	mov	r1, r4
 8005a7a:	2201      	movs	r2, #1
 8005a7c:	f000 fedc 	bl	8006838 <__lshift>
 8005a80:	4680      	mov	r8, r0
 8005a82:	e5e7      	b.n	8005654 <_dtoa_r+0x98c>
 8005a84:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8005a86:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005a88:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8005a8a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005a8e:	e417      	b.n	80052c0 <_dtoa_r+0x5f8>
 8005a90:	f8dd 9018 	ldr.w	r9, [sp, #24]
 8005a94:	f8cd 8018 	str.w	r8, [sp, #24]
 8005a98:	e739      	b.n	800590e <_dtoa_r+0xc46>
 8005a9a:	f8dd 9018 	ldr.w	r9, [sp, #24]
 8005a9e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005aa2:	d00a      	beq.n	8005aba <_dtoa_r+0xdf2>
 8005aa4:	462b      	mov	r3, r5
 8005aa6:	f109 0901 	add.w	r9, r9, #1
 8005aaa:	f803 9b01 	strb.w	r9, [r3], #1
 8005aae:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005ab0:	f8cd 8018 	str.w	r8, [sp, #24]
 8005ab4:	9309      	str	r3, [sp, #36]	; 0x24
 8005ab6:	f7ff bbb0 	b.w	800521a <_dtoa_r+0x552>
 8005aba:	46aa      	mov	sl, r5
 8005abc:	2339      	movs	r3, #57	; 0x39
 8005abe:	f80a 3b01 	strb.w	r3, [sl], #1
 8005ac2:	f8cd 8018 	str.w	r8, [sp, #24]
 8005ac6:	e730      	b.n	800592a <_dtoa_r+0xc62>
 8005ac8:	464b      	mov	r3, r9
 8005aca:	f8dd 9018 	ldr.w	r9, [sp, #24]
 8005ace:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005ad2:	d0f2      	beq.n	8005aba <_dtoa_r+0xdf2>
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	dc9c      	bgt.n	8005a12 <_dtoa_r+0xd4a>
 8005ad8:	e79e      	b.n	8005a18 <_dtoa_r+0xd50>
 8005ada:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8005adc:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005ade:	9409      	str	r4, [sp, #36]	; 0x24
 8005ae0:	f7ff bbaa 	b.w	8005238 <_dtoa_r+0x570>
 8005ae4:	d198      	bne.n	8005a18 <_dtoa_r+0xd50>
 8005ae6:	f019 0f01 	tst.w	r9, #1
 8005aea:	d095      	beq.n	8005a18 <_dtoa_r+0xd50>
 8005aec:	e78e      	b.n	8005a0c <_dtoa_r+0xd44>
 8005aee:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 8005af0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005af2:	9405      	str	r4, [sp, #20]
 8005af4:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8005af6:	9409      	str	r4, [sp, #36]	; 0x24
 8005af8:	f7ff bb9e 	b.w	8005238 <_dtoa_r+0x570>
 8005afc:	2300      	movs	r3, #0
 8005afe:	4638      	mov	r0, r7
 8005b00:	9906      	ldr	r1, [sp, #24]
 8005b02:	220a      	movs	r2, #10
 8005b04:	f000 fcce 	bl	80064a4 <__multadd>
 8005b08:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005b0a:	9006      	str	r0, [sp, #24]
 8005b0c:	930e      	str	r3, [sp, #56]	; 0x38
 8005b0e:	f7ff bb5e 	b.w	80051ce <_dtoa_r+0x506>
 8005b12:	f43f ab47 	beq.w	80051a4 <_dtoa_r+0x4dc>
 8005b16:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
 8005b1a:	e602      	b.n	8005722 <_dtoa_r+0xa5a>
 8005b1c:	f3af 8000 	nop.w

08005b20 <_malloc_trim_r>:
 8005b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b22:	4d22      	ldr	r5, [pc, #136]	; (8005bac <_malloc_trim_r+0x8c>)
 8005b24:	460f      	mov	r7, r1
 8005b26:	4604      	mov	r4, r0
 8005b28:	f000 fc88 	bl	800643c <__malloc_lock>
 8005b2c:	68ab      	ldr	r3, [r5, #8]
 8005b2e:	685e      	ldr	r6, [r3, #4]
 8005b30:	f026 0603 	bic.w	r6, r6, #3
 8005b34:	f606 73ef 	addw	r3, r6, #4079	; 0xfef
 8005b38:	1bdf      	subs	r7, r3, r7
 8005b3a:	0b3f      	lsrs	r7, r7, #12
 8005b3c:	3f01      	subs	r7, #1
 8005b3e:	033f      	lsls	r7, r7, #12
 8005b40:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 8005b44:	4620      	mov	r0, r4
 8005b46:	db07      	blt.n	8005b58 <_malloc_trim_r+0x38>
 8005b48:	2100      	movs	r1, #0
 8005b4a:	f001 f907 	bl	8006d5c <_sbrk_r>
 8005b4e:	68ab      	ldr	r3, [r5, #8]
 8005b50:	199b      	adds	r3, r3, r6
 8005b52:	4298      	cmp	r0, r3
 8005b54:	4620      	mov	r0, r4
 8005b56:	d003      	beq.n	8005b60 <_malloc_trim_r+0x40>
 8005b58:	f000 fc72 	bl	8006440 <__malloc_unlock>
 8005b5c:	2000      	movs	r0, #0
 8005b5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b60:	4279      	negs	r1, r7
 8005b62:	f001 f8fb 	bl	8006d5c <_sbrk_r>
 8005b66:	3001      	adds	r0, #1
 8005b68:	d00d      	beq.n	8005b86 <_malloc_trim_r+0x66>
 8005b6a:	4b11      	ldr	r3, [pc, #68]	; (8005bb0 <_malloc_trim_r+0x90>)
 8005b6c:	68aa      	ldr	r2, [r5, #8]
 8005b6e:	6819      	ldr	r1, [r3, #0]
 8005b70:	1bf6      	subs	r6, r6, r7
 8005b72:	f046 0601 	orr.w	r6, r6, #1
 8005b76:	1bcf      	subs	r7, r1, r7
 8005b78:	4620      	mov	r0, r4
 8005b7a:	6056      	str	r6, [r2, #4]
 8005b7c:	601f      	str	r7, [r3, #0]
 8005b7e:	f000 fc5f 	bl	8006440 <__malloc_unlock>
 8005b82:	2001      	movs	r0, #1
 8005b84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b86:	2100      	movs	r1, #0
 8005b88:	4620      	mov	r0, r4
 8005b8a:	f001 f8e7 	bl	8006d5c <_sbrk_r>
 8005b8e:	68ab      	ldr	r3, [r5, #8]
 8005b90:	1ac2      	subs	r2, r0, r3
 8005b92:	2a0f      	cmp	r2, #15
 8005b94:	dd07      	ble.n	8005ba6 <_malloc_trim_r+0x86>
 8005b96:	4907      	ldr	r1, [pc, #28]	; (8005bb4 <_malloc_trim_r+0x94>)
 8005b98:	6809      	ldr	r1, [r1, #0]
 8005b9a:	1a40      	subs	r0, r0, r1
 8005b9c:	4904      	ldr	r1, [pc, #16]	; (8005bb0 <_malloc_trim_r+0x90>)
 8005b9e:	f042 0201 	orr.w	r2, r2, #1
 8005ba2:	6008      	str	r0, [r1, #0]
 8005ba4:	605a      	str	r2, [r3, #4]
 8005ba6:	4620      	mov	r0, r4
 8005ba8:	e7d6      	b.n	8005b58 <_malloc_trim_r+0x38>
 8005baa:	bf00      	nop
 8005bac:	2000054c 	.word	0x2000054c
 8005bb0:	20000974 	.word	0x20000974
 8005bb4:	20000954 	.word	0x20000954

08005bb8 <_free_r>:
 8005bb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bbc:	460d      	mov	r5, r1
 8005bbe:	4604      	mov	r4, r0
 8005bc0:	2900      	cmp	r1, #0
 8005bc2:	d06f      	beq.n	8005ca4 <_free_r+0xec>
 8005bc4:	f000 fc3a 	bl	800643c <__malloc_lock>
 8005bc8:	f855 0c04 	ldr.w	r0, [r5, #-4]
 8005bcc:	4e58      	ldr	r6, [pc, #352]	; (8005d30 <_free_r+0x178>)
 8005bce:	f1a5 0108 	sub.w	r1, r5, #8
 8005bd2:	f020 0301 	bic.w	r3, r0, #1
 8005bd6:	18ca      	adds	r2, r1, r3
 8005bd8:	f8d6 c008 	ldr.w	ip, [r6, #8]
 8005bdc:	6857      	ldr	r7, [r2, #4]
 8005bde:	4594      	cmp	ip, r2
 8005be0:	f027 0703 	bic.w	r7, r7, #3
 8005be4:	d07c      	beq.n	8005ce0 <_free_r+0x128>
 8005be6:	f010 0001 	ands.w	r0, r0, #1
 8005bea:	6057      	str	r7, [r2, #4]
 8005bec:	d049      	beq.n	8005c82 <_free_r+0xca>
 8005bee:	2000      	movs	r0, #0
 8005bf0:	19d5      	adds	r5, r2, r7
 8005bf2:	686d      	ldr	r5, [r5, #4]
 8005bf4:	f015 0f01 	tst.w	r5, #1
 8005bf8:	d106      	bne.n	8005c08 <_free_r+0x50>
 8005bfa:	19db      	adds	r3, r3, r7
 8005bfc:	6895      	ldr	r5, [r2, #8]
 8005bfe:	2800      	cmp	r0, #0
 8005c00:	d062      	beq.n	8005cc8 <_free_r+0x110>
 8005c02:	68d2      	ldr	r2, [r2, #12]
 8005c04:	60ea      	str	r2, [r5, #12]
 8005c06:	6095      	str	r5, [r2, #8]
 8005c08:	f043 0201 	orr.w	r2, r3, #1
 8005c0c:	604a      	str	r2, [r1, #4]
 8005c0e:	50cb      	str	r3, [r1, r3]
 8005c10:	bb90      	cbnz	r0, 8005c78 <_free_r+0xc0>
 8005c12:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c16:	d347      	bcc.n	8005ca8 <_free_r+0xf0>
 8005c18:	099d      	lsrs	r5, r3, #6
 8005c1a:	3538      	adds	r5, #56	; 0x38
 8005c1c:	0a5a      	lsrs	r2, r3, #9
 8005c1e:	00e8      	lsls	r0, r5, #3
 8005c20:	2a04      	cmp	r2, #4
 8005c22:	d916      	bls.n	8005c52 <_free_r+0x9a>
 8005c24:	f102 055b 	add.w	r5, r2, #91	; 0x5b
 8005c28:	00e8      	lsls	r0, r5, #3
 8005c2a:	2a14      	cmp	r2, #20
 8005c2c:	d911      	bls.n	8005c52 <_free_r+0x9a>
 8005c2e:	0b1d      	lsrs	r5, r3, #12
 8005c30:	356e      	adds	r5, #110	; 0x6e
 8005c32:	00e8      	lsls	r0, r5, #3
 8005c34:	2a54      	cmp	r2, #84	; 0x54
 8005c36:	d90c      	bls.n	8005c52 <_free_r+0x9a>
 8005c38:	0bdd      	lsrs	r5, r3, #15
 8005c3a:	3577      	adds	r5, #119	; 0x77
 8005c3c:	00e8      	lsls	r0, r5, #3
 8005c3e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8005c42:	d906      	bls.n	8005c52 <_free_r+0x9a>
 8005c44:	f240 5054 	movw	r0, #1364	; 0x554
 8005c48:	4282      	cmp	r2, r0
 8005c4a:	d86d      	bhi.n	8005d28 <_free_r+0x170>
 8005c4c:	0c9d      	lsrs	r5, r3, #18
 8005c4e:	357c      	adds	r5, #124	; 0x7c
 8005c50:	00e8      	lsls	r0, r5, #3
 8005c52:	1986      	adds	r6, r0, r6
 8005c54:	4836      	ldr	r0, [pc, #216]	; (8005d30 <_free_r+0x178>)
 8005c56:	68b2      	ldr	r2, [r6, #8]
 8005c58:	42b2      	cmp	r2, r6
 8005c5a:	d103      	bne.n	8005c64 <_free_r+0xac>
 8005c5c:	e05b      	b.n	8005d16 <_free_r+0x15e>
 8005c5e:	6892      	ldr	r2, [r2, #8]
 8005c60:	4296      	cmp	r6, r2
 8005c62:	d004      	beq.n	8005c6e <_free_r+0xb6>
 8005c64:	6850      	ldr	r0, [r2, #4]
 8005c66:	f020 0003 	bic.w	r0, r0, #3
 8005c6a:	4283      	cmp	r3, r0
 8005c6c:	d3f7      	bcc.n	8005c5e <_free_r+0xa6>
 8005c6e:	68d3      	ldr	r3, [r2, #12]
 8005c70:	60cb      	str	r3, [r1, #12]
 8005c72:	608a      	str	r2, [r1, #8]
 8005c74:	60d1      	str	r1, [r2, #12]
 8005c76:	6099      	str	r1, [r3, #8]
 8005c78:	4620      	mov	r0, r4
 8005c7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c7e:	f000 bbdf 	b.w	8006440 <__malloc_unlock>
 8005c82:	f855 cc08 	ldr.w	ip, [r5, #-8]
 8005c86:	ebcc 0101 	rsb	r1, ip, r1
 8005c8a:	f106 0808 	add.w	r8, r6, #8
 8005c8e:	688d      	ldr	r5, [r1, #8]
 8005c90:	4545      	cmp	r5, r8
 8005c92:	4463      	add	r3, ip
 8005c94:	d03d      	beq.n	8005d12 <_free_r+0x15a>
 8005c96:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 8005c9a:	f8c5 c00c 	str.w	ip, [r5, #12]
 8005c9e:	f8cc 5008 	str.w	r5, [ip, #8]
 8005ca2:	e7a5      	b.n	8005bf0 <_free_r+0x38>
 8005ca4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ca8:	08db      	lsrs	r3, r3, #3
 8005caa:	eb06 02c3 	add.w	r2, r6, r3, lsl #3
 8005cae:	6875      	ldr	r5, [r6, #4]
 8005cb0:	6890      	ldr	r0, [r2, #8]
 8005cb2:	60ca      	str	r2, [r1, #12]
 8005cb4:	109b      	asrs	r3, r3, #2
 8005cb6:	2701      	movs	r7, #1
 8005cb8:	fa17 f303 	lsls.w	r3, r7, r3
 8005cbc:	432b      	orrs	r3, r5
 8005cbe:	6088      	str	r0, [r1, #8]
 8005cc0:	6073      	str	r3, [r6, #4]
 8005cc2:	6091      	str	r1, [r2, #8]
 8005cc4:	60c1      	str	r1, [r0, #12]
 8005cc6:	e7d7      	b.n	8005c78 <_free_r+0xc0>
 8005cc8:	4f1a      	ldr	r7, [pc, #104]	; (8005d34 <_free_r+0x17c>)
 8005cca:	42bd      	cmp	r5, r7
 8005ccc:	d199      	bne.n	8005c02 <_free_r+0x4a>
 8005cce:	f043 0201 	orr.w	r2, r3, #1
 8005cd2:	6171      	str	r1, [r6, #20]
 8005cd4:	6131      	str	r1, [r6, #16]
 8005cd6:	60cd      	str	r5, [r1, #12]
 8005cd8:	608d      	str	r5, [r1, #8]
 8005cda:	604a      	str	r2, [r1, #4]
 8005cdc:	50cb      	str	r3, [r1, r3]
 8005cde:	e7cb      	b.n	8005c78 <_free_r+0xc0>
 8005ce0:	07c2      	lsls	r2, r0, #31
 8005ce2:	443b      	add	r3, r7
 8005ce4:	d407      	bmi.n	8005cf6 <_free_r+0x13e>
 8005ce6:	f855 2c08 	ldr.w	r2, [r5, #-8]
 8005cea:	1a89      	subs	r1, r1, r2
 8005cec:	189b      	adds	r3, r3, r2
 8005cee:	6888      	ldr	r0, [r1, #8]
 8005cf0:	68ca      	ldr	r2, [r1, #12]
 8005cf2:	60c2      	str	r2, [r0, #12]
 8005cf4:	6090      	str	r0, [r2, #8]
 8005cf6:	4a10      	ldr	r2, [pc, #64]	; (8005d38 <_free_r+0x180>)
 8005cf8:	60b1      	str	r1, [r6, #8]
 8005cfa:	6812      	ldr	r2, [r2, #0]
 8005cfc:	f043 0001 	orr.w	r0, r3, #1
 8005d00:	4293      	cmp	r3, r2
 8005d02:	6048      	str	r0, [r1, #4]
 8005d04:	d3b8      	bcc.n	8005c78 <_free_r+0xc0>
 8005d06:	4b0d      	ldr	r3, [pc, #52]	; (8005d3c <_free_r+0x184>)
 8005d08:	4620      	mov	r0, r4
 8005d0a:	6819      	ldr	r1, [r3, #0]
 8005d0c:	f7ff ff08 	bl	8005b20 <_malloc_trim_r>
 8005d10:	e7b2      	b.n	8005c78 <_free_r+0xc0>
 8005d12:	2001      	movs	r0, #1
 8005d14:	e76c      	b.n	8005bf0 <_free_r+0x38>
 8005d16:	6843      	ldr	r3, [r0, #4]
 8005d18:	10ad      	asrs	r5, r5, #2
 8005d1a:	2601      	movs	r6, #1
 8005d1c:	fa16 f505 	lsls.w	r5, r6, r5
 8005d20:	432b      	orrs	r3, r5
 8005d22:	6043      	str	r3, [r0, #4]
 8005d24:	4613      	mov	r3, r2
 8005d26:	e7a3      	b.n	8005c70 <_free_r+0xb8>
 8005d28:	f44f 707c 	mov.w	r0, #1008	; 0x3f0
 8005d2c:	257e      	movs	r5, #126	; 0x7e
 8005d2e:	e790      	b.n	8005c52 <_free_r+0x9a>
 8005d30:	2000054c 	.word	0x2000054c
 8005d34:	20000554 	.word	0x20000554
 8005d38:	20000958 	.word	0x20000958
 8005d3c:	20000970 	.word	0x20000970

08005d40 <_setlocale_r>:
 8005d40:	b510      	push	{r4, lr}
 8005d42:	4614      	mov	r4, r2
 8005d44:	b122      	cbz	r2, 8005d50 <_setlocale_r+0x10>
 8005d46:	4610      	mov	r0, r2
 8005d48:	490b      	ldr	r1, [pc, #44]	; (8005d78 <_setlocale_r+0x38>)
 8005d4a:	f001 f819 	bl	8006d80 <strcmp>
 8005d4e:	b908      	cbnz	r0, 8005d54 <_setlocale_r+0x14>
 8005d50:	480a      	ldr	r0, [pc, #40]	; (8005d7c <_setlocale_r+0x3c>)
 8005d52:	bd10      	pop	{r4, pc}
 8005d54:	4620      	mov	r0, r4
 8005d56:	4909      	ldr	r1, [pc, #36]	; (8005d7c <_setlocale_r+0x3c>)
 8005d58:	f001 f812 	bl	8006d80 <strcmp>
 8005d5c:	b908      	cbnz	r0, 8005d62 <_setlocale_r+0x22>
 8005d5e:	4807      	ldr	r0, [pc, #28]	; (8005d7c <_setlocale_r+0x3c>)
 8005d60:	bd10      	pop	{r4, pc}
 8005d62:	4620      	mov	r0, r4
 8005d64:	4906      	ldr	r1, [pc, #24]	; (8005d80 <_setlocale_r+0x40>)
 8005d66:	f001 f80b 	bl	8006d80 <strcmp>
 8005d6a:	4b04      	ldr	r3, [pc, #16]	; (8005d7c <_setlocale_r+0x3c>)
 8005d6c:	2800      	cmp	r0, #0
 8005d6e:	bf0c      	ite	eq
 8005d70:	4618      	moveq	r0, r3
 8005d72:	2000      	movne	r0, #0
 8005d74:	bd10      	pop	{r4, pc}
 8005d76:	bf00      	nop
 8005d78:	08008e58 	.word	0x08008e58
 8005d7c:	08008e54 	.word	0x08008e54
 8005d80:	08008dac 	.word	0x08008dac

08005d84 <__locale_charset>:
 8005d84:	f240 40d0 	movw	r0, #1232	; 0x4d0
 8005d88:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005d8c:	4770      	bx	lr
 8005d8e:	bf00      	nop

08005d90 <__locale_mb_cur_max>:
 8005d90:	f240 43d0 	movw	r3, #1232	; 0x4d0
 8005d94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005d98:	6a18      	ldr	r0, [r3, #32]
 8005d9a:	4770      	bx	lr

08005d9c <__locale_msgcharset>:
 8005d9c:	4800      	ldr	r0, [pc, #0]	; (8005da0 <__locale_msgcharset+0x4>)
 8005d9e:	4770      	bx	lr
 8005da0:	200004f4 	.word	0x200004f4

08005da4 <__locale_cjk_lang>:
 8005da4:	2000      	movs	r0, #0
 8005da6:	4770      	bx	lr

08005da8 <_localeconv_r>:
 8005da8:	4800      	ldr	r0, [pc, #0]	; (8005dac <_localeconv_r+0x4>)
 8005daa:	4770      	bx	lr
 8005dac:	20000514 	.word	0x20000514

08005db0 <setlocale>:
 8005db0:	b410      	push	{r4}
 8005db2:	f240 03a0 	movw	r3, #160	; 0xa0
 8005db6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005dba:	4604      	mov	r4, r0
 8005dbc:	6818      	ldr	r0, [r3, #0]
 8005dbe:	460a      	mov	r2, r1
 8005dc0:	4621      	mov	r1, r4
 8005dc2:	bc10      	pop	{r4}
 8005dc4:	e7bc      	b.n	8005d40 <_setlocale_r>
 8005dc6:	bf00      	nop

08005dc8 <localeconv>:
 8005dc8:	4800      	ldr	r0, [pc, #0]	; (8005dcc <localeconv+0x4>)
 8005dca:	4770      	bx	lr
 8005dcc:	20000514 	.word	0x20000514

08005dd0 <_malloc_r>:
 8005dd0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dd4:	f101 040b 	add.w	r4, r1, #11
 8005dd8:	2c16      	cmp	r4, #22
 8005dda:	4605      	mov	r5, r0
 8005ddc:	d92a      	bls.n	8005e34 <_malloc_r+0x64>
 8005dde:	f024 0407 	bic.w	r4, r4, #7
 8005de2:	0fe3      	lsrs	r3, r4, #31
 8005de4:	428c      	cmp	r4, r1
 8005de6:	bf2c      	ite	cs
 8005de8:	4619      	movcs	r1, r3
 8005dea:	f043 0101 	orrcc.w	r1, r3, #1
 8005dee:	bb51      	cbnz	r1, 8005e46 <_malloc_r+0x76>
 8005df0:	4628      	mov	r0, r5
 8005df2:	f000 fb23 	bl	800643c <__malloc_lock>
 8005df6:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8005dfa:	d22a      	bcs.n	8005e52 <_malloc_r+0x82>
 8005dfc:	4e7d      	ldr	r6, [pc, #500]	; (8005ff4 <_malloc_r+0x224>)
 8005dfe:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
 8005e02:	eb06 03ce 	add.w	r3, r6, lr, lsl #3
 8005e06:	68df      	ldr	r7, [r3, #12]
 8005e08:	429f      	cmp	r7, r3
 8005e0a:	f000 8235 	beq.w	8006278 <_malloc_r+0x4a8>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	68fa      	ldr	r2, [r7, #12]
 8005e12:	68b9      	ldr	r1, [r7, #8]
 8005e14:	f023 0303 	bic.w	r3, r3, #3
 8005e18:	18fb      	adds	r3, r7, r3
 8005e1a:	60ca      	str	r2, [r1, #12]
 8005e1c:	6858      	ldr	r0, [r3, #4]
 8005e1e:	6091      	str	r1, [r2, #8]
 8005e20:	f040 0201 	orr.w	r2, r0, #1
 8005e24:	605a      	str	r2, [r3, #4]
 8005e26:	4628      	mov	r0, r5
 8005e28:	f000 fb0a 	bl	8006440 <__malloc_unlock>
 8005e2c:	3708      	adds	r7, #8
 8005e2e:	4638      	mov	r0, r7
 8005e30:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e34:	2300      	movs	r3, #0
 8005e36:	2410      	movs	r4, #16
 8005e38:	428c      	cmp	r4, r1
 8005e3a:	bf2c      	ite	cs
 8005e3c:	4619      	movcs	r1, r3
 8005e3e:	f043 0101 	orrcc.w	r1, r3, #1
 8005e42:	2900      	cmp	r1, #0
 8005e44:	d0d4      	beq.n	8005df0 <_malloc_r+0x20>
 8005e46:	230c      	movs	r3, #12
 8005e48:	2700      	movs	r7, #0
 8005e4a:	602b      	str	r3, [r5, #0]
 8005e4c:	4638      	mov	r0, r7
 8005e4e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e52:	ea5f 2e54 	movs.w	lr, r4, lsr #9
 8005e56:	bf04      	itt	eq
 8005e58:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
 8005e5c:	ea4f 01ce 	moveq.w	r1, lr, lsl #3
 8005e60:	f040 8081 	bne.w	8005f66 <_malloc_r+0x196>
 8005e64:	4e63      	ldr	r6, [pc, #396]	; (8005ff4 <_malloc_r+0x224>)
 8005e66:	1871      	adds	r1, r6, r1
 8005e68:	68cf      	ldr	r7, [r1, #12]
 8005e6a:	42b9      	cmp	r1, r7
 8005e6c:	d106      	bne.n	8005e7c <_malloc_r+0xac>
 8005e6e:	e00d      	b.n	8005e8c <_malloc_r+0xbc>
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	f280 8169 	bge.w	8006148 <_malloc_r+0x378>
 8005e76:	68ff      	ldr	r7, [r7, #12]
 8005e78:	42b9      	cmp	r1, r7
 8005e7a:	d007      	beq.n	8005e8c <_malloc_r+0xbc>
 8005e7c:	687a      	ldr	r2, [r7, #4]
 8005e7e:	f022 0203 	bic.w	r2, r2, #3
 8005e82:	1b13      	subs	r3, r2, r4
 8005e84:	2b0f      	cmp	r3, #15
 8005e86:	ddf3      	ble.n	8005e70 <_malloc_r+0xa0>
 8005e88:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
 8005e8c:	f10e 0e01 	add.w	lr, lr, #1
 8005e90:	4a58      	ldr	r2, [pc, #352]	; (8005ff4 <_malloc_r+0x224>)
 8005e92:	6937      	ldr	r7, [r6, #16]
 8005e94:	f102 0c08 	add.w	ip, r2, #8
 8005e98:	4567      	cmp	r7, ip
 8005e9a:	bf08      	it	eq
 8005e9c:	6853      	ldreq	r3, [r2, #4]
 8005e9e:	d023      	beq.n	8005ee8 <_malloc_r+0x118>
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	f023 0303 	bic.w	r3, r3, #3
 8005ea6:	1b19      	subs	r1, r3, r4
 8005ea8:	290f      	cmp	r1, #15
 8005eaa:	f300 81b4 	bgt.w	8006216 <_malloc_r+0x446>
 8005eae:	2900      	cmp	r1, #0
 8005eb0:	f8c2 c014 	str.w	ip, [r2, #20]
 8005eb4:	f8c2 c010 	str.w	ip, [r2, #16]
 8005eb8:	f280 808f 	bge.w	8005fda <_malloc_r+0x20a>
 8005ebc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ec0:	f080 8161 	bcs.w	8006186 <_malloc_r+0x3b6>
 8005ec4:	08db      	lsrs	r3, r3, #3
 8005ec6:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8005eca:	f8d2 8004 	ldr.w	r8, [r2, #4]
 8005ece:	6888      	ldr	r0, [r1, #8]
 8005ed0:	60f9      	str	r1, [r7, #12]
 8005ed2:	109b      	asrs	r3, r3, #2
 8005ed4:	f04f 0901 	mov.w	r9, #1
 8005ed8:	fa09 f303 	lsl.w	r3, r9, r3
 8005edc:	ea43 0308 	orr.w	r3, r3, r8
 8005ee0:	60b8      	str	r0, [r7, #8]
 8005ee2:	6053      	str	r3, [r2, #4]
 8005ee4:	608f      	str	r7, [r1, #8]
 8005ee6:	60c7      	str	r7, [r0, #12]
 8005ee8:	2001      	movs	r0, #1
 8005eea:	ea4f 02ae 	mov.w	r2, lr, asr #2
 8005eee:	4090      	lsls	r0, r2
 8005ef0:	4298      	cmp	r0, r3
 8005ef2:	f200 8081 	bhi.w	8005ff8 <_malloc_r+0x228>
 8005ef6:	4203      	tst	r3, r0
 8005ef8:	d106      	bne.n	8005f08 <_malloc_r+0x138>
 8005efa:	f02e 0e03 	bic.w	lr, lr, #3
 8005efe:	0040      	lsls	r0, r0, #1
 8005f00:	4203      	tst	r3, r0
 8005f02:	f10e 0e04 	add.w	lr, lr, #4
 8005f06:	d0fa      	beq.n	8005efe <_malloc_r+0x12e>
 8005f08:	eb06 09ce 	add.w	r9, r6, lr, lsl #3
 8005f0c:	464f      	mov	r7, r9
 8005f0e:	46f0      	mov	r8, lr
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	429f      	cmp	r7, r3
 8005f14:	d107      	bne.n	8005f26 <_malloc_r+0x156>
 8005f16:	e191      	b.n	800623c <_malloc_r+0x46c>
 8005f18:	2a00      	cmp	r2, #0
 8005f1a:	f280 81b7 	bge.w	800628c <_malloc_r+0x4bc>
 8005f1e:	68db      	ldr	r3, [r3, #12]
 8005f20:	429f      	cmp	r7, r3
 8005f22:	f000 818b 	beq.w	800623c <_malloc_r+0x46c>
 8005f26:	6859      	ldr	r1, [r3, #4]
 8005f28:	f021 0103 	bic.w	r1, r1, #3
 8005f2c:	1b0a      	subs	r2, r1, r4
 8005f2e:	2a0f      	cmp	r2, #15
 8005f30:	ddf2      	ble.n	8005f18 <_malloc_r+0x148>
 8005f32:	461f      	mov	r7, r3
 8005f34:	1919      	adds	r1, r3, r4
 8005f36:	68d8      	ldr	r0, [r3, #12]
 8005f38:	f857 ef08 	ldr.w	lr, [r7, #8]!
 8005f3c:	508a      	str	r2, [r1, r2]
 8005f3e:	f044 0401 	orr.w	r4, r4, #1
 8005f42:	f042 0201 	orr.w	r2, r2, #1
 8005f46:	f8ce 000c 	str.w	r0, [lr, #12]
 8005f4a:	f8c0 e008 	str.w	lr, [r0, #8]
 8005f4e:	605c      	str	r4, [r3, #4]
 8005f50:	6171      	str	r1, [r6, #20]
 8005f52:	6131      	str	r1, [r6, #16]
 8005f54:	f8c1 c00c 	str.w	ip, [r1, #12]
 8005f58:	f8c1 c008 	str.w	ip, [r1, #8]
 8005f5c:	604a      	str	r2, [r1, #4]
 8005f5e:	4628      	mov	r0, r5
 8005f60:	f000 fa6e 	bl	8006440 <__malloc_unlock>
 8005f64:	e763      	b.n	8005e2e <_malloc_r+0x5e>
 8005f66:	f1be 0f04 	cmp.w	lr, #4
 8005f6a:	bf9e      	ittt	ls
 8005f6c:	ea4f 1e94 	movls.w	lr, r4, lsr #6
 8005f70:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
 8005f74:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8005f78:	f67f af74 	bls.w	8005e64 <_malloc_r+0x94>
 8005f7c:	f1be 0f14 	cmp.w	lr, #20
 8005f80:	bf9c      	itt	ls
 8005f82:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
 8005f86:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8005f8a:	f67f af6b 	bls.w	8005e64 <_malloc_r+0x94>
 8005f8e:	f1be 0f54 	cmp.w	lr, #84	; 0x54
 8005f92:	bf9e      	ittt	ls
 8005f94:	ea4f 3e14 	movls.w	lr, r4, lsr #12
 8005f98:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
 8005f9c:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8005fa0:	f67f af60 	bls.w	8005e64 <_malloc_r+0x94>
 8005fa4:	f5be 7faa 	cmp.w	lr, #340	; 0x154
 8005fa8:	bf9e      	ittt	ls
 8005faa:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
 8005fae:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
 8005fb2:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8005fb6:	f67f af55 	bls.w	8005e64 <_malloc_r+0x94>
 8005fba:	f240 5354 	movw	r3, #1364	; 0x554
 8005fbe:	459e      	cmp	lr, r3
 8005fc0:	bf9d      	ittte	ls
 8005fc2:	ea4f 4e94 	movls.w	lr, r4, lsr #18
 8005fc6:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
 8005fca:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8005fce:	f44f 717c 	movhi.w	r1, #1008	; 0x3f0
 8005fd2:	bf88      	it	hi
 8005fd4:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
 8005fd8:	e744      	b.n	8005e64 <_malloc_r+0x94>
 8005fda:	18fb      	adds	r3, r7, r3
 8005fdc:	4628      	mov	r0, r5
 8005fde:	685a      	ldr	r2, [r3, #4]
 8005fe0:	f042 0201 	orr.w	r2, r2, #1
 8005fe4:	605a      	str	r2, [r3, #4]
 8005fe6:	3708      	adds	r7, #8
 8005fe8:	f000 fa2a 	bl	8006440 <__malloc_unlock>
 8005fec:	4638      	mov	r0, r7
 8005fee:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ff2:	bf00      	nop
 8005ff4:	2000054c 	.word	0x2000054c
 8005ff8:	68b7      	ldr	r7, [r6, #8]
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	f023 0803 	bic.w	r8, r3, #3
 8006000:	4544      	cmp	r4, r8
 8006002:	ebc4 0208 	rsb	r2, r4, r8
 8006006:	bf94      	ite	ls
 8006008:	2300      	movls	r3, #0
 800600a:	2301      	movhi	r3, #1
 800600c:	2a0f      	cmp	r2, #15
 800600e:	bfd8      	it	le
 8006010:	f043 0301 	orrle.w	r3, r3, #1
 8006014:	2b00      	cmp	r3, #0
 8006016:	f000 80a7 	beq.w	8006168 <_malloc_r+0x398>
 800601a:	4bb3      	ldr	r3, [pc, #716]	; (80062e8 <_malloc_r+0x518>)
 800601c:	f8df a2cc 	ldr.w	sl, [pc, #716]	; 80062ec <_malloc_r+0x51c>
 8006020:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 8006024:	f8da 3000 	ldr.w	r3, [sl]
 8006028:	3201      	adds	r2, #1
 800602a:	4423      	add	r3, r4
 800602c:	bf08      	it	eq
 800602e:	f103 0b10 	addeq.w	fp, r3, #16
 8006032:	d006      	beq.n	8006042 <_malloc_r+0x272>
 8006034:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006038:	330f      	adds	r3, #15
 800603a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800603e:	f023 0b0f 	bic.w	fp, r3, #15
 8006042:	4628      	mov	r0, r5
 8006044:	4659      	mov	r1, fp
 8006046:	f000 fe89 	bl	8006d5c <_sbrk_r>
 800604a:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800604e:	4681      	mov	r9, r0
 8006050:	f000 8144 	beq.w	80062dc <_malloc_r+0x50c>
 8006054:	eb07 0208 	add.w	r2, r7, r8
 8006058:	4282      	cmp	r2, r0
 800605a:	f200 8126 	bhi.w	80062aa <_malloc_r+0x4da>
 800605e:	f8da 3004 	ldr.w	r3, [sl, #4]
 8006062:	454a      	cmp	r2, r9
 8006064:	445b      	add	r3, fp
 8006066:	f8ca 3004 	str.w	r3, [sl, #4]
 800606a:	f000 8141 	beq.w	80062f0 <_malloc_r+0x520>
 800606e:	f8d6 1408 	ldr.w	r1, [r6, #1032]	; 0x408
 8006072:	3101      	adds	r1, #1
 8006074:	bf15      	itete	ne
 8006076:	ebc2 0209 	rsbne	r2, r2, r9
 800607a:	4b9b      	ldreq	r3, [pc, #620]	; (80062e8 <_malloc_r+0x518>)
 800607c:	189b      	addne	r3, r3, r2
 800607e:	f8c3 9408 	streq.w	r9, [r3, #1032]	; 0x408
 8006082:	bf18      	it	ne
 8006084:	f8ca 3004 	strne.w	r3, [sl, #4]
 8006088:	f019 0307 	ands.w	r3, r9, #7
 800608c:	bf1f      	itttt	ne
 800608e:	f1c3 0208 	rsbne	r2, r3, #8
 8006092:	4491      	addne	r9, r2
 8006094:	f5c3 5380 	rsbne	r3, r3, #4096	; 0x1000
 8006098:	f103 0208 	addne.w	r2, r3, #8
 800609c:	eb09 030b 	add.w	r3, r9, fp
 80060a0:	bf08      	it	eq
 80060a2:	f44f 5280 	moveq.w	r2, #4096	; 0x1000
 80060a6:	051b      	lsls	r3, r3, #20
 80060a8:	0d1b      	lsrs	r3, r3, #20
 80060aa:	ebc3 0b02 	rsb	fp, r3, r2
 80060ae:	4628      	mov	r0, r5
 80060b0:	4659      	mov	r1, fp
 80060b2:	f000 fe53 	bl	8006d5c <_sbrk_r>
 80060b6:	1c43      	adds	r3, r0, #1
 80060b8:	f000 8126 	beq.w	8006308 <_malloc_r+0x538>
 80060bc:	ebc9 0200 	rsb	r2, r9, r0
 80060c0:	445a      	add	r2, fp
 80060c2:	f042 0201 	orr.w	r2, r2, #1
 80060c6:	f8da 3004 	ldr.w	r3, [sl, #4]
 80060ca:	f8c6 9008 	str.w	r9, [r6, #8]
 80060ce:	445b      	add	r3, fp
 80060d0:	42b7      	cmp	r7, r6
 80060d2:	f8ca 3004 	str.w	r3, [sl, #4]
 80060d6:	f8c9 2004 	str.w	r2, [r9, #4]
 80060da:	d015      	beq.n	8006108 <_malloc_r+0x338>
 80060dc:	f1b8 0f0f 	cmp.w	r8, #15
 80060e0:	f240 80f6 	bls.w	80062d0 <_malloc_r+0x500>
 80060e4:	6878      	ldr	r0, [r7, #4]
 80060e6:	f1a8 020c 	sub.w	r2, r8, #12
 80060ea:	f022 0207 	bic.w	r2, r2, #7
 80060ee:	18b9      	adds	r1, r7, r2
 80060f0:	f000 0e01 	and.w	lr, r0, #1
 80060f4:	ea42 0e0e 	orr.w	lr, r2, lr
 80060f8:	2005      	movs	r0, #5
 80060fa:	2a0f      	cmp	r2, #15
 80060fc:	f8c7 e004 	str.w	lr, [r7, #4]
 8006100:	6048      	str	r0, [r1, #4]
 8006102:	6088      	str	r0, [r1, #8]
 8006104:	f200 8104 	bhi.w	8006310 <_malloc_r+0x540>
 8006108:	f8da 202c 	ldr.w	r2, [sl, #44]	; 0x2c
 800610c:	68b7      	ldr	r7, [r6, #8]
 800610e:	4293      	cmp	r3, r2
 8006110:	bf84      	itt	hi
 8006112:	4a76      	ldrhi	r2, [pc, #472]	; (80062ec <_malloc_r+0x51c>)
 8006114:	62d3      	strhi	r3, [r2, #44]	; 0x2c
 8006116:	f8da 2030 	ldr.w	r2, [sl, #48]	; 0x30
 800611a:	4293      	cmp	r3, r2
 800611c:	bf84      	itt	hi
 800611e:	4a73      	ldrhi	r2, [pc, #460]	; (80062ec <_malloc_r+0x51c>)
 8006120:	6313      	strhi	r3, [r2, #48]	; 0x30
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	f023 0303 	bic.w	r3, r3, #3
 8006128:	429c      	cmp	r4, r3
 800612a:	ebc4 0203 	rsb	r2, r4, r3
 800612e:	bf94      	ite	ls
 8006130:	2300      	movls	r3, #0
 8006132:	2301      	movhi	r3, #1
 8006134:	2a0f      	cmp	r2, #15
 8006136:	bfd8      	it	le
 8006138:	f043 0301 	orrle.w	r3, r3, #1
 800613c:	b1a3      	cbz	r3, 8006168 <_malloc_r+0x398>
 800613e:	4628      	mov	r0, r5
 8006140:	f000 f97e 	bl	8006440 <__malloc_unlock>
 8006144:	2700      	movs	r7, #0
 8006146:	e672      	b.n	8005e2e <_malloc_r+0x5e>
 8006148:	18ba      	adds	r2, r7, r2
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	6850      	ldr	r0, [r2, #4]
 800614e:	68b9      	ldr	r1, [r7, #8]
 8006150:	f040 0001 	orr.w	r0, r0, #1
 8006154:	6050      	str	r0, [r2, #4]
 8006156:	60cb      	str	r3, [r1, #12]
 8006158:	4628      	mov	r0, r5
 800615a:	6099      	str	r1, [r3, #8]
 800615c:	3708      	adds	r7, #8
 800615e:	f000 f96f 	bl	8006440 <__malloc_unlock>
 8006162:	4638      	mov	r0, r7
 8006164:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006168:	193b      	adds	r3, r7, r4
 800616a:	f042 0201 	orr.w	r2, r2, #1
 800616e:	f044 0401 	orr.w	r4, r4, #1
 8006172:	607c      	str	r4, [r7, #4]
 8006174:	4628      	mov	r0, r5
 8006176:	605a      	str	r2, [r3, #4]
 8006178:	3708      	adds	r7, #8
 800617a:	60b3      	str	r3, [r6, #8]
 800617c:	f000 f960 	bl	8006440 <__malloc_unlock>
 8006180:	4638      	mov	r0, r7
 8006182:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006186:	0a5a      	lsrs	r2, r3, #9
 8006188:	2a04      	cmp	r2, #4
 800618a:	bf9e      	ittt	ls
 800618c:	ea4f 1893 	movls.w	r8, r3, lsr #6
 8006190:	f108 0838 	addls.w	r8, r8, #56	; 0x38
 8006194:	ea4f 00c8 	movls.w	r0, r8, lsl #3
 8006198:	d928      	bls.n	80061ec <_malloc_r+0x41c>
 800619a:	2a14      	cmp	r2, #20
 800619c:	bf9c      	itt	ls
 800619e:	f102 085b 	addls.w	r8, r2, #91	; 0x5b
 80061a2:	ea4f 00c8 	movls.w	r0, r8, lsl #3
 80061a6:	d921      	bls.n	80061ec <_malloc_r+0x41c>
 80061a8:	2a54      	cmp	r2, #84	; 0x54
 80061aa:	bf9e      	ittt	ls
 80061ac:	ea4f 3813 	movls.w	r8, r3, lsr #12
 80061b0:	f108 086e 	addls.w	r8, r8, #110	; 0x6e
 80061b4:	ea4f 00c8 	movls.w	r0, r8, lsl #3
 80061b8:	d918      	bls.n	80061ec <_malloc_r+0x41c>
 80061ba:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80061be:	bf9e      	ittt	ls
 80061c0:	ea4f 38d3 	movls.w	r8, r3, lsr #15
 80061c4:	f108 0877 	addls.w	r8, r8, #119	; 0x77
 80061c8:	ea4f 00c8 	movls.w	r0, r8, lsl #3
 80061cc:	d90e      	bls.n	80061ec <_malloc_r+0x41c>
 80061ce:	f240 5154 	movw	r1, #1364	; 0x554
 80061d2:	428a      	cmp	r2, r1
 80061d4:	bf9d      	ittte	ls
 80061d6:	ea4f 4893 	movls.w	r8, r3, lsr #18
 80061da:	f108 087c 	addls.w	r8, r8, #124	; 0x7c
 80061de:	ea4f 00c8 	movls.w	r0, r8, lsl #3
 80061e2:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
 80061e6:	bf88      	it	hi
 80061e8:	f04f 087e 	movhi.w	r8, #126	; 0x7e
 80061ec:	1830      	adds	r0, r6, r0
 80061ee:	493e      	ldr	r1, [pc, #248]	; (80062e8 <_malloc_r+0x518>)
 80061f0:	6882      	ldr	r2, [r0, #8]
 80061f2:	4282      	cmp	r2, r0
 80061f4:	d103      	bne.n	80061fe <_malloc_r+0x42e>
 80061f6:	e061      	b.n	80062bc <_malloc_r+0x4ec>
 80061f8:	6892      	ldr	r2, [r2, #8]
 80061fa:	4290      	cmp	r0, r2
 80061fc:	d004      	beq.n	8006208 <_malloc_r+0x438>
 80061fe:	6851      	ldr	r1, [r2, #4]
 8006200:	f021 0103 	bic.w	r1, r1, #3
 8006204:	428b      	cmp	r3, r1
 8006206:	d3f7      	bcc.n	80061f8 <_malloc_r+0x428>
 8006208:	68d1      	ldr	r1, [r2, #12]
 800620a:	6873      	ldr	r3, [r6, #4]
 800620c:	60f9      	str	r1, [r7, #12]
 800620e:	60ba      	str	r2, [r7, #8]
 8006210:	60d7      	str	r7, [r2, #12]
 8006212:	608f      	str	r7, [r1, #8]
 8006214:	e668      	b.n	8005ee8 <_malloc_r+0x118>
 8006216:	193b      	adds	r3, r7, r4
 8006218:	f041 0001 	orr.w	r0, r1, #1
 800621c:	f044 0401 	orr.w	r4, r4, #1
 8006220:	607c      	str	r4, [r7, #4]
 8006222:	6153      	str	r3, [r2, #20]
 8006224:	6113      	str	r3, [r2, #16]
 8006226:	6058      	str	r0, [r3, #4]
 8006228:	f8c3 c00c 	str.w	ip, [r3, #12]
 800622c:	f8c3 c008 	str.w	ip, [r3, #8]
 8006230:	5059      	str	r1, [r3, r1]
 8006232:	4628      	mov	r0, r5
 8006234:	f000 f904 	bl	8006440 <__malloc_unlock>
 8006238:	3708      	adds	r7, #8
 800623a:	e5f8      	b.n	8005e2e <_malloc_r+0x5e>
 800623c:	f108 0801 	add.w	r8, r8, #1
 8006240:	3708      	adds	r7, #8
 8006242:	f018 0f03 	tst.w	r8, #3
 8006246:	f47f ae63 	bne.w	8005f10 <_malloc_r+0x140>
 800624a:	464b      	mov	r3, r9
 800624c:	f01e 0f03 	tst.w	lr, #3
 8006250:	f1a3 0208 	sub.w	r2, r3, #8
 8006254:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
 8006258:	d062      	beq.n	8006320 <_malloc_r+0x550>
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	4293      	cmp	r3, r2
 800625e:	d0f5      	beq.n	800624c <_malloc_r+0x47c>
 8006260:	6873      	ldr	r3, [r6, #4]
 8006262:	0040      	lsls	r0, r0, #1
 8006264:	4298      	cmp	r0, r3
 8006266:	f63f aec7 	bhi.w	8005ff8 <_malloc_r+0x228>
 800626a:	2800      	cmp	r0, #0
 800626c:	f43f aec4 	beq.w	8005ff8 <_malloc_r+0x228>
 8006270:	4218      	tst	r0, r3
 8006272:	d05a      	beq.n	800632a <_malloc_r+0x55a>
 8006274:	46c6      	mov	lr, r8
 8006276:	e647      	b.n	8005f08 <_malloc_r+0x138>
 8006278:	f107 0308 	add.w	r3, r7, #8
 800627c:	697f      	ldr	r7, [r7, #20]
 800627e:	42bb      	cmp	r3, r7
 8006280:	bf08      	it	eq
 8006282:	f10e 0e02 	addeq.w	lr, lr, #2
 8006286:	f43f ae03 	beq.w	8005e90 <_malloc_r+0xc0>
 800628a:	e5c0      	b.n	8005e0e <_malloc_r+0x3e>
 800628c:	1859      	adds	r1, r3, r1
 800628e:	461f      	mov	r7, r3
 8006290:	6848      	ldr	r0, [r1, #4]
 8006292:	68db      	ldr	r3, [r3, #12]
 8006294:	f857 2f08 	ldr.w	r2, [r7, #8]!
 8006298:	f040 0001 	orr.w	r0, r0, #1
 800629c:	6048      	str	r0, [r1, #4]
 800629e:	60d3      	str	r3, [r2, #12]
 80062a0:	609a      	str	r2, [r3, #8]
 80062a2:	4628      	mov	r0, r5
 80062a4:	f000 f8cc 	bl	8006440 <__malloc_unlock>
 80062a8:	e5c1      	b.n	8005e2e <_malloc_r+0x5e>
 80062aa:	42b7      	cmp	r7, r6
 80062ac:	f43f aed7 	beq.w	800605e <_malloc_r+0x28e>
 80062b0:	4b0d      	ldr	r3, [pc, #52]	; (80062e8 <_malloc_r+0x518>)
 80062b2:	689f      	ldr	r7, [r3, #8]
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	f023 0303 	bic.w	r3, r3, #3
 80062ba:	e735      	b.n	8006128 <_malloc_r+0x358>
 80062bc:	684b      	ldr	r3, [r1, #4]
 80062be:	ea4f 08a8 	mov.w	r8, r8, asr #2
 80062c2:	2001      	movs	r0, #1
 80062c4:	fa00 f008 	lsl.w	r0, r0, r8
 80062c8:	4303      	orrs	r3, r0
 80062ca:	604b      	str	r3, [r1, #4]
 80062cc:	4611      	mov	r1, r2
 80062ce:	e79d      	b.n	800620c <_malloc_r+0x43c>
 80062d0:	2301      	movs	r3, #1
 80062d2:	f8c9 3004 	str.w	r3, [r9, #4]
 80062d6:	464f      	mov	r7, r9
 80062d8:	2300      	movs	r3, #0
 80062da:	e725      	b.n	8006128 <_malloc_r+0x358>
 80062dc:	68b7      	ldr	r7, [r6, #8]
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	f023 0303 	bic.w	r3, r3, #3
 80062e4:	e720      	b.n	8006128 <_malloc_r+0x358>
 80062e6:	bf00      	nop
 80062e8:	2000054c 	.word	0x2000054c
 80062ec:	20000970 	.word	0x20000970
 80062f0:	0511      	lsls	r1, r2, #20
 80062f2:	0d09      	lsrs	r1, r1, #20
 80062f4:	2900      	cmp	r1, #0
 80062f6:	f47f aeba 	bne.w	800606e <_malloc_r+0x29e>
 80062fa:	68b2      	ldr	r2, [r6, #8]
 80062fc:	eb0b 0108 	add.w	r1, fp, r8
 8006300:	f041 0101 	orr.w	r1, r1, #1
 8006304:	6051      	str	r1, [r2, #4]
 8006306:	e6ff      	b.n	8006108 <_malloc_r+0x338>
 8006308:	2201      	movs	r2, #1
 800630a:	f04f 0b00 	mov.w	fp, #0
 800630e:	e6da      	b.n	80060c6 <_malloc_r+0x2f6>
 8006310:	4628      	mov	r0, r5
 8006312:	f107 0108 	add.w	r1, r7, #8
 8006316:	f7ff fc4f 	bl	8005bb8 <_free_r>
 800631a:	4b06      	ldr	r3, [pc, #24]	; (8006334 <_malloc_r+0x564>)
 800631c:	685b      	ldr	r3, [r3, #4]
 800631e:	e6f3      	b.n	8006108 <_malloc_r+0x338>
 8006320:	6873      	ldr	r3, [r6, #4]
 8006322:	ea23 0300 	bic.w	r3, r3, r0
 8006326:	6073      	str	r3, [r6, #4]
 8006328:	e79b      	b.n	8006262 <_malloc_r+0x492>
 800632a:	0040      	lsls	r0, r0, #1
 800632c:	f108 0804 	add.w	r8, r8, #4
 8006330:	e79e      	b.n	8006270 <_malloc_r+0x4a0>
 8006332:	bf00      	nop
 8006334:	20000970 	.word	0x20000970

08006338 <memchr>:
 8006338:	0783      	lsls	r3, r0, #30
 800633a:	b470      	push	{r4, r5, r6}
 800633c:	b2c9      	uxtb	r1, r1
 800633e:	d00f      	beq.n	8006360 <memchr+0x28>
 8006340:	2a00      	cmp	r2, #0
 8006342:	d033      	beq.n	80063ac <memchr+0x74>
 8006344:	7803      	ldrb	r3, [r0, #0]
 8006346:	3a01      	subs	r2, #1
 8006348:	428b      	cmp	r3, r1
 800634a:	d106      	bne.n	800635a <memchr+0x22>
 800634c:	e01d      	b.n	800638a <memchr+0x52>
 800634e:	2a00      	cmp	r2, #0
 8006350:	d02c      	beq.n	80063ac <memchr+0x74>
 8006352:	7803      	ldrb	r3, [r0, #0]
 8006354:	3a01      	subs	r2, #1
 8006356:	428b      	cmp	r3, r1
 8006358:	d017      	beq.n	800638a <memchr+0x52>
 800635a:	3001      	adds	r0, #1
 800635c:	0783      	lsls	r3, r0, #30
 800635e:	d1f6      	bne.n	800634e <memchr+0x16>
 8006360:	2a03      	cmp	r2, #3
 8006362:	bf84      	itt	hi
 8006364:	ea41 2601 	orrhi.w	r6, r1, r1, lsl #8
 8006368:	ea46 4606 	orrhi.w	r6, r6, r6, lsl #16
 800636c:	d80f      	bhi.n	800638e <memchr+0x56>
 800636e:	b1ea      	cbz	r2, 80063ac <memchr+0x74>
 8006370:	7803      	ldrb	r3, [r0, #0]
 8006372:	3a01      	subs	r2, #1
 8006374:	428b      	cmp	r3, r1
 8006376:	4402      	add	r2, r0
 8006378:	d104      	bne.n	8006384 <memchr+0x4c>
 800637a:	e006      	b.n	800638a <memchr+0x52>
 800637c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8006380:	428b      	cmp	r3, r1
 8006382:	d002      	beq.n	800638a <memchr+0x52>
 8006384:	4290      	cmp	r0, r2
 8006386:	d1f9      	bne.n	800637c <memchr+0x44>
 8006388:	2000      	movs	r0, #0
 800638a:	bc70      	pop	{r4, r5, r6}
 800638c:	4770      	bx	lr
 800638e:	4604      	mov	r4, r0
 8006390:	3004      	adds	r0, #4
 8006392:	6823      	ldr	r3, [r4, #0]
 8006394:	4073      	eors	r3, r6
 8006396:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
 800639a:	ea25 0303 	bic.w	r3, r5, r3
 800639e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 80063a2:	d105      	bne.n	80063b0 <memchr+0x78>
 80063a4:	3a04      	subs	r2, #4
 80063a6:	2a03      	cmp	r2, #3
 80063a8:	d8f1      	bhi.n	800638e <memchr+0x56>
 80063aa:	e7e0      	b.n	800636e <memchr+0x36>
 80063ac:	4610      	mov	r0, r2
 80063ae:	e7ec      	b.n	800638a <memchr+0x52>
 80063b0:	4620      	mov	r0, r4
 80063b2:	e7dc      	b.n	800636e <memchr+0x36>

080063b4 <memcpy>:
 80063b4:	2a0f      	cmp	r2, #15
 80063b6:	b4f0      	push	{r4, r5, r6, r7}
 80063b8:	bf98      	it	ls
 80063ba:	4603      	movls	r3, r0
 80063bc:	d931      	bls.n	8006422 <memcpy+0x6e>
 80063be:	ea41 0300 	orr.w	r3, r1, r0
 80063c2:	079b      	lsls	r3, r3, #30
 80063c4:	d137      	bne.n	8006436 <memcpy+0x82>
 80063c6:	460c      	mov	r4, r1
 80063c8:	4603      	mov	r3, r0
 80063ca:	4615      	mov	r5, r2
 80063cc:	6826      	ldr	r6, [r4, #0]
 80063ce:	601e      	str	r6, [r3, #0]
 80063d0:	6866      	ldr	r6, [r4, #4]
 80063d2:	605e      	str	r6, [r3, #4]
 80063d4:	68a6      	ldr	r6, [r4, #8]
 80063d6:	609e      	str	r6, [r3, #8]
 80063d8:	68e6      	ldr	r6, [r4, #12]
 80063da:	3d10      	subs	r5, #16
 80063dc:	60de      	str	r6, [r3, #12]
 80063de:	3410      	adds	r4, #16
 80063e0:	3310      	adds	r3, #16
 80063e2:	2d0f      	cmp	r5, #15
 80063e4:	d8f2      	bhi.n	80063cc <memcpy+0x18>
 80063e6:	f1a2 0410 	sub.w	r4, r2, #16
 80063ea:	f024 040f 	bic.w	r4, r4, #15
 80063ee:	f002 020f 	and.w	r2, r2, #15
 80063f2:	3410      	adds	r4, #16
 80063f4:	2a03      	cmp	r2, #3
 80063f6:	eb00 0304 	add.w	r3, r0, r4
 80063fa:	4421      	add	r1, r4
 80063fc:	d911      	bls.n	8006422 <memcpy+0x6e>
 80063fe:	1f0e      	subs	r6, r1, #4
 8006400:	461d      	mov	r5, r3
 8006402:	4614      	mov	r4, r2
 8006404:	f856 7f04 	ldr.w	r7, [r6, #4]!
 8006408:	3c04      	subs	r4, #4
 800640a:	2c03      	cmp	r4, #3
 800640c:	f845 7b04 	str.w	r7, [r5], #4
 8006410:	d8f8      	bhi.n	8006404 <memcpy+0x50>
 8006412:	1f14      	subs	r4, r2, #4
 8006414:	f024 0403 	bic.w	r4, r4, #3
 8006418:	3404      	adds	r4, #4
 800641a:	f002 0203 	and.w	r2, r2, #3
 800641e:	1909      	adds	r1, r1, r4
 8006420:	191b      	adds	r3, r3, r4
 8006422:	b132      	cbz	r2, 8006432 <memcpy+0x7e>
 8006424:	3901      	subs	r1, #1
 8006426:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800642a:	3a01      	subs	r2, #1
 800642c:	f803 4b01 	strb.w	r4, [r3], #1
 8006430:	d1f9      	bne.n	8006426 <memcpy+0x72>
 8006432:	bcf0      	pop	{r4, r5, r6, r7}
 8006434:	4770      	bx	lr
 8006436:	4603      	mov	r3, r0
 8006438:	e7f4      	b.n	8006424 <memcpy+0x70>
 800643a:	bf00      	nop

0800643c <__malloc_lock>:
 800643c:	4770      	bx	lr
 800643e:	bf00      	nop

08006440 <__malloc_unlock>:
 8006440:	4770      	bx	lr
 8006442:	bf00      	nop

08006444 <_Balloc>:
 8006444:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8006446:	b570      	push	{r4, r5, r6, lr}
 8006448:	4605      	mov	r5, r0
 800644a:	460c      	mov	r4, r1
 800644c:	b14b      	cbz	r3, 8006462 <_Balloc+0x1e>
 800644e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8006452:	b178      	cbz	r0, 8006474 <_Balloc+0x30>
 8006454:	6802      	ldr	r2, [r0, #0]
 8006456:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800645a:	2300      	movs	r3, #0
 800645c:	6103      	str	r3, [r0, #16]
 800645e:	60c3      	str	r3, [r0, #12]
 8006460:	bd70      	pop	{r4, r5, r6, pc}
 8006462:	2104      	movs	r1, #4
 8006464:	2221      	movs	r2, #33	; 0x21
 8006466:	f001 fa7f 	bl	8007968 <_calloc_r>
 800646a:	4603      	mov	r3, r0
 800646c:	64e8      	str	r0, [r5, #76]	; 0x4c
 800646e:	2800      	cmp	r0, #0
 8006470:	d1ed      	bne.n	800644e <_Balloc+0xa>
 8006472:	bd70      	pop	{r4, r5, r6, pc}
 8006474:	2101      	movs	r1, #1
 8006476:	fa11 f604 	lsls.w	r6, r1, r4
 800647a:	1d72      	adds	r2, r6, #5
 800647c:	4628      	mov	r0, r5
 800647e:	0092      	lsls	r2, r2, #2
 8006480:	f001 fa72 	bl	8007968 <_calloc_r>
 8006484:	2800      	cmp	r0, #0
 8006486:	d0f4      	beq.n	8006472 <_Balloc+0x2e>
 8006488:	6044      	str	r4, [r0, #4]
 800648a:	6086      	str	r6, [r0, #8]
 800648c:	e7e5      	b.n	800645a <_Balloc+0x16>
 800648e:	bf00      	nop

08006490 <_Bfree>:
 8006490:	b131      	cbz	r1, 80064a0 <_Bfree+0x10>
 8006492:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8006494:	684a      	ldr	r2, [r1, #4]
 8006496:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800649a:	6008      	str	r0, [r1, #0]
 800649c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80064a0:	4770      	bx	lr
 80064a2:	bf00      	nop

080064a4 <__multadd>:
 80064a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80064a6:	460d      	mov	r5, r1
 80064a8:	4606      	mov	r6, r0
 80064aa:	690c      	ldr	r4, [r1, #16]
 80064ac:	f101 0014 	add.w	r0, r1, #20
 80064b0:	b083      	sub	sp, #12
 80064b2:	2100      	movs	r1, #0
 80064b4:	6807      	ldr	r7, [r0, #0]
 80064b6:	fa1f fc87 	uxth.w	ip, r7
 80064ba:	0c3f      	lsrs	r7, r7, #16
 80064bc:	fb02 330c 	mla	r3, r2, ip, r3
 80064c0:	fb02 f707 	mul.w	r7, r2, r7
 80064c4:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80064c8:	b29b      	uxth	r3, r3
 80064ca:	eb03 4307 	add.w	r3, r3, r7, lsl #16
 80064ce:	3101      	adds	r1, #1
 80064d0:	f840 3b04 	str.w	r3, [r0], #4
 80064d4:	0c3b      	lsrs	r3, r7, #16
 80064d6:	428c      	cmp	r4, r1
 80064d8:	dcec      	bgt.n	80064b4 <__multadd+0x10>
 80064da:	b13b      	cbz	r3, 80064ec <__multadd+0x48>
 80064dc:	68aa      	ldr	r2, [r5, #8]
 80064de:	4294      	cmp	r4, r2
 80064e0:	da07      	bge.n	80064f2 <__multadd+0x4e>
 80064e2:	eb05 0284 	add.w	r2, r5, r4, lsl #2
 80064e6:	3401      	adds	r4, #1
 80064e8:	6153      	str	r3, [r2, #20]
 80064ea:	612c      	str	r4, [r5, #16]
 80064ec:	4628      	mov	r0, r5
 80064ee:	b003      	add	sp, #12
 80064f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80064f2:	6869      	ldr	r1, [r5, #4]
 80064f4:	9301      	str	r3, [sp, #4]
 80064f6:	3101      	adds	r1, #1
 80064f8:	4630      	mov	r0, r6
 80064fa:	f7ff ffa3 	bl	8006444 <_Balloc>
 80064fe:	692a      	ldr	r2, [r5, #16]
 8006500:	3202      	adds	r2, #2
 8006502:	f105 010c 	add.w	r1, r5, #12
 8006506:	4607      	mov	r7, r0
 8006508:	0092      	lsls	r2, r2, #2
 800650a:	f100 000c 	add.w	r0, r0, #12
 800650e:	f7ff ff51 	bl	80063b4 <memcpy>
 8006512:	6869      	ldr	r1, [r5, #4]
 8006514:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
 8006516:	9b01      	ldr	r3, [sp, #4]
 8006518:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 800651c:	6028      	str	r0, [r5, #0]
 800651e:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
 8006522:	463d      	mov	r5, r7
 8006524:	e7dd      	b.n	80064e2 <__multadd+0x3e>
 8006526:	bf00      	nop

08006528 <__s2b>:
 8006528:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800652c:	461e      	mov	r6, r3
 800652e:	f648 6339 	movw	r3, #36409	; 0x8e39
 8006532:	f106 0408 	add.w	r4, r6, #8
 8006536:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
 800653a:	fb83 5304 	smull	r5, r3, r3, r4
 800653e:	17e4      	asrs	r4, r4, #31
 8006540:	ebc4 0363 	rsb	r3, r4, r3, asr #1
 8006544:	460f      	mov	r7, r1
 8006546:	2100      	movs	r1, #0
 8006548:	2b01      	cmp	r3, #1
 800654a:	4604      	mov	r4, r0
 800654c:	4690      	mov	r8, r2
 800654e:	dd05      	ble.n	800655c <__s2b+0x34>
 8006550:	2201      	movs	r2, #1
 8006552:	2100      	movs	r1, #0
 8006554:	0052      	lsls	r2, r2, #1
 8006556:	3101      	adds	r1, #1
 8006558:	4293      	cmp	r3, r2
 800655a:	dcfb      	bgt.n	8006554 <__s2b+0x2c>
 800655c:	4620      	mov	r0, r4
 800655e:	f7ff ff71 	bl	8006444 <_Balloc>
 8006562:	9b08      	ldr	r3, [sp, #32]
 8006564:	6143      	str	r3, [r0, #20]
 8006566:	2301      	movs	r3, #1
 8006568:	f1b8 0f09 	cmp.w	r8, #9
 800656c:	4601      	mov	r1, r0
 800656e:	6103      	str	r3, [r0, #16]
 8006570:	dd23      	ble.n	80065ba <__s2b+0x92>
 8006572:	f107 0909 	add.w	r9, r7, #9
 8006576:	464d      	mov	r5, r9
 8006578:	4447      	add	r7, r8
 800657a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800657e:	220a      	movs	r2, #10
 8006580:	3b30      	subs	r3, #48	; 0x30
 8006582:	4620      	mov	r0, r4
 8006584:	f7ff ff8e 	bl	80064a4 <__multadd>
 8006588:	42bd      	cmp	r5, r7
 800658a:	4601      	mov	r1, r0
 800658c:	d1f5      	bne.n	800657a <__s2b+0x52>
 800658e:	eb09 0708 	add.w	r7, r9, r8
 8006592:	3f08      	subs	r7, #8
 8006594:	4546      	cmp	r6, r8
 8006596:	dd0d      	ble.n	80065b4 <__s2b+0x8c>
 8006598:	ebc8 0707 	rsb	r7, r8, r7
 800659c:	f817 3008 	ldrb.w	r3, [r7, r8]
 80065a0:	220a      	movs	r2, #10
 80065a2:	3b30      	subs	r3, #48	; 0x30
 80065a4:	4620      	mov	r0, r4
 80065a6:	f7ff ff7d 	bl	80064a4 <__multadd>
 80065aa:	f108 0801 	add.w	r8, r8, #1
 80065ae:	45b0      	cmp	r8, r6
 80065b0:	4601      	mov	r1, r0
 80065b2:	d1f3      	bne.n	800659c <__s2b+0x74>
 80065b4:	4608      	mov	r0, r1
 80065b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80065ba:	370a      	adds	r7, #10
 80065bc:	f04f 0809 	mov.w	r8, #9
 80065c0:	e7e8      	b.n	8006594 <__s2b+0x6c>
 80065c2:	bf00      	nop

080065c4 <__hi0bits>:
 80065c4:	4603      	mov	r3, r0
 80065c6:	2000      	movs	r0, #0
 80065c8:	0c1a      	lsrs	r2, r3, #16
 80065ca:	d101      	bne.n	80065d0 <__hi0bits+0xc>
 80065cc:	041b      	lsls	r3, r3, #16
 80065ce:	2010      	movs	r0, #16
 80065d0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80065d4:	d101      	bne.n	80065da <__hi0bits+0x16>
 80065d6:	3008      	adds	r0, #8
 80065d8:	021b      	lsls	r3, r3, #8
 80065da:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80065de:	d101      	bne.n	80065e4 <__hi0bits+0x20>
 80065e0:	3004      	adds	r0, #4
 80065e2:	011b      	lsls	r3, r3, #4
 80065e4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80065e8:	d101      	bne.n	80065ee <__hi0bits+0x2a>
 80065ea:	3002      	adds	r0, #2
 80065ec:	009b      	lsls	r3, r3, #2
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	db02      	blt.n	80065f8 <__hi0bits+0x34>
 80065f2:	005b      	lsls	r3, r3, #1
 80065f4:	d401      	bmi.n	80065fa <__hi0bits+0x36>
 80065f6:	2020      	movs	r0, #32
 80065f8:	4770      	bx	lr
 80065fa:	3001      	adds	r0, #1
 80065fc:	4770      	bx	lr
 80065fe:	bf00      	nop

08006600 <__lo0bits>:
 8006600:	6803      	ldr	r3, [r0, #0]
 8006602:	4602      	mov	r2, r0
 8006604:	f013 0007 	ands.w	r0, r3, #7
 8006608:	d007      	beq.n	800661a <__lo0bits+0x1a>
 800660a:	07d9      	lsls	r1, r3, #31
 800660c:	d41f      	bmi.n	800664e <__lo0bits+0x4e>
 800660e:	0798      	lsls	r0, r3, #30
 8006610:	d41f      	bmi.n	8006652 <__lo0bits+0x52>
 8006612:	089b      	lsrs	r3, r3, #2
 8006614:	6013      	str	r3, [r2, #0]
 8006616:	2002      	movs	r0, #2
 8006618:	4770      	bx	lr
 800661a:	b299      	uxth	r1, r3
 800661c:	b909      	cbnz	r1, 8006622 <__lo0bits+0x22>
 800661e:	0c1b      	lsrs	r3, r3, #16
 8006620:	2010      	movs	r0, #16
 8006622:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006626:	d101      	bne.n	800662c <__lo0bits+0x2c>
 8006628:	3008      	adds	r0, #8
 800662a:	0a1b      	lsrs	r3, r3, #8
 800662c:	0719      	lsls	r1, r3, #28
 800662e:	d101      	bne.n	8006634 <__lo0bits+0x34>
 8006630:	3004      	adds	r0, #4
 8006632:	091b      	lsrs	r3, r3, #4
 8006634:	0799      	lsls	r1, r3, #30
 8006636:	d101      	bne.n	800663c <__lo0bits+0x3c>
 8006638:	3002      	adds	r0, #2
 800663a:	089b      	lsrs	r3, r3, #2
 800663c:	07d9      	lsls	r1, r3, #31
 800663e:	d404      	bmi.n	800664a <__lo0bits+0x4a>
 8006640:	085b      	lsrs	r3, r3, #1
 8006642:	d101      	bne.n	8006648 <__lo0bits+0x48>
 8006644:	2020      	movs	r0, #32
 8006646:	4770      	bx	lr
 8006648:	3001      	adds	r0, #1
 800664a:	6013      	str	r3, [r2, #0]
 800664c:	4770      	bx	lr
 800664e:	2000      	movs	r0, #0
 8006650:	4770      	bx	lr
 8006652:	085b      	lsrs	r3, r3, #1
 8006654:	6013      	str	r3, [r2, #0]
 8006656:	2001      	movs	r0, #1
 8006658:	4770      	bx	lr
 800665a:	bf00      	nop

0800665c <__i2b>:
 800665c:	b510      	push	{r4, lr}
 800665e:	460c      	mov	r4, r1
 8006660:	2101      	movs	r1, #1
 8006662:	f7ff feef 	bl	8006444 <_Balloc>
 8006666:	2201      	movs	r2, #1
 8006668:	6144      	str	r4, [r0, #20]
 800666a:	6102      	str	r2, [r0, #16]
 800666c:	bd10      	pop	{r4, pc}
 800666e:	bf00      	nop

08006670 <__multiply>:
 8006670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006674:	690f      	ldr	r7, [r1, #16]
 8006676:	6916      	ldr	r6, [r2, #16]
 8006678:	42b7      	cmp	r7, r6
 800667a:	b085      	sub	sp, #20
 800667c:	460d      	mov	r5, r1
 800667e:	4692      	mov	sl, r2
 8006680:	da04      	bge.n	800668c <__multiply+0x1c>
 8006682:	463a      	mov	r2, r7
 8006684:	4655      	mov	r5, sl
 8006686:	4637      	mov	r7, r6
 8006688:	468a      	mov	sl, r1
 800668a:	4616      	mov	r6, r2
 800668c:	68ab      	ldr	r3, [r5, #8]
 800668e:	6869      	ldr	r1, [r5, #4]
 8006690:	19bc      	adds	r4, r7, r6
 8006692:	429c      	cmp	r4, r3
 8006694:	bfc8      	it	gt
 8006696:	3101      	addgt	r1, #1
 8006698:	f7ff fed4 	bl	8006444 <_Balloc>
 800669c:	1d21      	adds	r1, r4, #4
 800669e:	eb00 0b81 	add.w	fp, r0, r1, lsl #2
 80066a2:	f100 0914 	add.w	r9, r0, #20
 80066a6:	f10b 0b04 	add.w	fp, fp, #4
 80066aa:	45d9      	cmp	r9, fp
 80066ac:	9000      	str	r0, [sp, #0]
 80066ae:	9101      	str	r1, [sp, #4]
 80066b0:	d205      	bcs.n	80066be <__multiply+0x4e>
 80066b2:	464b      	mov	r3, r9
 80066b4:	2200      	movs	r2, #0
 80066b6:	f843 2b04 	str.w	r2, [r3], #4
 80066ba:	459b      	cmp	fp, r3
 80066bc:	d8fb      	bhi.n	80066b6 <__multiply+0x46>
 80066be:	eb0a 0686 	add.w	r6, sl, r6, lsl #2
 80066c2:	eb05 0787 	add.w	r7, r5, r7, lsl #2
 80066c6:	f10a 0a14 	add.w	sl, sl, #20
 80066ca:	f106 0814 	add.w	r8, r6, #20
 80066ce:	3514      	adds	r5, #20
 80066d0:	3714      	adds	r7, #20
 80066d2:	45c2      	cmp	sl, r8
 80066d4:	d24f      	bcs.n	8006776 <__multiply+0x106>
 80066d6:	f8cd b008 	str.w	fp, [sp, #8]
 80066da:	9403      	str	r4, [sp, #12]
 80066dc:	46ab      	mov	fp, r5
 80066de:	f85a 5b04 	ldr.w	r5, [sl], #4
 80066e2:	b2ac      	uxth	r4, r5
 80066e4:	b1e4      	cbz	r4, 8006720 <__multiply+0xb0>
 80066e6:	465a      	mov	r2, fp
 80066e8:	464b      	mov	r3, r9
 80066ea:	2100      	movs	r1, #0
 80066ec:	f852 6b04 	ldr.w	r6, [r2], #4
 80066f0:	681d      	ldr	r5, [r3, #0]
 80066f2:	b2b0      	uxth	r0, r6
 80066f4:	fa11 f185 	uxtah	r1, r1, r5
 80066f8:	0c36      	lsrs	r6, r6, #16
 80066fa:	0c2d      	lsrs	r5, r5, #16
 80066fc:	fb04 1000 	mla	r0, r4, r0, r1
 8006700:	fb04 5106 	mla	r1, r4, r6, r5
 8006704:	eb01 4110 	add.w	r1, r1, r0, lsr #16
 8006708:	b280      	uxth	r0, r0
 800670a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800670e:	0c09      	lsrs	r1, r1, #16
 8006710:	4297      	cmp	r7, r2
 8006712:	461d      	mov	r5, r3
 8006714:	f843 0b04 	str.w	r0, [r3], #4
 8006718:	d8e8      	bhi.n	80066ec <__multiply+0x7c>
 800671a:	6069      	str	r1, [r5, #4]
 800671c:	f85a 5c04 	ldr.w	r5, [sl, #-4]
 8006720:	0c2d      	lsrs	r5, r5, #16
 8006722:	d021      	beq.n	8006768 <__multiply+0xf8>
 8006724:	f8d9 6000 	ldr.w	r6, [r9]
 8006728:	465b      	mov	r3, fp
 800672a:	4630      	mov	r0, r6
 800672c:	4649      	mov	r1, r9
 800672e:	f04f 0c00 	mov.w	ip, #0
 8006732:	e000      	b.n	8006736 <__multiply+0xc6>
 8006734:	4611      	mov	r1, r2
 8006736:	881a      	ldrh	r2, [r3, #0]
 8006738:	eb0c 4c10 	add.w	ip, ip, r0, lsr #16
 800673c:	fb05 cc02 	mla	ip, r5, r2, ip
 8006740:	b2b6      	uxth	r6, r6
 8006742:	460a      	mov	r2, r1
 8006744:	ea46 460c 	orr.w	r6, r6, ip, lsl #16
 8006748:	f842 6b04 	str.w	r6, [r2], #4
 800674c:	f853 6b04 	ldr.w	r6, [r3], #4
 8006750:	6848      	ldr	r0, [r1, #4]
 8006752:	0c36      	lsrs	r6, r6, #16
 8006754:	b284      	uxth	r4, r0
 8006756:	fb05 4606 	mla	r6, r5, r6, r4
 800675a:	eb06 461c 	add.w	r6, r6, ip, lsr #16
 800675e:	429f      	cmp	r7, r3
 8006760:	ea4f 4c16 	mov.w	ip, r6, lsr #16
 8006764:	d8e6      	bhi.n	8006734 <__multiply+0xc4>
 8006766:	604e      	str	r6, [r1, #4]
 8006768:	45d0      	cmp	r8, sl
 800676a:	f109 0904 	add.w	r9, r9, #4
 800676e:	d8b6      	bhi.n	80066de <__multiply+0x6e>
 8006770:	f8dd b008 	ldr.w	fp, [sp, #8]
 8006774:	9c03      	ldr	r4, [sp, #12]
 8006776:	2c00      	cmp	r4, #0
 8006778:	dd0c      	ble.n	8006794 <__multiply+0x124>
 800677a:	e89d 0006 	ldmia.w	sp, {r1, r2}
 800677e:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
 8006782:	b93b      	cbnz	r3, 8006794 <__multiply+0x124>
 8006784:	f1ab 0b04 	sub.w	fp, fp, #4
 8006788:	e002      	b.n	8006790 <__multiply+0x120>
 800678a:	f85b 3d04 	ldr.w	r3, [fp, #-4]!
 800678e:	b90b      	cbnz	r3, 8006794 <__multiply+0x124>
 8006790:	3c01      	subs	r4, #1
 8006792:	d1fa      	bne.n	800678a <__multiply+0x11a>
 8006794:	9a00      	ldr	r2, [sp, #0]
 8006796:	6114      	str	r4, [r2, #16]
 8006798:	4610      	mov	r0, r2
 800679a:	b005      	add	sp, #20
 800679c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080067a0 <__pow5mult>:
 80067a0:	f012 0303 	ands.w	r3, r2, #3
 80067a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067a8:	4615      	mov	r5, r2
 80067aa:	4604      	mov	r4, r0
 80067ac:	4688      	mov	r8, r1
 80067ae:	d12d      	bne.n	800680c <__pow5mult+0x6c>
 80067b0:	10ad      	asrs	r5, r5, #2
 80067b2:	d01d      	beq.n	80067f0 <__pow5mult+0x50>
 80067b4:	6ca7      	ldr	r7, [r4, #72]	; 0x48
 80067b6:	b92f      	cbnz	r7, 80067c4 <__pow5mult+0x24>
 80067b8:	e031      	b.n	800681e <__pow5mult+0x7e>
 80067ba:	106d      	asrs	r5, r5, #1
 80067bc:	d018      	beq.n	80067f0 <__pow5mult+0x50>
 80067be:	683e      	ldr	r6, [r7, #0]
 80067c0:	b1ce      	cbz	r6, 80067f6 <__pow5mult+0x56>
 80067c2:	4637      	mov	r7, r6
 80067c4:	07e8      	lsls	r0, r5, #31
 80067c6:	d5f8      	bpl.n	80067ba <__pow5mult+0x1a>
 80067c8:	4641      	mov	r1, r8
 80067ca:	463a      	mov	r2, r7
 80067cc:	4620      	mov	r0, r4
 80067ce:	f7ff ff4f 	bl	8006670 <__multiply>
 80067d2:	f1b8 0f00 	cmp.w	r8, #0
 80067d6:	d017      	beq.n	8006808 <__pow5mult+0x68>
 80067d8:	f8d8 2004 	ldr.w	r2, [r8, #4]
 80067dc:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80067de:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80067e2:	106d      	asrs	r5, r5, #1
 80067e4:	f8c8 1000 	str.w	r1, [r8]
 80067e8:	f843 8022 	str.w	r8, [r3, r2, lsl #2]
 80067ec:	4680      	mov	r8, r0
 80067ee:	d1e6      	bne.n	80067be <__pow5mult+0x1e>
 80067f0:	4640      	mov	r0, r8
 80067f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80067f6:	4639      	mov	r1, r7
 80067f8:	463a      	mov	r2, r7
 80067fa:	4620      	mov	r0, r4
 80067fc:	f7ff ff38 	bl	8006670 <__multiply>
 8006800:	6038      	str	r0, [r7, #0]
 8006802:	6006      	str	r6, [r0, #0]
 8006804:	4607      	mov	r7, r0
 8006806:	e7dd      	b.n	80067c4 <__pow5mult+0x24>
 8006808:	4680      	mov	r8, r0
 800680a:	e7d6      	b.n	80067ba <__pow5mult+0x1a>
 800680c:	1e5e      	subs	r6, r3, #1
 800680e:	4a09      	ldr	r2, [pc, #36]	; (8006834 <__pow5mult+0x94>)
 8006810:	2300      	movs	r3, #0
 8006812:	f852 2026 	ldr.w	r2, [r2, r6, lsl #2]
 8006816:	f7ff fe45 	bl	80064a4 <__multadd>
 800681a:	4680      	mov	r8, r0
 800681c:	e7c8      	b.n	80067b0 <__pow5mult+0x10>
 800681e:	4620      	mov	r0, r4
 8006820:	f240 2171 	movw	r1, #625	; 0x271
 8006824:	f7ff ff1a 	bl	800665c <__i2b>
 8006828:	2300      	movs	r3, #0
 800682a:	64a0      	str	r0, [r4, #72]	; 0x48
 800682c:	4607      	mov	r7, r0
 800682e:	6003      	str	r3, [r0, #0]
 8006830:	e7c8      	b.n	80067c4 <__pow5mult+0x24>
 8006832:	bf00      	nop
 8006834:	08008b90 	.word	0x08008b90

08006838 <__lshift>:
 8006838:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800683c:	4691      	mov	r9, r2
 800683e:	690a      	ldr	r2, [r1, #16]
 8006840:	688b      	ldr	r3, [r1, #8]
 8006842:	ea4f 1769 	mov.w	r7, r9, asr #5
 8006846:	eb07 0b02 	add.w	fp, r7, r2
 800684a:	f10b 0501 	add.w	r5, fp, #1
 800684e:	429d      	cmp	r5, r3
 8006850:	460c      	mov	r4, r1
 8006852:	4606      	mov	r6, r0
 8006854:	6849      	ldr	r1, [r1, #4]
 8006856:	dd03      	ble.n	8006860 <__lshift+0x28>
 8006858:	005b      	lsls	r3, r3, #1
 800685a:	3101      	adds	r1, #1
 800685c:	429d      	cmp	r5, r3
 800685e:	dcfb      	bgt.n	8006858 <__lshift+0x20>
 8006860:	4630      	mov	r0, r6
 8006862:	f7ff fdef 	bl	8006444 <_Balloc>
 8006866:	2f00      	cmp	r7, #0
 8006868:	f100 0314 	add.w	r3, r0, #20
 800686c:	dd09      	ble.n	8006882 <__lshift+0x4a>
 800686e:	2200      	movs	r2, #0
 8006870:	4611      	mov	r1, r2
 8006872:	3201      	adds	r2, #1
 8006874:	42ba      	cmp	r2, r7
 8006876:	f843 1b04 	str.w	r1, [r3], #4
 800687a:	d1fa      	bne.n	8006872 <__lshift+0x3a>
 800687c:	eb00 0382 	add.w	r3, r0, r2, lsl #2
 8006880:	3314      	adds	r3, #20
 8006882:	6922      	ldr	r2, [r4, #16]
 8006884:	f019 091f 	ands.w	r9, r9, #31
 8006888:	eb04 0c82 	add.w	ip, r4, r2, lsl #2
 800688c:	f104 0114 	add.w	r1, r4, #20
 8006890:	f10c 0c14 	add.w	ip, ip, #20
 8006894:	d022      	beq.n	80068dc <__lshift+0xa4>
 8006896:	f1c9 0a20 	rsb	sl, r9, #32
 800689a:	2200      	movs	r2, #0
 800689c:	e000      	b.n	80068a0 <__lshift+0x68>
 800689e:	463b      	mov	r3, r7
 80068a0:	f8d1 8000 	ldr.w	r8, [r1]
 80068a4:	461f      	mov	r7, r3
 80068a6:	fa08 f809 	lsl.w	r8, r8, r9
 80068aa:	ea48 0202 	orr.w	r2, r8, r2
 80068ae:	f847 2b04 	str.w	r2, [r7], #4
 80068b2:	f851 2b04 	ldr.w	r2, [r1], #4
 80068b6:	458c      	cmp	ip, r1
 80068b8:	fa22 f20a 	lsr.w	r2, r2, sl
 80068bc:	d8ef      	bhi.n	800689e <__lshift+0x66>
 80068be:	605a      	str	r2, [r3, #4]
 80068c0:	b10a      	cbz	r2, 80068c6 <__lshift+0x8e>
 80068c2:	f10b 0502 	add.w	r5, fp, #2
 80068c6:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
 80068c8:	6862      	ldr	r2, [r4, #4]
 80068ca:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80068ce:	3d01      	subs	r5, #1
 80068d0:	6105      	str	r5, [r0, #16]
 80068d2:	6021      	str	r1, [r4, #0]
 80068d4:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80068d8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068dc:	f851 2b04 	ldr.w	r2, [r1], #4
 80068e0:	458c      	cmp	ip, r1
 80068e2:	f843 2b04 	str.w	r2, [r3], #4
 80068e6:	d9ee      	bls.n	80068c6 <__lshift+0x8e>
 80068e8:	f851 2b04 	ldr.w	r2, [r1], #4
 80068ec:	458c      	cmp	ip, r1
 80068ee:	f843 2b04 	str.w	r2, [r3], #4
 80068f2:	d8f3      	bhi.n	80068dc <__lshift+0xa4>
 80068f4:	e7e7      	b.n	80068c6 <__lshift+0x8e>
 80068f6:	bf00      	nop

080068f8 <__mcmp>:
 80068f8:	4603      	mov	r3, r0
 80068fa:	690a      	ldr	r2, [r1, #16]
 80068fc:	6900      	ldr	r0, [r0, #16]
 80068fe:	1a80      	subs	r0, r0, r2
 8006900:	b430      	push	{r4, r5}
 8006902:	d111      	bne.n	8006928 <__mcmp+0x30>
 8006904:	3204      	adds	r2, #4
 8006906:	0094      	lsls	r4, r2, #2
 8006908:	191a      	adds	r2, r3, r4
 800690a:	1909      	adds	r1, r1, r4
 800690c:	3314      	adds	r3, #20
 800690e:	3204      	adds	r2, #4
 8006910:	3104      	adds	r1, #4
 8006912:	f852 5c04 	ldr.w	r5, [r2, #-4]
 8006916:	f851 4c04 	ldr.w	r4, [r1, #-4]
 800691a:	3a04      	subs	r2, #4
 800691c:	42a5      	cmp	r5, r4
 800691e:	f1a1 0104 	sub.w	r1, r1, #4
 8006922:	d103      	bne.n	800692c <__mcmp+0x34>
 8006924:	4293      	cmp	r3, r2
 8006926:	d3f4      	bcc.n	8006912 <__mcmp+0x1a>
 8006928:	bc30      	pop	{r4, r5}
 800692a:	4770      	bx	lr
 800692c:	bf38      	it	cc
 800692e:	f04f 30ff 	movcc.w	r0, #4294967295	; 0xffffffff
 8006932:	d3f9      	bcc.n	8006928 <__mcmp+0x30>
 8006934:	2001      	movs	r0, #1
 8006936:	e7f7      	b.n	8006928 <__mcmp+0x30>

08006938 <__mdiff>:
 8006938:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800693c:	460c      	mov	r4, r1
 800693e:	4606      	mov	r6, r0
 8006940:	4611      	mov	r1, r2
 8006942:	4620      	mov	r0, r4
 8006944:	4615      	mov	r5, r2
 8006946:	f7ff ffd7 	bl	80068f8 <__mcmp>
 800694a:	1e07      	subs	r7, r0, #0
 800694c:	d058      	beq.n	8006a00 <__mdiff+0xc8>
 800694e:	db52      	blt.n	80069f6 <__mdiff+0xbe>
 8006950:	2700      	movs	r7, #0
 8006952:	4630      	mov	r0, r6
 8006954:	6861      	ldr	r1, [r4, #4]
 8006956:	f7ff fd75 	bl	8006444 <_Balloc>
 800695a:	f8d4 c010 	ldr.w	ip, [r4, #16]
 800695e:	692b      	ldr	r3, [r5, #16]
 8006960:	60c7      	str	r7, [r0, #12]
 8006962:	eb05 0883 	add.w	r8, r5, r3, lsl #2
 8006966:	eb04 078c 	add.w	r7, r4, ip, lsl #2
 800696a:	3714      	adds	r7, #20
 800696c:	f108 0814 	add.w	r8, r8, #20
 8006970:	3414      	adds	r4, #20
 8006972:	3514      	adds	r5, #20
 8006974:	f100 0914 	add.w	r9, r0, #20
 8006978:	2600      	movs	r6, #0
 800697a:	f854 3b04 	ldr.w	r3, [r4], #4
 800697e:	f855 2b04 	ldr.w	r2, [r5], #4
 8006982:	fa16 f183 	uxtah	r1, r6, r3
 8006986:	fa1f fa82 	uxth.w	sl, r2
 800698a:	0c12      	lsrs	r2, r2, #16
 800698c:	ebc2 4613 	rsb	r6, r2, r3, lsr #16
 8006990:	ebca 0101 	rsb	r1, sl, r1
 8006994:	eb06 4621 	add.w	r6, r6, r1, asr #16
 8006998:	464b      	mov	r3, r9
 800699a:	b289      	uxth	r1, r1
 800699c:	ea41 4106 	orr.w	r1, r1, r6, lsl #16
 80069a0:	f843 1b04 	str.w	r1, [r3], #4
 80069a4:	1436      	asrs	r6, r6, #16
 80069a6:	45a8      	cmp	r8, r5
 80069a8:	4622      	mov	r2, r4
 80069aa:	4699      	mov	r9, r3
 80069ac:	d8e5      	bhi.n	800697a <__mdiff+0x42>
 80069ae:	42a7      	cmp	r7, r4
 80069b0:	4698      	mov	r8, r3
 80069b2:	d914      	bls.n	80069de <__mdiff+0xa6>
 80069b4:	f852 5b04 	ldr.w	r5, [r2], #4
 80069b8:	fa16 f685 	uxtah	r6, r6, r5
 80069bc:	0c2d      	lsrs	r5, r5, #16
 80069be:	eb05 4526 	add.w	r5, r5, r6, asr #16
 80069c2:	b2b6      	uxth	r6, r6
 80069c4:	ea46 4105 	orr.w	r1, r6, r5, lsl #16
 80069c8:	142e      	asrs	r6, r5, #16
 80069ca:	4297      	cmp	r7, r2
 80069cc:	f843 1b04 	str.w	r1, [r3], #4
 80069d0:	d8f0      	bhi.n	80069b4 <__mdiff+0x7c>
 80069d2:	43e3      	mvns	r3, r4
 80069d4:	19db      	adds	r3, r3, r7
 80069d6:	f023 0303 	bic.w	r3, r3, #3
 80069da:	3304      	adds	r3, #4
 80069dc:	4443      	add	r3, r8
 80069de:	b931      	cbnz	r1, 80069ee <__mdiff+0xb6>
 80069e0:	3b04      	subs	r3, #4
 80069e2:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80069e6:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 80069ea:	2a00      	cmp	r2, #0
 80069ec:	d0f9      	beq.n	80069e2 <__mdiff+0xaa>
 80069ee:	f8c0 c010 	str.w	ip, [r0, #16]
 80069f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069f6:	4623      	mov	r3, r4
 80069f8:	2701      	movs	r7, #1
 80069fa:	462c      	mov	r4, r5
 80069fc:	461d      	mov	r5, r3
 80069fe:	e7a8      	b.n	8006952 <__mdiff+0x1a>
 8006a00:	4630      	mov	r0, r6
 8006a02:	4639      	mov	r1, r7
 8006a04:	f7ff fd1e 	bl	8006444 <_Balloc>
 8006a08:	2301      	movs	r3, #1
 8006a0a:	6103      	str	r3, [r0, #16]
 8006a0c:	6147      	str	r7, [r0, #20]
 8006a0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a12:	bf00      	nop

08006a14 <__ulp>:
 8006a14:	2300      	movs	r3, #0
 8006a16:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 8006a1a:	400b      	ands	r3, r1
 8006a1c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	dd02      	ble.n	8006a2a <__ulp+0x16>
 8006a24:	4619      	mov	r1, r3
 8006a26:	2000      	movs	r0, #0
 8006a28:	4770      	bx	lr
 8006a2a:	425b      	negs	r3, r3
 8006a2c:	151b      	asrs	r3, r3, #20
 8006a2e:	2100      	movs	r1, #0
 8006a30:	2b13      	cmp	r3, #19
 8006a32:	dd0b      	ble.n	8006a4c <__ulp+0x38>
 8006a34:	2b32      	cmp	r3, #50	; 0x32
 8006a36:	dd02      	ble.n	8006a3e <__ulp+0x2a>
 8006a38:	2301      	movs	r3, #1
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	4770      	bx	lr
 8006a3e:	2201      	movs	r2, #1
 8006a40:	f1c3 0333 	rsb	r3, r3, #51	; 0x33
 8006a44:	fa12 f303 	lsls.w	r3, r2, r3
 8006a48:	4618      	mov	r0, r3
 8006a4a:	4770      	bx	lr
 8006a4c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8006a50:	fa52 f103 	asrs.w	r1, r2, r3
 8006a54:	2000      	movs	r0, #0
 8006a56:	4770      	bx	lr

08006a58 <__b2d>:
 8006a58:	6902      	ldr	r2, [r0, #16]
 8006a5a:	3204      	adds	r2, #4
 8006a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a5e:	f850 5022 	ldr.w	r5, [r0, r2, lsl #2]
 8006a62:	4603      	mov	r3, r0
 8006a64:	eb00 0482 	add.w	r4, r0, r2, lsl #2
 8006a68:	4628      	mov	r0, r5
 8006a6a:	460f      	mov	r7, r1
 8006a6c:	f103 0614 	add.w	r6, r3, #20
 8006a70:	f7ff fda8 	bl	80065c4 <__hi0bits>
 8006a74:	f1c0 0320 	rsb	r3, r0, #32
 8006a78:	280a      	cmp	r0, #10
 8006a7a:	603b      	str	r3, [r7, #0]
 8006a7c:	4623      	mov	r3, r4
 8006a7e:	dc14      	bgt.n	8006aaa <__b2d+0x52>
 8006a80:	f1c0 010b 	rsb	r1, r0, #11
 8006a84:	fa35 f701 	lsrs.w	r7, r5, r1
 8006a88:	f047 577f 	orr.w	r7, r7, #1069547520	; 0x3fc00000
 8006a8c:	42a6      	cmp	r6, r4
 8006a8e:	f447 1340 	orr.w	r3, r7, #3145728	; 0x300000
 8006a92:	d22e      	bcs.n	8006af2 <__b2d+0x9a>
 8006a94:	f854 4c04 	ldr.w	r4, [r4, #-4]
 8006a98:	fa34 f101 	lsrs.w	r1, r4, r1
 8006a9c:	3015      	adds	r0, #21
 8006a9e:	4085      	lsls	r5, r0
 8006aa0:	ea41 0205 	orr.w	r2, r1, r5
 8006aa4:	4610      	mov	r0, r2
 8006aa6:	4619      	mov	r1, r3
 8006aa8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006aaa:	2100      	movs	r1, #0
 8006aac:	42a6      	cmp	r6, r4
 8006aae:	d202      	bcs.n	8006ab6 <__b2d+0x5e>
 8006ab0:	f853 1c04 	ldr.w	r1, [r3, #-4]
 8006ab4:	3c04      	subs	r4, #4
 8006ab6:	f1b0 070b 	subs.w	r7, r0, #11
 8006aba:	bf02      	ittt	eq
 8006abc:	f045 557f 	orreq.w	r5, r5, #1069547520	; 0x3fc00000
 8006ac0:	f445 1340 	orreq.w	r3, r5, #3145728	; 0x300000
 8006ac4:	460a      	moveq	r2, r1
 8006ac6:	d0ed      	beq.n	8006aa4 <__b2d+0x4c>
 8006ac8:	40bd      	lsls	r5, r7
 8006aca:	f1c0 002b 	rsb	r0, r0, #43	; 0x2b
 8006ace:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 8006ad2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8006ad6:	fa21 fc00 	lsr.w	ip, r1, r0
 8006ada:	42b4      	cmp	r4, r6
 8006adc:	ea45 030c 	orr.w	r3, r5, ip
 8006ae0:	d909      	bls.n	8006af6 <__b2d+0x9e>
 8006ae2:	f854 4c04 	ldr.w	r4, [r4, #-4]
 8006ae6:	fa34 f000 	lsrs.w	r0, r4, r0
 8006aea:	40b9      	lsls	r1, r7
 8006aec:	ea40 0201 	orr.w	r2, r0, r1
 8006af0:	e7d8      	b.n	8006aa4 <__b2d+0x4c>
 8006af2:	2100      	movs	r1, #0
 8006af4:	e7d2      	b.n	8006a9c <__b2d+0x44>
 8006af6:	2000      	movs	r0, #0
 8006af8:	e7f7      	b.n	8006aea <__b2d+0x92>
 8006afa:	bf00      	nop

08006afc <__d2b>:
 8006afc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006b00:	b083      	sub	sp, #12
 8006b02:	2101      	movs	r1, #1
 8006b04:	461d      	mov	r5, r3
 8006b06:	4614      	mov	r4, r2
 8006b08:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8006b0a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8006b0c:	f7ff fc9a 	bl	8006444 <_Balloc>
 8006b10:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
 8006b14:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006b18:	f3c5 590a 	ubfx	r9, r5, #20, #11
 8006b1c:	4680      	mov	r8, r0
 8006b1e:	9301      	str	r3, [sp, #4]
 8006b20:	f1b9 0f00 	cmp.w	r9, #0
 8006b24:	d002      	beq.n	8006b2c <__d2b+0x30>
 8006b26:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006b2a:	9301      	str	r3, [sp, #4]
 8006b2c:	2c00      	cmp	r4, #0
 8006b2e:	d025      	beq.n	8006b7c <__d2b+0x80>
 8006b30:	a802      	add	r0, sp, #8
 8006b32:	f840 4d08 	str.w	r4, [r0, #-8]!
 8006b36:	4668      	mov	r0, sp
 8006b38:	f7ff fd62 	bl	8006600 <__lo0bits>
 8006b3c:	9b01      	ldr	r3, [sp, #4]
 8006b3e:	2800      	cmp	r0, #0
 8006b40:	d132      	bne.n	8006ba8 <__d2b+0xac>
 8006b42:	9a00      	ldr	r2, [sp, #0]
 8006b44:	f8c8 2014 	str.w	r2, [r8, #20]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	bf0c      	ite	eq
 8006b4c:	2401      	moveq	r4, #1
 8006b4e:	2402      	movne	r4, #2
 8006b50:	f8c8 3018 	str.w	r3, [r8, #24]
 8006b54:	f8c8 4010 	str.w	r4, [r8, #16]
 8006b58:	f1b9 0f00 	cmp.w	r9, #0
 8006b5c:	d11b      	bne.n	8006b96 <__d2b+0x9a>
 8006b5e:	eb08 0284 	add.w	r2, r8, r4, lsl #2
 8006b62:	f2a0 4332 	subw	r3, r0, #1074	; 0x432
 8006b66:	6910      	ldr	r0, [r2, #16]
 8006b68:	603b      	str	r3, [r7, #0]
 8006b6a:	f7ff fd2b 	bl	80065c4 <__hi0bits>
 8006b6e:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
 8006b72:	6030      	str	r0, [r6, #0]
 8006b74:	4640      	mov	r0, r8
 8006b76:	b003      	add	sp, #12
 8006b78:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006b7c:	a801      	add	r0, sp, #4
 8006b7e:	f7ff fd3f 	bl	8006600 <__lo0bits>
 8006b82:	9b01      	ldr	r3, [sp, #4]
 8006b84:	2401      	movs	r4, #1
 8006b86:	f8c8 3014 	str.w	r3, [r8, #20]
 8006b8a:	f8c8 4010 	str.w	r4, [r8, #16]
 8006b8e:	3020      	adds	r0, #32
 8006b90:	f1b9 0f00 	cmp.w	r9, #0
 8006b94:	d0e3      	beq.n	8006b5e <__d2b+0x62>
 8006b96:	f2a9 4933 	subw	r9, r9, #1075	; 0x433
 8006b9a:	eb09 0300 	add.w	r3, r9, r0
 8006b9e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006ba2:	603b      	str	r3, [r7, #0]
 8006ba4:	6030      	str	r0, [r6, #0]
 8006ba6:	e7e5      	b.n	8006b74 <__d2b+0x78>
 8006ba8:	f1c0 0220 	rsb	r2, r0, #32
 8006bac:	9900      	ldr	r1, [sp, #0]
 8006bae:	fa13 f202 	lsls.w	r2, r3, r2
 8006bb2:	430a      	orrs	r2, r1
 8006bb4:	40c3      	lsrs	r3, r0
 8006bb6:	f8c8 2014 	str.w	r2, [r8, #20]
 8006bba:	9301      	str	r3, [sp, #4]
 8006bbc:	e7c4      	b.n	8006b48 <__d2b+0x4c>
 8006bbe:	bf00      	nop

08006bc0 <__ratio>:
 8006bc0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006bc4:	b083      	sub	sp, #12
 8006bc6:	460d      	mov	r5, r1
 8006bc8:	4669      	mov	r1, sp
 8006bca:	4604      	mov	r4, r0
 8006bcc:	f7ff ff44 	bl	8006a58 <__b2d>
 8006bd0:	4689      	mov	r9, r1
 8006bd2:	4680      	mov	r8, r0
 8006bd4:	a901      	add	r1, sp, #4
 8006bd6:	4628      	mov	r0, r5
 8006bd8:	f7ff ff3e 	bl	8006a58 <__b2d>
 8006bdc:	460f      	mov	r7, r1
 8006bde:	e89d 000a 	ldmia.w	sp, {r1, r3}
 8006be2:	692a      	ldr	r2, [r5, #16]
 8006be4:	6924      	ldr	r4, [r4, #16]
 8006be6:	1acb      	subs	r3, r1, r3
 8006be8:	1aa4      	subs	r4, r4, r2
 8006bea:	eb03 1444 	add.w	r4, r3, r4, lsl #5
 8006bee:	2c00      	cmp	r4, #0
 8006bf0:	4606      	mov	r6, r0
 8006bf2:	464b      	mov	r3, r9
 8006bf4:	4639      	mov	r1, r7
 8006bf6:	bfcb      	itete	gt
 8006bf8:	eb09 5304 	addgt.w	r3, r9, r4, lsl #20
 8006bfc:	eba7 5104 	suble.w	r1, r7, r4, lsl #20
 8006c00:	4699      	movgt	r9, r3
 8006c02:	460f      	movle	r7, r1
 8006c04:	bfcc      	ite	gt
 8006c06:	46c0      	nopgt			; (mov r8, r8)
 8006c08:	4636      	movle	r6, r6
 8006c0a:	4640      	mov	r0, r8
 8006c0c:	4649      	mov	r1, r9
 8006c0e:	4632      	mov	r2, r6
 8006c10:	463b      	mov	r3, r7
 8006c12:	f001 fc53 	bl	80084bc <__aeabi_ddiv>
 8006c16:	b003      	add	sp, #12
 8006c18:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08006c1c <_mprec_log10>:
 8006c1c:	b510      	push	{r4, lr}
 8006c1e:	4604      	mov	r4, r0
 8006c20:	2100      	movs	r1, #0
 8006c22:	2000      	movs	r0, #0
 8006c24:	2c17      	cmp	r4, #23
 8006c26:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8006c2a:	dd08      	ble.n	8006c3e <_mprec_log10+0x22>
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	2200      	movs	r2, #0
 8006c30:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8006c34:	f001 fb18 	bl	8008268 <__aeabi_dmul>
 8006c38:	3c01      	subs	r4, #1
 8006c3a:	d1f7      	bne.n	8006c2c <_mprec_log10+0x10>
 8006c3c:	bd10      	pop	{r4, pc}
 8006c3e:	4b03      	ldr	r3, [pc, #12]	; (8006c4c <_mprec_log10+0x30>)
 8006c40:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8006c44:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
 8006c48:	bd10      	pop	{r4, pc}
 8006c4a:	bf00      	nop
 8006c4c:	08008b90 	.word	0x08008b90

08006c50 <__copybits>:
 8006c50:	6913      	ldr	r3, [r2, #16]
 8006c52:	3901      	subs	r1, #1
 8006c54:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006c58:	1149      	asrs	r1, r1, #5
 8006c5a:	b470      	push	{r4, r5, r6}
 8006c5c:	3314      	adds	r3, #20
 8006c5e:	f102 0414 	add.w	r4, r2, #20
 8006c62:	3101      	adds	r1, #1
 8006c64:	429c      	cmp	r4, r3
 8006c66:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006c6a:	d20c      	bcs.n	8006c86 <__copybits+0x36>
 8006c6c:	4605      	mov	r5, r0
 8006c6e:	f854 6b04 	ldr.w	r6, [r4], #4
 8006c72:	42a3      	cmp	r3, r4
 8006c74:	f845 6b04 	str.w	r6, [r5], #4
 8006c78:	d8f9      	bhi.n	8006c6e <__copybits+0x1e>
 8006c7a:	1a9b      	subs	r3, r3, r2
 8006c7c:	3b15      	subs	r3, #21
 8006c7e:	f023 0303 	bic.w	r3, r3, #3
 8006c82:	3304      	adds	r3, #4
 8006c84:	18c0      	adds	r0, r0, r3
 8006c86:	4281      	cmp	r1, r0
 8006c88:	d904      	bls.n	8006c94 <__copybits+0x44>
 8006c8a:	2300      	movs	r3, #0
 8006c8c:	f840 3b04 	str.w	r3, [r0], #4
 8006c90:	4281      	cmp	r1, r0
 8006c92:	d8fb      	bhi.n	8006c8c <__copybits+0x3c>
 8006c94:	bc70      	pop	{r4, r5, r6}
 8006c96:	4770      	bx	lr

08006c98 <__any_on>:
 8006c98:	6902      	ldr	r2, [r0, #16]
 8006c9a:	114b      	asrs	r3, r1, #5
 8006c9c:	429a      	cmp	r2, r3
 8006c9e:	b410      	push	{r4}
 8006ca0:	db01      	blt.n	8006ca6 <__any_on+0xe>
 8006ca2:	461a      	mov	r2, r3
 8006ca4:	dc13      	bgt.n	8006cce <__any_on+0x36>
 8006ca6:	3204      	adds	r2, #4
 8006ca8:	eb00 0382 	add.w	r3, r0, r2, lsl #2
 8006cac:	f100 0114 	add.w	r1, r0, #20
 8006cb0:	1d1c      	adds	r4, r3, #4
 8006cb2:	42a1      	cmp	r1, r4
 8006cb4:	d218      	bcs.n	8006ce8 <__any_on+0x50>
 8006cb6:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 8006cba:	b92a      	cbnz	r2, 8006cc8 <__any_on+0x30>
 8006cbc:	4299      	cmp	r1, r3
 8006cbe:	d213      	bcs.n	8006ce8 <__any_on+0x50>
 8006cc0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006cc4:	2a00      	cmp	r2, #0
 8006cc6:	d0f9      	beq.n	8006cbc <__any_on+0x24>
 8006cc8:	2001      	movs	r0, #1
 8006cca:	bc10      	pop	{r4}
 8006ccc:	4770      	bx	lr
 8006cce:	f011 011f 	ands.w	r1, r1, #31
 8006cd2:	d0e8      	beq.n	8006ca6 <__any_on+0xe>
 8006cd4:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8006cd8:	695b      	ldr	r3, [r3, #20]
 8006cda:	fa33 f401 	lsrs.w	r4, r3, r1
 8006cde:	fa14 f101 	lsls.w	r1, r4, r1
 8006ce2:	4299      	cmp	r1, r3
 8006ce4:	d1f0      	bne.n	8006cc8 <__any_on+0x30>
 8006ce6:	e7de      	b.n	8006ca6 <__any_on+0xe>
 8006ce8:	2000      	movs	r0, #0
 8006cea:	e7ee      	b.n	8006cca <__any_on+0x32>

08006cec <__fpclassifyd>:
 8006cec:	ea50 0201 	orrs.w	r2, r0, r1
 8006cf0:	b410      	push	{r4}
 8006cf2:	460b      	mov	r3, r1
 8006cf4:	d102      	bne.n	8006cfc <__fpclassifyd+0x10>
 8006cf6:	2002      	movs	r0, #2
 8006cf8:	bc10      	pop	{r4}
 8006cfa:	4770      	bx	lr
 8006cfc:	f1d0 0101 	rsbs	r1, r0, #1
 8006d00:	bf38      	it	cc
 8006d02:	2100      	movcc	r1, #0
 8006d04:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006d08:	bf08      	it	eq
 8006d0a:	2800      	cmpeq	r0, #0
 8006d0c:	d0f3      	beq.n	8006cf6 <__fpclassifyd+0xa>
 8006d0e:	f103 44ff 	add.w	r4, r3, #2139095040	; 0x7f800000
 8006d12:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006d16:	f504 04e0 	add.w	r4, r4, #7340032	; 0x700000
 8006d1a:	f6c7 72df 	movt	r2, #32735	; 0x7fdf
 8006d1e:	f5a3 1080 	sub.w	r0, r3, #1048576	; 0x100000
 8006d22:	4290      	cmp	r0, r2
 8006d24:	bf88      	it	hi
 8006d26:	4294      	cmphi	r4, r2
 8006d28:	d801      	bhi.n	8006d2e <__fpclassifyd+0x42>
 8006d2a:	2004      	movs	r0, #4
 8006d2c:	e7e4      	b.n	8006cf8 <__fpclassifyd+0xc>
 8006d2e:	f103 4200 	add.w	r2, r3, #2147483648	; 0x80000000
 8006d32:	2003      	movs	r0, #3
 8006d34:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006d38:	bf28      	it	cs
 8006d3a:	f5b2 1f80 	cmpcs.w	r2, #1048576	; 0x100000
 8006d3e:	d3db      	bcc.n	8006cf8 <__fpclassifyd+0xc>
 8006d40:	2200      	movs	r2, #0
 8006d42:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 8006d46:	f513 1f80 	cmn.w	r3, #1048576	; 0x100000
 8006d4a:	bf18      	it	ne
 8006d4c:	4293      	cmpne	r3, r2
 8006d4e:	bf14      	ite	ne
 8006d50:	2300      	movne	r3, #0
 8006d52:	2301      	moveq	r3, #1
 8006d54:	ea01 0003 	and.w	r0, r1, r3
 8006d58:	e7ce      	b.n	8006cf8 <__fpclassifyd+0xc>
 8006d5a:	bf00      	nop

08006d5c <_sbrk_r>:
 8006d5c:	b538      	push	{r3, r4, r5, lr}
 8006d5e:	4c07      	ldr	r4, [pc, #28]	; (8006d7c <_sbrk_r+0x20>)
 8006d60:	2300      	movs	r3, #0
 8006d62:	4605      	mov	r5, r0
 8006d64:	4608      	mov	r0, r1
 8006d66:	6023      	str	r3, [r4, #0]
 8006d68:	f7fc fbe0 	bl	800352c <_sbrk>
 8006d6c:	1c43      	adds	r3, r0, #1
 8006d6e:	d000      	beq.n	8006d72 <_sbrk_r+0x16>
 8006d70:	bd38      	pop	{r3, r4, r5, pc}
 8006d72:	6823      	ldr	r3, [r4, #0]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d0fb      	beq.n	8006d70 <_sbrk_r+0x14>
 8006d78:	602b      	str	r3, [r5, #0]
 8006d7a:	bd38      	pop	{r3, r4, r5, pc}
 8006d7c:	2000165c 	.word	0x2000165c

08006d80 <strcmp>:
 8006d80:	ea80 0201 	eor.w	r2, r0, r1
 8006d84:	f012 0f03 	tst.w	r2, #3
 8006d88:	d13a      	bne.n	8006e00 <strcmp_unaligned>
 8006d8a:	f010 0203 	ands.w	r2, r0, #3
 8006d8e:	f020 0003 	bic.w	r0, r0, #3
 8006d92:	f021 0103 	bic.w	r1, r1, #3
 8006d96:	f850 cb04 	ldr.w	ip, [r0], #4
 8006d9a:	bf08      	it	eq
 8006d9c:	f851 3b04 	ldreq.w	r3, [r1], #4
 8006da0:	d00d      	beq.n	8006dbe <strcmp+0x3e>
 8006da2:	f082 0203 	eor.w	r2, r2, #3
 8006da6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8006daa:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8006dae:	fa23 f202 	lsr.w	r2, r3, r2
 8006db2:	f851 3b04 	ldr.w	r3, [r1], #4
 8006db6:	ea4c 0c02 	orr.w	ip, ip, r2
 8006dba:	ea43 0302 	orr.w	r3, r3, r2
 8006dbe:	bf00      	nop
 8006dc0:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
 8006dc4:	459c      	cmp	ip, r3
 8006dc6:	bf01      	itttt	eq
 8006dc8:	ea22 020c 	biceq.w	r2, r2, ip
 8006dcc:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
 8006dd0:	f850 cb04 	ldreq.w	ip, [r0], #4
 8006dd4:	f851 3b04 	ldreq.w	r3, [r1], #4
 8006dd8:	d0f2      	beq.n	8006dc0 <strcmp+0x40>
 8006dda:	ea4f 600c 	mov.w	r0, ip, lsl #24
 8006dde:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
 8006de2:	2801      	cmp	r0, #1
 8006de4:	bf28      	it	cs
 8006de6:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
 8006dea:	bf08      	it	eq
 8006dec:	0a1b      	lsreq	r3, r3, #8
 8006dee:	d0f4      	beq.n	8006dda <strcmp+0x5a>
 8006df0:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 8006df4:	ea4f 6010 	mov.w	r0, r0, lsr #24
 8006df8:	eba0 0003 	sub.w	r0, r0, r3
 8006dfc:	4770      	bx	lr
 8006dfe:	bf00      	nop

08006e00 <strcmp_unaligned>:
 8006e00:	f010 0f03 	tst.w	r0, #3
 8006e04:	d00a      	beq.n	8006e1c <strcmp_unaligned+0x1c>
 8006e06:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006e0a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006e0e:	2a01      	cmp	r2, #1
 8006e10:	bf28      	it	cs
 8006e12:	429a      	cmpcs	r2, r3
 8006e14:	d0f4      	beq.n	8006e00 <strcmp_unaligned>
 8006e16:	eba2 0003 	sub.w	r0, r2, r3
 8006e1a:	4770      	bx	lr
 8006e1c:	f84d 5d04 	str.w	r5, [sp, #-4]!
 8006e20:	f84d 4d04 	str.w	r4, [sp, #-4]!
 8006e24:	f04f 0201 	mov.w	r2, #1
 8006e28:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
 8006e2c:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
 8006e30:	f001 0c03 	and.w	ip, r1, #3
 8006e34:	f021 0103 	bic.w	r1, r1, #3
 8006e38:	f850 4b04 	ldr.w	r4, [r0], #4
 8006e3c:	f851 5b04 	ldr.w	r5, [r1], #4
 8006e40:	f1bc 0f02 	cmp.w	ip, #2
 8006e44:	d026      	beq.n	8006e94 <strcmp_unaligned+0x94>
 8006e46:	d84b      	bhi.n	8006ee0 <strcmp_unaligned+0xe0>
 8006e48:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
 8006e4c:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
 8006e50:	eba4 0302 	sub.w	r3, r4, r2
 8006e54:	ea23 0304 	bic.w	r3, r3, r4
 8006e58:	d10d      	bne.n	8006e76 <strcmp_unaligned+0x76>
 8006e5a:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 8006e5e:	bf08      	it	eq
 8006e60:	f851 5b04 	ldreq.w	r5, [r1], #4
 8006e64:	d10a      	bne.n	8006e7c <strcmp_unaligned+0x7c>
 8006e66:	ea8c 0c04 	eor.w	ip, ip, r4
 8006e6a:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
 8006e6e:	d10c      	bne.n	8006e8a <strcmp_unaligned+0x8a>
 8006e70:	f850 4b04 	ldr.w	r4, [r0], #4
 8006e74:	e7e8      	b.n	8006e48 <strcmp_unaligned+0x48>
 8006e76:	ea4f 2515 	mov.w	r5, r5, lsr #8
 8006e7a:	e05c      	b.n	8006f36 <strcmp_unaligned+0x136>
 8006e7c:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
 8006e80:	d152      	bne.n	8006f28 <strcmp_unaligned+0x128>
 8006e82:	780d      	ldrb	r5, [r1, #0]
 8006e84:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 8006e88:	e055      	b.n	8006f36 <strcmp_unaligned+0x136>
 8006e8a:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 8006e8e:	f005 05ff 	and.w	r5, r5, #255	; 0xff
 8006e92:	e050      	b.n	8006f36 <strcmp_unaligned+0x136>
 8006e94:	ea4f 4c04 	mov.w	ip, r4, lsl #16
 8006e98:	eba4 0302 	sub.w	r3, r4, r2
 8006e9c:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8006ea0:	ea23 0304 	bic.w	r3, r3, r4
 8006ea4:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
 8006ea8:	d117      	bne.n	8006eda <strcmp_unaligned+0xda>
 8006eaa:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 8006eae:	bf08      	it	eq
 8006eb0:	f851 5b04 	ldreq.w	r5, [r1], #4
 8006eb4:	d107      	bne.n	8006ec6 <strcmp_unaligned+0xc6>
 8006eb6:	ea8c 0c04 	eor.w	ip, ip, r4
 8006eba:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
 8006ebe:	d108      	bne.n	8006ed2 <strcmp_unaligned+0xd2>
 8006ec0:	f850 4b04 	ldr.w	r4, [r0], #4
 8006ec4:	e7e6      	b.n	8006e94 <strcmp_unaligned+0x94>
 8006ec6:	041b      	lsls	r3, r3, #16
 8006ec8:	d12e      	bne.n	8006f28 <strcmp_unaligned+0x128>
 8006eca:	880d      	ldrh	r5, [r1, #0]
 8006ecc:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8006ed0:	e031      	b.n	8006f36 <strcmp_unaligned+0x136>
 8006ed2:	ea4f 4505 	mov.w	r5, r5, lsl #16
 8006ed6:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8006eda:	ea4f 4515 	mov.w	r5, r5, lsr #16
 8006ede:	e02a      	b.n	8006f36 <strcmp_unaligned+0x136>
 8006ee0:	f004 0cff 	and.w	ip, r4, #255	; 0xff
 8006ee4:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
 8006ee8:	eba4 0302 	sub.w	r3, r4, r2
 8006eec:	ea23 0304 	bic.w	r3, r3, r4
 8006ef0:	d10d      	bne.n	8006f0e <strcmp_unaligned+0x10e>
 8006ef2:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 8006ef6:	bf08      	it	eq
 8006ef8:	f851 5b04 	ldreq.w	r5, [r1], #4
 8006efc:	d10a      	bne.n	8006f14 <strcmp_unaligned+0x114>
 8006efe:	ea8c 0c04 	eor.w	ip, ip, r4
 8006f02:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
 8006f06:	d10a      	bne.n	8006f1e <strcmp_unaligned+0x11e>
 8006f08:	f850 4b04 	ldr.w	r4, [r0], #4
 8006f0c:	e7e8      	b.n	8006ee0 <strcmp_unaligned+0xe0>
 8006f0e:	ea4f 6515 	mov.w	r5, r5, lsr #24
 8006f12:	e010      	b.n	8006f36 <strcmp_unaligned+0x136>
 8006f14:	f014 0fff 	tst.w	r4, #255	; 0xff
 8006f18:	d006      	beq.n	8006f28 <strcmp_unaligned+0x128>
 8006f1a:	f851 5b04 	ldr.w	r5, [r1], #4
 8006f1e:	ea4f 2c14 	mov.w	ip, r4, lsr #8
 8006f22:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
 8006f26:	e006      	b.n	8006f36 <strcmp_unaligned+0x136>
 8006f28:	f04f 0000 	mov.w	r0, #0
 8006f2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006f30:	f85d 5b04 	ldr.w	r5, [sp], #4
 8006f34:	4770      	bx	lr
 8006f36:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
 8006f3a:	f005 00ff 	and.w	r0, r5, #255	; 0xff
 8006f3e:	2801      	cmp	r0, #1
 8006f40:	bf28      	it	cs
 8006f42:	4290      	cmpcs	r0, r2
 8006f44:	bf04      	itt	eq
 8006f46:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
 8006f4a:	0a2d      	lsreq	r5, r5, #8
 8006f4c:	d0f3      	beq.n	8006f36 <strcmp_unaligned+0x136>
 8006f4e:	eba2 0000 	sub.w	r0, r2, r0
 8006f52:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006f56:	f85d 5b04 	ldr.w	r5, [sp], #4
 8006f5a:	4770      	bx	lr

08006f5c <strlen>:
 8006f5c:	f020 0103 	bic.w	r1, r0, #3
 8006f60:	f010 0003 	ands.w	r0, r0, #3
 8006f64:	f1c0 0000 	rsb	r0, r0, #0
 8006f68:	f851 3b04 	ldr.w	r3, [r1], #4
 8006f6c:	f100 0c04 	add.w	ip, r0, #4
 8006f70:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8006f74:	f06f 0200 	mvn.w	r2, #0
 8006f78:	bf1c      	itt	ne
 8006f7a:	fa22 f20c 	lsrne.w	r2, r2, ip
 8006f7e:	4313      	orrne	r3, r2
 8006f80:	f04f 0c01 	mov.w	ip, #1
 8006f84:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 8006f88:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 8006f8c:	eba3 020c 	sub.w	r2, r3, ip
 8006f90:	ea22 0203 	bic.w	r2, r2, r3
 8006f94:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 8006f98:	bf04      	itt	eq
 8006f9a:	f851 3b04 	ldreq.w	r3, [r1], #4
 8006f9e:	3004      	addeq	r0, #4
 8006fa0:	d0f4      	beq.n	8006f8c <strlen+0x30>
 8006fa2:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006fa6:	bf1f      	itttt	ne
 8006fa8:	3001      	addne	r0, #1
 8006faa:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 8006fae:	3001      	addne	r0, #1
 8006fb0:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 8006fb4:	bf18      	it	ne
 8006fb6:	3001      	addne	r0, #1
 8006fb8:	4770      	bx	lr
 8006fba:	bf00      	nop

08006fbc <__ssprint_r>:
 8006fbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fc0:	b083      	sub	sp, #12
 8006fc2:	4691      	mov	r9, r2
 8006fc4:	9001      	str	r0, [sp, #4]
 8006fc6:	6890      	ldr	r0, [r2, #8]
 8006fc8:	6817      	ldr	r7, [r2, #0]
 8006fca:	460d      	mov	r5, r1
 8006fcc:	2800      	cmp	r0, #0
 8006fce:	d072      	beq.n	80070b6 <__ssprint_r+0xfa>
 8006fd0:	f04f 0a00 	mov.w	sl, #0
 8006fd4:	6808      	ldr	r0, [r1, #0]
 8006fd6:	688b      	ldr	r3, [r1, #8]
 8006fd8:	4654      	mov	r4, sl
 8006fda:	2c00      	cmp	r4, #0
 8006fdc:	d048      	beq.n	8007070 <__ssprint_r+0xb4>
 8006fde:	429c      	cmp	r4, r3
 8006fe0:	461e      	mov	r6, r3
 8006fe2:	4698      	mov	r8, r3
 8006fe4:	bf3c      	itt	cc
 8006fe6:	4626      	movcc	r6, r4
 8006fe8:	46a0      	movcc	r8, r4
 8006fea:	d331      	bcc.n	8007050 <__ssprint_r+0x94>
 8006fec:	89ab      	ldrh	r3, [r5, #12]
 8006fee:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8006ff2:	d02d      	beq.n	8007050 <__ssprint_r+0x94>
 8006ff4:	696e      	ldr	r6, [r5, #20]
 8006ff6:	6929      	ldr	r1, [r5, #16]
 8006ff8:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 8006ffc:	ebc1 0800 	rsb	r8, r1, r0
 8007000:	eb06 76d6 	add.w	r6, r6, r6, lsr #31
 8007004:	1c60      	adds	r0, r4, #1
 8007006:	1076      	asrs	r6, r6, #1
 8007008:	4440      	add	r0, r8
 800700a:	4286      	cmp	r6, r0
 800700c:	4632      	mov	r2, r6
 800700e:	bf3c      	itt	cc
 8007010:	4606      	movcc	r6, r0
 8007012:	4632      	movcc	r2, r6
 8007014:	055b      	lsls	r3, r3, #21
 8007016:	9801      	ldr	r0, [sp, #4]
 8007018:	d52f      	bpl.n	800707a <__ssprint_r+0xbe>
 800701a:	4611      	mov	r1, r2
 800701c:	f7fe fed8 	bl	8005dd0 <_malloc_r>
 8007020:	4683      	mov	fp, r0
 8007022:	2800      	cmp	r0, #0
 8007024:	d032      	beq.n	800708c <__ssprint_r+0xd0>
 8007026:	6929      	ldr	r1, [r5, #16]
 8007028:	4642      	mov	r2, r8
 800702a:	f7ff f9c3 	bl	80063b4 <memcpy>
 800702e:	89ab      	ldrh	r3, [r5, #12]
 8007030:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007034:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007038:	81ab      	strh	r3, [r5, #12]
 800703a:	ebc8 0306 	rsb	r3, r8, r6
 800703e:	eb0b 0008 	add.w	r0, fp, r8
 8007042:	616e      	str	r6, [r5, #20]
 8007044:	f8c5 b010 	str.w	fp, [r5, #16]
 8007048:	6028      	str	r0, [r5, #0]
 800704a:	4626      	mov	r6, r4
 800704c:	60ab      	str	r3, [r5, #8]
 800704e:	46a0      	mov	r8, r4
 8007050:	4642      	mov	r2, r8
 8007052:	4651      	mov	r1, sl
 8007054:	f000 fcb8 	bl	80079c8 <memmove>
 8007058:	f8d9 2008 	ldr.w	r2, [r9, #8]
 800705c:	68ab      	ldr	r3, [r5, #8]
 800705e:	6828      	ldr	r0, [r5, #0]
 8007060:	1b9b      	subs	r3, r3, r6
 8007062:	4440      	add	r0, r8
 8007064:	1b14      	subs	r4, r2, r4
 8007066:	60ab      	str	r3, [r5, #8]
 8007068:	6028      	str	r0, [r5, #0]
 800706a:	f8c9 4008 	str.w	r4, [r9, #8]
 800706e:	b1e4      	cbz	r4, 80070aa <__ssprint_r+0xee>
 8007070:	f8d7 a000 	ldr.w	sl, [r7]
 8007074:	687c      	ldr	r4, [r7, #4]
 8007076:	3708      	adds	r7, #8
 8007078:	e7af      	b.n	8006fda <__ssprint_r+0x1e>
 800707a:	f000 fd47 	bl	8007b0c <_realloc_r>
 800707e:	4683      	mov	fp, r0
 8007080:	2800      	cmp	r0, #0
 8007082:	d1da      	bne.n	800703a <__ssprint_r+0x7e>
 8007084:	9801      	ldr	r0, [sp, #4]
 8007086:	6929      	ldr	r1, [r5, #16]
 8007088:	f7fe fd96 	bl	8005bb8 <_free_r>
 800708c:	9a01      	ldr	r2, [sp, #4]
 800708e:	230c      	movs	r3, #12
 8007090:	6013      	str	r3, [r2, #0]
 8007092:	89aa      	ldrh	r2, [r5, #12]
 8007094:	2300      	movs	r3, #0
 8007096:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800709a:	81aa      	strh	r2, [r5, #12]
 800709c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80070a0:	f8c9 3008 	str.w	r3, [r9, #8]
 80070a4:	f8c9 3004 	str.w	r3, [r9, #4]
 80070a8:	e002      	b.n	80070b0 <__ssprint_r+0xf4>
 80070aa:	f8c9 4004 	str.w	r4, [r9, #4]
 80070ae:	4620      	mov	r0, r4
 80070b0:	b003      	add	sp, #12
 80070b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070b6:	6050      	str	r0, [r2, #4]
 80070b8:	e7fa      	b.n	80070b0 <__ssprint_r+0xf4>
 80070ba:	bf00      	nop

080070bc <_svfiprintf_r>:
 80070bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070c0:	468a      	mov	sl, r1
 80070c2:	8989      	ldrh	r1, [r1, #12]
 80070c4:	b0ad      	sub	sp, #180	; 0xb4
 80070c6:	0609      	lsls	r1, r1, #24
 80070c8:	9007      	str	r0, [sp, #28]
 80070ca:	9305      	str	r3, [sp, #20]
 80070cc:	d504      	bpl.n	80070d8 <_svfiprintf_r+0x1c>
 80070ce:	f8da 3010 	ldr.w	r3, [sl, #16]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	f000 8422 	beq.w	800791c <_svfiprintf_r+0x860>
 80070d8:	2300      	movs	r3, #0
 80070da:	f10d 009f 	add.w	r0, sp, #159	; 0x9f
 80070de:	f10d 08a0 	add.w	r8, sp, #160	; 0xa0
 80070e2:	a90e      	add	r1, sp, #56	; 0x38
 80070e4:	930c      	str	r3, [sp, #48]	; 0x30
 80070e6:	932a      	str	r3, [sp, #168]	; 0xa8
 80070e8:	9329      	str	r3, [sp, #164]	; 0xa4
 80070ea:	9304      	str	r3, [sp, #16]
 80070ec:	ebc0 0308 	rsb	r3, r0, r8
 80070f0:	9001      	str	r0, [sp, #4]
 80070f2:	9128      	str	r1, [sp, #160]	; 0xa0
 80070f4:	4617      	mov	r7, r2
 80070f6:	460c      	mov	r4, r1
 80070f8:	930d      	str	r3, [sp, #52]	; 0x34
 80070fa:	783b      	ldrb	r3, [r7, #0]
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	bf18      	it	ne
 8007100:	2b25      	cmpne	r3, #37	; 0x25
 8007102:	463d      	mov	r5, r7
 8007104:	d016      	beq.n	8007134 <_svfiprintf_r+0x78>
 8007106:	f815 3f01 	ldrb.w	r3, [r5, #1]!
 800710a:	2b25      	cmp	r3, #37	; 0x25
 800710c:	bf18      	it	ne
 800710e:	2b00      	cmpne	r3, #0
 8007110:	d1f9      	bne.n	8007106 <_svfiprintf_r+0x4a>
 8007112:	1bee      	subs	r6, r5, r7
 8007114:	d00e      	beq.n	8007134 <_svfiprintf_r+0x78>
 8007116:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8007118:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800711a:	6027      	str	r7, [r4, #0]
 800711c:	3301      	adds	r3, #1
 800711e:	1992      	adds	r2, r2, r6
 8007120:	2b07      	cmp	r3, #7
 8007122:	6066      	str	r6, [r4, #4]
 8007124:	922a      	str	r2, [sp, #168]	; 0xa8
 8007126:	9329      	str	r3, [sp, #164]	; 0xa4
 8007128:	f300 832a 	bgt.w	8007780 <_svfiprintf_r+0x6c4>
 800712c:	3408      	adds	r4, #8
 800712e:	9b04      	ldr	r3, [sp, #16]
 8007130:	199b      	adds	r3, r3, r6
 8007132:	9304      	str	r3, [sp, #16]
 8007134:	782b      	ldrb	r3, [r5, #0]
 8007136:	2b00      	cmp	r3, #0
 8007138:	f000 82c5 	beq.w	80076c6 <_svfiprintf_r+0x60a>
 800713c:	2200      	movs	r2, #0
 800713e:	1c6f      	adds	r7, r5, #1
 8007140:	4613      	mov	r3, r2
 8007142:	f88d 20af 	strb.w	r2, [sp, #175]	; 0xaf
 8007146:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800714a:	9206      	str	r2, [sp, #24]
 800714c:	4693      	mov	fp, r2
 800714e:	f817 2b01 	ldrb.w	r2, [r7], #1
 8007152:	f1a2 0120 	sub.w	r1, r2, #32
 8007156:	2958      	cmp	r1, #88	; 0x58
 8007158:	f200 8178 	bhi.w	800744c <_svfiprintf_r+0x390>
 800715c:	e8df f011 	tbh	[pc, r1, lsl #1]
 8007160:	01760172 	.word	0x01760172
 8007164:	016f0176 	.word	0x016f0176
 8007168:	01760176 	.word	0x01760176
 800716c:	01760176 	.word	0x01760176
 8007170:	01760176 	.word	0x01760176
 8007174:	01d800af 	.word	0x01d800af
 8007178:	00ba0176 	.word	0x00ba0176
 800717c:	017601da 	.word	0x017601da
 8007180:	01c401d5 	.word	0x01c401d5
 8007184:	01c401c4 	.word	0x01c401c4
 8007188:	01c401c4 	.word	0x01c401c4
 800718c:	01c401c4 	.word	0x01c401c4
 8007190:	01c401c4 	.word	0x01c401c4
 8007194:	01760176 	.word	0x01760176
 8007198:	01760176 	.word	0x01760176
 800719c:	01760176 	.word	0x01760176
 80071a0:	01760176 	.word	0x01760176
 80071a4:	01760176 	.word	0x01760176
 80071a8:	017601a7 	.word	0x017601a7
 80071ac:	01760176 	.word	0x01760176
 80071b0:	01760176 	.word	0x01760176
 80071b4:	01760176 	.word	0x01760176
 80071b8:	01760176 	.word	0x01760176
 80071bc:	005c0176 	.word	0x005c0176
 80071c0:	01760176 	.word	0x01760176
 80071c4:	01760176 	.word	0x01760176
 80071c8:	00a00176 	.word	0x00a00176
 80071cc:	01760176 	.word	0x01760176
 80071d0:	0176016a 	.word	0x0176016a
 80071d4:	01760176 	.word	0x01760176
 80071d8:	01760176 	.word	0x01760176
 80071dc:	01760176 	.word	0x01760176
 80071e0:	01760176 	.word	0x01760176
 80071e4:	01170176 	.word	0x01170176
 80071e8:	01760105 	.word	0x01760105
 80071ec:	01760176 	.word	0x01760176
 80071f0:	01050102 	.word	0x01050102
 80071f4:	01760176 	.word	0x01760176
 80071f8:	01760059 	.word	0x01760059
 80071fc:	005e00d1 	.word	0x005e00d1
 8007200:	005900bd 	.word	0x005900bd
 8007204:	01870176 	.word	0x01870176
 8007208:	00a20176 	.word	0x00a20176
 800720c:	01760176 	.word	0x01760176
 8007210:	00e2      	.short	0x00e2
 8007212:	f04b 0b10 	orr.w	fp, fp, #16
 8007216:	e79a      	b.n	800714e <_svfiprintf_r+0x92>
 8007218:	f04b 0b10 	orr.w	fp, fp, #16
 800721c:	f01b 0210 	ands.w	r2, fp, #16
 8007220:	f000 8313 	beq.w	800784a <_svfiprintf_r+0x78e>
 8007224:	9805      	ldr	r0, [sp, #20]
 8007226:	6803      	ldr	r3, [r0, #0]
 8007228:	2200      	movs	r2, #0
 800722a:	1a99      	subs	r1, r3, r2
 800722c:	bf18      	it	ne
 800722e:	2101      	movne	r1, #1
 8007230:	3004      	adds	r0, #4
 8007232:	9005      	str	r0, [sp, #20]
 8007234:	2000      	movs	r0, #0
 8007236:	f88d 00af 	strb.w	r0, [sp, #175]	; 0xaf
 800723a:	2d00      	cmp	r5, #0
 800723c:	bfa8      	it	ge
 800723e:	f02b 0b80 	bicge.w	fp, fp, #128	; 0x80
 8007242:	2d00      	cmp	r5, #0
 8007244:	bf18      	it	ne
 8007246:	f041 0101 	orrne.w	r1, r1, #1
 800724a:	2900      	cmp	r1, #0
 800724c:	f000 8228 	beq.w	80076a0 <_svfiprintf_r+0x5e4>
 8007250:	2a01      	cmp	r2, #1
 8007252:	f000 82cf 	beq.w	80077f4 <_svfiprintf_r+0x738>
 8007256:	2a02      	cmp	r2, #2
 8007258:	bf18      	it	ne
 800725a:	4642      	movne	r2, r8
 800725c:	d101      	bne.n	8007262 <_svfiprintf_r+0x1a6>
 800725e:	e2b9      	b.n	80077d4 <_svfiprintf_r+0x718>
 8007260:	4602      	mov	r2, r0
 8007262:	f003 0107 	and.w	r1, r3, #7
 8007266:	3130      	adds	r1, #48	; 0x30
 8007268:	1e50      	subs	r0, r2, #1
 800726a:	08db      	lsrs	r3, r3, #3
 800726c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007270:	d1f6      	bne.n	8007260 <_svfiprintf_r+0x1a4>
 8007272:	f01b 0f01 	tst.w	fp, #1
 8007276:	9009      	str	r0, [sp, #36]	; 0x24
 8007278:	f040 831a 	bne.w	80078b0 <_svfiprintf_r+0x7f4>
 800727c:	ebc0 0308 	rsb	r3, r0, r8
 8007280:	9303      	str	r3, [sp, #12]
 8007282:	9508      	str	r5, [sp, #32]
 8007284:	9803      	ldr	r0, [sp, #12]
 8007286:	9908      	ldr	r1, [sp, #32]
 8007288:	f89d 30af 	ldrb.w	r3, [sp, #175]	; 0xaf
 800728c:	4288      	cmp	r0, r1
 800728e:	bfb8      	it	lt
 8007290:	4608      	movlt	r0, r1
 8007292:	9002      	str	r0, [sp, #8]
 8007294:	2b00      	cmp	r3, #0
 8007296:	f000 808b 	beq.w	80073b0 <_svfiprintf_r+0x2f4>
 800729a:	3001      	adds	r0, #1
 800729c:	9002      	str	r0, [sp, #8]
 800729e:	e087      	b.n	80073b0 <_svfiprintf_r+0x2f4>
 80072a0:	f04b 0b10 	orr.w	fp, fp, #16
 80072a4:	f01b 0f10 	tst.w	fp, #16
 80072a8:	f000 82c1 	beq.w	800782e <_svfiprintf_r+0x772>
 80072ac:	9805      	ldr	r0, [sp, #20]
 80072ae:	6803      	ldr	r3, [r0, #0]
 80072b0:	2201      	movs	r2, #1
 80072b2:	1c19      	adds	r1, r3, #0
 80072b4:	bf18      	it	ne
 80072b6:	2101      	movne	r1, #1
 80072b8:	3004      	adds	r0, #4
 80072ba:	9005      	str	r0, [sp, #20]
 80072bc:	e7ba      	b.n	8007234 <_svfiprintf_r+0x178>
 80072be:	9805      	ldr	r0, [sp, #20]
 80072c0:	9905      	ldr	r1, [sp, #20]
 80072c2:	6800      	ldr	r0, [r0, #0]
 80072c4:	1d0a      	adds	r2, r1, #4
 80072c6:	2800      	cmp	r0, #0
 80072c8:	9006      	str	r0, [sp, #24]
 80072ca:	f280 82e0 	bge.w	800788e <_svfiprintf_r+0x7d2>
 80072ce:	4240      	negs	r0, r0
 80072d0:	9006      	str	r0, [sp, #24]
 80072d2:	9205      	str	r2, [sp, #20]
 80072d4:	f04b 0b04 	orr.w	fp, fp, #4
 80072d8:	e739      	b.n	800714e <_svfiprintf_r+0x92>
 80072da:	9b05      	ldr	r3, [sp, #20]
 80072dc:	9905      	ldr	r1, [sp, #20]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	2230      	movs	r2, #48	; 0x30
 80072e2:	f88d 20ac 	strb.w	r2, [sp, #172]	; 0xac
 80072e6:	2278      	movs	r2, #120	; 0x78
 80072e8:	3104      	adds	r1, #4
 80072ea:	f88d 20ad 	strb.w	r2, [sp, #173]	; 0xad
 80072ee:	4aaf      	ldr	r2, [pc, #700]	; (80075ac <_svfiprintf_r+0x4f0>)
 80072f0:	9105      	str	r1, [sp, #20]
 80072f2:	1c19      	adds	r1, r3, #0
 80072f4:	bf18      	it	ne
 80072f6:	2101      	movne	r1, #1
 80072f8:	920c      	str	r2, [sp, #48]	; 0x30
 80072fa:	f04b 0b02 	orr.w	fp, fp, #2
 80072fe:	2202      	movs	r2, #2
 8007300:	e798      	b.n	8007234 <_svfiprintf_r+0x178>
 8007302:	f01b 0f10 	tst.w	fp, #16
 8007306:	f88d 30af 	strb.w	r3, [sp, #175]	; 0xaf
 800730a:	f040 82dd 	bne.w	80078c8 <_svfiprintf_r+0x80c>
 800730e:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8007312:	f000 82fb 	beq.w	800790c <_svfiprintf_r+0x850>
 8007316:	9a05      	ldr	r2, [sp, #20]
 8007318:	9804      	ldr	r0, [sp, #16]
 800731a:	6813      	ldr	r3, [r2, #0]
 800731c:	3204      	adds	r2, #4
 800731e:	9205      	str	r2, [sp, #20]
 8007320:	8018      	strh	r0, [r3, #0]
 8007322:	e6ea      	b.n	80070fa <_svfiprintf_r+0x3e>
 8007324:	49a1      	ldr	r1, [pc, #644]	; (80075ac <_svfiprintf_r+0x4f0>)
 8007326:	f88d 30af 	strb.w	r3, [sp, #175]	; 0xaf
 800732a:	910c      	str	r1, [sp, #48]	; 0x30
 800732c:	f01b 0f10 	tst.w	fp, #16
 8007330:	d103      	bne.n	800733a <_svfiprintf_r+0x27e>
 8007332:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8007336:	f040 82d3 	bne.w	80078e0 <_svfiprintf_r+0x824>
 800733a:	9805      	ldr	r0, [sp, #20]
 800733c:	6803      	ldr	r3, [r0, #0]
 800733e:	3004      	adds	r0, #4
 8007340:	9005      	str	r0, [sp, #20]
 8007342:	1c19      	adds	r1, r3, #0
 8007344:	bf18      	it	ne
 8007346:	2101      	movne	r1, #1
 8007348:	ea1b 0f01 	tst.w	fp, r1
 800734c:	f000 8287 	beq.w	800785e <_svfiprintf_r+0x7a2>
 8007350:	2130      	movs	r1, #48	; 0x30
 8007352:	f88d 10ac 	strb.w	r1, [sp, #172]	; 0xac
 8007356:	f88d 20ad 	strb.w	r2, [sp, #173]	; 0xad
 800735a:	f04b 0b02 	orr.w	fp, fp, #2
 800735e:	2101      	movs	r1, #1
 8007360:	2202      	movs	r2, #2
 8007362:	e767      	b.n	8007234 <_svfiprintf_r+0x178>
 8007364:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
 8007368:	e6f1      	b.n	800714e <_svfiprintf_r+0x92>
 800736a:	f01b 0f10 	tst.w	fp, #16
 800736e:	f88d 30af 	strb.w	r3, [sp, #175]	; 0xaf
 8007372:	f000 80a4 	beq.w	80074be <_svfiprintf_r+0x402>
 8007376:	9805      	ldr	r0, [sp, #20]
 8007378:	6803      	ldr	r3, [r0, #0]
 800737a:	3004      	adds	r0, #4
 800737c:	9005      	str	r0, [sp, #20]
 800737e:	2b00      	cmp	r3, #0
 8007380:	f2c0 80a9 	blt.w	80074d6 <_svfiprintf_r+0x41a>
 8007384:	bf0c      	ite	eq
 8007386:	2100      	moveq	r1, #0
 8007388:	2101      	movne	r1, #1
 800738a:	2201      	movs	r2, #1
 800738c:	e755      	b.n	800723a <_svfiprintf_r+0x17e>
 800738e:	9b05      	ldr	r3, [sp, #20]
 8007390:	9905      	ldr	r1, [sp, #20]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	2001      	movs	r0, #1
 8007396:	2200      	movs	r2, #0
 8007398:	3104      	adds	r1, #4
 800739a:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
 800739e:	ab1e      	add	r3, sp, #120	; 0x78
 80073a0:	f88d 20af 	strb.w	r2, [sp, #175]	; 0xaf
 80073a4:	9002      	str	r0, [sp, #8]
 80073a6:	9105      	str	r1, [sp, #20]
 80073a8:	9003      	str	r0, [sp, #12]
 80073aa:	9309      	str	r3, [sp, #36]	; 0x24
 80073ac:	2300      	movs	r3, #0
 80073ae:	9308      	str	r3, [sp, #32]
 80073b0:	f01b 0302 	ands.w	r3, fp, #2
 80073b4:	930a      	str	r3, [sp, #40]	; 0x28
 80073b6:	d002      	beq.n	80073be <_svfiprintf_r+0x302>
 80073b8:	9b02      	ldr	r3, [sp, #8]
 80073ba:	3302      	adds	r3, #2
 80073bc:	9302      	str	r3, [sp, #8]
 80073be:	f01b 0384 	ands.w	r3, fp, #132	; 0x84
 80073c2:	930b      	str	r3, [sp, #44]	; 0x2c
 80073c4:	f040 80c1 	bne.w	800754a <_svfiprintf_r+0x48e>
 80073c8:	9b06      	ldr	r3, [sp, #24]
 80073ca:	9802      	ldr	r0, [sp, #8]
 80073cc:	1a1d      	subs	r5, r3, r0
 80073ce:	2d00      	cmp	r5, #0
 80073d0:	f340 80bb 	ble.w	800754a <_svfiprintf_r+0x48e>
 80073d4:	2d10      	cmp	r5, #16
 80073d6:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 80073d8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80073da:	4e75      	ldr	r6, [pc, #468]	; (80075b0 <_svfiprintf_r+0x4f4>)
 80073dc:	dd1f      	ble.n	800741e <_svfiprintf_r+0x362>
 80073de:	4621      	mov	r1, r4
 80073e0:	f04f 0910 	mov.w	r9, #16
 80073e4:	9c07      	ldr	r4, [sp, #28]
 80073e6:	e002      	b.n	80073ee <_svfiprintf_r+0x332>
 80073e8:	3d10      	subs	r5, #16
 80073ea:	2d10      	cmp	r5, #16
 80073ec:	dd16      	ble.n	800741c <_svfiprintf_r+0x360>
 80073ee:	3301      	adds	r3, #1
 80073f0:	3210      	adds	r2, #16
 80073f2:	e881 0240 	stmia.w	r1, {r6, r9}
 80073f6:	3108      	adds	r1, #8
 80073f8:	2b07      	cmp	r3, #7
 80073fa:	922a      	str	r2, [sp, #168]	; 0xa8
 80073fc:	9329      	str	r3, [sp, #164]	; 0xa4
 80073fe:	ddf3      	ble.n	80073e8 <_svfiprintf_r+0x32c>
 8007400:	4620      	mov	r0, r4
 8007402:	4651      	mov	r1, sl
 8007404:	4642      	mov	r2, r8
 8007406:	f7ff fdd9 	bl	8006fbc <__ssprint_r>
 800740a:	2800      	cmp	r0, #0
 800740c:	f040 8162 	bne.w	80076d4 <_svfiprintf_r+0x618>
 8007410:	3d10      	subs	r5, #16
 8007412:	2d10      	cmp	r5, #16
 8007414:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8007416:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8007418:	a90e      	add	r1, sp, #56	; 0x38
 800741a:	dce8      	bgt.n	80073ee <_svfiprintf_r+0x332>
 800741c:	460c      	mov	r4, r1
 800741e:	3301      	adds	r3, #1
 8007420:	1952      	adds	r2, r2, r5
 8007422:	2b07      	cmp	r3, #7
 8007424:	6026      	str	r6, [r4, #0]
 8007426:	6065      	str	r5, [r4, #4]
 8007428:	922a      	str	r2, [sp, #168]	; 0xa8
 800742a:	9329      	str	r3, [sp, #164]	; 0xa4
 800742c:	f300 8219 	bgt.w	8007862 <_svfiprintf_r+0x7a6>
 8007430:	3408      	adds	r4, #8
 8007432:	e08c      	b.n	800754e <_svfiprintf_r+0x492>
 8007434:	f88d 30af 	strb.w	r3, [sp, #175]	; 0xaf
 8007438:	4b5e      	ldr	r3, [pc, #376]	; (80075b4 <_svfiprintf_r+0x4f8>)
 800743a:	930c      	str	r3, [sp, #48]	; 0x30
 800743c:	e776      	b.n	800732c <_svfiprintf_r+0x270>
 800743e:	f04b 0b01 	orr.w	fp, fp, #1
 8007442:	e684      	b.n	800714e <_svfiprintf_r+0x92>
 8007444:	2b00      	cmp	r3, #0
 8007446:	bf08      	it	eq
 8007448:	2320      	moveq	r3, #32
 800744a:	e680      	b.n	800714e <_svfiprintf_r+0x92>
 800744c:	f88d 30af 	strb.w	r3, [sp, #175]	; 0xaf
 8007450:	2a00      	cmp	r2, #0
 8007452:	f000 8138 	beq.w	80076c6 <_svfiprintf_r+0x60a>
 8007456:	2301      	movs	r3, #1
 8007458:	9302      	str	r3, [sp, #8]
 800745a:	2300      	movs	r3, #0
 800745c:	f88d 30af 	strb.w	r3, [sp, #175]	; 0xaf
 8007460:	2301      	movs	r3, #1
 8007462:	9303      	str	r3, [sp, #12]
 8007464:	ab1e      	add	r3, sp, #120	; 0x78
 8007466:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
 800746a:	9309      	str	r3, [sp, #36]	; 0x24
 800746c:	e79e      	b.n	80073ac <_svfiprintf_r+0x2f0>
 800746e:	9b05      	ldr	r3, [sp, #20]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	9309      	str	r3, [sp, #36]	; 0x24
 8007474:	9b05      	ldr	r3, [sp, #20]
 8007476:	3304      	adds	r3, #4
 8007478:	9305      	str	r3, [sp, #20]
 800747a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800747c:	2600      	movs	r6, #0
 800747e:	f88d 60af 	strb.w	r6, [sp, #175]	; 0xaf
 8007482:	2b00      	cmp	r3, #0
 8007484:	f000 8259 	beq.w	800793a <_svfiprintf_r+0x87e>
 8007488:	2d00      	cmp	r5, #0
 800748a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800748c:	f2c0 822d 	blt.w	80078ea <_svfiprintf_r+0x82e>
 8007490:	4631      	mov	r1, r6
 8007492:	462a      	mov	r2, r5
 8007494:	f7fe ff50 	bl	8006338 <memchr>
 8007498:	2800      	cmp	r0, #0
 800749a:	f000 8258 	beq.w	800794e <_svfiprintf_r+0x892>
 800749e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074a0:	9608      	str	r6, [sp, #32]
 80074a2:	1ac0      	subs	r0, r0, r3
 80074a4:	42a8      	cmp	r0, r5
 80074a6:	9003      	str	r0, [sp, #12]
 80074a8:	bfc8      	it	gt
 80074aa:	9503      	strgt	r5, [sp, #12]
 80074ac:	e6ea      	b.n	8007284 <_svfiprintf_r+0x1c8>
 80074ae:	f04b 0b10 	orr.w	fp, fp, #16
 80074b2:	f01b 0f10 	tst.w	fp, #16
 80074b6:	f88d 30af 	strb.w	r3, [sp, #175]	; 0xaf
 80074ba:	f47f af5c 	bne.w	8007376 <_svfiprintf_r+0x2ba>
 80074be:	f01b 0f40 	tst.w	fp, #64	; 0x40
 80074c2:	f000 8208 	beq.w	80078d6 <_svfiprintf_r+0x81a>
 80074c6:	9905      	ldr	r1, [sp, #20]
 80074c8:	f9b1 3000 	ldrsh.w	r3, [r1]
 80074cc:	3104      	adds	r1, #4
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	9105      	str	r1, [sp, #20]
 80074d2:	f6bf af57 	bge.w	8007384 <_svfiprintf_r+0x2c8>
 80074d6:	425b      	negs	r3, r3
 80074d8:	222d      	movs	r2, #45	; 0x2d
 80074da:	1c19      	adds	r1, r3, #0
 80074dc:	f88d 20af 	strb.w	r2, [sp, #175]	; 0xaf
 80074e0:	bf18      	it	ne
 80074e2:	2101      	movne	r1, #1
 80074e4:	2201      	movs	r2, #1
 80074e6:	e6a8      	b.n	800723a <_svfiprintf_r+0x17e>
 80074e8:	4638      	mov	r0, r7
 80074ea:	2100      	movs	r1, #0
 80074ec:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 80074f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80074f4:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 80074f8:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80074fc:	2e09      	cmp	r6, #9
 80074fe:	eb07 0141 	add.w	r1, r7, r1, lsl #1
 8007502:	4607      	mov	r7, r0
 8007504:	d9f2      	bls.n	80074ec <_svfiprintf_r+0x430>
 8007506:	9106      	str	r1, [sp, #24]
 8007508:	e623      	b.n	8007152 <_svfiprintf_r+0x96>
 800750a:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
 800750e:	e61e      	b.n	800714e <_svfiprintf_r+0x92>
 8007510:	232b      	movs	r3, #43	; 0x2b
 8007512:	e61c      	b.n	800714e <_svfiprintf_r+0x92>
 8007514:	f817 2b01 	ldrb.w	r2, [r7], #1
 8007518:	2a2a      	cmp	r2, #42	; 0x2a
 800751a:	f000 81ae 	beq.w	800787a <_svfiprintf_r+0x7be>
 800751e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8007522:	2500      	movs	r5, #0
 8007524:	2909      	cmp	r1, #9
 8007526:	f63f ae14 	bhi.w	8007152 <_svfiprintf_r+0x96>
 800752a:	4638      	mov	r0, r7
 800752c:	2500      	movs	r5, #0
 800752e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007532:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8007536:	eb01 0545 	add.w	r5, r1, r5, lsl #1
 800753a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800753e:	2909      	cmp	r1, #9
 8007540:	4607      	mov	r7, r0
 8007542:	d9f4      	bls.n	800752e <_svfiprintf_r+0x472>
 8007544:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
 8007548:	e603      	b.n	8007152 <_svfiprintf_r+0x96>
 800754a:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800754c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800754e:	f89d 10af 	ldrb.w	r1, [sp, #175]	; 0xaf
 8007552:	b161      	cbz	r1, 800756e <_svfiprintf_r+0x4b2>
 8007554:	3301      	adds	r3, #1
 8007556:	f10d 01af 	add.w	r1, sp, #175	; 0xaf
 800755a:	3201      	adds	r2, #1
 800755c:	6021      	str	r1, [r4, #0]
 800755e:	2101      	movs	r1, #1
 8007560:	2b07      	cmp	r3, #7
 8007562:	6061      	str	r1, [r4, #4]
 8007564:	922a      	str	r2, [sp, #168]	; 0xa8
 8007566:	9329      	str	r3, [sp, #164]	; 0xa4
 8007568:	f300 811e 	bgt.w	80077a8 <_svfiprintf_r+0x6ec>
 800756c:	3408      	adds	r4, #8
 800756e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007570:	b159      	cbz	r1, 800758a <_svfiprintf_r+0x4ce>
 8007572:	3301      	adds	r3, #1
 8007574:	a92b      	add	r1, sp, #172	; 0xac
 8007576:	3202      	adds	r2, #2
 8007578:	6021      	str	r1, [r4, #0]
 800757a:	2102      	movs	r1, #2
 800757c:	2b07      	cmp	r3, #7
 800757e:	6061      	str	r1, [r4, #4]
 8007580:	922a      	str	r2, [sp, #168]	; 0xa8
 8007582:	9329      	str	r3, [sp, #164]	; 0xa4
 8007584:	f300 811b 	bgt.w	80077be <_svfiprintf_r+0x702>
 8007588:	3408      	adds	r4, #8
 800758a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800758c:	2880      	cmp	r0, #128	; 0x80
 800758e:	f000 80ae 	beq.w	80076ee <_svfiprintf_r+0x632>
 8007592:	9808      	ldr	r0, [sp, #32]
 8007594:	9903      	ldr	r1, [sp, #12]
 8007596:	1a45      	subs	r5, r0, r1
 8007598:	2d00      	cmp	r5, #0
 800759a:	dd33      	ble.n	8007604 <_svfiprintf_r+0x548>
 800759c:	2d10      	cmp	r5, #16
 800759e:	4e06      	ldr	r6, [pc, #24]	; (80075b8 <_svfiprintf_r+0x4fc>)
 80075a0:	dd26      	ble.n	80075f0 <_svfiprintf_r+0x534>
 80075a2:	4621      	mov	r1, r4
 80075a4:	f04f 0910 	mov.w	r9, #16
 80075a8:	9c07      	ldr	r4, [sp, #28]
 80075aa:	e00a      	b.n	80075c2 <_svfiprintf_r+0x506>
 80075ac:	08008e24 	.word	0x08008e24
 80075b0:	08008cb8 	.word	0x08008cb8
 80075b4:	08008e10 	.word	0x08008e10
 80075b8:	08008cc8 	.word	0x08008cc8
 80075bc:	3d10      	subs	r5, #16
 80075be:	2d10      	cmp	r5, #16
 80075c0:	dd15      	ble.n	80075ee <_svfiprintf_r+0x532>
 80075c2:	3301      	adds	r3, #1
 80075c4:	3210      	adds	r2, #16
 80075c6:	e881 0240 	stmia.w	r1, {r6, r9}
 80075ca:	3108      	adds	r1, #8
 80075cc:	2b07      	cmp	r3, #7
 80075ce:	922a      	str	r2, [sp, #168]	; 0xa8
 80075d0:	9329      	str	r3, [sp, #164]	; 0xa4
 80075d2:	ddf3      	ble.n	80075bc <_svfiprintf_r+0x500>
 80075d4:	4620      	mov	r0, r4
 80075d6:	4651      	mov	r1, sl
 80075d8:	4642      	mov	r2, r8
 80075da:	f7ff fcef 	bl	8006fbc <__ssprint_r>
 80075de:	2800      	cmp	r0, #0
 80075e0:	d178      	bne.n	80076d4 <_svfiprintf_r+0x618>
 80075e2:	3d10      	subs	r5, #16
 80075e4:	2d10      	cmp	r5, #16
 80075e6:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 80075e8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80075ea:	a90e      	add	r1, sp, #56	; 0x38
 80075ec:	dce9      	bgt.n	80075c2 <_svfiprintf_r+0x506>
 80075ee:	460c      	mov	r4, r1
 80075f0:	3301      	adds	r3, #1
 80075f2:	1952      	adds	r2, r2, r5
 80075f4:	2b07      	cmp	r3, #7
 80075f6:	6026      	str	r6, [r4, #0]
 80075f8:	6065      	str	r5, [r4, #4]
 80075fa:	922a      	str	r2, [sp, #168]	; 0xa8
 80075fc:	9329      	str	r3, [sp, #164]	; 0xa4
 80075fe:	f300 80c8 	bgt.w	8007792 <_svfiprintf_r+0x6d6>
 8007602:	3408      	adds	r4, #8
 8007604:	9903      	ldr	r1, [sp, #12]
 8007606:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007608:	3301      	adds	r3, #1
 800760a:	1852      	adds	r2, r2, r1
 800760c:	2b07      	cmp	r3, #7
 800760e:	e884 0003 	stmia.w	r4, {r0, r1}
 8007612:	922a      	str	r2, [sp, #168]	; 0xa8
 8007614:	9329      	str	r3, [sp, #164]	; 0xa4
 8007616:	bfd8      	it	le
 8007618:	f104 0108 	addle.w	r1, r4, #8
 800761c:	f300 809a 	bgt.w	8007754 <_svfiprintf_r+0x698>
 8007620:	f01b 0f04 	tst.w	fp, #4
 8007624:	d02e      	beq.n	8007684 <_svfiprintf_r+0x5c8>
 8007626:	9b06      	ldr	r3, [sp, #24]
 8007628:	9802      	ldr	r0, [sp, #8]
 800762a:	1a1d      	subs	r5, r3, r0
 800762c:	2d00      	cmp	r5, #0
 800762e:	dd29      	ble.n	8007684 <_svfiprintf_r+0x5c8>
 8007630:	2d10      	cmp	r5, #16
 8007632:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8007634:	4e97      	ldr	r6, [pc, #604]	; (8007894 <_svfiprintf_r+0x7d8>)
 8007636:	dd1c      	ble.n	8007672 <_svfiprintf_r+0x5b6>
 8007638:	2410      	movs	r4, #16
 800763a:	f8dd 901c 	ldr.w	r9, [sp, #28]
 800763e:	e002      	b.n	8007646 <_svfiprintf_r+0x58a>
 8007640:	3d10      	subs	r5, #16
 8007642:	2d10      	cmp	r5, #16
 8007644:	dd15      	ble.n	8007672 <_svfiprintf_r+0x5b6>
 8007646:	3301      	adds	r3, #1
 8007648:	3210      	adds	r2, #16
 800764a:	600e      	str	r6, [r1, #0]
 800764c:	604c      	str	r4, [r1, #4]
 800764e:	3108      	adds	r1, #8
 8007650:	2b07      	cmp	r3, #7
 8007652:	922a      	str	r2, [sp, #168]	; 0xa8
 8007654:	9329      	str	r3, [sp, #164]	; 0xa4
 8007656:	ddf3      	ble.n	8007640 <_svfiprintf_r+0x584>
 8007658:	4648      	mov	r0, r9
 800765a:	4651      	mov	r1, sl
 800765c:	4642      	mov	r2, r8
 800765e:	f7ff fcad 	bl	8006fbc <__ssprint_r>
 8007662:	2800      	cmp	r0, #0
 8007664:	d136      	bne.n	80076d4 <_svfiprintf_r+0x618>
 8007666:	3d10      	subs	r5, #16
 8007668:	2d10      	cmp	r5, #16
 800766a:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800766c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800766e:	a90e      	add	r1, sp, #56	; 0x38
 8007670:	dce9      	bgt.n	8007646 <_svfiprintf_r+0x58a>
 8007672:	3301      	adds	r3, #1
 8007674:	18aa      	adds	r2, r5, r2
 8007676:	2b07      	cmp	r3, #7
 8007678:	600e      	str	r6, [r1, #0]
 800767a:	604d      	str	r5, [r1, #4]
 800767c:	922a      	str	r2, [sp, #168]	; 0xa8
 800767e:	9329      	str	r3, [sp, #164]	; 0xa4
 8007680:	f300 810c 	bgt.w	800789c <_svfiprintf_r+0x7e0>
 8007684:	9b04      	ldr	r3, [sp, #16]
 8007686:	9902      	ldr	r1, [sp, #8]
 8007688:	9806      	ldr	r0, [sp, #24]
 800768a:	4281      	cmp	r1, r0
 800768c:	bfac      	ite	ge
 800768e:	185b      	addge	r3, r3, r1
 8007690:	181b      	addlt	r3, r3, r0
 8007692:	9304      	str	r3, [sp, #16]
 8007694:	2a00      	cmp	r2, #0
 8007696:	d167      	bne.n	8007768 <_svfiprintf_r+0x6ac>
 8007698:	2300      	movs	r3, #0
 800769a:	9329      	str	r3, [sp, #164]	; 0xa4
 800769c:	ac0e      	add	r4, sp, #56	; 0x38
 800769e:	e52c      	b.n	80070fa <_svfiprintf_r+0x3e>
 80076a0:	2a00      	cmp	r2, #0
 80076a2:	d169      	bne.n	8007778 <_svfiprintf_r+0x6bc>
 80076a4:	f01b 0f01 	tst.w	fp, #1
 80076a8:	bf04      	itt	eq
 80076aa:	9203      	streq	r2, [sp, #12]
 80076ac:	f8cd 8024 	streq.w	r8, [sp, #36]	; 0x24
 80076b0:	f43f ade7 	beq.w	8007282 <_svfiprintf_r+0x1c6>
 80076b4:	2330      	movs	r3, #48	; 0x30
 80076b6:	f88d 309f 	strb.w	r3, [sp, #159]	; 0x9f
 80076ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80076bc:	9303      	str	r3, [sp, #12]
 80076be:	f10d 039f 	add.w	r3, sp, #159	; 0x9f
 80076c2:	9309      	str	r3, [sp, #36]	; 0x24
 80076c4:	e5dd      	b.n	8007282 <_svfiprintf_r+0x1c6>
 80076c6:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 80076c8:	b123      	cbz	r3, 80076d4 <_svfiprintf_r+0x618>
 80076ca:	9807      	ldr	r0, [sp, #28]
 80076cc:	4651      	mov	r1, sl
 80076ce:	aa28      	add	r2, sp, #160	; 0xa0
 80076d0:	f7ff fc74 	bl	8006fbc <__ssprint_r>
 80076d4:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80076d8:	f013 0f40 	tst.w	r3, #64	; 0x40
 80076dc:	9b04      	ldr	r3, [sp, #16]
 80076de:	bf18      	it	ne
 80076e0:	f04f 33ff 	movne.w	r3, #4294967295	; 0xffffffff
 80076e4:	9304      	str	r3, [sp, #16]
 80076e6:	9804      	ldr	r0, [sp, #16]
 80076e8:	b02d      	add	sp, #180	; 0xb4
 80076ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076ee:	9906      	ldr	r1, [sp, #24]
 80076f0:	9802      	ldr	r0, [sp, #8]
 80076f2:	1a0d      	subs	r5, r1, r0
 80076f4:	2d00      	cmp	r5, #0
 80076f6:	f77f af4c 	ble.w	8007592 <_svfiprintf_r+0x4d6>
 80076fa:	2d10      	cmp	r5, #16
 80076fc:	4e66      	ldr	r6, [pc, #408]	; (8007898 <_svfiprintf_r+0x7dc>)
 80076fe:	dd1e      	ble.n	800773e <_svfiprintf_r+0x682>
 8007700:	4621      	mov	r1, r4
 8007702:	f04f 0910 	mov.w	r9, #16
 8007706:	9c07      	ldr	r4, [sp, #28]
 8007708:	e002      	b.n	8007710 <_svfiprintf_r+0x654>
 800770a:	3d10      	subs	r5, #16
 800770c:	2d10      	cmp	r5, #16
 800770e:	dd15      	ble.n	800773c <_svfiprintf_r+0x680>
 8007710:	3301      	adds	r3, #1
 8007712:	3210      	adds	r2, #16
 8007714:	e881 0240 	stmia.w	r1, {r6, r9}
 8007718:	3108      	adds	r1, #8
 800771a:	2b07      	cmp	r3, #7
 800771c:	922a      	str	r2, [sp, #168]	; 0xa8
 800771e:	9329      	str	r3, [sp, #164]	; 0xa4
 8007720:	ddf3      	ble.n	800770a <_svfiprintf_r+0x64e>
 8007722:	4620      	mov	r0, r4
 8007724:	4651      	mov	r1, sl
 8007726:	4642      	mov	r2, r8
 8007728:	f7ff fc48 	bl	8006fbc <__ssprint_r>
 800772c:	2800      	cmp	r0, #0
 800772e:	d1d1      	bne.n	80076d4 <_svfiprintf_r+0x618>
 8007730:	3d10      	subs	r5, #16
 8007732:	2d10      	cmp	r5, #16
 8007734:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8007736:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8007738:	a90e      	add	r1, sp, #56	; 0x38
 800773a:	dce9      	bgt.n	8007710 <_svfiprintf_r+0x654>
 800773c:	460c      	mov	r4, r1
 800773e:	3301      	adds	r3, #1
 8007740:	1952      	adds	r2, r2, r5
 8007742:	2b07      	cmp	r3, #7
 8007744:	6026      	str	r6, [r4, #0]
 8007746:	6065      	str	r5, [r4, #4]
 8007748:	922a      	str	r2, [sp, #168]	; 0xa8
 800774a:	9329      	str	r3, [sp, #164]	; 0xa4
 800774c:	f300 80d2 	bgt.w	80078f4 <_svfiprintf_r+0x838>
 8007750:	3408      	adds	r4, #8
 8007752:	e71e      	b.n	8007592 <_svfiprintf_r+0x4d6>
 8007754:	9807      	ldr	r0, [sp, #28]
 8007756:	4651      	mov	r1, sl
 8007758:	4642      	mov	r2, r8
 800775a:	f7ff fc2f 	bl	8006fbc <__ssprint_r>
 800775e:	2800      	cmp	r0, #0
 8007760:	d1b8      	bne.n	80076d4 <_svfiprintf_r+0x618>
 8007762:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8007764:	a90e      	add	r1, sp, #56	; 0x38
 8007766:	e75b      	b.n	8007620 <_svfiprintf_r+0x564>
 8007768:	9807      	ldr	r0, [sp, #28]
 800776a:	4651      	mov	r1, sl
 800776c:	4642      	mov	r2, r8
 800776e:	f7ff fc25 	bl	8006fbc <__ssprint_r>
 8007772:	2800      	cmp	r0, #0
 8007774:	d090      	beq.n	8007698 <_svfiprintf_r+0x5dc>
 8007776:	e7ad      	b.n	80076d4 <_svfiprintf_r+0x618>
 8007778:	9103      	str	r1, [sp, #12]
 800777a:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800777e:	e580      	b.n	8007282 <_svfiprintf_r+0x1c6>
 8007780:	9807      	ldr	r0, [sp, #28]
 8007782:	4651      	mov	r1, sl
 8007784:	4642      	mov	r2, r8
 8007786:	f7ff fc19 	bl	8006fbc <__ssprint_r>
 800778a:	2800      	cmp	r0, #0
 800778c:	d1a2      	bne.n	80076d4 <_svfiprintf_r+0x618>
 800778e:	ac0e      	add	r4, sp, #56	; 0x38
 8007790:	e4cd      	b.n	800712e <_svfiprintf_r+0x72>
 8007792:	9807      	ldr	r0, [sp, #28]
 8007794:	4651      	mov	r1, sl
 8007796:	4642      	mov	r2, r8
 8007798:	f7ff fc10 	bl	8006fbc <__ssprint_r>
 800779c:	2800      	cmp	r0, #0
 800779e:	d199      	bne.n	80076d4 <_svfiprintf_r+0x618>
 80077a0:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 80077a2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80077a4:	ac0e      	add	r4, sp, #56	; 0x38
 80077a6:	e72d      	b.n	8007604 <_svfiprintf_r+0x548>
 80077a8:	9807      	ldr	r0, [sp, #28]
 80077aa:	4651      	mov	r1, sl
 80077ac:	4642      	mov	r2, r8
 80077ae:	f7ff fc05 	bl	8006fbc <__ssprint_r>
 80077b2:	2800      	cmp	r0, #0
 80077b4:	d18e      	bne.n	80076d4 <_svfiprintf_r+0x618>
 80077b6:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 80077b8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80077ba:	ac0e      	add	r4, sp, #56	; 0x38
 80077bc:	e6d7      	b.n	800756e <_svfiprintf_r+0x4b2>
 80077be:	9807      	ldr	r0, [sp, #28]
 80077c0:	4651      	mov	r1, sl
 80077c2:	4642      	mov	r2, r8
 80077c4:	f7ff fbfa 	bl	8006fbc <__ssprint_r>
 80077c8:	2800      	cmp	r0, #0
 80077ca:	d183      	bne.n	80076d4 <_svfiprintf_r+0x618>
 80077cc:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 80077ce:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80077d0:	ac0e      	add	r4, sp, #56	; 0x38
 80077d2:	e6da      	b.n	800758a <_svfiprintf_r+0x4ce>
 80077d4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80077d6:	f10d 029f 	add.w	r2, sp, #159	; 0x9f
 80077da:	f003 000f 	and.w	r0, r3, #15
 80077de:	4611      	mov	r1, r2
 80077e0:	5c30      	ldrb	r0, [r6, r0]
 80077e2:	3a01      	subs	r2, #1
 80077e4:	091b      	lsrs	r3, r3, #4
 80077e6:	7008      	strb	r0, [r1, #0]
 80077e8:	d1f7      	bne.n	80077da <_svfiprintf_r+0x71e>
 80077ea:	ebc1 0308 	rsb	r3, r1, r8
 80077ee:	9109      	str	r1, [sp, #36]	; 0x24
 80077f0:	9303      	str	r3, [sp, #12]
 80077f2:	e546      	b.n	8007282 <_svfiprintf_r+0x1c6>
 80077f4:	2b09      	cmp	r3, #9
 80077f6:	bf82      	ittt	hi
 80077f8:	f64c 46cd 	movwhi	r6, #52429	; 0xcccd
 80077fc:	f10d 019f 	addhi.w	r1, sp, #159	; 0x9f
 8007800:	f6cc 46cc 	movthi	r6, #52428	; 0xcccc
 8007804:	d801      	bhi.n	800780a <_svfiprintf_r+0x74e>
 8007806:	3330      	adds	r3, #48	; 0x30
 8007808:	e755      	b.n	80076b6 <_svfiprintf_r+0x5fa>
 800780a:	fba6 0203 	umull	r0, r2, r6, r3
 800780e:	08d2      	lsrs	r2, r2, #3
 8007810:	eb02 0c82 	add.w	ip, r2, r2, lsl #2
 8007814:	eba3 0c4c 	sub.w	ip, r3, ip, lsl #1
 8007818:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 800781c:	4608      	mov	r0, r1
 800781e:	f881 c000 	strb.w	ip, [r1]
 8007822:	4613      	mov	r3, r2
 8007824:	3901      	subs	r1, #1
 8007826:	2a00      	cmp	r2, #0
 8007828:	d1ef      	bne.n	800780a <_svfiprintf_r+0x74e>
 800782a:	9009      	str	r0, [sp, #36]	; 0x24
 800782c:	e526      	b.n	800727c <_svfiprintf_r+0x1c0>
 800782e:	9905      	ldr	r1, [sp, #20]
 8007830:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8007834:	bf14      	ite	ne
 8007836:	880b      	ldrhne	r3, [r1, #0]
 8007838:	680b      	ldreq	r3, [r1, #0]
 800783a:	2201      	movs	r2, #1
 800783c:	9805      	ldr	r0, [sp, #20]
 800783e:	1c19      	adds	r1, r3, #0
 8007840:	bf18      	it	ne
 8007842:	2101      	movne	r1, #1
 8007844:	3004      	adds	r0, #4
 8007846:	9005      	str	r0, [sp, #20]
 8007848:	e4f4      	b.n	8007234 <_svfiprintf_r+0x178>
 800784a:	f01b 0140 	ands.w	r1, fp, #64	; 0x40
 800784e:	bf0b      	itete	eq
 8007850:	9a05      	ldreq	r2, [sp, #20]
 8007852:	9905      	ldrne	r1, [sp, #20]
 8007854:	6813      	ldreq	r3, [r2, #0]
 8007856:	880b      	ldrhne	r3, [r1, #0]
 8007858:	bf08      	it	eq
 800785a:	460a      	moveq	r2, r1
 800785c:	e7ee      	b.n	800783c <_svfiprintf_r+0x780>
 800785e:	2202      	movs	r2, #2
 8007860:	e4e8      	b.n	8007234 <_svfiprintf_r+0x178>
 8007862:	9807      	ldr	r0, [sp, #28]
 8007864:	4651      	mov	r1, sl
 8007866:	4642      	mov	r2, r8
 8007868:	f7ff fba8 	bl	8006fbc <__ssprint_r>
 800786c:	2800      	cmp	r0, #0
 800786e:	f47f af31 	bne.w	80076d4 <_svfiprintf_r+0x618>
 8007872:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8007874:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8007876:	ac0e      	add	r4, sp, #56	; 0x38
 8007878:	e669      	b.n	800754e <_svfiprintf_r+0x492>
 800787a:	9a05      	ldr	r2, [sp, #20]
 800787c:	6815      	ldr	r5, [r2, #0]
 800787e:	3204      	adds	r2, #4
 8007880:	2d00      	cmp	r5, #0
 8007882:	bfbc      	itt	lt
 8007884:	9205      	strlt	r2, [sp, #20]
 8007886:	f04f 35ff 	movlt.w	r5, #4294967295	; 0xffffffff
 800788a:	f6ff ac60 	blt.w	800714e <_svfiprintf_r+0x92>
 800788e:	9205      	str	r2, [sp, #20]
 8007890:	e45d      	b.n	800714e <_svfiprintf_r+0x92>
 8007892:	bf00      	nop
 8007894:	08008cb8 	.word	0x08008cb8
 8007898:	08008cc8 	.word	0x08008cc8
 800789c:	9807      	ldr	r0, [sp, #28]
 800789e:	4651      	mov	r1, sl
 80078a0:	4642      	mov	r2, r8
 80078a2:	f7ff fb8b 	bl	8006fbc <__ssprint_r>
 80078a6:	2800      	cmp	r0, #0
 80078a8:	f47f af14 	bne.w	80076d4 <_svfiprintf_r+0x618>
 80078ac:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 80078ae:	e6e9      	b.n	8007684 <_svfiprintf_r+0x5c8>
 80078b0:	2930      	cmp	r1, #48	; 0x30
 80078b2:	d004      	beq.n	80078be <_svfiprintf_r+0x802>
 80078b4:	1e93      	subs	r3, r2, #2
 80078b6:	9309      	str	r3, [sp, #36]	; 0x24
 80078b8:	2330      	movs	r3, #48	; 0x30
 80078ba:	f802 3c02 	strb.w	r3, [r2, #-2]
 80078be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078c0:	ebc3 0308 	rsb	r3, r3, r8
 80078c4:	9303      	str	r3, [sp, #12]
 80078c6:	e4dc      	b.n	8007282 <_svfiprintf_r+0x1c6>
 80078c8:	9805      	ldr	r0, [sp, #20]
 80078ca:	9904      	ldr	r1, [sp, #16]
 80078cc:	6803      	ldr	r3, [r0, #0]
 80078ce:	3004      	adds	r0, #4
 80078d0:	9005      	str	r0, [sp, #20]
 80078d2:	6019      	str	r1, [r3, #0]
 80078d4:	e411      	b.n	80070fa <_svfiprintf_r+0x3e>
 80078d6:	9a05      	ldr	r2, [sp, #20]
 80078d8:	6813      	ldr	r3, [r2, #0]
 80078da:	3204      	adds	r2, #4
 80078dc:	9205      	str	r2, [sp, #20]
 80078de:	e54e      	b.n	800737e <_svfiprintf_r+0x2c2>
 80078e0:	9905      	ldr	r1, [sp, #20]
 80078e2:	880b      	ldrh	r3, [r1, #0]
 80078e4:	3104      	adds	r1, #4
 80078e6:	9105      	str	r1, [sp, #20]
 80078e8:	e52b      	b.n	8007342 <_svfiprintf_r+0x286>
 80078ea:	f7ff fb37 	bl	8006f5c <strlen>
 80078ee:	9608      	str	r6, [sp, #32]
 80078f0:	9003      	str	r0, [sp, #12]
 80078f2:	e4c7      	b.n	8007284 <_svfiprintf_r+0x1c8>
 80078f4:	9807      	ldr	r0, [sp, #28]
 80078f6:	4651      	mov	r1, sl
 80078f8:	4642      	mov	r2, r8
 80078fa:	f7ff fb5f 	bl	8006fbc <__ssprint_r>
 80078fe:	2800      	cmp	r0, #0
 8007900:	f47f aee8 	bne.w	80076d4 <_svfiprintf_r+0x618>
 8007904:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8007906:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8007908:	ac0e      	add	r4, sp, #56	; 0x38
 800790a:	e642      	b.n	8007592 <_svfiprintf_r+0x4d6>
 800790c:	9905      	ldr	r1, [sp, #20]
 800790e:	9a04      	ldr	r2, [sp, #16]
 8007910:	680b      	ldr	r3, [r1, #0]
 8007912:	3104      	adds	r1, #4
 8007914:	9105      	str	r1, [sp, #20]
 8007916:	601a      	str	r2, [r3, #0]
 8007918:	f7ff bbef 	b.w	80070fa <_svfiprintf_r+0x3e>
 800791c:	2140      	movs	r1, #64	; 0x40
 800791e:	9200      	str	r2, [sp, #0]
 8007920:	f7fe fa56 	bl	8005dd0 <_malloc_r>
 8007924:	9a00      	ldr	r2, [sp, #0]
 8007926:	f8ca 0000 	str.w	r0, [sl]
 800792a:	f8ca 0010 	str.w	r0, [sl, #16]
 800792e:	b188      	cbz	r0, 8007954 <_svfiprintf_r+0x898>
 8007930:	2340      	movs	r3, #64	; 0x40
 8007932:	f8ca 3014 	str.w	r3, [sl, #20]
 8007936:	f7ff bbcf 	b.w	80070d8 <_svfiprintf_r+0x1c>
 800793a:	2d06      	cmp	r5, #6
 800793c:	bf28      	it	cs
 800793e:	2506      	movcs	r5, #6
 8007940:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 8007944:	9302      	str	r3, [sp, #8]
 8007946:	4b07      	ldr	r3, [pc, #28]	; (8007964 <_svfiprintf_r+0x8a8>)
 8007948:	9503      	str	r5, [sp, #12]
 800794a:	9309      	str	r3, [sp, #36]	; 0x24
 800794c:	e52e      	b.n	80073ac <_svfiprintf_r+0x2f0>
 800794e:	9503      	str	r5, [sp, #12]
 8007950:	9008      	str	r0, [sp, #32]
 8007952:	e497      	b.n	8007284 <_svfiprintf_r+0x1c8>
 8007954:	9807      	ldr	r0, [sp, #28]
 8007956:	230c      	movs	r3, #12
 8007958:	6003      	str	r3, [r0, #0]
 800795a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800795e:	9304      	str	r3, [sp, #16]
 8007960:	e6c1      	b.n	80076e6 <_svfiprintf_r+0x62a>
 8007962:	bf00      	nop
 8007964:	08008e38 	.word	0x08008e38

08007968 <_calloc_r>:
 8007968:	b510      	push	{r4, lr}
 800796a:	fb01 f102 	mul.w	r1, r1, r2
 800796e:	f7fe fa2f 	bl	8005dd0 <_malloc_r>
 8007972:	4604      	mov	r4, r0
 8007974:	b300      	cbz	r0, 80079b8 <_calloc_r+0x50>
 8007976:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800797a:	f022 0203 	bic.w	r2, r2, #3
 800797e:	3a04      	subs	r2, #4
 8007980:	2a24      	cmp	r2, #36	; 0x24
 8007982:	d81b      	bhi.n	80079bc <_calloc_r+0x54>
 8007984:	2a13      	cmp	r2, #19
 8007986:	bf98      	it	ls
 8007988:	4602      	movls	r2, r0
 800798a:	d911      	bls.n	80079b0 <_calloc_r+0x48>
 800798c:	2300      	movs	r3, #0
 800798e:	2a1b      	cmp	r2, #27
 8007990:	6003      	str	r3, [r0, #0]
 8007992:	6043      	str	r3, [r0, #4]
 8007994:	bf98      	it	ls
 8007996:	f100 0208 	addls.w	r2, r0, #8
 800799a:	d909      	bls.n	80079b0 <_calloc_r+0x48>
 800799c:	2a24      	cmp	r2, #36	; 0x24
 800799e:	6083      	str	r3, [r0, #8]
 80079a0:	60c3      	str	r3, [r0, #12]
 80079a2:	bf11      	iteee	ne
 80079a4:	f100 0210 	addne.w	r2, r0, #16
 80079a8:	6103      	streq	r3, [r0, #16]
 80079aa:	6143      	streq	r3, [r0, #20]
 80079ac:	f100 0218 	addeq.w	r2, r0, #24
 80079b0:	2300      	movs	r3, #0
 80079b2:	6013      	str	r3, [r2, #0]
 80079b4:	6053      	str	r3, [r2, #4]
 80079b6:	6093      	str	r3, [r2, #8]
 80079b8:	4620      	mov	r0, r4
 80079ba:	bd10      	pop	{r4, pc}
 80079bc:	2100      	movs	r1, #0
 80079be:	f000 f85b 	bl	8007a78 <memset>
 80079c2:	4620      	mov	r0, r4
 80079c4:	bd10      	pop	{r4, pc}
 80079c6:	bf00      	nop

080079c8 <memmove>:
 80079c8:	4288      	cmp	r0, r1
 80079ca:	b4f0      	push	{r4, r5, r6, r7}
 80079cc:	d912      	bls.n	80079f4 <memmove+0x2c>
 80079ce:	188d      	adds	r5, r1, r2
 80079d0:	42a8      	cmp	r0, r5
 80079d2:	d20f      	bcs.n	80079f4 <memmove+0x2c>
 80079d4:	b162      	cbz	r2, 80079f0 <memmove+0x28>
 80079d6:	4251      	negs	r1, r2
 80079d8:	4613      	mov	r3, r2
 80079da:	1882      	adds	r2, r0, r2
 80079dc:	186d      	adds	r5, r5, r1
 80079de:	1852      	adds	r2, r2, r1
 80079e0:	18ec      	adds	r4, r5, r3
 80079e2:	18d1      	adds	r1, r2, r3
 80079e4:	f814 4c01 	ldrb.w	r4, [r4, #-1]
 80079e8:	3b01      	subs	r3, #1
 80079ea:	f801 4c01 	strb.w	r4, [r1, #-1]
 80079ee:	d1f7      	bne.n	80079e0 <memmove+0x18>
 80079f0:	bcf0      	pop	{r4, r5, r6, r7}
 80079f2:	4770      	bx	lr
 80079f4:	2a0f      	cmp	r2, #15
 80079f6:	bf98      	it	ls
 80079f8:	4603      	movls	r3, r0
 80079fa:	d931      	bls.n	8007a60 <memmove+0x98>
 80079fc:	ea41 0300 	orr.w	r3, r1, r0
 8007a00:	079b      	lsls	r3, r3, #30
 8007a02:	d137      	bne.n	8007a74 <memmove+0xac>
 8007a04:	460c      	mov	r4, r1
 8007a06:	4603      	mov	r3, r0
 8007a08:	4615      	mov	r5, r2
 8007a0a:	6826      	ldr	r6, [r4, #0]
 8007a0c:	601e      	str	r6, [r3, #0]
 8007a0e:	6866      	ldr	r6, [r4, #4]
 8007a10:	605e      	str	r6, [r3, #4]
 8007a12:	68a6      	ldr	r6, [r4, #8]
 8007a14:	609e      	str	r6, [r3, #8]
 8007a16:	68e6      	ldr	r6, [r4, #12]
 8007a18:	3d10      	subs	r5, #16
 8007a1a:	60de      	str	r6, [r3, #12]
 8007a1c:	3410      	adds	r4, #16
 8007a1e:	3310      	adds	r3, #16
 8007a20:	2d0f      	cmp	r5, #15
 8007a22:	d8f2      	bhi.n	8007a0a <memmove+0x42>
 8007a24:	f1a2 0410 	sub.w	r4, r2, #16
 8007a28:	f024 040f 	bic.w	r4, r4, #15
 8007a2c:	f002 020f 	and.w	r2, r2, #15
 8007a30:	3410      	adds	r4, #16
 8007a32:	2a03      	cmp	r2, #3
 8007a34:	eb00 0304 	add.w	r3, r0, r4
 8007a38:	4421      	add	r1, r4
 8007a3a:	d911      	bls.n	8007a60 <memmove+0x98>
 8007a3c:	1f0e      	subs	r6, r1, #4
 8007a3e:	461d      	mov	r5, r3
 8007a40:	4614      	mov	r4, r2
 8007a42:	f856 7f04 	ldr.w	r7, [r6, #4]!
 8007a46:	3c04      	subs	r4, #4
 8007a48:	2c03      	cmp	r4, #3
 8007a4a:	f845 7b04 	str.w	r7, [r5], #4
 8007a4e:	d8f8      	bhi.n	8007a42 <memmove+0x7a>
 8007a50:	1f14      	subs	r4, r2, #4
 8007a52:	f024 0403 	bic.w	r4, r4, #3
 8007a56:	3404      	adds	r4, #4
 8007a58:	f002 0203 	and.w	r2, r2, #3
 8007a5c:	1909      	adds	r1, r1, r4
 8007a5e:	191b      	adds	r3, r3, r4
 8007a60:	2a00      	cmp	r2, #0
 8007a62:	d0c5      	beq.n	80079f0 <memmove+0x28>
 8007a64:	3901      	subs	r1, #1
 8007a66:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007a6a:	3a01      	subs	r2, #1
 8007a6c:	f803 4b01 	strb.w	r4, [r3], #1
 8007a70:	d1f9      	bne.n	8007a66 <memmove+0x9e>
 8007a72:	e7bd      	b.n	80079f0 <memmove+0x28>
 8007a74:	4603      	mov	r3, r0
 8007a76:	e7f5      	b.n	8007a64 <memmove+0x9c>

08007a78 <memset>:
 8007a78:	f010 0f03 	tst.w	r0, #3
 8007a7c:	b470      	push	{r4, r5, r6}
 8007a7e:	4603      	mov	r3, r0
 8007a80:	d042      	beq.n	8007b08 <memset+0x90>
 8007a82:	2a00      	cmp	r2, #0
 8007a84:	d03e      	beq.n	8007b04 <memset+0x8c>
 8007a86:	3a01      	subs	r2, #1
 8007a88:	b2cd      	uxtb	r5, r1
 8007a8a:	e003      	b.n	8007a94 <memset+0x1c>
 8007a8c:	1e54      	subs	r4, r2, #1
 8007a8e:	2a00      	cmp	r2, #0
 8007a90:	d038      	beq.n	8007b04 <memset+0x8c>
 8007a92:	4622      	mov	r2, r4
 8007a94:	f803 5b01 	strb.w	r5, [r3], #1
 8007a98:	f013 0f03 	tst.w	r3, #3
 8007a9c:	461c      	mov	r4, r3
 8007a9e:	d1f5      	bne.n	8007a8c <memset+0x14>
 8007aa0:	2a03      	cmp	r2, #3
 8007aa2:	d929      	bls.n	8007af8 <memset+0x80>
 8007aa4:	b2cd      	uxtb	r5, r1
 8007aa6:	2a0f      	cmp	r2, #15
 8007aa8:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8007aac:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8007ab0:	bf84      	itt	hi
 8007ab2:	4623      	movhi	r3, r4
 8007ab4:	4616      	movhi	r6, r2
 8007ab6:	d911      	bls.n	8007adc <memset+0x64>
 8007ab8:	3e10      	subs	r6, #16
 8007aba:	601d      	str	r5, [r3, #0]
 8007abc:	605d      	str	r5, [r3, #4]
 8007abe:	609d      	str	r5, [r3, #8]
 8007ac0:	60dd      	str	r5, [r3, #12]
 8007ac2:	3310      	adds	r3, #16
 8007ac4:	2e0f      	cmp	r6, #15
 8007ac6:	d8f7      	bhi.n	8007ab8 <memset+0x40>
 8007ac8:	f1a2 0310 	sub.w	r3, r2, #16
 8007acc:	f023 030f 	bic.w	r3, r3, #15
 8007ad0:	f002 020f 	and.w	r2, r2, #15
 8007ad4:	3310      	adds	r3, #16
 8007ad6:	2a03      	cmp	r2, #3
 8007ad8:	441c      	add	r4, r3
 8007ada:	d90d      	bls.n	8007af8 <memset+0x80>
 8007adc:	4626      	mov	r6, r4
 8007ade:	4613      	mov	r3, r2
 8007ae0:	3b04      	subs	r3, #4
 8007ae2:	2b03      	cmp	r3, #3
 8007ae4:	f846 5b04 	str.w	r5, [r6], #4
 8007ae8:	d8fa      	bhi.n	8007ae0 <memset+0x68>
 8007aea:	1f13      	subs	r3, r2, #4
 8007aec:	f023 0303 	bic.w	r3, r3, #3
 8007af0:	3304      	adds	r3, #4
 8007af2:	f002 0203 	and.w	r2, r2, #3
 8007af6:	18e4      	adds	r4, r4, r3
 8007af8:	b2c9      	uxtb	r1, r1
 8007afa:	b11a      	cbz	r2, 8007b04 <memset+0x8c>
 8007afc:	3a01      	subs	r2, #1
 8007afe:	f804 1b01 	strb.w	r1, [r4], #1
 8007b02:	d1fb      	bne.n	8007afc <memset+0x84>
 8007b04:	bc70      	pop	{r4, r5, r6}
 8007b06:	4770      	bx	lr
 8007b08:	4604      	mov	r4, r0
 8007b0a:	e7c9      	b.n	8007aa0 <memset+0x28>

08007b0c <_realloc_r>:
 8007b0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b10:	460c      	mov	r4, r1
 8007b12:	b083      	sub	sp, #12
 8007b14:	4607      	mov	r7, r0
 8007b16:	4690      	mov	r8, r2
 8007b18:	2900      	cmp	r1, #0
 8007b1a:	f000 80fe 	beq.w	8007d1a <_realloc_r+0x20e>
 8007b1e:	f108 050b 	add.w	r5, r8, #11
 8007b22:	f7fe fc8b 	bl	800643c <__malloc_lock>
 8007b26:	2d16      	cmp	r5, #22
 8007b28:	f854 1c04 	ldr.w	r1, [r4, #-4]
 8007b2c:	d87d      	bhi.n	8007c2a <_realloc_r+0x11e>
 8007b2e:	2210      	movs	r2, #16
 8007b30:	2600      	movs	r6, #0
 8007b32:	4615      	mov	r5, r2
 8007b34:	4545      	cmp	r5, r8
 8007b36:	bf38      	it	cc
 8007b38:	f046 0601 	orrcc.w	r6, r6, #1
 8007b3c:	2e00      	cmp	r6, #0
 8007b3e:	f040 80f2 	bne.w	8007d26 <_realloc_r+0x21a>
 8007b42:	f021 0a03 	bic.w	sl, r1, #3
 8007b46:	4592      	cmp	sl, r2
 8007b48:	f1a4 0b08 	sub.w	fp, r4, #8
 8007b4c:	bfa8      	it	ge
 8007b4e:	4656      	movge	r6, sl
 8007b50:	da55      	bge.n	8007bfe <_realloc_r+0xf2>
 8007b52:	4ba0      	ldr	r3, [pc, #640]	; (8007dd4 <_realloc_r+0x2c8>)
 8007b54:	f8d3 c008 	ldr.w	ip, [r3, #8]
 8007b58:	eb0b 000a 	add.w	r0, fp, sl
 8007b5c:	4584      	cmp	ip, r0
 8007b5e:	f000 80e7 	beq.w	8007d30 <_realloc_r+0x224>
 8007b62:	f8d0 e004 	ldr.w	lr, [r0, #4]
 8007b66:	f02e 0901 	bic.w	r9, lr, #1
 8007b6a:	4481      	add	r9, r0
 8007b6c:	f8d9 9004 	ldr.w	r9, [r9, #4]
 8007b70:	f019 0f01 	tst.w	r9, #1
 8007b74:	bf1c      	itt	ne
 8007b76:	46b6      	movne	lr, r6
 8007b78:	4670      	movne	r0, lr
 8007b7a:	d05b      	beq.n	8007c34 <_realloc_r+0x128>
 8007b7c:	07c9      	lsls	r1, r1, #31
 8007b7e:	d479      	bmi.n	8007c74 <_realloc_r+0x168>
 8007b80:	f854 1c08 	ldr.w	r1, [r4, #-8]
 8007b84:	ebc1 090b 	rsb	r9, r1, fp
 8007b88:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007b8c:	f021 0103 	bic.w	r1, r1, #3
 8007b90:	2800      	cmp	r0, #0
 8007b92:	f000 8097 	beq.w	8007cc4 <_realloc_r+0x1b8>
 8007b96:	4560      	cmp	r0, ip
 8007b98:	eb01 0c0a 	add.w	ip, r1, sl
 8007b9c:	eb0e 060c 	add.w	r6, lr, ip
 8007ba0:	f000 811a 	beq.w	8007dd8 <_realloc_r+0x2cc>
 8007ba4:	42b2      	cmp	r2, r6
 8007ba6:	f300 808f 	bgt.w	8007cc8 <_realloc_r+0x1bc>
 8007baa:	68c3      	ldr	r3, [r0, #12]
 8007bac:	6882      	ldr	r2, [r0, #8]
 8007bae:	46c8      	mov	r8, r9
 8007bb0:	609a      	str	r2, [r3, #8]
 8007bb2:	60d3      	str	r3, [r2, #12]
 8007bb4:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8007bb8:	f858 1f08 	ldr.w	r1, [r8, #8]!
 8007bbc:	f1aa 0204 	sub.w	r2, sl, #4
 8007bc0:	2a24      	cmp	r2, #36	; 0x24
 8007bc2:	60cb      	str	r3, [r1, #12]
 8007bc4:	6099      	str	r1, [r3, #8]
 8007bc6:	f200 8144 	bhi.w	8007e52 <_realloc_r+0x346>
 8007bca:	2a13      	cmp	r2, #19
 8007bcc:	bf98      	it	ls
 8007bce:	4643      	movls	r3, r8
 8007bd0:	d90b      	bls.n	8007bea <_realloc_r+0xde>
 8007bd2:	6823      	ldr	r3, [r4, #0]
 8007bd4:	f8c9 3008 	str.w	r3, [r9, #8]
 8007bd8:	6863      	ldr	r3, [r4, #4]
 8007bda:	2a1b      	cmp	r2, #27
 8007bdc:	f8c9 300c 	str.w	r3, [r9, #12]
 8007be0:	f200 8140 	bhi.w	8007e64 <_realloc_r+0x358>
 8007be4:	f109 0310 	add.w	r3, r9, #16
 8007be8:	3408      	adds	r4, #8
 8007bea:	6822      	ldr	r2, [r4, #0]
 8007bec:	601a      	str	r2, [r3, #0]
 8007bee:	6862      	ldr	r2, [r4, #4]
 8007bf0:	605a      	str	r2, [r3, #4]
 8007bf2:	68a2      	ldr	r2, [r4, #8]
 8007bf4:	609a      	str	r2, [r3, #8]
 8007bf6:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007bfa:	4644      	mov	r4, r8
 8007bfc:	46cb      	mov	fp, r9
 8007bfe:	1b72      	subs	r2, r6, r5
 8007c00:	2a0f      	cmp	r2, #15
 8007c02:	d822      	bhi.n	8007c4a <_realloc_r+0x13e>
 8007c04:	f001 0101 	and.w	r1, r1, #1
 8007c08:	eb0b 0306 	add.w	r3, fp, r6
 8007c0c:	430e      	orrs	r6, r1
 8007c0e:	f8cb 6004 	str.w	r6, [fp, #4]
 8007c12:	685a      	ldr	r2, [r3, #4]
 8007c14:	f042 0201 	orr.w	r2, r2, #1
 8007c18:	605a      	str	r2, [r3, #4]
 8007c1a:	4638      	mov	r0, r7
 8007c1c:	f7fe fc10 	bl	8006440 <__malloc_unlock>
 8007c20:	46a0      	mov	r8, r4
 8007c22:	4640      	mov	r0, r8
 8007c24:	b003      	add	sp, #12
 8007c26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c2a:	f025 0507 	bic.w	r5, r5, #7
 8007c2e:	462a      	mov	r2, r5
 8007c30:	0fee      	lsrs	r6, r5, #31
 8007c32:	e77f      	b.n	8007b34 <_realloc_r+0x28>
 8007c34:	f02e 0e03 	bic.w	lr, lr, #3
 8007c38:	eb0e 060a 	add.w	r6, lr, sl
 8007c3c:	42b2      	cmp	r2, r6
 8007c3e:	dc9d      	bgt.n	8007b7c <_realloc_r+0x70>
 8007c40:	68c3      	ldr	r3, [r0, #12]
 8007c42:	6882      	ldr	r2, [r0, #8]
 8007c44:	60d3      	str	r3, [r2, #12]
 8007c46:	609a      	str	r2, [r3, #8]
 8007c48:	e7d9      	b.n	8007bfe <_realloc_r+0xf2>
 8007c4a:	eb0b 0305 	add.w	r3, fp, r5
 8007c4e:	f001 0101 	and.w	r1, r1, #1
 8007c52:	1898      	adds	r0, r3, r2
 8007c54:	430d      	orrs	r5, r1
 8007c56:	f042 0201 	orr.w	r2, r2, #1
 8007c5a:	f8cb 5004 	str.w	r5, [fp, #4]
 8007c5e:	605a      	str	r2, [r3, #4]
 8007c60:	6842      	ldr	r2, [r0, #4]
 8007c62:	f042 0201 	orr.w	r2, r2, #1
 8007c66:	6042      	str	r2, [r0, #4]
 8007c68:	f103 0108 	add.w	r1, r3, #8
 8007c6c:	4638      	mov	r0, r7
 8007c6e:	f7fd ffa3 	bl	8005bb8 <_free_r>
 8007c72:	e7d2      	b.n	8007c1a <_realloc_r+0x10e>
 8007c74:	4641      	mov	r1, r8
 8007c76:	4638      	mov	r0, r7
 8007c78:	f7fe f8aa 	bl	8005dd0 <_malloc_r>
 8007c7c:	4680      	mov	r8, r0
 8007c7e:	b1e8      	cbz	r0, 8007cbc <_realloc_r+0x1b0>
 8007c80:	f854 1c04 	ldr.w	r1, [r4, #-4]
 8007c84:	f021 0301 	bic.w	r3, r1, #1
 8007c88:	f1a0 0208 	sub.w	r2, r0, #8
 8007c8c:	445b      	add	r3, fp
 8007c8e:	429a      	cmp	r2, r3
 8007c90:	f000 80d9 	beq.w	8007e46 <_realloc_r+0x33a>
 8007c94:	f1aa 0204 	sub.w	r2, sl, #4
 8007c98:	2a24      	cmp	r2, #36	; 0x24
 8007c9a:	f200 8096 	bhi.w	8007dca <_realloc_r+0x2be>
 8007c9e:	2a13      	cmp	r2, #19
 8007ca0:	bf9c      	itt	ls
 8007ca2:	4603      	movls	r3, r0
 8007ca4:	4622      	movls	r2, r4
 8007ca6:	d863      	bhi.n	8007d70 <_realloc_r+0x264>
 8007ca8:	6811      	ldr	r1, [r2, #0]
 8007caa:	6019      	str	r1, [r3, #0]
 8007cac:	6851      	ldr	r1, [r2, #4]
 8007cae:	6059      	str	r1, [r3, #4]
 8007cb0:	6892      	ldr	r2, [r2, #8]
 8007cb2:	609a      	str	r2, [r3, #8]
 8007cb4:	4638      	mov	r0, r7
 8007cb6:	4621      	mov	r1, r4
 8007cb8:	f7fd ff7e 	bl	8005bb8 <_free_r>
 8007cbc:	4638      	mov	r0, r7
 8007cbe:	f7fe fbbf 	bl	8006440 <__malloc_unlock>
 8007cc2:	e7ae      	b.n	8007c22 <_realloc_r+0x116>
 8007cc4:	eb01 0c0a 	add.w	ip, r1, sl
 8007cc8:	4562      	cmp	r2, ip
 8007cca:	dcd3      	bgt.n	8007c74 <_realloc_r+0x168>
 8007ccc:	464e      	mov	r6, r9
 8007cce:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8007cd2:	f856 1f08 	ldr.w	r1, [r6, #8]!
 8007cd6:	f1aa 0204 	sub.w	r2, sl, #4
 8007cda:	2a24      	cmp	r2, #36	; 0x24
 8007cdc:	60cb      	str	r3, [r1, #12]
 8007cde:	6099      	str	r1, [r3, #8]
 8007ce0:	d865      	bhi.n	8007dae <_realloc_r+0x2a2>
 8007ce2:	2a13      	cmp	r2, #19
 8007ce4:	bf98      	it	ls
 8007ce6:	4633      	movls	r3, r6
 8007ce8:	d90b      	bls.n	8007d02 <_realloc_r+0x1f6>
 8007cea:	6823      	ldr	r3, [r4, #0]
 8007cec:	f8c9 3008 	str.w	r3, [r9, #8]
 8007cf0:	6863      	ldr	r3, [r4, #4]
 8007cf2:	2a1b      	cmp	r2, #27
 8007cf4:	f8c9 300c 	str.w	r3, [r9, #12]
 8007cf8:	f200 80c0 	bhi.w	8007e7c <_realloc_r+0x370>
 8007cfc:	f109 0310 	add.w	r3, r9, #16
 8007d00:	3408      	adds	r4, #8
 8007d02:	6822      	ldr	r2, [r4, #0]
 8007d04:	601a      	str	r2, [r3, #0]
 8007d06:	6862      	ldr	r2, [r4, #4]
 8007d08:	605a      	str	r2, [r3, #4]
 8007d0a:	68a2      	ldr	r2, [r4, #8]
 8007d0c:	609a      	str	r2, [r3, #8]
 8007d0e:	4634      	mov	r4, r6
 8007d10:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007d14:	4666      	mov	r6, ip
 8007d16:	46cb      	mov	fp, r9
 8007d18:	e771      	b.n	8007bfe <_realloc_r+0xf2>
 8007d1a:	4611      	mov	r1, r2
 8007d1c:	b003      	add	sp, #12
 8007d1e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d22:	f7fe b855 	b.w	8005dd0 <_malloc_r>
 8007d26:	230c      	movs	r3, #12
 8007d28:	603b      	str	r3, [r7, #0]
 8007d2a:	f04f 0800 	mov.w	r8, #0
 8007d2e:	e778      	b.n	8007c22 <_realloc_r+0x116>
 8007d30:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8007d34:	f026 0e03 	bic.w	lr, r6, #3
 8007d38:	eb0e 000a 	add.w	r0, lr, sl
 8007d3c:	f105 0610 	add.w	r6, r5, #16
 8007d40:	42b0      	cmp	r0, r6
 8007d42:	bfb8      	it	lt
 8007d44:	4660      	movlt	r0, ip
 8007d46:	f6ff af19 	blt.w	8007b7c <_realloc_r+0x70>
 8007d4a:	eb0b 0205 	add.w	r2, fp, r5
 8007d4e:	1b41      	subs	r1, r0, r5
 8007d50:	f041 0101 	orr.w	r1, r1, #1
 8007d54:	6051      	str	r1, [r2, #4]
 8007d56:	f854 1c04 	ldr.w	r1, [r4, #-4]
 8007d5a:	609a      	str	r2, [r3, #8]
 8007d5c:	f001 0301 	and.w	r3, r1, #1
 8007d60:	431d      	orrs	r5, r3
 8007d62:	f844 5c04 	str.w	r5, [r4, #-4]
 8007d66:	4638      	mov	r0, r7
 8007d68:	f7fe fb6a 	bl	8006440 <__malloc_unlock>
 8007d6c:	46a0      	mov	r8, r4
 8007d6e:	e758      	b.n	8007c22 <_realloc_r+0x116>
 8007d70:	6823      	ldr	r3, [r4, #0]
 8007d72:	6003      	str	r3, [r0, #0]
 8007d74:	6863      	ldr	r3, [r4, #4]
 8007d76:	2a1b      	cmp	r2, #27
 8007d78:	6043      	str	r3, [r0, #4]
 8007d7a:	bf9c      	itt	ls
 8007d7c:	f104 0208 	addls.w	r2, r4, #8
 8007d80:	f100 0308 	addls.w	r3, r0, #8
 8007d84:	d990      	bls.n	8007ca8 <_realloc_r+0x19c>
 8007d86:	68a3      	ldr	r3, [r4, #8]
 8007d88:	6083      	str	r3, [r0, #8]
 8007d8a:	68e3      	ldr	r3, [r4, #12]
 8007d8c:	2a24      	cmp	r2, #36	; 0x24
 8007d8e:	60c3      	str	r3, [r0, #12]
 8007d90:	bf03      	ittte	eq
 8007d92:	6923      	ldreq	r3, [r4, #16]
 8007d94:	6103      	streq	r3, [r0, #16]
 8007d96:	6962      	ldreq	r2, [r4, #20]
 8007d98:	f100 0310 	addne.w	r3, r0, #16
 8007d9c:	bf09      	itett	eq
 8007d9e:	6142      	streq	r2, [r0, #20]
 8007da0:	f104 0210 	addne.w	r2, r4, #16
 8007da4:	f100 0318 	addeq.w	r3, r0, #24
 8007da8:	f104 0218 	addeq.w	r2, r4, #24
 8007dac:	e77c      	b.n	8007ca8 <_realloc_r+0x19c>
 8007dae:	4621      	mov	r1, r4
 8007db0:	4630      	mov	r0, r6
 8007db2:	f8cd c004 	str.w	ip, [sp, #4]
 8007db6:	f7ff fe07 	bl	80079c8 <memmove>
 8007dba:	f8dd c004 	ldr.w	ip, [sp, #4]
 8007dbe:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007dc2:	4634      	mov	r4, r6
 8007dc4:	46cb      	mov	fp, r9
 8007dc6:	4666      	mov	r6, ip
 8007dc8:	e719      	b.n	8007bfe <_realloc_r+0xf2>
 8007dca:	4621      	mov	r1, r4
 8007dcc:	f7ff fdfc 	bl	80079c8 <memmove>
 8007dd0:	e770      	b.n	8007cb4 <_realloc_r+0x1a8>
 8007dd2:	bf00      	nop
 8007dd4:	2000054c 	.word	0x2000054c
 8007dd8:	f105 0110 	add.w	r1, r5, #16
 8007ddc:	428e      	cmp	r6, r1
 8007dde:	f6ff af73 	blt.w	8007cc8 <_realloc_r+0x1bc>
 8007de2:	46c8      	mov	r8, r9
 8007de4:	f8d9 100c 	ldr.w	r1, [r9, #12]
 8007de8:	f858 0f08 	ldr.w	r0, [r8, #8]!
 8007dec:	f1aa 0204 	sub.w	r2, sl, #4
 8007df0:	2a24      	cmp	r2, #36	; 0x24
 8007df2:	60c1      	str	r1, [r0, #12]
 8007df4:	6088      	str	r0, [r1, #8]
 8007df6:	d861      	bhi.n	8007ebc <_realloc_r+0x3b0>
 8007df8:	2a13      	cmp	r2, #19
 8007dfa:	bf98      	it	ls
 8007dfc:	4642      	movls	r2, r8
 8007dfe:	d90a      	bls.n	8007e16 <_realloc_r+0x30a>
 8007e00:	6821      	ldr	r1, [r4, #0]
 8007e02:	f8c9 1008 	str.w	r1, [r9, #8]
 8007e06:	6861      	ldr	r1, [r4, #4]
 8007e08:	2a1b      	cmp	r2, #27
 8007e0a:	f8c9 100c 	str.w	r1, [r9, #12]
 8007e0e:	d85c      	bhi.n	8007eca <_realloc_r+0x3be>
 8007e10:	f109 0210 	add.w	r2, r9, #16
 8007e14:	3408      	adds	r4, #8
 8007e16:	6821      	ldr	r1, [r4, #0]
 8007e18:	6011      	str	r1, [r2, #0]
 8007e1a:	6861      	ldr	r1, [r4, #4]
 8007e1c:	6051      	str	r1, [r2, #4]
 8007e1e:	68a1      	ldr	r1, [r4, #8]
 8007e20:	6091      	str	r1, [r2, #8]
 8007e22:	eb09 0205 	add.w	r2, r9, r5
 8007e26:	1b71      	subs	r1, r6, r5
 8007e28:	f041 0101 	orr.w	r1, r1, #1
 8007e2c:	6051      	str	r1, [r2, #4]
 8007e2e:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007e32:	609a      	str	r2, [r3, #8]
 8007e34:	f001 0301 	and.w	r3, r1, #1
 8007e38:	431d      	orrs	r5, r3
 8007e3a:	f8c9 5004 	str.w	r5, [r9, #4]
 8007e3e:	4638      	mov	r0, r7
 8007e40:	f7fe fafe 	bl	8006440 <__malloc_unlock>
 8007e44:	e6ed      	b.n	8007c22 <_realloc_r+0x116>
 8007e46:	f850 6c04 	ldr.w	r6, [r0, #-4]
 8007e4a:	f026 0603 	bic.w	r6, r6, #3
 8007e4e:	4456      	add	r6, sl
 8007e50:	e6d5      	b.n	8007bfe <_realloc_r+0xf2>
 8007e52:	4621      	mov	r1, r4
 8007e54:	4640      	mov	r0, r8
 8007e56:	f7ff fdb7 	bl	80079c8 <memmove>
 8007e5a:	4644      	mov	r4, r8
 8007e5c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007e60:	46cb      	mov	fp, r9
 8007e62:	e6cc      	b.n	8007bfe <_realloc_r+0xf2>
 8007e64:	68a3      	ldr	r3, [r4, #8]
 8007e66:	f8c9 3010 	str.w	r3, [r9, #16]
 8007e6a:	68e3      	ldr	r3, [r4, #12]
 8007e6c:	2a24      	cmp	r2, #36	; 0x24
 8007e6e:	f8c9 3014 	str.w	r3, [r9, #20]
 8007e72:	d00f      	beq.n	8007e94 <_realloc_r+0x388>
 8007e74:	f109 0318 	add.w	r3, r9, #24
 8007e78:	3410      	adds	r4, #16
 8007e7a:	e6b6      	b.n	8007bea <_realloc_r+0xde>
 8007e7c:	68a3      	ldr	r3, [r4, #8]
 8007e7e:	f8c9 3010 	str.w	r3, [r9, #16]
 8007e82:	68e3      	ldr	r3, [r4, #12]
 8007e84:	2a24      	cmp	r2, #36	; 0x24
 8007e86:	f8c9 3014 	str.w	r3, [r9, #20]
 8007e8a:	d00d      	beq.n	8007ea8 <_realloc_r+0x39c>
 8007e8c:	f109 0318 	add.w	r3, r9, #24
 8007e90:	3410      	adds	r4, #16
 8007e92:	e736      	b.n	8007d02 <_realloc_r+0x1f6>
 8007e94:	6923      	ldr	r3, [r4, #16]
 8007e96:	f8c9 3018 	str.w	r3, [r9, #24]
 8007e9a:	6962      	ldr	r2, [r4, #20]
 8007e9c:	f109 0320 	add.w	r3, r9, #32
 8007ea0:	f8c9 201c 	str.w	r2, [r9, #28]
 8007ea4:	3418      	adds	r4, #24
 8007ea6:	e6a0      	b.n	8007bea <_realloc_r+0xde>
 8007ea8:	6923      	ldr	r3, [r4, #16]
 8007eaa:	f8c9 3018 	str.w	r3, [r9, #24]
 8007eae:	6962      	ldr	r2, [r4, #20]
 8007eb0:	f109 0320 	add.w	r3, r9, #32
 8007eb4:	f8c9 201c 	str.w	r2, [r9, #28]
 8007eb8:	3418      	adds	r4, #24
 8007eba:	e722      	b.n	8007d02 <_realloc_r+0x1f6>
 8007ebc:	4640      	mov	r0, r8
 8007ebe:	4621      	mov	r1, r4
 8007ec0:	9301      	str	r3, [sp, #4]
 8007ec2:	f7ff fd81 	bl	80079c8 <memmove>
 8007ec6:	9b01      	ldr	r3, [sp, #4]
 8007ec8:	e7ab      	b.n	8007e22 <_realloc_r+0x316>
 8007eca:	68a1      	ldr	r1, [r4, #8]
 8007ecc:	f8c9 1010 	str.w	r1, [r9, #16]
 8007ed0:	68e1      	ldr	r1, [r4, #12]
 8007ed2:	2a24      	cmp	r2, #36	; 0x24
 8007ed4:	f8c9 1014 	str.w	r1, [r9, #20]
 8007ed8:	d003      	beq.n	8007ee2 <_realloc_r+0x3d6>
 8007eda:	f109 0218 	add.w	r2, r9, #24
 8007ede:	3410      	adds	r4, #16
 8007ee0:	e799      	b.n	8007e16 <_realloc_r+0x30a>
 8007ee2:	6922      	ldr	r2, [r4, #16]
 8007ee4:	f8c9 2018 	str.w	r2, [r9, #24]
 8007ee8:	6961      	ldr	r1, [r4, #20]
 8007eea:	f109 0220 	add.w	r2, r9, #32
 8007eee:	f8c9 101c 	str.w	r1, [r9, #28]
 8007ef2:	3418      	adds	r4, #24
 8007ef4:	e78f      	b.n	8007e16 <_realloc_r+0x30a>
 8007ef6:	bf00      	nop

08007ef8 <__aeabi_drsub>:
 8007ef8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8007efc:	e002      	b.n	8007f04 <__adddf3>
 8007efe:	bf00      	nop

08007f00 <__aeabi_dsub>:
 8007f00:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08007f04 <__adddf3>:
 8007f04:	b530      	push	{r4, r5, lr}
 8007f06:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8007f0a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8007f0e:	ea94 0f05 	teq	r4, r5
 8007f12:	bf08      	it	eq
 8007f14:	ea90 0f02 	teqeq	r0, r2
 8007f18:	bf1f      	itttt	ne
 8007f1a:	ea54 0c00 	orrsne.w	ip, r4, r0
 8007f1e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8007f22:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8007f26:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8007f2a:	f000 80e2 	beq.w	80080f2 <__adddf3+0x1ee>
 8007f2e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8007f32:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8007f36:	bfb8      	it	lt
 8007f38:	426d      	neglt	r5, r5
 8007f3a:	dd0c      	ble.n	8007f56 <__adddf3+0x52>
 8007f3c:	442c      	add	r4, r5
 8007f3e:	ea80 0202 	eor.w	r2, r0, r2
 8007f42:	ea81 0303 	eor.w	r3, r1, r3
 8007f46:	ea82 0000 	eor.w	r0, r2, r0
 8007f4a:	ea83 0101 	eor.w	r1, r3, r1
 8007f4e:	ea80 0202 	eor.w	r2, r0, r2
 8007f52:	ea81 0303 	eor.w	r3, r1, r3
 8007f56:	2d36      	cmp	r5, #54	; 0x36
 8007f58:	bf88      	it	hi
 8007f5a:	bd30      	pophi	{r4, r5, pc}
 8007f5c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8007f60:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8007f64:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8007f68:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8007f6c:	d002      	beq.n	8007f74 <__adddf3+0x70>
 8007f6e:	4240      	negs	r0, r0
 8007f70:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8007f74:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8007f78:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8007f7c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8007f80:	d002      	beq.n	8007f88 <__adddf3+0x84>
 8007f82:	4252      	negs	r2, r2
 8007f84:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8007f88:	ea94 0f05 	teq	r4, r5
 8007f8c:	f000 80a7 	beq.w	80080de <__adddf3+0x1da>
 8007f90:	f1a4 0401 	sub.w	r4, r4, #1
 8007f94:	f1d5 0e20 	rsbs	lr, r5, #32
 8007f98:	db0d      	blt.n	8007fb6 <__adddf3+0xb2>
 8007f9a:	fa02 fc0e 	lsl.w	ip, r2, lr
 8007f9e:	fa22 f205 	lsr.w	r2, r2, r5
 8007fa2:	1880      	adds	r0, r0, r2
 8007fa4:	f141 0100 	adc.w	r1, r1, #0
 8007fa8:	fa03 f20e 	lsl.w	r2, r3, lr
 8007fac:	1880      	adds	r0, r0, r2
 8007fae:	fa43 f305 	asr.w	r3, r3, r5
 8007fb2:	4159      	adcs	r1, r3
 8007fb4:	e00e      	b.n	8007fd4 <__adddf3+0xd0>
 8007fb6:	f1a5 0520 	sub.w	r5, r5, #32
 8007fba:	f10e 0e20 	add.w	lr, lr, #32
 8007fbe:	2a01      	cmp	r2, #1
 8007fc0:	fa03 fc0e 	lsl.w	ip, r3, lr
 8007fc4:	bf28      	it	cs
 8007fc6:	f04c 0c02 	orrcs.w	ip, ip, #2
 8007fca:	fa43 f305 	asr.w	r3, r3, r5
 8007fce:	18c0      	adds	r0, r0, r3
 8007fd0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8007fd4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8007fd8:	d507      	bpl.n	8007fea <__adddf3+0xe6>
 8007fda:	f04f 0e00 	mov.w	lr, #0
 8007fde:	f1dc 0c00 	rsbs	ip, ip, #0
 8007fe2:	eb7e 0000 	sbcs.w	r0, lr, r0
 8007fe6:	eb6e 0101 	sbc.w	r1, lr, r1
 8007fea:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8007fee:	d31b      	bcc.n	8008028 <__adddf3+0x124>
 8007ff0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8007ff4:	d30c      	bcc.n	8008010 <__adddf3+0x10c>
 8007ff6:	0849      	lsrs	r1, r1, #1
 8007ff8:	ea5f 0030 	movs.w	r0, r0, rrx
 8007ffc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8008000:	f104 0401 	add.w	r4, r4, #1
 8008004:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8008008:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800800c:	f080 809a 	bcs.w	8008144 <__adddf3+0x240>
 8008010:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8008014:	bf08      	it	eq
 8008016:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800801a:	f150 0000 	adcs.w	r0, r0, #0
 800801e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8008022:	ea41 0105 	orr.w	r1, r1, r5
 8008026:	bd30      	pop	{r4, r5, pc}
 8008028:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800802c:	4140      	adcs	r0, r0
 800802e:	eb41 0101 	adc.w	r1, r1, r1
 8008032:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8008036:	f1a4 0401 	sub.w	r4, r4, #1
 800803a:	d1e9      	bne.n	8008010 <__adddf3+0x10c>
 800803c:	f091 0f00 	teq	r1, #0
 8008040:	bf04      	itt	eq
 8008042:	4601      	moveq	r1, r0
 8008044:	2000      	moveq	r0, #0
 8008046:	fab1 f381 	clz	r3, r1
 800804a:	bf08      	it	eq
 800804c:	3320      	addeq	r3, #32
 800804e:	f1a3 030b 	sub.w	r3, r3, #11
 8008052:	f1b3 0220 	subs.w	r2, r3, #32
 8008056:	da0c      	bge.n	8008072 <__adddf3+0x16e>
 8008058:	320c      	adds	r2, #12
 800805a:	dd08      	ble.n	800806e <__adddf3+0x16a>
 800805c:	f102 0c14 	add.w	ip, r2, #20
 8008060:	f1c2 020c 	rsb	r2, r2, #12
 8008064:	fa01 f00c 	lsl.w	r0, r1, ip
 8008068:	fa21 f102 	lsr.w	r1, r1, r2
 800806c:	e00c      	b.n	8008088 <__adddf3+0x184>
 800806e:	f102 0214 	add.w	r2, r2, #20
 8008072:	bfd8      	it	le
 8008074:	f1c2 0c20 	rsble	ip, r2, #32
 8008078:	fa01 f102 	lsl.w	r1, r1, r2
 800807c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8008080:	bfdc      	itt	le
 8008082:	ea41 010c 	orrle.w	r1, r1, ip
 8008086:	4090      	lslle	r0, r2
 8008088:	1ae4      	subs	r4, r4, r3
 800808a:	bfa2      	ittt	ge
 800808c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8008090:	4329      	orrge	r1, r5
 8008092:	bd30      	popge	{r4, r5, pc}
 8008094:	ea6f 0404 	mvn.w	r4, r4
 8008098:	3c1f      	subs	r4, #31
 800809a:	da1c      	bge.n	80080d6 <__adddf3+0x1d2>
 800809c:	340c      	adds	r4, #12
 800809e:	dc0e      	bgt.n	80080be <__adddf3+0x1ba>
 80080a0:	f104 0414 	add.w	r4, r4, #20
 80080a4:	f1c4 0220 	rsb	r2, r4, #32
 80080a8:	fa20 f004 	lsr.w	r0, r0, r4
 80080ac:	fa01 f302 	lsl.w	r3, r1, r2
 80080b0:	ea40 0003 	orr.w	r0, r0, r3
 80080b4:	fa21 f304 	lsr.w	r3, r1, r4
 80080b8:	ea45 0103 	orr.w	r1, r5, r3
 80080bc:	bd30      	pop	{r4, r5, pc}
 80080be:	f1c4 040c 	rsb	r4, r4, #12
 80080c2:	f1c4 0220 	rsb	r2, r4, #32
 80080c6:	fa20 f002 	lsr.w	r0, r0, r2
 80080ca:	fa01 f304 	lsl.w	r3, r1, r4
 80080ce:	ea40 0003 	orr.w	r0, r0, r3
 80080d2:	4629      	mov	r1, r5
 80080d4:	bd30      	pop	{r4, r5, pc}
 80080d6:	fa21 f004 	lsr.w	r0, r1, r4
 80080da:	4629      	mov	r1, r5
 80080dc:	bd30      	pop	{r4, r5, pc}
 80080de:	f094 0f00 	teq	r4, #0
 80080e2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80080e6:	bf06      	itte	eq
 80080e8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80080ec:	3401      	addeq	r4, #1
 80080ee:	3d01      	subne	r5, #1
 80080f0:	e74e      	b.n	8007f90 <__adddf3+0x8c>
 80080f2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80080f6:	bf18      	it	ne
 80080f8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80080fc:	d029      	beq.n	8008152 <__adddf3+0x24e>
 80080fe:	ea94 0f05 	teq	r4, r5
 8008102:	bf08      	it	eq
 8008104:	ea90 0f02 	teqeq	r0, r2
 8008108:	d005      	beq.n	8008116 <__adddf3+0x212>
 800810a:	ea54 0c00 	orrs.w	ip, r4, r0
 800810e:	bf04      	itt	eq
 8008110:	4619      	moveq	r1, r3
 8008112:	4610      	moveq	r0, r2
 8008114:	bd30      	pop	{r4, r5, pc}
 8008116:	ea91 0f03 	teq	r1, r3
 800811a:	bf1e      	ittt	ne
 800811c:	2100      	movne	r1, #0
 800811e:	2000      	movne	r0, #0
 8008120:	bd30      	popne	{r4, r5, pc}
 8008122:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8008126:	d105      	bne.n	8008134 <__adddf3+0x230>
 8008128:	0040      	lsls	r0, r0, #1
 800812a:	4149      	adcs	r1, r1
 800812c:	bf28      	it	cs
 800812e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8008132:	bd30      	pop	{r4, r5, pc}
 8008134:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8008138:	bf3c      	itt	cc
 800813a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800813e:	bd30      	popcc	{r4, r5, pc}
 8008140:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8008144:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8008148:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800814c:	f04f 0000 	mov.w	r0, #0
 8008150:	bd30      	pop	{r4, r5, pc}
 8008152:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8008156:	bf1a      	itte	ne
 8008158:	4619      	movne	r1, r3
 800815a:	4610      	movne	r0, r2
 800815c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8008160:	bf1c      	itt	ne
 8008162:	460b      	movne	r3, r1
 8008164:	4602      	movne	r2, r0
 8008166:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800816a:	bf06      	itte	eq
 800816c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8008170:	ea91 0f03 	teqeq	r1, r3
 8008174:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8008178:	bd30      	pop	{r4, r5, pc}
 800817a:	bf00      	nop

0800817c <__aeabi_ui2d>:
 800817c:	f090 0f00 	teq	r0, #0
 8008180:	bf04      	itt	eq
 8008182:	2100      	moveq	r1, #0
 8008184:	4770      	bxeq	lr
 8008186:	b530      	push	{r4, r5, lr}
 8008188:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800818c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8008190:	f04f 0500 	mov.w	r5, #0
 8008194:	f04f 0100 	mov.w	r1, #0
 8008198:	e750      	b.n	800803c <__adddf3+0x138>
 800819a:	bf00      	nop

0800819c <__aeabi_i2d>:
 800819c:	f090 0f00 	teq	r0, #0
 80081a0:	bf04      	itt	eq
 80081a2:	2100      	moveq	r1, #0
 80081a4:	4770      	bxeq	lr
 80081a6:	b530      	push	{r4, r5, lr}
 80081a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80081ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80081b0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80081b4:	bf48      	it	mi
 80081b6:	4240      	negmi	r0, r0
 80081b8:	f04f 0100 	mov.w	r1, #0
 80081bc:	e73e      	b.n	800803c <__adddf3+0x138>
 80081be:	bf00      	nop

080081c0 <__aeabi_f2d>:
 80081c0:	0042      	lsls	r2, r0, #1
 80081c2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80081c6:	ea4f 0131 	mov.w	r1, r1, rrx
 80081ca:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80081ce:	bf1f      	itttt	ne
 80081d0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80081d4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80081d8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80081dc:	4770      	bxne	lr
 80081de:	f092 0f00 	teq	r2, #0
 80081e2:	bf14      	ite	ne
 80081e4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80081e8:	4770      	bxeq	lr
 80081ea:	b530      	push	{r4, r5, lr}
 80081ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80081f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80081f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80081f8:	e720      	b.n	800803c <__adddf3+0x138>
 80081fa:	bf00      	nop

080081fc <__aeabi_ul2d>:
 80081fc:	ea50 0201 	orrs.w	r2, r0, r1
 8008200:	bf08      	it	eq
 8008202:	4770      	bxeq	lr
 8008204:	b530      	push	{r4, r5, lr}
 8008206:	f04f 0500 	mov.w	r5, #0
 800820a:	e00a      	b.n	8008222 <__aeabi_l2d+0x16>

0800820c <__aeabi_l2d>:
 800820c:	ea50 0201 	orrs.w	r2, r0, r1
 8008210:	bf08      	it	eq
 8008212:	4770      	bxeq	lr
 8008214:	b530      	push	{r4, r5, lr}
 8008216:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800821a:	d502      	bpl.n	8008222 <__aeabi_l2d+0x16>
 800821c:	4240      	negs	r0, r0
 800821e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008222:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008226:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800822a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800822e:	f43f aedc 	beq.w	8007fea <__adddf3+0xe6>
 8008232:	f04f 0203 	mov.w	r2, #3
 8008236:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800823a:	bf18      	it	ne
 800823c:	3203      	addne	r2, #3
 800823e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8008242:	bf18      	it	ne
 8008244:	3203      	addne	r2, #3
 8008246:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800824a:	f1c2 0320 	rsb	r3, r2, #32
 800824e:	fa00 fc03 	lsl.w	ip, r0, r3
 8008252:	fa20 f002 	lsr.w	r0, r0, r2
 8008256:	fa01 fe03 	lsl.w	lr, r1, r3
 800825a:	ea40 000e 	orr.w	r0, r0, lr
 800825e:	fa21 f102 	lsr.w	r1, r1, r2
 8008262:	4414      	add	r4, r2
 8008264:	e6c1      	b.n	8007fea <__adddf3+0xe6>
 8008266:	bf00      	nop

08008268 <__aeabi_dmul>:
 8008268:	b570      	push	{r4, r5, r6, lr}
 800826a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800826e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8008272:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8008276:	bf1d      	ittte	ne
 8008278:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800827c:	ea94 0f0c 	teqne	r4, ip
 8008280:	ea95 0f0c 	teqne	r5, ip
 8008284:	f000 f8de 	bleq	8008444 <__aeabi_dmul+0x1dc>
 8008288:	442c      	add	r4, r5
 800828a:	ea81 0603 	eor.w	r6, r1, r3
 800828e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8008292:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8008296:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800829a:	bf18      	it	ne
 800829c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80082a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80082a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80082a8:	d038      	beq.n	800831c <__aeabi_dmul+0xb4>
 80082aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80082ae:	f04f 0500 	mov.w	r5, #0
 80082b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80082b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80082ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80082be:	f04f 0600 	mov.w	r6, #0
 80082c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80082c6:	f09c 0f00 	teq	ip, #0
 80082ca:	bf18      	it	ne
 80082cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80082d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80082d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80082d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80082dc:	d204      	bcs.n	80082e8 <__aeabi_dmul+0x80>
 80082de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80082e2:	416d      	adcs	r5, r5
 80082e4:	eb46 0606 	adc.w	r6, r6, r6
 80082e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80082ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80082f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80082f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80082f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80082fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8008300:	bf88      	it	hi
 8008302:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8008306:	d81e      	bhi.n	8008346 <__aeabi_dmul+0xde>
 8008308:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800830c:	bf08      	it	eq
 800830e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8008312:	f150 0000 	adcs.w	r0, r0, #0
 8008316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800831a:	bd70      	pop	{r4, r5, r6, pc}
 800831c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8008320:	ea46 0101 	orr.w	r1, r6, r1
 8008324:	ea40 0002 	orr.w	r0, r0, r2
 8008328:	ea81 0103 	eor.w	r1, r1, r3
 800832c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8008330:	bfc2      	ittt	gt
 8008332:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008336:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800833a:	bd70      	popgt	{r4, r5, r6, pc}
 800833c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008340:	f04f 0e00 	mov.w	lr, #0
 8008344:	3c01      	subs	r4, #1
 8008346:	f300 80ab 	bgt.w	80084a0 <__aeabi_dmul+0x238>
 800834a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800834e:	bfde      	ittt	le
 8008350:	2000      	movle	r0, #0
 8008352:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8008356:	bd70      	pople	{r4, r5, r6, pc}
 8008358:	f1c4 0400 	rsb	r4, r4, #0
 800835c:	3c20      	subs	r4, #32
 800835e:	da35      	bge.n	80083cc <__aeabi_dmul+0x164>
 8008360:	340c      	adds	r4, #12
 8008362:	dc1b      	bgt.n	800839c <__aeabi_dmul+0x134>
 8008364:	f104 0414 	add.w	r4, r4, #20
 8008368:	f1c4 0520 	rsb	r5, r4, #32
 800836c:	fa00 f305 	lsl.w	r3, r0, r5
 8008370:	fa20 f004 	lsr.w	r0, r0, r4
 8008374:	fa01 f205 	lsl.w	r2, r1, r5
 8008378:	ea40 0002 	orr.w	r0, r0, r2
 800837c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8008380:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008384:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8008388:	fa21 f604 	lsr.w	r6, r1, r4
 800838c:	eb42 0106 	adc.w	r1, r2, r6
 8008390:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8008394:	bf08      	it	eq
 8008396:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800839a:	bd70      	pop	{r4, r5, r6, pc}
 800839c:	f1c4 040c 	rsb	r4, r4, #12
 80083a0:	f1c4 0520 	rsb	r5, r4, #32
 80083a4:	fa00 f304 	lsl.w	r3, r0, r4
 80083a8:	fa20 f005 	lsr.w	r0, r0, r5
 80083ac:	fa01 f204 	lsl.w	r2, r1, r4
 80083b0:	ea40 0002 	orr.w	r0, r0, r2
 80083b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80083b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80083bc:	f141 0100 	adc.w	r1, r1, #0
 80083c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80083c4:	bf08      	it	eq
 80083c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80083ca:	bd70      	pop	{r4, r5, r6, pc}
 80083cc:	f1c4 0520 	rsb	r5, r4, #32
 80083d0:	fa00 f205 	lsl.w	r2, r0, r5
 80083d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80083d8:	fa20 f304 	lsr.w	r3, r0, r4
 80083dc:	fa01 f205 	lsl.w	r2, r1, r5
 80083e0:	ea43 0302 	orr.w	r3, r3, r2
 80083e4:	fa21 f004 	lsr.w	r0, r1, r4
 80083e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80083ec:	fa21 f204 	lsr.w	r2, r1, r4
 80083f0:	ea20 0002 	bic.w	r0, r0, r2
 80083f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80083f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80083fc:	bf08      	it	eq
 80083fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8008402:	bd70      	pop	{r4, r5, r6, pc}
 8008404:	f094 0f00 	teq	r4, #0
 8008408:	d10f      	bne.n	800842a <__aeabi_dmul+0x1c2>
 800840a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800840e:	0040      	lsls	r0, r0, #1
 8008410:	eb41 0101 	adc.w	r1, r1, r1
 8008414:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8008418:	bf08      	it	eq
 800841a:	3c01      	subeq	r4, #1
 800841c:	d0f7      	beq.n	800840e <__aeabi_dmul+0x1a6>
 800841e:	ea41 0106 	orr.w	r1, r1, r6
 8008422:	f095 0f00 	teq	r5, #0
 8008426:	bf18      	it	ne
 8008428:	4770      	bxne	lr
 800842a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800842e:	0052      	lsls	r2, r2, #1
 8008430:	eb43 0303 	adc.w	r3, r3, r3
 8008434:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8008438:	bf08      	it	eq
 800843a:	3d01      	subeq	r5, #1
 800843c:	d0f7      	beq.n	800842e <__aeabi_dmul+0x1c6>
 800843e:	ea43 0306 	orr.w	r3, r3, r6
 8008442:	4770      	bx	lr
 8008444:	ea94 0f0c 	teq	r4, ip
 8008448:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800844c:	bf18      	it	ne
 800844e:	ea95 0f0c 	teqne	r5, ip
 8008452:	d00c      	beq.n	800846e <__aeabi_dmul+0x206>
 8008454:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008458:	bf18      	it	ne
 800845a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800845e:	d1d1      	bne.n	8008404 <__aeabi_dmul+0x19c>
 8008460:	ea81 0103 	eor.w	r1, r1, r3
 8008464:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008468:	f04f 0000 	mov.w	r0, #0
 800846c:	bd70      	pop	{r4, r5, r6, pc}
 800846e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008472:	bf06      	itte	eq
 8008474:	4610      	moveq	r0, r2
 8008476:	4619      	moveq	r1, r3
 8008478:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800847c:	d019      	beq.n	80084b2 <__aeabi_dmul+0x24a>
 800847e:	ea94 0f0c 	teq	r4, ip
 8008482:	d102      	bne.n	800848a <__aeabi_dmul+0x222>
 8008484:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8008488:	d113      	bne.n	80084b2 <__aeabi_dmul+0x24a>
 800848a:	ea95 0f0c 	teq	r5, ip
 800848e:	d105      	bne.n	800849c <__aeabi_dmul+0x234>
 8008490:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8008494:	bf1c      	itt	ne
 8008496:	4610      	movne	r0, r2
 8008498:	4619      	movne	r1, r3
 800849a:	d10a      	bne.n	80084b2 <__aeabi_dmul+0x24a>
 800849c:	ea81 0103 	eor.w	r1, r1, r3
 80084a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80084a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80084a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80084ac:	f04f 0000 	mov.w	r0, #0
 80084b0:	bd70      	pop	{r4, r5, r6, pc}
 80084b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80084b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80084ba:	bd70      	pop	{r4, r5, r6, pc}

080084bc <__aeabi_ddiv>:
 80084bc:	b570      	push	{r4, r5, r6, lr}
 80084be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80084c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80084c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80084ca:	bf1d      	ittte	ne
 80084cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80084d0:	ea94 0f0c 	teqne	r4, ip
 80084d4:	ea95 0f0c 	teqne	r5, ip
 80084d8:	f000 f8a7 	bleq	800862a <__aeabi_ddiv+0x16e>
 80084dc:	eba4 0405 	sub.w	r4, r4, r5
 80084e0:	ea81 0e03 	eor.w	lr, r1, r3
 80084e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80084e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80084ec:	f000 8088 	beq.w	8008600 <__aeabi_ddiv+0x144>
 80084f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80084f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80084f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80084fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8008500:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8008504:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8008508:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800850c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8008510:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8008514:	429d      	cmp	r5, r3
 8008516:	bf08      	it	eq
 8008518:	4296      	cmpeq	r6, r2
 800851a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800851e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8008522:	d202      	bcs.n	800852a <__aeabi_ddiv+0x6e>
 8008524:	085b      	lsrs	r3, r3, #1
 8008526:	ea4f 0232 	mov.w	r2, r2, rrx
 800852a:	1ab6      	subs	r6, r6, r2
 800852c:	eb65 0503 	sbc.w	r5, r5, r3
 8008530:	085b      	lsrs	r3, r3, #1
 8008532:	ea4f 0232 	mov.w	r2, r2, rrx
 8008536:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800853a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800853e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008542:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008546:	bf22      	ittt	cs
 8008548:	1ab6      	subcs	r6, r6, r2
 800854a:	4675      	movcs	r5, lr
 800854c:	ea40 000c 	orrcs.w	r0, r0, ip
 8008550:	085b      	lsrs	r3, r3, #1
 8008552:	ea4f 0232 	mov.w	r2, r2, rrx
 8008556:	ebb6 0e02 	subs.w	lr, r6, r2
 800855a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800855e:	bf22      	ittt	cs
 8008560:	1ab6      	subcs	r6, r6, r2
 8008562:	4675      	movcs	r5, lr
 8008564:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8008568:	085b      	lsrs	r3, r3, #1
 800856a:	ea4f 0232 	mov.w	r2, r2, rrx
 800856e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008572:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008576:	bf22      	ittt	cs
 8008578:	1ab6      	subcs	r6, r6, r2
 800857a:	4675      	movcs	r5, lr
 800857c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8008580:	085b      	lsrs	r3, r3, #1
 8008582:	ea4f 0232 	mov.w	r2, r2, rrx
 8008586:	ebb6 0e02 	subs.w	lr, r6, r2
 800858a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800858e:	bf22      	ittt	cs
 8008590:	1ab6      	subcs	r6, r6, r2
 8008592:	4675      	movcs	r5, lr
 8008594:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8008598:	ea55 0e06 	orrs.w	lr, r5, r6
 800859c:	d018      	beq.n	80085d0 <__aeabi_ddiv+0x114>
 800859e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80085a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80085a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80085aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80085ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80085b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80085b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80085ba:	d1c0      	bne.n	800853e <__aeabi_ddiv+0x82>
 80085bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80085c0:	d10b      	bne.n	80085da <__aeabi_ddiv+0x11e>
 80085c2:	ea41 0100 	orr.w	r1, r1, r0
 80085c6:	f04f 0000 	mov.w	r0, #0
 80085ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80085ce:	e7b6      	b.n	800853e <__aeabi_ddiv+0x82>
 80085d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80085d4:	bf04      	itt	eq
 80085d6:	4301      	orreq	r1, r0
 80085d8:	2000      	moveq	r0, #0
 80085da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80085de:	bf88      	it	hi
 80085e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80085e4:	f63f aeaf 	bhi.w	8008346 <__aeabi_dmul+0xde>
 80085e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80085ec:	bf04      	itt	eq
 80085ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80085f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80085f6:	f150 0000 	adcs.w	r0, r0, #0
 80085fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80085fe:	bd70      	pop	{r4, r5, r6, pc}
 8008600:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8008604:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8008608:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800860c:	bfc2      	ittt	gt
 800860e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008612:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8008616:	bd70      	popgt	{r4, r5, r6, pc}
 8008618:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800861c:	f04f 0e00 	mov.w	lr, #0
 8008620:	3c01      	subs	r4, #1
 8008622:	e690      	b.n	8008346 <__aeabi_dmul+0xde>
 8008624:	ea45 0e06 	orr.w	lr, r5, r6
 8008628:	e68d      	b.n	8008346 <__aeabi_dmul+0xde>
 800862a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800862e:	ea94 0f0c 	teq	r4, ip
 8008632:	bf08      	it	eq
 8008634:	ea95 0f0c 	teqeq	r5, ip
 8008638:	f43f af3b 	beq.w	80084b2 <__aeabi_dmul+0x24a>
 800863c:	ea94 0f0c 	teq	r4, ip
 8008640:	d10a      	bne.n	8008658 <__aeabi_ddiv+0x19c>
 8008642:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008646:	f47f af34 	bne.w	80084b2 <__aeabi_dmul+0x24a>
 800864a:	ea95 0f0c 	teq	r5, ip
 800864e:	f47f af25 	bne.w	800849c <__aeabi_dmul+0x234>
 8008652:	4610      	mov	r0, r2
 8008654:	4619      	mov	r1, r3
 8008656:	e72c      	b.n	80084b2 <__aeabi_dmul+0x24a>
 8008658:	ea95 0f0c 	teq	r5, ip
 800865c:	d106      	bne.n	800866c <__aeabi_ddiv+0x1b0>
 800865e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8008662:	f43f aefd 	beq.w	8008460 <__aeabi_dmul+0x1f8>
 8008666:	4610      	mov	r0, r2
 8008668:	4619      	mov	r1, r3
 800866a:	e722      	b.n	80084b2 <__aeabi_dmul+0x24a>
 800866c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008670:	bf18      	it	ne
 8008672:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008676:	f47f aec5 	bne.w	8008404 <__aeabi_dmul+0x19c>
 800867a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800867e:	f47f af0d 	bne.w	800849c <__aeabi_dmul+0x234>
 8008682:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8008686:	f47f aeeb 	bne.w	8008460 <__aeabi_dmul+0x1f8>
 800868a:	e712      	b.n	80084b2 <__aeabi_dmul+0x24a>

0800868c <__gedf2>:
 800868c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8008690:	e006      	b.n	80086a0 <__cmpdf2+0x4>
 8008692:	bf00      	nop

08008694 <__ledf2>:
 8008694:	f04f 0c01 	mov.w	ip, #1
 8008698:	e002      	b.n	80086a0 <__cmpdf2+0x4>
 800869a:	bf00      	nop

0800869c <__cmpdf2>:
 800869c:	f04f 0c01 	mov.w	ip, #1
 80086a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80086a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80086a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80086ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80086b0:	bf18      	it	ne
 80086b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80086b6:	d01b      	beq.n	80086f0 <__cmpdf2+0x54>
 80086b8:	b001      	add	sp, #4
 80086ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80086be:	bf0c      	ite	eq
 80086c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80086c4:	ea91 0f03 	teqne	r1, r3
 80086c8:	bf02      	ittt	eq
 80086ca:	ea90 0f02 	teqeq	r0, r2
 80086ce:	2000      	moveq	r0, #0
 80086d0:	4770      	bxeq	lr
 80086d2:	f110 0f00 	cmn.w	r0, #0
 80086d6:	ea91 0f03 	teq	r1, r3
 80086da:	bf58      	it	pl
 80086dc:	4299      	cmppl	r1, r3
 80086de:	bf08      	it	eq
 80086e0:	4290      	cmpeq	r0, r2
 80086e2:	bf2c      	ite	cs
 80086e4:	17d8      	asrcs	r0, r3, #31
 80086e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80086ea:	f040 0001 	orr.w	r0, r0, #1
 80086ee:	4770      	bx	lr
 80086f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80086f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80086f8:	d102      	bne.n	8008700 <__cmpdf2+0x64>
 80086fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80086fe:	d107      	bne.n	8008710 <__cmpdf2+0x74>
 8008700:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008704:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008708:	d1d6      	bne.n	80086b8 <__cmpdf2+0x1c>
 800870a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800870e:	d0d3      	beq.n	80086b8 <__cmpdf2+0x1c>
 8008710:	f85d 0b04 	ldr.w	r0, [sp], #4
 8008714:	4770      	bx	lr
 8008716:	bf00      	nop

08008718 <__aeabi_cdrcmple>:
 8008718:	4684      	mov	ip, r0
 800871a:	4610      	mov	r0, r2
 800871c:	4662      	mov	r2, ip
 800871e:	468c      	mov	ip, r1
 8008720:	4619      	mov	r1, r3
 8008722:	4663      	mov	r3, ip
 8008724:	e000      	b.n	8008728 <__aeabi_cdcmpeq>
 8008726:	bf00      	nop

08008728 <__aeabi_cdcmpeq>:
 8008728:	b501      	push	{r0, lr}
 800872a:	f7ff ffb7 	bl	800869c <__cmpdf2>
 800872e:	2800      	cmp	r0, #0
 8008730:	bf48      	it	mi
 8008732:	f110 0f00 	cmnmi.w	r0, #0
 8008736:	bd01      	pop	{r0, pc}

08008738 <__aeabi_dcmpeq>:
 8008738:	f84d ed08 	str.w	lr, [sp, #-8]!
 800873c:	f7ff fff4 	bl	8008728 <__aeabi_cdcmpeq>
 8008740:	bf0c      	ite	eq
 8008742:	2001      	moveq	r0, #1
 8008744:	2000      	movne	r0, #0
 8008746:	f85d fb08 	ldr.w	pc, [sp], #8
 800874a:	bf00      	nop

0800874c <__aeabi_dcmplt>:
 800874c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008750:	f7ff ffea 	bl	8008728 <__aeabi_cdcmpeq>
 8008754:	bf34      	ite	cc
 8008756:	2001      	movcc	r0, #1
 8008758:	2000      	movcs	r0, #0
 800875a:	f85d fb08 	ldr.w	pc, [sp], #8
 800875e:	bf00      	nop

08008760 <__aeabi_dcmple>:
 8008760:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008764:	f7ff ffe0 	bl	8008728 <__aeabi_cdcmpeq>
 8008768:	bf94      	ite	ls
 800876a:	2001      	movls	r0, #1
 800876c:	2000      	movhi	r0, #0
 800876e:	f85d fb08 	ldr.w	pc, [sp], #8
 8008772:	bf00      	nop

08008774 <__aeabi_dcmpge>:
 8008774:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008778:	f7ff ffce 	bl	8008718 <__aeabi_cdrcmple>
 800877c:	bf94      	ite	ls
 800877e:	2001      	movls	r0, #1
 8008780:	2000      	movhi	r0, #0
 8008782:	f85d fb08 	ldr.w	pc, [sp], #8
 8008786:	bf00      	nop

08008788 <__aeabi_dcmpgt>:
 8008788:	f84d ed08 	str.w	lr, [sp, #-8]!
 800878c:	f7ff ffc4 	bl	8008718 <__aeabi_cdrcmple>
 8008790:	bf34      	ite	cc
 8008792:	2001      	movcc	r0, #1
 8008794:	2000      	movcs	r0, #0
 8008796:	f85d fb08 	ldr.w	pc, [sp], #8
 800879a:	bf00      	nop

0800879c <__aeabi_d2iz>:
 800879c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80087a0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80087a4:	d215      	bcs.n	80087d2 <__aeabi_d2iz+0x36>
 80087a6:	d511      	bpl.n	80087cc <__aeabi_d2iz+0x30>
 80087a8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80087ac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80087b0:	d912      	bls.n	80087d8 <__aeabi_d2iz+0x3c>
 80087b2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80087b6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80087ba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80087be:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80087c2:	fa23 f002 	lsr.w	r0, r3, r2
 80087c6:	bf18      	it	ne
 80087c8:	4240      	negne	r0, r0
 80087ca:	4770      	bx	lr
 80087cc:	f04f 0000 	mov.w	r0, #0
 80087d0:	4770      	bx	lr
 80087d2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80087d6:	d105      	bne.n	80087e4 <__aeabi_d2iz+0x48>
 80087d8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80087dc:	bf08      	it	eq
 80087de:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80087e2:	4770      	bx	lr
 80087e4:	f04f 0000 	mov.w	r0, #0
 80087e8:	4770      	bx	lr
 80087ea:	bf00      	nop

080087ec <main>:
#include "gpio.h"
#include "delay.h"
#include "usart.h"
#include "spi.h"

int main(void) {
 80087ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087f0:	b09e      	sub	sp, #120	; 0x78
	uint16_t bits;
	uint32_t intval = 40;
	uint32_t tnow;
	char tmp[92];

	TIM2_timer_start();
 80087f2:	f7f7 fcc9 	bl	8000188 <TIM2_timer_start>

	usart_begin(&Serial2, PA3, PA2, 19200);
 80087f6:	f44f 4396 	mov.w	r3, #19200	; 0x4b00
 80087fa:	f44f 7281 	mov.w	r2, #258	; 0x102
 80087fe:	48bc      	ldr	r0, [pc, #752]	; (8008af0 <main+0x304>)
 8008800:	f240 1103 	movw	r1, #259	; 0x103
 8008804:	f7f8 fa12 	bl	8000c2c <usart_begin>
	usart_print(&Serial2, "Happy are those who know they are spiritually poor; \n");
 8008808:	48b9      	ldr	r0, [pc, #740]	; (8008af0 <main+0x304>)
 800880a:	49ba      	ldr	r1, [pc, #744]	; (8008af4 <main+0x308>)
 800880c:	f7f8 fb72 	bl	8000ef4 <usart_print>
	usart_print(&Serial2, "The kingdom of heaven belongs to them!\n");
 8008810:	48b7      	ldr	r0, [pc, #732]	; (8008af0 <main+0x304>)
 8008812:	49b9      	ldr	r1, [pc, #740]	; (8008af8 <main+0x30c>)
 8008814:	f7f8 fb6e 	bl	8000ef4 <usart_print>
	usart_print(&Serial2, "How many eyes does Mississipi river have?\n");
 8008818:	48b5      	ldr	r0, [pc, #724]	; (8008af0 <main+0x304>)
 800881a:	49b8      	ldr	r1, [pc, #736]	; (8008afc <main+0x310>)
 800881c:	f7f8 fb6a 	bl	8000ef4 <usart_print>
	usart_print(&Serial2, "Quick brown fox jumped over the lazy dog!\n");
 8008820:	49b7      	ldr	r1, [pc, #732]	; (8008b00 <main+0x314>)
 8008822:	48b3      	ldr	r0, [pc, #716]	; (8008af0 <main+0x304>)
//	usart_flush(&Serial2);

	RCC_ClocksTypeDef RCC_Clocks;
	RCC_GetClocksFreq(&RCC_Clocks);

	sprintf(tmp, "SYSCLK = %ld, ", RCC_Clocks.SYSCLK_Frequency);
 8008824:	ac03      	add	r4, sp, #12

	usart_begin(&Serial2, PA3, PA2, 19200);
	usart_print(&Serial2, "Happy are those who know they are spiritually poor; \n");
	usart_print(&Serial2, "The kingdom of heaven belongs to them!\n");
	usart_print(&Serial2, "How many eyes does Mississipi river have?\n");
	usart_print(&Serial2, "Quick brown fox jumped over the lazy dog!\n");
 8008826:	f7f8 fb65 	bl	8000ef4 <usart_print>
//	usart_flush(&Serial2);

	RCC_ClocksTypeDef RCC_Clocks;
	RCC_GetClocksFreq(&RCC_Clocks);
 800882a:	a81a      	add	r0, sp, #104	; 0x68
 800882c:	f7f9 f928 	bl	8001a80 <RCC_GetClocksFreq>

	sprintf(tmp, "SYSCLK = %ld, ", RCC_Clocks.SYSCLK_Frequency);
 8008830:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008832:	49b4      	ldr	r1, [pc, #720]	; (8008b04 <main+0x318>)
 8008834:	4620      	mov	r0, r4
 8008836:	f7fb f829 	bl	800388c <sprintf>
	usart_print(&Serial2, tmp);
 800883a:	4621      	mov	r1, r4
 800883c:	48ac      	ldr	r0, [pc, #688]	; (8008af0 <main+0x304>)
 800883e:	f7f8 fb59 	bl	8000ef4 <usart_print>
	sprintf(tmp, "HCLK = %ld, ", RCC_Clocks.HCLK_Frequency);
 8008842:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8008844:	49b0      	ldr	r1, [pc, #704]	; (8008b08 <main+0x31c>)
 8008846:	4620      	mov	r0, r4
 8008848:	f7fb f820 	bl	800388c <sprintf>
	usart_print(&Serial2, tmp);
 800884c:	4621      	mov	r1, r4
 800884e:	48a8      	ldr	r0, [pc, #672]	; (8008af0 <main+0x304>)
 8008850:	f7f8 fb50 	bl	8000ef4 <usart_print>
	sprintf(tmp, "PCLK1 = %ld, ", RCC_Clocks.PCLK1_Frequency);
 8008854:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8008856:	49ad      	ldr	r1, [pc, #692]	; (8008b0c <main+0x320>)
 8008858:	4620      	mov	r0, r4
 800885a:	f7fb f817 	bl	800388c <sprintf>
	usart_print(&Serial2, tmp);
 800885e:	4621      	mov	r1, r4
 8008860:	48a3      	ldr	r0, [pc, #652]	; (8008af0 <main+0x304>)
 8008862:	f7f8 fb47 	bl	8000ef4 <usart_print>
	sprintf(tmp, "PCLK2 = %ld\r\n", RCC_Clocks.PCLK2_Frequency);
 8008866:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8008868:	49a9      	ldr	r1, [pc, #676]	; (8008b10 <main+0x324>)
 800886a:	4620      	mov	r0, r4
 800886c:	f7fb f80e 	bl	800388c <sprintf>
	usart_print(&Serial2, tmp);
 8008870:	4621      	mov	r1, r4
 8008872:	489f      	ldr	r0, [pc, #636]	; (8008af0 <main+0x304>)
 8008874:	f7f8 fb3e 	bl	8000ef4 <usart_print>
//	usart_flush(USART2Serial);

	GPIOMode(PinPort(PD12), (PinBit(PD12) | PinBit(PD13) | PinBit(PD14) | PinBit(PD15)),
 8008878:	f240 400c 	movw	r0, #1036	; 0x40c
 800887c:	f7f7 fd12 	bl	80002a4 <PinPort>
 8008880:	4606      	mov	r6, r0
 8008882:	f240 400c 	movw	r0, #1036	; 0x40c
 8008886:	f7f7 fd17 	bl	80002b8 <PinBit>
 800888a:	4605      	mov	r5, r0
 800888c:	f240 400d 	movw	r0, #1037	; 0x40d
 8008890:	f7f7 fd12 	bl	80002b8 <PinBit>
 8008894:	4305      	orrs	r5, r0
 8008896:	f240 400e 	movw	r0, #1038	; 0x40e
 800889a:	f7f7 fd0d 	bl	80002b8 <PinBit>
 800889e:	b2ad      	uxth	r5, r5
 80088a0:	4305      	orrs	r5, r0
 80088a2:	f240 400f 	movw	r0, #1039	; 0x40f
 80088a6:	f7f7 fd07 	bl	80002b8 <PinBit>
 80088aa:	b2ad      	uxth	r5, r5
 80088ac:	ea45 0100 	orr.w	r1, r5, r0
 80088b0:	2201      	movs	r2, #1
 80088b2:	2500      	movs	r5, #0
 80088b4:	4630      	mov	r0, r6
 80088b6:	2302      	movs	r3, #2
 80088b8:	b289      	uxth	r1, r1
 80088ba:	9500      	str	r5, [sp, #0]
 80088bc:	9501      	str	r5, [sp, #4]
 80088be:	f7f7 fd69 	bl	8000394 <GPIOMode>
	pinMode(PD14, OUTPUT);
	pinMode(PD15, OUTPUT);
	| GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15),
			GPIO_Mode_OUT, GPIO_Speed_50MHz, GPIO_OType_PP, GPIO_PuPd_NOPULL);
*/
	spi_begin(SPI2, PB13, PB14, PB15, PB12);
 80088c2:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 80088c6:	f240 220e 	movw	r2, #526	; 0x20e
 80088ca:	f240 230f 	movw	r3, #527	; 0x20f
 80088ce:	f44f 7503 	mov.w	r5, #524	; 0x20c
 80088d2:	f240 210d 	movw	r1, #525	; 0x20d
 80088d6:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80088da:	9500      	str	r5, [sp, #0]
 80088dc:	f7f8 f824 	bl	8000928 <spi_begin>
	digitalWrite(PB12, HIGH);
 80088e0:	2101      	movs	r1, #1
 80088e2:	4628      	mov	r0, r5
 80088e4:	f7f7 fd1c 	bl	8000320 <digitalWrite>

	bits = GPIO_ReadOutputData(GPIOD);
 80088e8:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 80088ec:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80088f0:	f7f8 fd96 	bl	8001420 <GPIO_ReadOutputData>
 80088f4:	4605      	mov	r5, r0
	GPIOWrite(GPIOD, PinBit(PD13) | (bits & 0x0fff));
 80088f6:	f240 400d 	movw	r0, #1037	; 0x40d
 80088fa:	f7f7 fcdd 	bl	80002b8 <PinBit>
 80088fe:	0529      	lsls	r1, r5, #20
 8008900:	ea40 5111 	orr.w	r1, r0, r1, lsr #20
 8008904:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8008908:	b289      	uxth	r1, r1
 800890a:	f2c4 0002 	movt	r0, #16386	; 0x4002
 800890e:	f7f7 fdbf 	bl	8000490 <GPIOWrite>
	delay_ms(intval);
 8008912:	2028      	movs	r0, #40	; 0x28
 8008914:	f7f7 fc98 	bl	8000248 <delay_ms>
	tnow = millis()/1000;
 8008918:	f7f7 fc90 	bl	800023c <millis>
	while (tnow == millis()/1000);
 800891c:	f644 55d3 	movw	r5, #19923	; 0x4dd3
	digitalWrite(PB12, HIGH);

	bits = GPIO_ReadOutputData(GPIOD);
	GPIOWrite(GPIOD, PinBit(PD13) | (bits & 0x0fff));
	delay_ms(intval);
	tnow = millis()/1000;
 8008920:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8008924:	fbb0 f6f6 	udiv	r6, r0, r6
	while (tnow == millis()/1000);
 8008928:	f2c1 0562 	movt	r5, #4194	; 0x1062
 800892c:	f7f7 fc86 	bl	800023c <millis>
 8008930:	fba5 1300 	umull	r1, r3, r5, r0
 8008934:	ebb6 1f93 	cmp.w	r6, r3, lsr #6
 8008938:	d0f8      	beq.n	800892c <main+0x140>
	tnow = millis()/1000;
 800893a:	f7f7 fc7f 	bl	800023c <millis>
			bits |= PinBit(PD13);
			break;
		}
		GPIOWrite(GPIOD, bits);

		while (tnow == millis()/1000);
 800893e:	f644 56d3 	movw	r6, #19923	; 0x4dd3
	bits = GPIO_ReadOutputData(GPIOD);
	GPIOWrite(GPIOD, PinBit(PD13) | (bits & 0x0fff));
	delay_ms(intval);
	tnow = millis()/1000;
	while (tnow == millis()/1000);
	tnow = millis()/1000;
 8008942:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8008946:	fbb0 f5f5 	udiv	r5, r0, r5
			bits |= PinBit(PD13);
			break;
		}
		GPIOWrite(GPIOD, bits);

		while (tnow == millis()/1000);
 800894a:	f2c1 0662 	movt	r6, #4194	; 0x1062
	tnow = millis()/1000;
	while (tnow == millis()/1000);
	tnow = millis()/1000;

	while (1) {
		bits = GPIO_ReadOutputData(GPIOD);
 800894e:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8008952:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8008956:	f7f8 fd63 	bl	8001420 <GPIO_ReadOutputData>
 800895a:	4607      	mov	r7, r0

		GPIOWrite(GPIOD, PinBit(PD13) | (bits & 0x0fff));
 800895c:	f240 400d 	movw	r0, #1037	; 0x40d
 8008960:	f7f7 fcaa 	bl	80002b8 <PinBit>
 8008964:	053f      	lsls	r7, r7, #20
 8008966:	0d3f      	lsrs	r7, r7, #20
 8008968:	ea47 0100 	orr.w	r1, r7, r0
 800896c:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8008970:	b289      	uxth	r1, r1
 8008972:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8008976:	f7f7 fd8b 	bl	8000490 <GPIOWrite>
		delay_ms(intval);
 800897a:	2028      	movs	r0, #40	; 0x28
 800897c:	f7f7 fc64 	bl	8000248 <delay_ms>

		GPIOWrite(GPIOD, PinBit(PD14) | (bits & 0x0fff));
 8008980:	f240 400e 	movw	r0, #1038	; 0x40e
 8008984:	f7f7 fc98 	bl	80002b8 <PinBit>
 8008988:	ea47 0100 	orr.w	r1, r7, r0
 800898c:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8008990:	b289      	uxth	r1, r1
 8008992:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8008996:	f7f7 fd7b 	bl	8000490 <GPIOWrite>
		delay_ms(intval);
 800899a:	2028      	movs	r0, #40	; 0x28
 800899c:	f7f7 fc54 	bl	8000248 <delay_ms>

		GPIOWrite(GPIOD, PinBit(PD15) | (bits & 0x0fff));
 80089a0:	f240 400f 	movw	r0, #1039	; 0x40f
 80089a4:	f7f7 fc88 	bl	80002b8 <PinBit>
 80089a8:	ea47 0100 	orr.w	r1, r7, r0
 80089ac:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 80089b0:	b289      	uxth	r1, r1
 80089b2:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80089b6:	f7f7 fd6b 	bl	8000490 <GPIOWrite>
		delay_ms(intval);
 80089ba:	2028      	movs	r0, #40	; 0x28
 80089bc:	f7f7 fc44 	bl	8000248 <delay_ms>

		GPIOWrite(GPIOD, PinBit(PD12) | (bits & 0x0fff));
 80089c0:	f240 400c 	movw	r0, #1036	; 0x40c
 80089c4:	f7f7 fc78 	bl	80002b8 <PinBit>
 80089c8:	ea47 0100 	orr.w	r1, r7, r0
 80089cc:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 80089d0:	b289      	uxth	r1, r1
 80089d2:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80089d6:	f7f7 fd5b 	bl	8000490 <GPIOWrite>
		delay_ms(intval);
 80089da:	2028      	movs	r0, #40	; 0x28
 80089dc:	f7f7 fc34 	bl	8000248 <delay_ms>
		//
		bits &= 0x0fff;
		switch( (tnow % 60)/15 ) {
 80089e0:	f648 0389 	movw	r3, #34953	; 0x8889
 80089e4:	f6c8 0388 	movt	r3, #34952	; 0x8888
 80089e8:	fba3 1205 	umull	r1, r2, r3, r5
 80089ec:	0952      	lsrs	r2, r2, #5
 80089ee:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 80089f2:	eba5 0282 	sub.w	r2, r5, r2, lsl #2
 80089f6:	fba3 1302 	umull	r1, r3, r3, r2
 80089fa:	08db      	lsrs	r3, r3, #3
 80089fc:	2b02      	cmp	r3, #2
 80089fe:	d068      	beq.n	8008ad2 <main+0x2e6>
 8008a00:	2b03      	cmp	r3, #3
 8008a02:	d060      	beq.n	8008ac6 <main+0x2da>
 8008a04:	2b01      	cmp	r3, #1
 8008a06:	d06a      	beq.n	8008ade <main+0x2f2>
			bits |= PinBit(PD15);
		case 1:
			bits |= PinBit(PD14);
		case 0:
		default:
			bits |= PinBit(PD13);
 8008a08:	f240 400d 	movw	r0, #1037	; 0x40d
 8008a0c:	f7f7 fc54 	bl	80002b8 <PinBit>
 8008a10:	4307      	orrs	r7, r0
			break;
		}
		GPIOWrite(GPIOD, bits);
 8008a12:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8008a16:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8008a1a:	b2b9      	uxth	r1, r7
 8008a1c:	f7f7 fd38 	bl	8000490 <GPIOWrite>

		while (tnow == millis()/1000);
 8008a20:	f7f7 fc0c 	bl	800023c <millis>
 8008a24:	fba6 2000 	umull	r2, r0, r6, r0
 8008a28:	f644 57d3 	movw	r7, #19923	; 0x4dd3
 8008a2c:	ebb5 1f90 	cmp.w	r5, r0, lsr #6
 8008a30:	f2c1 0762 	movt	r7, #4194	; 0x1062
 8008a34:	d0f4      	beq.n	8008a20 <main+0x234>
		tnow = millis()/1000;
 8008a36:	f7f7 fc01 	bl	800023c <millis>
 8008a3a:	fba7 3500 	umull	r3, r5, r7, r0

		sprintf(tmp, "%04ld\n", millis());
 8008a3e:	f7f7 fbfd 	bl	800023c <millis>
 8008a42:	4934      	ldr	r1, [pc, #208]	; (8008b14 <main+0x328>)
 8008a44:	4602      	mov	r2, r0
 8008a46:	4620      	mov	r0, r4
 8008a48:	f7fa ff20 	bl	800388c <sprintf>
		usart_print(&Serial2, tmp);
 8008a4c:	4828      	ldr	r0, [pc, #160]	; (8008af0 <main+0x304>)
 8008a4e:	4621      	mov	r1, r4
 8008a50:	f7f8 fa50 	bl	8000ef4 <usart_print>

		digitalWrite(PB12, LOW);
 8008a54:	f44f 7003 	mov.w	r0, #524	; 0x20c
 8008a58:	2100      	movs	r1, #0
 8008a5a:	f7f7 fc61 	bl	8000320 <digitalWrite>
		spi_transfer(SPI2, (uint8_t *)tmp, 8);
 8008a5e:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8008a62:	2208      	movs	r2, #8
 8008a64:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8008a68:	4621      	mov	r1, r4
 8008a6a:	f7f8 f821 	bl	8000ab0 <spi_transfer>
		digitalWrite(PB12, HIGH);
 8008a6e:	f44f 7003 	mov.w	r0, #524	; 0x20c
 8008a72:	2101      	movs	r1, #1
 8008a74:	f7f7 fc54 	bl	8000320 <digitalWrite>
		/*
		dval = (uint32) (100.0f + 64*sinf( (count % (uint32)(3.14159 * 2 * 32))/32.0f));
		usart3.println(dval);
		*/
		uint16_t i = 0;
		if ( usart_available(&Serial2) > 0 ) {
 8008a78:	481d      	ldr	r0, [pc, #116]	; (8008af0 <main+0x304>)
 8008a7a:	f7f8 fa67 	bl	8000f4c <usart_available>
			break;
		}
		GPIOWrite(GPIOD, bits);

		while (tnow == millis()/1000);
		tnow = millis()/1000;
 8008a7e:	09ad      	lsrs	r5, r5, #6
		/*
		dval = (uint32) (100.0f + 64*sinf( (count % (uint32)(3.14159 * 2 * 32))/32.0f));
		usart3.println(dval);
		*/
		uint16_t i = 0;
		if ( usart_available(&Serial2) > 0 ) {
 8008a80:	2700      	movs	r7, #0
 8008a82:	b938      	cbnz	r0, 8008a94 <main+0x2a8>
 8008a84:	e763      	b.n	800894e <main+0x162>
			while ( usart_available(&Serial2) > 0 && i < 92 ) {
 8008a86:	2f5c      	cmp	r7, #92	; 0x5c
				tmp[i++] = (char) usart_read(&Serial2);
 8008a88:	4819      	ldr	r0, [pc, #100]	; (8008af0 <main+0x304>)
		dval = (uint32) (100.0f + 64*sinf( (count % (uint32)(3.14159 * 2 * 32))/32.0f));
		usart3.println(dval);
		*/
		uint16_t i = 0;
		if ( usart_available(&Serial2) > 0 ) {
			while ( usart_available(&Serial2) > 0 && i < 92 ) {
 8008a8a:	d02f      	beq.n	8008aec <main+0x300>
				tmp[i++] = (char) usart_read(&Serial2);
 8008a8c:	f7f8 fa42 	bl	8000f14 <usart_read>
 8008a90:	55e0      	strb	r0, [r4, r7]
 8008a92:	3701      	adds	r7, #1
		dval = (uint32) (100.0f + 64*sinf( (count % (uint32)(3.14159 * 2 * 32))/32.0f));
		usart3.println(dval);
		*/
		uint16_t i = 0;
		if ( usart_available(&Serial2) > 0 ) {
			while ( usart_available(&Serial2) > 0 && i < 92 ) {
 8008a94:	4816      	ldr	r0, [pc, #88]	; (8008af0 <main+0x304>)
				tmp[i++] = (char) usart_read(&Serial2);
 8008a96:	fa1f f887 	uxth.w	r8, r7
		dval = (uint32) (100.0f + 64*sinf( (count % (uint32)(3.14159 * 2 * 32))/32.0f));
		usart3.println(dval);
		*/
		uint16_t i = 0;
		if ( usart_available(&Serial2) > 0 ) {
			while ( usart_available(&Serial2) > 0 && i < 92 ) {
 8008a9a:	f7f8 fa57 	bl	8000f4c <usart_available>
 8008a9e:	2800      	cmp	r0, #0
 8008aa0:	d1f1      	bne.n	8008a86 <main+0x29a>
				tmp[i++] = (char) usart_read(&Serial2);
			}
			tmp[i] = 0;
 8008aa2:	a91e      	add	r1, sp, #120	; 0x78
 8008aa4:	4488      	add	r8, r1
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	f808 3c6c 	strb.w	r3, [r8, #-108]
			usart_print(&Serial2, "> ");
 8008aac:	4810      	ldr	r0, [pc, #64]	; (8008af0 <main+0x304>)
 8008aae:	491a      	ldr	r1, [pc, #104]	; (8008b18 <main+0x32c>)
 8008ab0:	f7f8 fa20 	bl	8000ef4 <usart_print>
			usart_print(&Serial2, tmp);
 8008ab4:	4621      	mov	r1, r4
 8008ab6:	480e      	ldr	r0, [pc, #56]	; (8008af0 <main+0x304>)
 8008ab8:	f7f8 fa1c 	bl	8000ef4 <usart_print>
			usart_print(&Serial2, "\n");
 8008abc:	480c      	ldr	r0, [pc, #48]	; (8008af0 <main+0x304>)
 8008abe:	4917      	ldr	r1, [pc, #92]	; (8008b1c <main+0x330>)
 8008ac0:	f7f8 fa18 	bl	8000ef4 <usart_print>
 8008ac4:	e743      	b.n	800894e <main+0x162>
		delay_ms(intval);
		//
		bits &= 0x0fff;
		switch( (tnow % 60)/15 ) {
		case 3:
			bits |= PinBit(PD12);
 8008ac6:	f240 400c 	movw	r0, #1036	; 0x40c
 8008aca:	f7f7 fbf5 	bl	80002b8 <PinBit>
 8008ace:	4307      	orrs	r7, r0
 8008ad0:	b2bf      	uxth	r7, r7
		case 2:
			bits |= PinBit(PD15);
 8008ad2:	f240 400f 	movw	r0, #1039	; 0x40f
 8008ad6:	f7f7 fbef 	bl	80002b8 <PinBit>
 8008ada:	4307      	orrs	r7, r0
 8008adc:	b2bf      	uxth	r7, r7
		case 1:
			bits |= PinBit(PD14);
 8008ade:	f240 400e 	movw	r0, #1038	; 0x40e
 8008ae2:	f7f7 fbe9 	bl	80002b8 <PinBit>
 8008ae6:	4307      	orrs	r7, r0
 8008ae8:	b2bf      	uxth	r7, r7
 8008aea:	e78d      	b.n	8008a08 <main+0x21c>
		dval = (uint32) (100.0f + 64*sinf( (count % (uint32)(3.14159 * 2 * 32))/32.0f));
		usart3.println(dval);
		*/
		uint16_t i = 0;
		if ( usart_available(&Serial2) > 0 ) {
			while ( usart_available(&Serial2) > 0 && i < 92 ) {
 8008aec:	46b8      	mov	r8, r7
 8008aee:	e7d8      	b.n	8008aa2 <main+0x2b6>
 8008af0:	2000164c 	.word	0x2000164c
 8008af4:	08008cd8 	.word	0x08008cd8
 8008af8:	08008d10 	.word	0x08008d10
 8008afc:	08008d38 	.word	0x08008d38
 8008b00:	08008d64 	.word	0x08008d64
 8008b04:	08008d90 	.word	0x08008d90
 8008b08:	08008da0 	.word	0x08008da0
 8008b0c:	08008db0 	.word	0x08008db0
 8008b10:	08008dc0 	.word	0x08008dc0
 8008b14:	08008dd0 	.word	0x08008dd0
 8008b18:	08008dd8 	.word	0x08008dd8
 8008b1c:	08008dcc 	.word	0x08008dcc

08008b20 <Reset_Handler>:
 8008b20:	2100      	movs	r1, #0
 8008b22:	e003      	b.n	8008b2c <LoopCopyDataInit>

08008b24 <CopyDataInit>:
 8008b24:	4b0a      	ldr	r3, [pc, #40]	; (8008b50 <LoopFillZerobss+0x10>)
 8008b26:	585b      	ldr	r3, [r3, r1]
 8008b28:	5043      	str	r3, [r0, r1]
 8008b2a:	3104      	adds	r1, #4

08008b2c <LoopCopyDataInit>:
 8008b2c:	4809      	ldr	r0, [pc, #36]	; (8008b54 <LoopFillZerobss+0x14>)
 8008b2e:	4b0a      	ldr	r3, [pc, #40]	; (8008b58 <LoopFillZerobss+0x18>)
 8008b30:	1842      	adds	r2, r0, r1
 8008b32:	429a      	cmp	r2, r3
 8008b34:	d3f6      	bcc.n	8008b24 <CopyDataInit>
 8008b36:	4a09      	ldr	r2, [pc, #36]	; (8008b5c <LoopFillZerobss+0x1c>)
 8008b38:	e002      	b.n	8008b40 <LoopFillZerobss>

08008b3a <FillZerobss>:
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	f842 3b04 	str.w	r3, [r2], #4

08008b40 <LoopFillZerobss>:
 8008b40:	4b07      	ldr	r3, [pc, #28]	; (8008b60 <LoopFillZerobss+0x20>)
 8008b42:	429a      	cmp	r2, r3
 8008b44:	d3f9      	bcc.n	8008b3a <FillZerobss>
 8008b46:	f7fa fd39 	bl	80035bc <SystemInit>
 8008b4a:	f7ff fe4f 	bl	80087ec <main>
 8008b4e:	4770      	bx	lr
 8008b50:	08008e64 	.word	0x08008e64
 8008b54:	20000000 	.word	0x20000000
 8008b58:	2000095c 	.word	0x2000095c
 8008b5c:	2000095c 	.word	0x2000095c
 8008b60:	20001660 	.word	0x20001660

08008b64 <ADC_IRQHandler>:
 8008b64:	e7fe      	b.n	8008b64 <ADC_IRQHandler>
	...

08008b68 <blanks.3927>:
 8008b68:	2020 2020 2020 2020 2020 2020 2020 2020                     

08008b78 <zeroes.3928>:
 8008b78:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

08008b88 <_global_impure_ptr>:
 8008b88:	00a8 2000 0000 0000                         ... ....

08008b90 <p05.2449>:
 8008b90:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

08008ba0 <__mprec_tens>:
 8008ba0:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
 8008bb0:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
 8008bc0:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
 8008bd0:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
 8008be0:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
 8008bf0:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
 8008c00:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
 8008c10:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
 8008c20:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
 8008c30:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
 8008c40:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
 8008c50:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
 8008c60:	9db4 79d9 7843 44ea                         ...yCx.D

08008c68 <__mprec_tinytens>:
 8008c68:	89bc 97d8 d2b2 3c9c a733 d5a8 f623 3949     .......<3...#.I9
 8008c78:	a73d 44f4 0ffd 32a5 979d cf8c ba08 255b     =..D...2......[%
 8008c88:	6f43 64ac 0628 0ac8                         Co.d(...

08008c90 <__mprec_bigtens>:
 8008c90:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
 8008ca0:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
 8008cb0:	bf3c 7f73 4fdd 7515                         <.s..O.u

08008cb8 <blanks.3871>:
 8008cb8:	2020 2020 2020 2020 2020 2020 2020 2020                     

08008cc8 <zeroes.3872>:
 8008cc8:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
 8008cd8:	6148 7070 2079 7261 2065 6874 736f 2065     Happy are those 
 8008ce8:	6877 206f 6e6b 776f 7420 6568 2079 7261     who know they ar
 8008cf8:	2065 7073 7269 7469 6175 6c6c 2079 6f70     e spiritually po
 8008d08:	726f 203b 000a 0000 6854 2065 696b 676e     or; ....The king
 8008d18:	6f64 206d 666f 6820 6165 6576 206e 6562     dom of heaven be
 8008d28:	6f6c 676e 2073 6f74 7420 6568 216d 000a     longs to them!..
 8008d38:	6f48 2077 616d 796e 6520 6579 2073 6f64     How many eyes do
 8008d48:	7365 4d20 7369 6973 7373 7069 2069 6972     es Mississipi ri
 8008d58:	6576 2072 6168 6576 0a3f 0000 7551 6369     ver have?...Quic
 8008d68:	206b 7262 776f 206e 6f66 2078 756a 706d     k brown fox jump
 8008d78:	6465 6f20 6576 2072 6874 2065 616c 797a     ed over the lazy
 8008d88:	6420 676f 0a21 0000 5953 4353 4b4c 3d20      dog!...SYSCLK =
 8008d98:	2520 646c 202c 0000 4348 4b4c 3d20 2520      %ld, ..HCLK = %
 8008da8:	646c 202c 0000 0000 4350 4b4c 2031 203d     ld, ....PCLK1 = 
 8008db8:	6c25 2c64 0020 0000 4350 4b4c 2032 203d     %ld, ...PCLK2 = 
 8008dc8:	6c25 0d64 000a 0000 3025 6c34 0a64 0000     %ld.....%04ld...
 8008dd8:	203e 0000 6548 7061 6120 646e 7320 6174     > ..Heap and sta
 8008de8:	6b63 6320 6c6f 696c 6973 6e6f 000a 0000     ck collision....
 8008df8:	7865 7469 0000 0000 4e49 0046 6e69 0066     exit....INF.inf.
 8008e08:	414e 004e 616e 006e 3130 3332 3534 3736     NAN.nan.01234567
 8008e18:	3938 4241 4443 4645 0000 0000 3130 3332     89ABCDEF....0123
 8008e28:	3534 3736 3938 6261 6463 6665 0000 0000     456789abcdef....
 8008e38:	6e28 6c75 296c 0000 0030 0000 6e49 6966     (null)..0...Infi
 8008e48:	696e 7974 0000 0000 614e 004e 0043 0000     nity....NaN.C...
 8008e58:	4f50 4953 0058 0000 002e 0000               POSIX.......
