/*
 * Generated by Bluespec Compiler (build ad73d8a)
 * 
 * On Wed Apr  7 01:55:35 KST 2021
 * 
 */

/* Generation options: */
#ifndef __mkFftCombinational_h__
#define __mkFftCombinational_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkBfly4.h"


/* Class declaration for the mkFftCombinational module */
class MOD_mkFftCombinational : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_mkBfly4 INST_bfly_0_0;
  MOD_mkBfly4 INST_bfly_0_1;
  MOD_mkBfly4 INST_bfly_0_10;
  MOD_mkBfly4 INST_bfly_0_11;
  MOD_mkBfly4 INST_bfly_0_12;
  MOD_mkBfly4 INST_bfly_0_13;
  MOD_mkBfly4 INST_bfly_0_14;
  MOD_mkBfly4 INST_bfly_0_15;
  MOD_mkBfly4 INST_bfly_0_2;
  MOD_mkBfly4 INST_bfly_0_3;
  MOD_mkBfly4 INST_bfly_0_4;
  MOD_mkBfly4 INST_bfly_0_5;
  MOD_mkBfly4 INST_bfly_0_6;
  MOD_mkBfly4 INST_bfly_0_7;
  MOD_mkBfly4 INST_bfly_0_8;
  MOD_mkBfly4 INST_bfly_0_9;
  MOD_mkBfly4 INST_bfly_1_0;
  MOD_mkBfly4 INST_bfly_1_1;
  MOD_mkBfly4 INST_bfly_1_10;
  MOD_mkBfly4 INST_bfly_1_11;
  MOD_mkBfly4 INST_bfly_1_12;
  MOD_mkBfly4 INST_bfly_1_13;
  MOD_mkBfly4 INST_bfly_1_14;
  MOD_mkBfly4 INST_bfly_1_15;
  MOD_mkBfly4 INST_bfly_1_2;
  MOD_mkBfly4 INST_bfly_1_3;
  MOD_mkBfly4 INST_bfly_1_4;
  MOD_mkBfly4 INST_bfly_1_5;
  MOD_mkBfly4 INST_bfly_1_6;
  MOD_mkBfly4 INST_bfly_1_7;
  MOD_mkBfly4 INST_bfly_1_8;
  MOD_mkBfly4 INST_bfly_1_9;
  MOD_mkBfly4 INST_bfly_2_0;
  MOD_mkBfly4 INST_bfly_2_1;
  MOD_mkBfly4 INST_bfly_2_10;
  MOD_mkBfly4 INST_bfly_2_11;
  MOD_mkBfly4 INST_bfly_2_12;
  MOD_mkBfly4 INST_bfly_2_13;
  MOD_mkBfly4 INST_bfly_2_14;
  MOD_mkBfly4 INST_bfly_2_15;
  MOD_mkBfly4 INST_bfly_2_2;
  MOD_mkBfly4 INST_bfly_2_3;
  MOD_mkBfly4 INST_bfly_2_4;
  MOD_mkBfly4 INST_bfly_2_5;
  MOD_mkBfly4 INST_bfly_2_6;
  MOD_mkBfly4 INST_bfly_2_7;
  MOD_mkBfly4 INST_bfly_2_8;
  MOD_mkBfly4 INST_bfly_2_9;
  MOD_Reg<tUWide> INST_inFifo_data_0;
  MOD_Reg<tUWide> INST_inFifo_data_1;
  MOD_Reg<tUInt8> INST_inFifo_deqEn_dummy2_0;
  MOD_Reg<tUInt8> INST_inFifo_deqEn_dummy2_1;
  MOD_Reg<tUInt8> INST_inFifo_deqEn_dummy2_2;
  MOD_Wire<tUInt8> INST_inFifo_deqEn_dummy_0_0;
  MOD_Wire<tUInt8> INST_inFifo_deqEn_dummy_0_1;
  MOD_Wire<tUInt8> INST_inFifo_deqEn_dummy_0_2;
  MOD_Wire<tUInt8> INST_inFifo_deqEn_dummy_1_0;
  MOD_Wire<tUInt8> INST_inFifo_deqEn_dummy_1_1;
  MOD_Wire<tUInt8> INST_inFifo_deqEn_dummy_1_2;
  MOD_Wire<tUInt8> INST_inFifo_deqEn_dummy_2_0;
  MOD_Wire<tUInt8> INST_inFifo_deqEn_dummy_2_1;
  MOD_Wire<tUInt8> INST_inFifo_deqEn_dummy_2_2;
  MOD_Wire<tUInt8> INST_inFifo_deqEn_lat_0;
  MOD_Wire<tUInt8> INST_inFifo_deqEn_lat_1;
  MOD_Wire<tUInt8> INST_inFifo_deqEn_lat_2;
  MOD_Reg<tUInt8> INST_inFifo_deqEn_rl;
  MOD_Reg<tUInt8> INST_inFifo_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_inFifo_deqP_dummy2_1;
  MOD_Reg<tUInt8> INST_inFifo_deqP_dummy2_2;
  MOD_Wire<tUInt8> INST_inFifo_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_inFifo_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_inFifo_deqP_dummy_0_2;
  MOD_Wire<tUInt8> INST_inFifo_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_inFifo_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_inFifo_deqP_dummy_1_2;
  MOD_Wire<tUInt8> INST_inFifo_deqP_dummy_2_0;
  MOD_Wire<tUInt8> INST_inFifo_deqP_dummy_2_1;
  MOD_Wire<tUInt8> INST_inFifo_deqP_dummy_2_2;
  MOD_Wire<tUInt8> INST_inFifo_deqP_lat_0;
  MOD_Wire<tUInt8> INST_inFifo_deqP_lat_1;
  MOD_Wire<tUInt8> INST_inFifo_deqP_lat_2;
  MOD_Reg<tUInt8> INST_inFifo_deqP_rl;
  MOD_Reg<tUInt8> INST_inFifo_enqEn_dummy2_0;
  MOD_Reg<tUInt8> INST_inFifo_enqEn_dummy2_1;
  MOD_Reg<tUInt8> INST_inFifo_enqEn_dummy2_2;
  MOD_Wire<tUInt8> INST_inFifo_enqEn_dummy_0_0;
  MOD_Wire<tUInt8> INST_inFifo_enqEn_dummy_0_1;
  MOD_Wire<tUInt8> INST_inFifo_enqEn_dummy_0_2;
  MOD_Wire<tUInt8> INST_inFifo_enqEn_dummy_1_0;
  MOD_Wire<tUInt8> INST_inFifo_enqEn_dummy_1_1;
  MOD_Wire<tUInt8> INST_inFifo_enqEn_dummy_1_2;
  MOD_Wire<tUInt8> INST_inFifo_enqEn_dummy_2_0;
  MOD_Wire<tUInt8> INST_inFifo_enqEn_dummy_2_1;
  MOD_Wire<tUInt8> INST_inFifo_enqEn_dummy_2_2;
  MOD_Wire<tUInt8> INST_inFifo_enqEn_lat_0;
  MOD_Wire<tUInt8> INST_inFifo_enqEn_lat_1;
  MOD_Wire<tUInt8> INST_inFifo_enqEn_lat_2;
  MOD_Reg<tUInt8> INST_inFifo_enqEn_rl;
  MOD_Reg<tUInt8> INST_inFifo_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_inFifo_enqP_dummy2_1;
  MOD_Reg<tUInt8> INST_inFifo_enqP_dummy2_2;
  MOD_Wire<tUInt8> INST_inFifo_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_inFifo_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_inFifo_enqP_dummy_0_2;
  MOD_Wire<tUInt8> INST_inFifo_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_inFifo_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_inFifo_enqP_dummy_1_2;
  MOD_Wire<tUInt8> INST_inFifo_enqP_dummy_2_0;
  MOD_Wire<tUInt8> INST_inFifo_enqP_dummy_2_1;
  MOD_Wire<tUInt8> INST_inFifo_enqP_dummy_2_2;
  MOD_Wire<tUInt8> INST_inFifo_enqP_lat_0;
  MOD_Wire<tUInt8> INST_inFifo_enqP_lat_1;
  MOD_Wire<tUInt8> INST_inFifo_enqP_lat_2;
  MOD_Reg<tUInt8> INST_inFifo_enqP_rl;
  MOD_Reg<tUInt8> INST_inFifo_tempData_dummy2_0;
  MOD_Reg<tUInt8> INST_inFifo_tempData_dummy2_1;
  MOD_Wire<tUWide> INST_inFifo_tempData_dummy_0_0;
  MOD_Wire<tUWide> INST_inFifo_tempData_dummy_0_1;
  MOD_Wire<tUWide> INST_inFifo_tempData_dummy_1_0;
  MOD_Wire<tUWide> INST_inFifo_tempData_dummy_1_1;
  MOD_Wire<tUWide> INST_inFifo_tempData_lat_0;
  MOD_Wire<tUWide> INST_inFifo_tempData_lat_1;
  MOD_Reg<tUWide> INST_inFifo_tempData_rl;
  MOD_Reg<tUInt8> INST_inFifo_tempEnqP_dummy2_0;
  MOD_Reg<tUInt8> INST_inFifo_tempEnqP_dummy2_1;
  MOD_Wire<tUInt8> INST_inFifo_tempEnqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_inFifo_tempEnqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_inFifo_tempEnqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_inFifo_tempEnqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_inFifo_tempEnqP_lat_0;
  MOD_Wire<tUInt8> INST_inFifo_tempEnqP_lat_1;
  MOD_Reg<tUInt8> INST_inFifo_tempEnqP_rl;
  MOD_Reg<tUWide> INST_outFifo_data_0;
  MOD_Reg<tUWide> INST_outFifo_data_1;
  MOD_Reg<tUInt8> INST_outFifo_deqEn_dummy2_0;
  MOD_Reg<tUInt8> INST_outFifo_deqEn_dummy2_1;
  MOD_Reg<tUInt8> INST_outFifo_deqEn_dummy2_2;
  MOD_Wire<tUInt8> INST_outFifo_deqEn_dummy_0_0;
  MOD_Wire<tUInt8> INST_outFifo_deqEn_dummy_0_1;
  MOD_Wire<tUInt8> INST_outFifo_deqEn_dummy_0_2;
  MOD_Wire<tUInt8> INST_outFifo_deqEn_dummy_1_0;
  MOD_Wire<tUInt8> INST_outFifo_deqEn_dummy_1_1;
  MOD_Wire<tUInt8> INST_outFifo_deqEn_dummy_1_2;
  MOD_Wire<tUInt8> INST_outFifo_deqEn_dummy_2_0;
  MOD_Wire<tUInt8> INST_outFifo_deqEn_dummy_2_1;
  MOD_Wire<tUInt8> INST_outFifo_deqEn_dummy_2_2;
  MOD_Wire<tUInt8> INST_outFifo_deqEn_lat_0;
  MOD_Wire<tUInt8> INST_outFifo_deqEn_lat_1;
  MOD_Wire<tUInt8> INST_outFifo_deqEn_lat_2;
  MOD_Reg<tUInt8> INST_outFifo_deqEn_rl;
  MOD_Reg<tUInt8> INST_outFifo_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_outFifo_deqP_dummy2_1;
  MOD_Reg<tUInt8> INST_outFifo_deqP_dummy2_2;
  MOD_Wire<tUInt8> INST_outFifo_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_outFifo_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_outFifo_deqP_dummy_0_2;
  MOD_Wire<tUInt8> INST_outFifo_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_outFifo_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_outFifo_deqP_dummy_1_2;
  MOD_Wire<tUInt8> INST_outFifo_deqP_dummy_2_0;
  MOD_Wire<tUInt8> INST_outFifo_deqP_dummy_2_1;
  MOD_Wire<tUInt8> INST_outFifo_deqP_dummy_2_2;
  MOD_Wire<tUInt8> INST_outFifo_deqP_lat_0;
  MOD_Wire<tUInt8> INST_outFifo_deqP_lat_1;
  MOD_Wire<tUInt8> INST_outFifo_deqP_lat_2;
  MOD_Reg<tUInt8> INST_outFifo_deqP_rl;
  MOD_Reg<tUInt8> INST_outFifo_enqEn_dummy2_0;
  MOD_Reg<tUInt8> INST_outFifo_enqEn_dummy2_1;
  MOD_Reg<tUInt8> INST_outFifo_enqEn_dummy2_2;
  MOD_Wire<tUInt8> INST_outFifo_enqEn_dummy_0_0;
  MOD_Wire<tUInt8> INST_outFifo_enqEn_dummy_0_1;
  MOD_Wire<tUInt8> INST_outFifo_enqEn_dummy_0_2;
  MOD_Wire<tUInt8> INST_outFifo_enqEn_dummy_1_0;
  MOD_Wire<tUInt8> INST_outFifo_enqEn_dummy_1_1;
  MOD_Wire<tUInt8> INST_outFifo_enqEn_dummy_1_2;
  MOD_Wire<tUInt8> INST_outFifo_enqEn_dummy_2_0;
  MOD_Wire<tUInt8> INST_outFifo_enqEn_dummy_2_1;
  MOD_Wire<tUInt8> INST_outFifo_enqEn_dummy_2_2;
  MOD_Wire<tUInt8> INST_outFifo_enqEn_lat_0;
  MOD_Wire<tUInt8> INST_outFifo_enqEn_lat_1;
  MOD_Wire<tUInt8> INST_outFifo_enqEn_lat_2;
  MOD_Reg<tUInt8> INST_outFifo_enqEn_rl;
  MOD_Reg<tUInt8> INST_outFifo_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_outFifo_enqP_dummy2_1;
  MOD_Reg<tUInt8> INST_outFifo_enqP_dummy2_2;
  MOD_Wire<tUInt8> INST_outFifo_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_outFifo_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_outFifo_enqP_dummy_0_2;
  MOD_Wire<tUInt8> INST_outFifo_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_outFifo_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_outFifo_enqP_dummy_1_2;
  MOD_Wire<tUInt8> INST_outFifo_enqP_dummy_2_0;
  MOD_Wire<tUInt8> INST_outFifo_enqP_dummy_2_1;
  MOD_Wire<tUInt8> INST_outFifo_enqP_dummy_2_2;
  MOD_Wire<tUInt8> INST_outFifo_enqP_lat_0;
  MOD_Wire<tUInt8> INST_outFifo_enqP_lat_1;
  MOD_Wire<tUInt8> INST_outFifo_enqP_lat_2;
  MOD_Reg<tUInt8> INST_outFifo_enqP_rl;
  MOD_Reg<tUInt8> INST_outFifo_tempData_dummy2_0;
  MOD_Reg<tUInt8> INST_outFifo_tempData_dummy2_1;
  MOD_Wire<tUWide> INST_outFifo_tempData_dummy_0_0;
  MOD_Wire<tUWide> INST_outFifo_tempData_dummy_0_1;
  MOD_Wire<tUWide> INST_outFifo_tempData_dummy_1_0;
  MOD_Wire<tUWide> INST_outFifo_tempData_dummy_1_1;
  MOD_Wire<tUWide> INST_outFifo_tempData_lat_0;
  MOD_Wire<tUWide> INST_outFifo_tempData_lat_1;
  MOD_Reg<tUWide> INST_outFifo_tempData_rl;
  MOD_Reg<tUInt8> INST_outFifo_tempEnqP_dummy2_0;
  MOD_Reg<tUInt8> INST_outFifo_tempEnqP_dummy2_1;
  MOD_Wire<tUInt8> INST_outFifo_tempEnqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_outFifo_tempEnqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_outFifo_tempEnqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_outFifo_tempEnqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_outFifo_tempEnqP_lat_0;
  MOD_Wire<tUInt8> INST_outFifo_tempEnqP_lat_1;
  MOD_Reg<tUInt8> INST_outFifo_tempEnqP_rl;
 
 /* Constructor */
 public:
  MOD_mkFftCombinational(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_enq_in;
  tUWide PORT_deq;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_outFifo_deqEn_rl__h77710;
  tUInt8 DEF_inFifo_enqEn_rl__h30724;
  tUInt8 DEF_outFifo_enqEn_rl__h76354;
  tUInt8 DEF_inFifo_deqEn_rl__h32083;
 
 /* Local definitions */
 private:
  tUInt8 DEF_IF_outFifo_tempEnqP_lat_0_whas__78_THEN_outFif_ETC___d183;
  tUInt8 DEF_outFifo_deqEn_lat_1_whas____d160;
  tUInt8 DEF_outFifo_enqEn_lat_1_whas____d150;
  tUInt8 DEF_IF_inFifo_tempEnqP_lat_0_whas__1_THEN_inFifo_t_ETC___d56;
  tUInt8 DEF_inFifo_deqEn_lat_1_whas____d33;
  tUInt8 DEF_inFifo_enqEn_lat_1_whas____d23;
  tUWide DEF_outFifo_tempData_rl__h66290;
  tUWide DEF_outFifo_tempData_lat_1_wget____d169;
  tUWide DEF_outFifo_tempData_lat_0_wget____d171;
  tUWide DEF_outFifo_data_1__h222348;
  tUWide DEF_outFifo_data_0__h222323;
  tUWide DEF_inFifo_tempData_rl__h20657;
  tUWide DEF_inFifo_tempData_lat_1_wget____d42;
  tUWide DEF_inFifo_tempData_lat_0_wget____d44;
  tUWide DEF_inFifo_data_1__h162118;
  tUWide DEF_inFifo_data_0__h162093;
  tUInt8 DEF_outFifo_tempEnqP_rl___d181;
  tUInt8 DEF_outFifo_tempEnqP_lat_0_wget____d179;
  tUInt8 DEF_inFifo_tempEnqP_rl___d54;
  tUInt8 DEF_inFifo_tempEnqP_lat_0_wget____d52;
  tUInt8 DEF_upd__h212227;
  tUInt8 DEF_upd__h76836;
  tUInt8 DEF_upd__h76857;
  tUInt8 DEF_upd__h200255;
  tUInt8 DEF_upd__h76583;
  tUInt8 DEF_upd__h76604;
  tUInt8 DEF_upd__h94186;
  tUInt8 DEF_upd__h31206;
  tUInt8 DEF_upd__h31227;
  tUInt8 DEF_upd__h209237;
  tUInt8 DEF_upd__h30953;
  tUInt8 DEF_upd__h30974;
  tUInt8 DEF_outFifo_tempEnqP_lat_0_whas____d178;
  tUInt8 DEF_outFifo_deqEn_lat_1_wget____d161;
  tUInt8 DEF_outFifo_deqEn_lat_0_whas____d162;
  tUInt8 DEF_outFifo_deqEn_lat_0_wget____d163;
  tUInt8 DEF_outFifo_enqEn_lat_1_wget____d151;
  tUInt8 DEF_outFifo_enqEn_lat_0_whas____d152;
  tUInt8 DEF_outFifo_enqEn_lat_0_wget____d153;
  tUInt8 DEF_inFifo_tempEnqP_lat_0_whas____d51;
  tUInt8 DEF_inFifo_deqEn_lat_1_wget____d34;
  tUInt8 DEF_inFifo_deqEn_lat_0_whas____d35;
  tUInt8 DEF_inFifo_deqEn_lat_0_wget____d36;
  tUInt8 DEF_inFifo_enqEn_lat_1_wget____d24;
  tUInt8 DEF_inFifo_enqEn_lat_0_whas____d25;
  tUInt8 DEF_inFifo_enqEn_lat_0_wget____d26;
  tUInt8 DEF_x__h76018;
  tUInt8 DEF_x__h76017;
  tUInt8 DEF_x__h30385;
  tUInt8 DEF_x__h30384;
  tUInt8 DEF_outFifo_tempEnqP_lat_0_wget__79_BIT_3___d180;
  tUInt8 DEF_inFifo_tempEnqP_lat_0_wget__2_BIT_3___d53;
  tUWide DEF_IF_outFifo_tempData_dummy2_1_46_THEN_IF_outFif_ETC___d247;
  tUWide DEF_IF_outFifo_tempData_lat_0_whas__70_THEN_outFif_ETC___d173;
  tUWide DEF_IF_outFifo_tempData_lat_1_whas__68_THEN_outFif_ETC___d174;
  tUWide DEF_IF_inFifo_tempData_dummy2_1_19_THEN_IF_inFifo__ETC___d120;
  tUWide DEF_IF_inFifo_tempData_lat_0_whas__3_THEN_inFifo_t_ETC___d46;
  tUWide DEF_IF_inFifo_tempData_lat_1_whas__1_THEN_inFifo_t_ETC___d47;
  tUInt8 DEF_IF_outFifo_tempEnqP_lat_0_whas__78_THEN_outFif_ETC___d193;
  tUInt8 DEF_IF_outFifo_deqP_lat_1_whas__40_THEN_outFifo_de_ETC___d146;
  tUInt8 DEF_IF_outFifo_enqP_lat_1_whas__30_THEN_outFifo_en_ETC___d136;
  tUInt8 DEF_IF_inFifo_tempEnqP_lat_0_whas__1_THEN_inFifo_t_ETC___d66;
  tUInt8 DEF_IF_inFifo_deqP_lat_1_whas__3_THEN_inFifo_deqP__ETC___d19;
  tUInt8 DEF_IF_inFifo_enqP_lat_1_whas_THEN_inFifo_enqP_lat_ETC___d9;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_bfly_1_15__ETC___d1172;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_bfly_1_15__ETC___d1169;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_bfly_1_15__ETC___d1166;
  tUWide DEF_SEL_ARR_outFifo_data_0_205_BITS_1023_TO_1016_2_ETC___d1765;
  tUWide DEF_SEL_ARR_outFifo_data_0_205_BITS_1023_TO_1016_2_ETC___d1747;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_bfly_1_15__ETC___d1163;
  tUWide DEF_SEL_ARR_outFifo_data_0_205_BITS_1023_TO_1016_2_ETC___d1729;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_bfly_1_15__ETC___d1160;
  tUWide DEF_SEL_ARR_outFifo_data_0_205_BITS_1023_TO_1016_2_ETC___d1711;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_bfly_1_15__ETC___d1157;
  tUWide DEF_SEL_ARR_outFifo_data_0_205_BITS_1023_TO_1016_2_ETC___d1693;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_bfly_1_15__ETC___d1154;
  tUWide DEF_SEL_ARR_outFifo_data_0_205_BITS_1023_TO_1016_2_ETC___d1675;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_bfly_1_15__ETC___d1151;
  tUWide DEF_SEL_ARR_outFifo_data_0_205_BITS_1023_TO_1016_2_ETC___d1657;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_bfly_1_15__ETC___d1148;
  tUWide DEF_SEL_ARR_outFifo_data_0_205_BITS_1023_TO_1016_2_ETC___d1639;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_bfly_1_15__ETC___d1145;
  tUWide DEF_SEL_ARR_outFifo_data_0_205_BITS_1023_TO_1016_2_ETC___d1621;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_bfly_1_15__ETC___d1142;
  tUWide DEF_SEL_ARR_outFifo_data_0_205_BITS_1023_TO_1016_2_ETC___d1603;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_bfly_1_15__ETC___d1139;
  tUWide DEF_SEL_ARR_outFifo_data_0_205_BITS_1023_TO_1016_2_ETC___d1585;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_bfly_1_15__ETC___d1136;
  tUWide DEF_SEL_ARR_outFifo_data_0_205_BITS_1023_TO_1016_2_ETC___d1567;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_bfly_1_15__ETC___d1133;
  tUWide DEF_SEL_ARR_outFifo_data_0_205_BITS_1023_TO_1016_2_ETC___d1549;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_bfly_1_15__ETC___d1130;
  tUWide DEF_SEL_ARR_outFifo_data_0_205_BITS_1023_TO_1016_2_ETC___d1531;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_bfly_1_15__ETC___d1127;
  tUWide DEF_SEL_ARR_outFifo_data_0_205_BITS_1023_TO_1016_2_ETC___d1513;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_bfly_1_15__ETC___d1124;
  tUWide DEF_SEL_ARR_outFifo_data_0_205_BITS_1023_TO_1016_2_ETC___d1495;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_bfly_1_15__ETC___d1114;
  tUWide DEF_SEL_ARR_outFifo_data_0_205_BITS_1023_TO_1016_2_ETC___d1477;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_bfly_1_15__ETC___d1104;
  tUWide DEF_SEL_ARR_outFifo_data_0_205_BITS_1023_TO_1016_2_ETC___d1459;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_bfly_1_15__ETC___d1094;
  tUWide DEF_SEL_ARR_outFifo_data_0_205_BITS_1023_TO_1016_2_ETC___d1441;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_bfly_1_15__ETC___d1084;
  tUWide DEF_SEL_ARR_outFifo_data_0_205_BITS_1023_TO_1016_2_ETC___d1423;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_bfly_1_15__ETC___d1074;
  tUWide DEF_SEL_ARR_outFifo_data_0_205_BITS_1023_TO_1016_2_ETC___d1405;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_bfly_1_15__ETC___d1064;
  tUWide DEF_SEL_ARR_outFifo_data_0_205_BITS_1023_TO_1016_2_ETC___d1387;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_bfly_1_15__ETC___d1054;
  tUWide DEF_SEL_ARR_outFifo_data_0_205_BITS_1023_TO_1016_2_ETC___d1369;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_bfly_1_15__ETC___d1044;
  tUWide DEF_SEL_ARR_outFifo_data_0_205_BITS_1023_TO_1016_2_ETC___d1351;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_bfly_1_15__ETC___d1020;
  tUWide DEF_SEL_ARR_outFifo_data_0_205_BITS_1023_TO_1016_2_ETC___d1333;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_bfly_1_15__ETC___d996;
  tUWide DEF_SEL_ARR_outFifo_data_0_205_BITS_1023_TO_1016_2_ETC___d1315;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_bfly_1_15__ETC___d972;
  tUWide DEF_SEL_ARR_outFifo_data_0_205_BITS_1023_TO_1016_2_ETC___d1297;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_bfly_1_15__ETC___d948;
  tUWide DEF_SEL_ARR_outFifo_data_0_205_BITS_1023_TO_1016_2_ETC___d1279;
  tUWide DEF_bfly_2_15_bfly4_2251552690364292668_bfly_1_15__ETC___d780;
  tUWide DEF_SEL_ARR_outFifo_data_0_205_BITS_1023_TO_1016_2_ETC___d1261;
  tUInt8 DEF__0_CONCAT_DONTCARE___d123;
 
 /* Rules */
 public:
  void RL_inFifo_enqP_canon();
  void RL_inFifo_deqP_canon();
  void RL_inFifo_enqEn_canon();
  void RL_inFifo_deqEn_canon();
  void RL_inFifo_tempData_canon();
  void RL_inFifo_tempEnqP_canon();
  void RL_inFifo_canonicalize();
  void RL_outFifo_enqP_canon();
  void RL_outFifo_deqP_canon();
  void RL_outFifo_enqEn_canon();
  void RL_outFifo_deqEn_canon();
  void RL_outFifo_tempData_canon();
  void RL_outFifo_tempEnqP_canon();
  void RL_outFifo_canonicalize();
  void RL_doFft();
 
 /* Methods */
 public:
  void METH_enq(tUWide ARG_enq_in);
  tUInt8 METH_RDY_enq();
  tUWide METH_deq();
  tUInt8 METH_RDY_deq();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkFftCombinational &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkFftCombinational &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkFftCombinational &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkFftCombinational &backing);
};

#endif /* ifndef __mkFftCombinational_h__ */
