<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM64x MCU+ SDK: SDL_R5FCPU_StaticRegs Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
  /* @license-end */
</script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="AM64x MCU+ SDK"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM64x MCU+ SDK
   &#160;<span id="projectnumber">10.00.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
          <div class="left">
            <form id="FSearchBox" action="search.html" method="get">
              <img id="MSearchSelect" src="search/mag.svg" alt=""/>
              <input type="text" id="MSearchField" name="query" value="Search" size="20" accesskey="S" 
                     onfocus="searchBox.OnSearchFieldFocus(true)" 
                     onblur="searchBox.OnSearchFieldFocus(false)"/>
            </form>
          </div><div class="right"></div>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structSDL__R5FCPU__StaticRegs.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">SDL_R5FCPU_StaticRegs Struct Reference<div class="ingroups"><a class="el" href="group__SDL__R5FCPU__API.html">SDL R5F CPU UTILS</a> &raquo; <a class="el" href="group__SDL__R5FCPU__DATASTRUCT.html">R5F CPU STATIC REGISTER Data Structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Structure containing R5F CPU Static Registers. </p>
<p>Design: PROC_SDL-6331 </p>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aa438325d6067acdc35af8efd84dce7f7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#aa438325d6067acdc35af8efd84dce7f7">MIDR</a></td></tr>
<tr class="separator:aa438325d6067acdc35af8efd84dce7f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2cc3f00f807fc2b705060af2cd6a94c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#aa2cc3f00f807fc2b705060af2cd6a94c">CTR</a></td></tr>
<tr class="separator:aa2cc3f00f807fc2b705060af2cd6a94c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5886f5927d045723d39296460261ff2b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a5886f5927d045723d39296460261ff2b">TCMTR</a></td></tr>
<tr class="separator:a5886f5927d045723d39296460261ff2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed684effe87257828f492e8f12630a14"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#aed684effe87257828f492e8f12630a14">MPUIR</a></td></tr>
<tr class="separator:aed684effe87257828f492e8f12630a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44cbcb59227d5903a4b5c7a6fbd21d36"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a44cbcb59227d5903a4b5c7a6fbd21d36">MPIDR</a></td></tr>
<tr class="separator:a44cbcb59227d5903a4b5c7a6fbd21d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41f2bc9b9f14d31889051445ece25dcf"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a41f2bc9b9f14d31889051445ece25dcf">PFR0</a></td></tr>
<tr class="separator:a41f2bc9b9f14d31889051445ece25dcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8a97c3c6989d52226329481fc6088c2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#aa8a97c3c6989d52226329481fc6088c2">PFR1</a></td></tr>
<tr class="separator:aa8a97c3c6989d52226329481fc6088c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49461b3591b9c6eaae2e495b834a1fef"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a49461b3591b9c6eaae2e495b834a1fef">ID_DFR0</a></td></tr>
<tr class="separator:a49461b3591b9c6eaae2e495b834a1fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cf3f57f12fe6985fb9c130fed93a990"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a5cf3f57f12fe6985fb9c130fed93a990">ID_AFR0</a></td></tr>
<tr class="separator:a5cf3f57f12fe6985fb9c130fed93a990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33aa877a8ed25a8a30950d2a196cef57"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a33aa877a8ed25a8a30950d2a196cef57">ID_MMFR0</a></td></tr>
<tr class="separator:a33aa877a8ed25a8a30950d2a196cef57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaec80f03725a7619cc9af2deb1daaa4a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#aaec80f03725a7619cc9af2deb1daaa4a">ID_MMFR1</a></td></tr>
<tr class="separator:aaec80f03725a7619cc9af2deb1daaa4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9876ad0e844382aa404026b38bae9b3c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a9876ad0e844382aa404026b38bae9b3c">ID_MMFR2</a></td></tr>
<tr class="separator:a9876ad0e844382aa404026b38bae9b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b3402f1f61b94c67e56c659f6cb7151"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a9b3402f1f61b94c67e56c659f6cb7151">ID_MMFR3</a></td></tr>
<tr class="separator:a9b3402f1f61b94c67e56c659f6cb7151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37f206e43f9d1e672e7fc59b8e910982"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a37f206e43f9d1e672e7fc59b8e910982">ID_ISAR0</a></td></tr>
<tr class="separator:a37f206e43f9d1e672e7fc59b8e910982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a584ea458d7758649a374cc0d8fa134d2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a584ea458d7758649a374cc0d8fa134d2">ID_ISAR1</a></td></tr>
<tr class="separator:a584ea458d7758649a374cc0d8fa134d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb0a65ec9383efdcfcd27b80c1962cca"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#acb0a65ec9383efdcfcd27b80c1962cca">ID_ISAR2</a></td></tr>
<tr class="separator:acb0a65ec9383efdcfcd27b80c1962cca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1a292a45f25c8a0d270b7cde6ac674e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#aa1a292a45f25c8a0d270b7cde6ac674e">ID_ISAR3</a></td></tr>
<tr class="separator:aa1a292a45f25c8a0d270b7cde6ac674e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7b9531b5372d4e772c180f576fc5fa1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#ad7b9531b5372d4e772c180f576fc5fa1">ID_ISAR4</a></td></tr>
<tr class="separator:ad7b9531b5372d4e772c180f576fc5fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a101027bcbb2ad69c8ccc06c77b362180"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a101027bcbb2ad69c8ccc06c77b362180">ID_ISAR5</a></td></tr>
<tr class="separator:a101027bcbb2ad69c8ccc06c77b362180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21c5e3ce732bd9ce14e469f81958f7fc"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a21c5e3ce732bd9ce14e469f81958f7fc">CCSIDR</a></td></tr>
<tr class="separator:a21c5e3ce732bd9ce14e469f81958f7fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a713df59a53228f9d7f2df7084dc955"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a8a713df59a53228f9d7f2df7084dc955">CLIDR</a></td></tr>
<tr class="separator:a8a713df59a53228f9d7f2df7084dc955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d867198a0db89993cc848a660f710b1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a2d867198a0db89993cc848a660f710b1">AIDR</a></td></tr>
<tr class="separator:a2d867198a0db89993cc848a660f710b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18796b147201f9ee4e68e90f9e9d52e6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a18796b147201f9ee4e68e90f9e9d52e6">CSSELR</a></td></tr>
<tr class="separator:a18796b147201f9ee4e68e90f9e9d52e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac98df680652a05e622c851b90fdc3f3d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#ac98df680652a05e622c851b90fdc3f3d">SCTLR</a></td></tr>
<tr class="separator:ac98df680652a05e622c851b90fdc3f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57082ad0e6ed06f5df1be9cdad8aecc2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a57082ad0e6ed06f5df1be9cdad8aecc2">ACTLR</a></td></tr>
<tr class="separator:a57082ad0e6ed06f5df1be9cdad8aecc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fd842cb5c84a3052a8a9d874b794252"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a0fd842cb5c84a3052a8a9d874b794252">SecondaryACTLR</a></td></tr>
<tr class="separator:a0fd842cb5c84a3052a8a9d874b794252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dab6842cb99a62d702fb1e3acfac9be"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a8dab6842cb99a62d702fb1e3acfac9be">CPACR</a></td></tr>
<tr class="separator:a8dab6842cb99a62d702fb1e3acfac9be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04183221b9be9e5eaf47ce732456f06a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a04183221b9be9e5eaf47ce732456f06a">MPURegionBaseADDR</a></td></tr>
<tr class="separator:a04183221b9be9e5eaf47ce732456f06a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a257bd8eafb8896f543f404d26255ad15"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a257bd8eafb8896f543f404d26255ad15">MPURegionEnableR</a></td></tr>
<tr class="separator:a257bd8eafb8896f543f404d26255ad15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23b960466d5e2f83db18e57f5396ed7f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a23b960466d5e2f83db18e57f5396ed7f">MPURegionAccessControlR</a></td></tr>
<tr class="separator:a23b960466d5e2f83db18e57f5396ed7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96db136e8ab448644a5118ce6a094bdd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a96db136e8ab448644a5118ce6a094bdd">RGNR</a></td></tr>
<tr class="separator:a96db136e8ab448644a5118ce6a094bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62c988d06570f3a6d6929048b2973eb1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a62c988d06570f3a6d6929048b2973eb1">BTCMRegionR</a></td></tr>
<tr class="separator:a62c988d06570f3a6d6929048b2973eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89956a121eb8a820dc18be260b90daee"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a89956a121eb8a820dc18be260b90daee">ATCMRegionR</a></td></tr>
<tr class="separator:a89956a121eb8a820dc18be260b90daee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac2233d93b35690557e5cd8b5d545bbc"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#aac2233d93b35690557e5cd8b5d545bbc">SlavePortControlR</a></td></tr>
<tr class="separator:aac2233d93b35690557e5cd8b5d545bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a7dd856a4c82eb837186d84a70ae3e5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a0a7dd856a4c82eb837186d84a70ae3e5">CONTEXTIDR</a></td></tr>
<tr class="separator:a0a7dd856a4c82eb837186d84a70ae3e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f073d9fef1ec0d37947ed61cb8b8899"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a8f073d9fef1ec0d37947ed61cb8b8899">ThreadProcessIDR1</a></td></tr>
<tr class="separator:a8f073d9fef1ec0d37947ed61cb8b8899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbb67522ecd6d6de4d594c4d891bd167"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#abbb67522ecd6d6de4d594c4d891bd167">ThreadProcessIDR2</a></td></tr>
<tr class="separator:abbb67522ecd6d6de4d594c4d891bd167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec594fc9dfa779f007c872e26c6061af"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#aec594fc9dfa779f007c872e26c6061af">ThreadProcessIDR3</a></td></tr>
<tr class="separator:aec594fc9dfa779f007c872e26c6061af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3515cc8766586b74e3d949dcc9bfe06e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a3515cc8766586b74e3d949dcc9bfe06e">nVALIRQSET</a></td></tr>
<tr class="separator:a3515cc8766586b74e3d949dcc9bfe06e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa541a3a028df9eb7a072a2f775cd3bc8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#aa541a3a028df9eb7a072a2f775cd3bc8">nVALFIQSET</a></td></tr>
<tr class="separator:aa541a3a028df9eb7a072a2f775cd3bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac13b623cb358d1212ac2d48d80a1e9b8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#ac13b623cb358d1212ac2d48d80a1e9b8">nVALRESETSET</a></td></tr>
<tr class="separator:ac13b623cb358d1212ac2d48d80a1e9b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10b65a5b156c063b46da42106c3e4e17"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a10b65a5b156c063b46da42106c3e4e17">nVALDEBUGSET</a></td></tr>
<tr class="separator:a10b65a5b156c063b46da42106c3e4e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09c047b6124c61d329ce92a5ac75ba70"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a09c047b6124c61d329ce92a5ac75ba70">nVALIRQCLEAR</a></td></tr>
<tr class="separator:a09c047b6124c61d329ce92a5ac75ba70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4245f975d98977f20cbd3b087d68edc8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a4245f975d98977f20cbd3b087d68edc8">nVALFIQCLEAR</a></td></tr>
<tr class="separator:a4245f975d98977f20cbd3b087d68edc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13db3cef0b5396329241355f0801efc4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a13db3cef0b5396329241355f0801efc4">nVALRESETCLEAR</a></td></tr>
<tr class="separator:a13db3cef0b5396329241355f0801efc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a5b6bb42f8aad5a1b95558a43f7ae2d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a1a5b6bb42f8aad5a1b95558a43f7ae2d">nVALDEBUGCLEAR</a></td></tr>
<tr class="separator:a1a5b6bb42f8aad5a1b95558a43f7ae2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acad81b25bd4d1561e7ef47755822e5e6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#acad81b25bd4d1561e7ef47755822e5e6">BuildOption1R</a></td></tr>
<tr class="separator:acad81b25bd4d1561e7ef47755822e5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5d4837b972f4e8c71a2f3779af8bca9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#ae5d4837b972f4e8c71a2f3779af8bca9">BuildOption2R</a></td></tr>
<tr class="separator:ae5d4837b972f4e8c71a2f3779af8bca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b5589c55c618aa602a60d1053d950df"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a9b5589c55c618aa602a60d1053d950df">PinOptionR</a></td></tr>
<tr class="separator:a9b5589c55c618aa602a60d1053d950df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4276a317a3fd3764c62ba90bbfe0e006"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a4276a317a3fd3764c62ba90bbfe0e006">LLPPnormalAXIRR</a></td></tr>
<tr class="separator:a4276a317a3fd3764c62ba90bbfe0e006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ae3ab3e60fbc64ca9f9e28e8e40aa2d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a2ae3ab3e60fbc64ca9f9e28e8e40aa2d">LLPPvirtualAXIRR</a></td></tr>
<tr class="separator:a2ae3ab3e60fbc64ca9f9e28e8e40aa2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69ebcb3af7824cbce3466d85bf25fab3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a69ebcb3af7824cbce3466d85bf25fab3">AHBRR</a></td></tr>
<tr class="separator:a69ebcb3af7824cbce3466d85bf25fab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e9ce6a3d3e132de0ad253414ec5138a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a3e9ce6a3d3e132de0ad253414ec5138a">CFLR</a></td></tr>
<tr class="separator:a3e9ce6a3d3e132de0ad253414ec5138a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e98e0ae8596d05f915563088abdbb87"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a0e98e0ae8596d05f915563088abdbb87">PMOVSR</a></td></tr>
<tr class="separator:a0e98e0ae8596d05f915563088abdbb87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6892044eb64c68836ea3394f4e428ccf"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a6892044eb64c68836ea3394f4e428ccf">DFSR</a></td></tr>
<tr class="separator:a6892044eb64c68836ea3394f4e428ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a723f81b010c05be7e99850d4e6c97a2e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a723f81b010c05be7e99850d4e6c97a2e">ADFSR</a></td></tr>
<tr class="separator:a723f81b010c05be7e99850d4e6c97a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd54ccadd9039c9df1f5aed3d2dd0546"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#acd54ccadd9039c9df1f5aed3d2dd0546">DFAR</a></td></tr>
<tr class="separator:acd54ccadd9039c9df1f5aed3d2dd0546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaddeaabdcc23a8288a74f84ad8287f0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#aaaddeaabdcc23a8288a74f84ad8287f0">IFSR</a></td></tr>
<tr class="separator:aaaddeaabdcc23a8288a74f84ad8287f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5b5cefb7566a492c4076ac5d02e889a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#ab5b5cefb7566a492c4076ac5d02e889a">IFAR</a></td></tr>
<tr class="separator:ab5b5cefb7566a492c4076ac5d02e889a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81aeccb22e294907066aa96e6d944284"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__R5FCPU__StaticRegs.html#a81aeccb22e294907066aa96e6d944284">AIFSR</a></td></tr>
<tr class="separator:a81aeccb22e294907066aa96e6d944284"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="aa438325d6067acdc35af8efd84dce7f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa438325d6067acdc35af8efd84dce7f7">&#9670;&nbsp;</a></span>MIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::MIDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2cc3f00f807fc2b705060af2cd6a94c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2cc3f00f807fc2b705060af2cd6a94c">&#9670;&nbsp;</a></span>CTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::CTR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5886f5927d045723d39296460261ff2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5886f5927d045723d39296460261ff2b">&#9670;&nbsp;</a></span>TCMTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::TCMTR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed684effe87257828f492e8f12630a14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed684effe87257828f492e8f12630a14">&#9670;&nbsp;</a></span>MPUIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::MPUIR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44cbcb59227d5903a4b5c7a6fbd21d36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44cbcb59227d5903a4b5c7a6fbd21d36">&#9670;&nbsp;</a></span>MPIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::MPIDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41f2bc9b9f14d31889051445ece25dcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41f2bc9b9f14d31889051445ece25dcf">&#9670;&nbsp;</a></span>PFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::PFR0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8a97c3c6989d52226329481fc6088c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8a97c3c6989d52226329481fc6088c2">&#9670;&nbsp;</a></span>PFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::PFR1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49461b3591b9c6eaae2e495b834a1fef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49461b3591b9c6eaae2e495b834a1fef">&#9670;&nbsp;</a></span>ID_DFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::ID_DFR0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5cf3f57f12fe6985fb9c130fed93a990"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cf3f57f12fe6985fb9c130fed93a990">&#9670;&nbsp;</a></span>ID_AFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::ID_AFR0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33aa877a8ed25a8a30950d2a196cef57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33aa877a8ed25a8a30950d2a196cef57">&#9670;&nbsp;</a></span>ID_MMFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::ID_MMFR0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaec80f03725a7619cc9af2deb1daaa4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaec80f03725a7619cc9af2deb1daaa4a">&#9670;&nbsp;</a></span>ID_MMFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::ID_MMFR1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9876ad0e844382aa404026b38bae9b3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9876ad0e844382aa404026b38bae9b3c">&#9670;&nbsp;</a></span>ID_MMFR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::ID_MMFR2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b3402f1f61b94c67e56c659f6cb7151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b3402f1f61b94c67e56c659f6cb7151">&#9670;&nbsp;</a></span>ID_MMFR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::ID_MMFR3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37f206e43f9d1e672e7fc59b8e910982"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37f206e43f9d1e672e7fc59b8e910982">&#9670;&nbsp;</a></span>ID_ISAR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::ID_ISAR0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a584ea458d7758649a374cc0d8fa134d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a584ea458d7758649a374cc0d8fa134d2">&#9670;&nbsp;</a></span>ID_ISAR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::ID_ISAR1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb0a65ec9383efdcfcd27b80c1962cca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb0a65ec9383efdcfcd27b80c1962cca">&#9670;&nbsp;</a></span>ID_ISAR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::ID_ISAR2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1a292a45f25c8a0d270b7cde6ac674e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1a292a45f25c8a0d270b7cde6ac674e">&#9670;&nbsp;</a></span>ID_ISAR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::ID_ISAR3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7b9531b5372d4e772c180f576fc5fa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7b9531b5372d4e772c180f576fc5fa1">&#9670;&nbsp;</a></span>ID_ISAR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::ID_ISAR4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a101027bcbb2ad69c8ccc06c77b362180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a101027bcbb2ad69c8ccc06c77b362180">&#9670;&nbsp;</a></span>ID_ISAR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::ID_ISAR5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21c5e3ce732bd9ce14e469f81958f7fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21c5e3ce732bd9ce14e469f81958f7fc">&#9670;&nbsp;</a></span>CCSIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::CCSIDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a713df59a53228f9d7f2df7084dc955"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a713df59a53228f9d7f2df7084dc955">&#9670;&nbsp;</a></span>CLIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::CLIDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d867198a0db89993cc848a660f710b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d867198a0db89993cc848a660f710b1">&#9670;&nbsp;</a></span>AIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::AIDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18796b147201f9ee4e68e90f9e9d52e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18796b147201f9ee4e68e90f9e9d52e6">&#9670;&nbsp;</a></span>CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::CSSELR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac98df680652a05e622c851b90fdc3f3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac98df680652a05e622c851b90fdc3f3d">&#9670;&nbsp;</a></span>SCTLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::SCTLR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57082ad0e6ed06f5df1be9cdad8aecc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57082ad0e6ed06f5df1be9cdad8aecc2">&#9670;&nbsp;</a></span>ACTLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::ACTLR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0fd842cb5c84a3052a8a9d874b794252"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fd842cb5c84a3052a8a9d874b794252">&#9670;&nbsp;</a></span>SecondaryACTLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::SecondaryACTLR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8dab6842cb99a62d702fb1e3acfac9be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dab6842cb99a62d702fb1e3acfac9be">&#9670;&nbsp;</a></span>CPACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::CPACR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04183221b9be9e5eaf47ce732456f06a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04183221b9be9e5eaf47ce732456f06a">&#9670;&nbsp;</a></span>MPURegionBaseADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::MPURegionBaseADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a257bd8eafb8896f543f404d26255ad15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a257bd8eafb8896f543f404d26255ad15">&#9670;&nbsp;</a></span>MPURegionEnableR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::MPURegionEnableR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23b960466d5e2f83db18e57f5396ed7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23b960466d5e2f83db18e57f5396ed7f">&#9670;&nbsp;</a></span>MPURegionAccessControlR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::MPURegionAccessControlR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96db136e8ab448644a5118ce6a094bdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96db136e8ab448644a5118ce6a094bdd">&#9670;&nbsp;</a></span>RGNR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::RGNR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62c988d06570f3a6d6929048b2973eb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62c988d06570f3a6d6929048b2973eb1">&#9670;&nbsp;</a></span>BTCMRegionR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::BTCMRegionR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89956a121eb8a820dc18be260b90daee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89956a121eb8a820dc18be260b90daee">&#9670;&nbsp;</a></span>ATCMRegionR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::ATCMRegionR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac2233d93b35690557e5cd8b5d545bbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac2233d93b35690557e5cd8b5d545bbc">&#9670;&nbsp;</a></span>SlavePortControlR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::SlavePortControlR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a7dd856a4c82eb837186d84a70ae3e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a7dd856a4c82eb837186d84a70ae3e5">&#9670;&nbsp;</a></span>CONTEXTIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::CONTEXTIDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f073d9fef1ec0d37947ed61cb8b8899"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f073d9fef1ec0d37947ed61cb8b8899">&#9670;&nbsp;</a></span>ThreadProcessIDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::ThreadProcessIDR1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbb67522ecd6d6de4d594c4d891bd167"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbb67522ecd6d6de4d594c4d891bd167">&#9670;&nbsp;</a></span>ThreadProcessIDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::ThreadProcessIDR2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec594fc9dfa779f007c872e26c6061af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec594fc9dfa779f007c872e26c6061af">&#9670;&nbsp;</a></span>ThreadProcessIDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::ThreadProcessIDR3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3515cc8766586b74e3d949dcc9bfe06e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3515cc8766586b74e3d949dcc9bfe06e">&#9670;&nbsp;</a></span>nVALIRQSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::nVALIRQSET</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa541a3a028df9eb7a072a2f775cd3bc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa541a3a028df9eb7a072a2f775cd3bc8">&#9670;&nbsp;</a></span>nVALFIQSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::nVALFIQSET</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac13b623cb358d1212ac2d48d80a1e9b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac13b623cb358d1212ac2d48d80a1e9b8">&#9670;&nbsp;</a></span>nVALRESETSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::nVALRESETSET</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10b65a5b156c063b46da42106c3e4e17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10b65a5b156c063b46da42106c3e4e17">&#9670;&nbsp;</a></span>nVALDEBUGSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::nVALDEBUGSET</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09c047b6124c61d329ce92a5ac75ba70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09c047b6124c61d329ce92a5ac75ba70">&#9670;&nbsp;</a></span>nVALIRQCLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::nVALIRQCLEAR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4245f975d98977f20cbd3b087d68edc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4245f975d98977f20cbd3b087d68edc8">&#9670;&nbsp;</a></span>nVALFIQCLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::nVALFIQCLEAR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13db3cef0b5396329241355f0801efc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13db3cef0b5396329241355f0801efc4">&#9670;&nbsp;</a></span>nVALRESETCLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::nVALRESETCLEAR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a5b6bb42f8aad5a1b95558a43f7ae2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a5b6bb42f8aad5a1b95558a43f7ae2d">&#9670;&nbsp;</a></span>nVALDEBUGCLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::nVALDEBUGCLEAR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acad81b25bd4d1561e7ef47755822e5e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acad81b25bd4d1561e7ef47755822e5e6">&#9670;&nbsp;</a></span>BuildOption1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::BuildOption1R</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5d4837b972f4e8c71a2f3779af8bca9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5d4837b972f4e8c71a2f3779af8bca9">&#9670;&nbsp;</a></span>BuildOption2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::BuildOption2R</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b5589c55c618aa602a60d1053d950df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b5589c55c618aa602a60d1053d950df">&#9670;&nbsp;</a></span>PinOptionR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::PinOptionR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4276a317a3fd3764c62ba90bbfe0e006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4276a317a3fd3764c62ba90bbfe0e006">&#9670;&nbsp;</a></span>LLPPnormalAXIRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::LLPPnormalAXIRR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ae3ab3e60fbc64ca9f9e28e8e40aa2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ae3ab3e60fbc64ca9f9e28e8e40aa2d">&#9670;&nbsp;</a></span>LLPPvirtualAXIRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::LLPPvirtualAXIRR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69ebcb3af7824cbce3466d85bf25fab3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69ebcb3af7824cbce3466d85bf25fab3">&#9670;&nbsp;</a></span>AHBRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::AHBRR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e9ce6a3d3e132de0ad253414ec5138a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e9ce6a3d3e132de0ad253414ec5138a">&#9670;&nbsp;</a></span>CFLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::CFLR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e98e0ae8596d05f915563088abdbb87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e98e0ae8596d05f915563088abdbb87">&#9670;&nbsp;</a></span>PMOVSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::PMOVSR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6892044eb64c68836ea3394f4e428ccf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6892044eb64c68836ea3394f4e428ccf">&#9670;&nbsp;</a></span>DFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::DFSR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a723f81b010c05be7e99850d4e6c97a2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a723f81b010c05be7e99850d4e6c97a2e">&#9670;&nbsp;</a></span>ADFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::ADFSR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd54ccadd9039c9df1f5aed3d2dd0546"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd54ccadd9039c9df1f5aed3d2dd0546">&#9670;&nbsp;</a></span>DFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::DFAR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaaddeaabdcc23a8288a74f84ad8287f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaddeaabdcc23a8288a74f84ad8287f0">&#9670;&nbsp;</a></span>IFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::IFSR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5b5cefb7566a492c4076ac5d02e889a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5b5cefb7566a492c4076ac5d02e889a">&#9670;&nbsp;</a></span>IFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::IFAR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81aeccb22e294907066aa96e6d944284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81aeccb22e294907066aa96e6d944284">&#9670;&nbsp;</a></span>AIFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SDL_R5FCPU_StaticRegs::AIFSR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structSDL__R5FCPU__StaticRegs.html">SDL_R5FCPU_StaticRegs</a></li>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
