Running: D:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/desktop things/uni/TERM 3/Logic Circuits/lab/experiments/07/report/adder_sub_4bit/adder_sub_4bit_tb_isim_beh.exe -prj D:/desktop things/uni/TERM 3/Logic Circuits/lab/experiments/07/report/adder_sub_4bit/adder_sub_4bit_tb_beh.prj work.adder_sub_4bit_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/desktop things/uni/TERM 3/Logic Circuits/lab/experiments/07/report/adder_sub_4bit/adder_sub_4bit_tb.v" into library work
Analyzing Verilog file "D:/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module adder_sub_1bit
Compiling module adder_sub_4bit
Compiling module adder_sub_4bit_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable D:/desktop things/uni/TERM 3/Logic Circuits/lab/experiments/07/report/adder_sub_4bit/adder_sub_4bit_tb_isim_beh.exe
Fuse Memory Usage: 27760 KB
Fuse CPU Usage: 562 ms
