# SeniorDesign

Goal is to implement an FMCW radar controller/reciever with a Basys3 FPGA and some kind of MCU. Code is still in development so a lot of pushes happening which are sometimes wrong.

Note: Some blocks now us IP blocks (Clock_Wiz) this can't be added to source projects will need to add after importing files. Appropriate comments as necessary.
