
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/sramcontroller/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/sramcontroller
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/sramcontroller.v
# synth_design -part xc7z020clg484-3 -top sramcontroller -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top sramcontroller -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 181712 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.535 ; gain = 26.895 ; free physical = 246935 ; free virtual = 314683
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sramcontroller' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/sramcontroller.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/sramcontroller.v:72]
WARNING: [Synth 8-567] referenced signal 'addrin' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/sramcontroller.v:69]
WARNING: [Synth 8-567] referenced signal 'tm3_sram_data_in' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/sramcontroller.v:69]
INFO: [Synth 8-6155] done synthesizing module 'sramcontroller' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/sramcontroller.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 246881 ; free virtual = 314628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 246862 ; free virtual = 314609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.297 ; gain = 80.656 ; free physical = 246861 ; free virtual = 314608
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sramcontroller'
INFO: [Synth 8-5544] ROM "tm3_sram_data_xhdl0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tm3_sram_data_xhdl0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tm3_sram_data_xhdl0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tm3_sram_data_xhdl0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tm3_sram_data_xhdl0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'want_addr_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/sramcontroller.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/sramcontroller.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/sramcontroller.v:81]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE4 |                              011 |                              100
                 iSTATE2 |                              100 |                              011
                  iSTATE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sramcontroller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/sramcontroller.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'want_data_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/sramcontroller.v:78]
WARNING: [Synth 8-327] inferring latch for variable 'temp_data_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/sramcontroller.v:209]
WARNING: [Synth 8-327] inferring latch for variable 'temp_datavalid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/sramcontroller.v:104]
WARNING: [Synth 8-327] inferring latch for variable 'tm3_sram_data_xhdl0_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/sramcontroller.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'tm3_sram_addr_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/sramcontroller.v:87]
WARNING: [Synth 8-327] inferring latch for variable 'tm3_sram_we_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/sramcontroller.v:75]
WARNING: [Synth 8-327] inferring latch for variable 'tm3_sram_oe_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/sramcontroller.v:89]
WARNING: [Synth 8-327] inferring latch for variable 'tm3_sram_adsp_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/sramcontroller.v:88]
WARNING: [Synth 8-327] inferring latch for variable 'temp_statepeek_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/sramcontroller.v:97]
WARNING: [Synth 8-327] inferring latch for variable 'temp_waddress_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/sramcontroller.v:100]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1570.305 ; gain = 96.664 ; free physical = 246815 ; free virtual = 314562
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input     64 Bit        Muxes := 1     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input     18 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 7     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sramcontroller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input     64 Bit        Muxes := 1     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input     18 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 7     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'tm3_sram_we_reg[0]' (LD) to 'tm3_sram_we_reg[1]'
INFO: [Synth 8-3886] merging instance 'tm3_sram_we_reg[1]' (LD) to 'tm3_sram_we_reg[2]'
INFO: [Synth 8-3886] merging instance 'tm3_sram_we_reg[2]' (LD) to 'tm3_sram_we_reg[3]'
INFO: [Synth 8-3886] merging instance 'tm3_sram_we_reg[3]' (LD) to 'tm3_sram_we_reg[4]'
INFO: [Synth 8-3886] merging instance 'tm3_sram_we_reg[4]' (LD) to 'tm3_sram_we_reg[5]'
INFO: [Synth 8-3886] merging instance 'tm3_sram_we_reg[5]' (LD) to 'tm3_sram_we_reg[6]'
INFO: [Synth 8-3886] merging instance 'tm3_sram_we_reg[6]' (LD) to 'tm3_sram_we_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tm3_sram_addr_reg[18] )
WARNING: [Synth 8-3332] Sequential element (tm3_sram_addr_reg[18]) is unused and will be removed from module sramcontroller.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1702.945 ; gain = 229.305 ; free physical = 246526 ; free virtual = 314275
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1702.945 ; gain = 229.305 ; free physical = 246517 ; free virtual = 314266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1702.945 ; gain = 229.305 ; free physical = 246506 ; free virtual = 314255
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1702.945 ; gain = 229.305 ; free physical = 246484 ; free virtual = 314233
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1702.945 ; gain = 229.305 ; free physical = 246485 ; free virtual = 314234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1702.945 ; gain = 229.305 ; free physical = 246486 ; free virtual = 314235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1702.945 ; gain = 229.305 ; free physical = 246486 ; free virtual = 314235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1702.945 ; gain = 229.305 ; free physical = 246485 ; free virtual = 314233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1702.945 ; gain = 229.305 ; free physical = 246485 ; free virtual = 314233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT2   |     1|
|3     |LUT3   |    14|
|4     |LUT4   |    83|
|5     |LUT5   |    21|
|6     |LUT6   |     4|
|7     |FDRE   |    89|
|8     |LD     |   177|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   394|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1702.945 ; gain = 229.305 ; free physical = 246484 ; free virtual = 314233
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1702.945 ; gain = 229.305 ; free physical = 246485 ; free virtual = 314233
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1702.945 ; gain = 229.305 ; free physical = 246493 ; free virtual = 314242
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 182 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1847.102 ; gain = 0.000 ; free physical = 246278 ; free virtual = 314027
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 177 instances were transformed.
  LD => LDCE: 177 instances

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1847.102 ; gain = 373.559 ; free physical = 246328 ; free virtual = 314077
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2409.758 ; gain = 562.656 ; free physical = 245694 ; free virtual = 313444
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2409.758 ; gain = 0.000 ; free physical = 245693 ; free virtual = 313444
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2433.770 ; gain = 0.000 ; free physical = 245690 ; free virtual = 313441
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/sramcontroller/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "addr_ready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "addrvalid" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "data_ready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/sramcontroller/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2502.832 ; gain = 0.000 ; free physical = 245434 ; free virtual = 313185

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 129182b56

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.832 ; gain = 0.000 ; free physical = 245434 ; free virtual = 313185

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 129182b56

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2502.832 ; gain = 0.000 ; free physical = 245395 ; free virtual = 313145
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 129182b56

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2502.832 ; gain = 0.000 ; free physical = 245395 ; free virtual = 313145
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 172d2b2e4

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2502.832 ; gain = 0.000 ; free physical = 245394 ; free virtual = 313144
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 172d2b2e4

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2502.832 ; gain = 0.000 ; free physical = 245394 ; free virtual = 313144
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: d4e37b06

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2502.832 ; gain = 0.000 ; free physical = 245405 ; free virtual = 313156
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d4e37b06

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2502.832 ; gain = 0.000 ; free physical = 245405 ; free virtual = 313156
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.832 ; gain = 0.000 ; free physical = 245405 ; free virtual = 313155
Ending Logic Optimization Task | Checksum: d4e37b06

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2502.832 ; gain = 0.000 ; free physical = 245405 ; free virtual = 313155

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d4e37b06

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2502.832 ; gain = 0.000 ; free physical = 245402 ; free virtual = 313152

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d4e37b06

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.832 ; gain = 0.000 ; free physical = 245402 ; free virtual = 313152

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.832 ; gain = 0.000 ; free physical = 245402 ; free virtual = 313152
Ending Netlist Obfuscation Task | Checksum: d4e37b06

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.832 ; gain = 0.000 ; free physical = 245402 ; free virtual = 313152
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2502.832 ; gain = 0.000 ; free physical = 245402 ; free virtual = 313152
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: d4e37b06
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module sramcontroller ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2518.824 ; gain = 0.000 ; free physical = 245361 ; free virtual = 313112
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2518.824 ; gain = 0.000 ; free physical = 245356 ; free virtual = 313107
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "addr_ready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "addrvalid" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "data_ready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=9.193 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2518.824 ; gain = 0.000 ; free physical = 245340 ; free virtual = 313091
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2716.004 ; gain = 197.180 ; free physical = 245349 ; free virtual = 313100
Power optimization passes: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2716.004 ; gain = 197.180 ; free physical = 245349 ; free virtual = 313100

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 245369 ; free virtual = 313120


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design sramcontroller ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 89
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: d4e37b06

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 245369 ; free virtual = 313119
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: d4e37b06
Power optimization: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2716.004 ; gain = 213.172 ; free physical = 245372 ; free virtual = 313123
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28469184 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d4e37b06

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 245406 ; free virtual = 313157
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: d4e37b06

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 245406 ; free virtual = 313157
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: d4e37b06

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 245406 ; free virtual = 313157
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: d4e37b06

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 245406 ; free virtual = 313157
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: d4e37b06

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 245406 ; free virtual = 313157

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 245407 ; free virtual = 313158
Ending Netlist Obfuscation Task | Checksum: d4e37b06

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 245407 ; free virtual = 313158
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 246190 ; free virtual = 313939
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8dc358c6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 246189 ; free virtual = 313938
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 246188 ; free virtual = 313937

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b03fa17c

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 246189 ; free virtual = 313938

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 184b58c68

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 246196 ; free virtual = 313945

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 184b58c68

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 246195 ; free virtual = 313944
Phase 1 Placer Initialization | Checksum: 184b58c68

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 246195 ; free virtual = 313944

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 184b58c68

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 246194 ; free virtual = 313943
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 18e261664

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 246156 ; free virtual = 313906

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18e261664

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 246156 ; free virtual = 313905

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16d509e50

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 246153 ; free virtual = 313902

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20bbefe55

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 246150 ; free virtual = 313899

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 20bbefe55

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 246150 ; free virtual = 313899

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 17afba5eb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 246155 ; free virtual = 313904

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 163d36f61

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 246154 ; free virtual = 313903

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 163d36f61

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 246154 ; free virtual = 313903
Phase 3 Detail Placement | Checksum: 163d36f61

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 246154 ; free virtual = 313903

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 163d36f61

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 246153 ; free virtual = 313902

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 163d36f61

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 246153 ; free virtual = 313902

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 163d36f61

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 246153 ; free virtual = 313902

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 246153 ; free virtual = 313902
Phase 4.4 Final Placement Cleanup | Checksum: 19f5c72c0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 246153 ; free virtual = 313902
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19f5c72c0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 246153 ; free virtual = 313902
Ending Placer Task | Checksum: f2bf7c01

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 246166 ; free virtual = 313915
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 246166 ; free virtual = 313915
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 246167 ; free virtual = 313916
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 246136 ; free virtual = 313885
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 246057 ; free virtual = 313807
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/sramcontroller/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "addr_ready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "addrvalid" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "data_ready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 6f6d726 ConstDB: 0 ShapeSum: ebc8a4db RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "addr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "globalreset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "globalreset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addrin[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addrin[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addrin[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addrin[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addrin[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addrin[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addrin[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addrin[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addrin[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addrin[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addrin[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addrin[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addrin[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addrin[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addrin[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addrin[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addrvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addrvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addrin[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addrin[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addrin[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addrin[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addrin[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addrin[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addrin[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addrin[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addrin[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addrin[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addrin[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addrin[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addrin[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addrin[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addrin[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addrin[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addrin[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addrin[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addrin[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addrin[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tm3_sram_data_in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tm3_sram_data_in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: d7d22647

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 246166 ; free virtual = 313915
Post Restoration Checksum: NetGraph: cdb5e2a9 NumContArr: a1c439e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d7d22647

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 246130 ; free virtual = 313879

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d7d22647

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 246094 ; free virtual = 313843

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d7d22647

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 246094 ; free virtual = 313843
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15804f2f5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 246020 ; free virtual = 313770
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.855  | TNS=0.000  | WHS=0.152  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1d9efa263

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 246050 ; free virtual = 313800

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16c2ca8f4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 246018 ; free virtual = 313767

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.933  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c251eff1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 245992 ; free virtual = 313741
Phase 4 Rip-up And Reroute | Checksum: 1c251eff1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 245992 ; free virtual = 313741

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1c251eff1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 245992 ; free virtual = 313741

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c251eff1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 245992 ; free virtual = 313741
Phase 5 Delay and Skew Optimization | Checksum: 1c251eff1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 245992 ; free virtual = 313741

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10266a614

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 245991 ; free virtual = 313741
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.933  | TNS=0.000  | WHS=0.290  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 10266a614

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 245991 ; free virtual = 313741
Phase 6 Post Hold Fix | Checksum: 10266a614

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 245991 ; free virtual = 313740

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0185358 %
  Global Horizontal Routing Utilization  = 0.0224814 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 10266a614

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 245979 ; free virtual = 313728

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10266a614

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 245976 ; free virtual = 313725

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 699bde71

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 245971 ; free virtual = 313720

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.933  | TNS=0.000  | WHS=0.290  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 699bde71

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 245970 ; free virtual = 313719
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 245998 ; free virtual = 313747

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 245996 ; free virtual = 313746
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 245993 ; free virtual = 313742
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 245966 ; free virtual = 313716
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.004 ; gain = 0.000 ; free physical = 245859 ; free virtual = 313610
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/sramcontroller/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "addr_ready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "addrvalid" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "data_ready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/sramcontroller/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/sramcontroller/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/sramcontroller/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2726.094 ; gain = 0.000 ; free physical = 245406 ; free virtual = 313157
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 22:16:02 2022...
