<profile>

<section name = "Vitis HLS Report for 'PE_wrapper_0_7_x1'" level="0">
<item name = "Date">Fri Sep 16 06:04:54 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">top</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">49, 75502537, 0.163 us, 0.252 sec, 49, 75502537, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- PE_wrapper_0_7_x1_loop_1_PE_wrapper_0_7_x1_loop_2">48, 75502536, 2 ~ 3145939, -, -, 24, no</column>
<column name=" + PE_wrapper_0_7_x1_loop_3">144, 144, 18, -, -, 8, no</column>
<column name="  ++ PE_wrapper_0_7_x1_loop_4">16, 16, 1, -, -, 16, no</column>
<column name=" + PE_wrapper_0_7_x1_loop_5_PE_wrapper_0_7_x1_loop_7_PE_wrapper_0_7_x1_loop_8_PE_wrapper_0_7_x1_loop_9">3145791, 3145791, 67, 3, 3, 1048576, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 532, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 24, 1812, 1062, -</column>
<column name="Memory">1, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 689, -</column>
<column name="Register">-, -, 2599, 384, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U1294">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U1295">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U1296">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U1297">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U1298">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U1299">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U1300">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U1301">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U1302">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="local_D_U">PE_wrapper_0_0_x0_local_D, 1, 0, 0, 0, 128, 32, 1, 4096</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln19921_fu_517_p2">+, 0, 0, 14, 7, 7</column>
<column name="add_ln19924_fu_687_p2">+, 0, 0, 28, 21, 1</column>
<column name="add_ln691_294_fu_940_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln691_295_fu_1011_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_296_fu_483_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_297_fu_499_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_298_fu_1133_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln691_299_fu_1073_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_fu_871_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln890_145_fu_1079_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln890_146_fu_752_p2">+, 0, 0, 21, 14, 1</column>
<column name="add_ln890_147_fu_758_p2">+, 0, 0, 22, 15, 1</column>
<column name="add_ln890_fu_437_p2">+, 0, 0, 12, 5, 1</column>
<column name="c2_V_51_fu_802_p2">+, 0, 0, 15, 8, 1</column>
<column name="empty_2419_fu_1110_p2">+, 0, 0, 14, 7, 7</column>
<column name="and_ln19924_1_fu_855_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln19924_2_fu_860_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln19924_fu_844_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln19927_1_fu_926_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln19927_fu_920_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln19928_fu_997_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state71_pp0_stage0_iter22">and, 0, 0, 2, 1, 1</column>
<column name="cmp_i_i273_not_fu_778_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="cmp_i_i273_not_mid1_fu_890_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="cmp_i_i279_not_fu_772_p2">icmp, 0, 0, 11, 8, 7</column>
<column name="cmp_i_i279_not_mid1_fu_815_p2">icmp, 0, 0, 11, 8, 7</column>
<column name="cmp_i_i_not_fu_784_p2">icmp, 0, 0, 10, 6, 5</column>
<column name="cmp_i_i_not_mid1_fu_965_p2">icmp, 0, 0, 10, 6, 5</column>
<column name="icmp_ln19924_fu_533_p2">icmp, 0, 0, 15, 21, 22</column>
<column name="icmp_ln890121_fu_449_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="icmp_ln890_328_fu_477_p2">icmp, 0, 0, 10, 6, 6</column>
<column name="icmp_ln890_329_fu_493_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln890_330_fu_527_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_331_fu_734_p2">icmp, 0, 0, 12, 15, 14</column>
<column name="icmp_ln890_332_fu_838_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_333_fu_849_p2">icmp, 0, 0, 11, 9, 8</column>
<column name="icmp_ln890_334_fu_746_p2">icmp, 0, 0, 12, 14, 13</column>
<column name="icmp_ln890_fu_443_p2">icmp, 0, 0, 9, 5, 5</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage1_iter0">or, 0, 0, 2, 1, 1</column>
<column name="brmerge906_fu_796_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge906_mid1_fu_977_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln19924_1_fu_833_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln19924_fu_828_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln19927_1_fu_904_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln19927_2_fu_915_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln19927_fu_877_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln19928_1_fu_952_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln19928_fu_946_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln890_49_fu_1023_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln890_fu_1017_p2">or, 0, 0, 2, 1, 1</column>
<column name="ret_fu_471_p2">or, 0, 0, 6, 6, 3</column>
<column name="tmp1_fu_790_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp1_mid1_fu_971_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln19911_fu_455_p3">select, 0, 0, 3, 1, 1</column>
<column name="select_ln19924_1_fu_821_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln19924_2_fu_864_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln19924_fu_808_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln19927_1_fu_896_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln19927_fu_882_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln19928_1_fu_983_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln19928_fu_957_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln890_289_fu_1003_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln890_290_fu_1029_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln890_291_fu_1037_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln890_292_fu_1085_p3">select, 0, 0, 9, 1, 1</column>
<column name="select_ln890_293_fu_1093_p3">select, 0, 0, 14, 1, 1</column>
<column name="select_ln890_294_fu_764_p3">select, 0, 0, 15, 1, 1</column>
<column name="select_ln890_fu_932_p3">select, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln19924_fu_740_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln19927_fu_910_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln19928_fu_991_p2">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">49, 9, 1, 9</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter22">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_phi_mux_c2_V_phi_fu_339_p4">9, 2, 8, 16</column>
<column name="ap_phi_mux_c5_V_phi_fu_350_p4">9, 2, 2, 4</column>
<column name="ap_phi_mux_c6_V_49_phi_fu_361_p4">9, 2, 6, 12</column>
<column name="ap_phi_mux_c7_V_49_phi_fu_383_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_c8_V_phi_fu_394_p4">9, 2, 5, 10</column>
<column name="ap_phi_mux_indvar_flatten13_phi_fu_328_p4">9, 2, 14, 28</column>
<column name="ap_phi_mux_indvar_flatten41_phi_fu_317_p4">9, 2, 15, 30</column>
<column name="ap_phi_mux_indvar_flatten79_phi_fu_305_p4">9, 2, 21, 42</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_372_p4">9, 2, 9, 18</column>
<column name="c1_V_reg_268">9, 2, 3, 6</column>
<column name="c2_V_reg_335">9, 2, 8, 16</column>
<column name="c5_V_reg_346">9, 2, 2, 4</column>
<column name="c6_V_49_reg_357">9, 2, 6, 12</column>
<column name="c6_V_reg_279">9, 2, 4, 8</column>
<column name="c7_V_49_reg_379">9, 2, 4, 8</column>
<column name="c7_V_reg_290">9, 2, 5, 10</column>
<column name="c8_V_reg_390">9, 2, 5, 10</column>
<column name="fifo_A_PE_0_7_x132_blk_n">9, 2, 1, 2</column>
<column name="fifo_A_PE_0_8_x133_blk_n">9, 2, 1, 2</column>
<column name="fifo_B_PE_0_7_x196_blk_n">9, 2, 1, 2</column>
<column name="fifo_B_PE_1_7_x197_blk_n">9, 2, 1, 2</column>
<column name="fifo_C_PE_0_7_x1136_blk_n">9, 2, 1, 2</column>
<column name="fifo_C_PE_1_7_x1137_blk_n">9, 2, 1, 2</column>
<column name="fifo_D_drain_PE_0_7_x1169_blk_n">9, 2, 1, 2</column>
<column name="grp_fu_401_p0">20, 4, 32, 128</column>
<column name="grp_fu_401_p1">20, 4, 32, 128</column>
<column name="grp_fu_405_p0">20, 4, 32, 128</column>
<column name="grp_fu_405_p1">20, 4, 32, 128</column>
<column name="grp_fu_409_p0">14, 3, 32, 96</column>
<column name="grp_fu_409_p1">14, 3, 32, 96</column>
<column name="grp_fu_413_p0">20, 4, 32, 128</column>
<column name="grp_fu_413_p1">20, 4, 32, 128</column>
<column name="grp_fu_417_p0">20, 4, 32, 128</column>
<column name="grp_fu_417_p1">20, 4, 32, 128</column>
<column name="grp_fu_421_p0">20, 4, 32, 128</column>
<column name="grp_fu_421_p1">20, 4, 32, 128</column>
<column name="grp_fu_425_p0">20, 4, 32, 128</column>
<column name="grp_fu_425_p1">20, 4, 32, 128</column>
<column name="grp_fu_429_p0">14, 3, 32, 96</column>
<column name="grp_fu_429_p1">14, 3, 32, 96</column>
<column name="grp_fu_433_p0">14, 3, 32, 96</column>
<column name="grp_fu_433_p1">14, 3, 32, 96</column>
<column name="indvar_flatten13_reg_324">9, 2, 14, 28</column>
<column name="indvar_flatten41_reg_313">9, 2, 15, 30</column>
<column name="indvar_flatten79_reg_301">9, 2, 21, 42</column>
<column name="indvar_flatten87_reg_257">9, 2, 5, 10</column>
<column name="indvar_flatten_reg_368">9, 2, 9, 18</column>
<column name="local_D_address1">14, 3, 7, 21</column>
<column name="local_D_d1">14, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_1_reg_1537">32, 0, 32, 0</column>
<column name="add_2_reg_1542">32, 0, 32, 0</column>
<column name="add_3_reg_1547">32, 0, 32, 0</column>
<column name="add_4_reg_1552">32, 0, 32, 0</column>
<column name="add_5_reg_1557">32, 0, 32, 0</column>
<column name="add_6_reg_1562">32, 0, 32, 0</column>
<column name="add_7_reg_1567">32, 0, 32, 0</column>
<column name="add_ln19924_reg_1266">21, 0, 21, 0</column>
<column name="add_ln691_296_reg_1155">4, 0, 4, 0</column>
<column name="add_ln691_299_reg_1446">5, 0, 5, 0</column>
<column name="add_ln890_146_reg_1376">14, 0, 14, 0</column>
<column name="add_ln890_reg_1138">5, 0, 5, 0</column>
<column name="add_reg_1532">32, 0, 32, 0</column>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter22">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="c1_V_reg_268">3, 0, 3, 0</column>
<column name="c2_V_reg_335">8, 0, 8, 0</column>
<column name="c5_V_reg_346">2, 0, 2, 0</column>
<column name="c6_V_49_reg_357">6, 0, 6, 0</column>
<column name="c6_V_reg_279">4, 0, 4, 0</column>
<column name="c7_V_49_reg_379">4, 0, 4, 0</column>
<column name="c7_V_reg_290">5, 0, 5, 0</column>
<column name="c8_V_reg_390">5, 0, 5, 0</column>
<column name="empty_reg_1411">4, 0, 4, 0</column>
<column name="fifo_B_PE_0_7_x196_read_reg_1221">32, 0, 32, 0</column>
<column name="icmp_ln19924_reg_1177">1, 0, 1, 0</column>
<column name="icmp_ln890_331_reg_1321">1, 0, 1, 0</column>
<column name="icmp_ln890_334_reg_1340">1, 0, 1, 0</column>
<column name="indvar_flatten13_reg_324">14, 0, 14, 0</column>
<column name="indvar_flatten41_reg_313">15, 0, 15, 0</column>
<column name="indvar_flatten79_reg_301">21, 0, 21, 0</column>
<column name="indvar_flatten87_reg_257">5, 0, 5, 0</column>
<column name="indvar_flatten_reg_368">9, 0, 9, 0</column>
<column name="local_D_addr_49_reg_1461">7, 0, 7, 0</column>
<column name="local_D_load_reg_1477">32, 0, 32, 0</column>
<column name="mul40_1_reg_1487">32, 0, 32, 0</column>
<column name="mul40_2_reg_1492">32, 0, 32, 0</column>
<column name="mul40_3_reg_1497">32, 0, 32, 0</column>
<column name="mul40_4_reg_1502">32, 0, 32, 0</column>
<column name="mul40_5_reg_1507">32, 0, 32, 0</column>
<column name="mul40_6_reg_1522">32, 0, 32, 0</column>
<column name="mul40_7_reg_1527">32, 0, 32, 0</column>
<column name="mul4_reg_1482">32, 0, 32, 0</column>
<column name="mul_1_reg_1351">32, 0, 32, 0</column>
<column name="mul_2_reg_1356">32, 0, 32, 0</column>
<column name="mul_3_reg_1361">32, 0, 32, 0</column>
<column name="mul_4_reg_1366">32, 0, 32, 0</column>
<column name="mul_5_reg_1371">32, 0, 32, 0</column>
<column name="mul_6_reg_1467">32, 0, 32, 0</column>
<column name="mul_7_reg_1472">32, 0, 32, 0</column>
<column name="mul_reg_1346">32, 0, 32, 0</column>
<column name="select_ln19911_reg_1146">3, 0, 3, 0</column>
<column name="select_ln19924_2_reg_1386">8, 0, 8, 0</column>
<column name="select_ln19928_1_reg_1396">1, 0, 1, 0</column>
<column name="select_ln890_289_reg_1400">6, 0, 6, 0</column>
<column name="select_ln890_291_reg_1405">4, 0, 4, 0</column>
<column name="select_ln890_292_reg_1451">9, 0, 9, 0</column>
<column name="select_ln890_293_reg_1456">14, 0, 14, 0</column>
<column name="select_ln890_294_reg_1381">15, 0, 15, 0</column>
<column name="select_ln890_reg_1391">2, 0, 2, 0</column>
<column name="tmp_reg_1301">32, 0, 32, 0</column>
<column name="v1_V_49_reg_1216">32, 0, 32, 0</column>
<column name="v1_V_reg_1261">32, 0, 32, 0</column>
<column name="v2_V_685_reg_1231">32, 0, 32, 0</column>
<column name="v2_V_685_reg_1231_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="v2_V_686_reg_1236">32, 0, 32, 0</column>
<column name="v2_V_686_reg_1236_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="v2_V_687_reg_1241">32, 0, 32, 0</column>
<column name="v2_V_687_reg_1241_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="v2_V_688_reg_1246">32, 0, 32, 0</column>
<column name="v2_V_688_reg_1246_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="v2_V_689_reg_1251">32, 0, 32, 0</column>
<column name="v2_V_689_reg_1251_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="v2_V_690_reg_1256">32, 0, 32, 0</column>
<column name="v2_V_691_reg_1181">32, 0, 32, 0</column>
<column name="v2_V_692_reg_1186">32, 0, 32, 0</column>
<column name="v2_V_693_reg_1191">32, 0, 32, 0</column>
<column name="v2_V_694_reg_1196">32, 0, 32, 0</column>
<column name="v2_V_695_reg_1201">32, 0, 32, 0</column>
<column name="v2_V_696_reg_1206">32, 0, 32, 0</column>
<column name="v2_V_697_reg_1211">32, 0, 32, 0</column>
<column name="v2_V_reg_1226">32, 0, 32, 0</column>
<column name="v2_V_reg_1226_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="xor_ln19924_reg_1333">1, 0, 1, 0</column>
<column name="zext_ln890_reg_1160">4, 0, 7, 3</column>
<column name="icmp_ln19924_reg_1177">64, 32, 1, 0</column>
<column name="local_D_addr_49_reg_1461">64, 32, 7, 0</column>
<column name="mul40_1_reg_1487">64, 32, 32, 0</column>
<column name="mul40_2_reg_1492">64, 32, 32, 0</column>
<column name="mul40_3_reg_1497">64, 32, 32, 0</column>
<column name="mul40_4_reg_1502">64, 32, 32, 0</column>
<column name="mul40_5_reg_1507">64, 32, 32, 0</column>
<column name="mul40_6_reg_1522">64, 32, 32, 0</column>
<column name="mul40_7_reg_1527">64, 32, 32, 0</column>
<column name="select_ln19928_1_reg_1396">64, 32, 1, 0</column>
<column name="v1_V_reg_1261">64, 32, 32, 0</column>
<column name="v2_V_690_reg_1256">64, 32, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, PE_wrapper_0_7_x1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, PE_wrapper_0_7_x1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, PE_wrapper_0_7_x1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, PE_wrapper_0_7_x1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, PE_wrapper_0_7_x1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, PE_wrapper_0_7_x1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, PE_wrapper_0_7_x1, return value</column>
<column name="fifo_A_PE_0_7_x132_dout">in, 256, ap_fifo, fifo_A_PE_0_7_x132, pointer</column>
<column name="fifo_A_PE_0_7_x132_empty_n">in, 1, ap_fifo, fifo_A_PE_0_7_x132, pointer</column>
<column name="fifo_A_PE_0_7_x132_read">out, 1, ap_fifo, fifo_A_PE_0_7_x132, pointer</column>
<column name="fifo_A_PE_0_8_x133_din">out, 256, ap_fifo, fifo_A_PE_0_8_x133, pointer</column>
<column name="fifo_A_PE_0_8_x133_full_n">in, 1, ap_fifo, fifo_A_PE_0_8_x133, pointer</column>
<column name="fifo_A_PE_0_8_x133_write">out, 1, ap_fifo, fifo_A_PE_0_8_x133, pointer</column>
<column name="fifo_B_PE_0_7_x196_dout">in, 32, ap_fifo, fifo_B_PE_0_7_x196, pointer</column>
<column name="fifo_B_PE_0_7_x196_empty_n">in, 1, ap_fifo, fifo_B_PE_0_7_x196, pointer</column>
<column name="fifo_B_PE_0_7_x196_read">out, 1, ap_fifo, fifo_B_PE_0_7_x196, pointer</column>
<column name="fifo_B_PE_1_7_x197_din">out, 32, ap_fifo, fifo_B_PE_1_7_x197, pointer</column>
<column name="fifo_B_PE_1_7_x197_full_n">in, 1, ap_fifo, fifo_B_PE_1_7_x197, pointer</column>
<column name="fifo_B_PE_1_7_x197_write">out, 1, ap_fifo, fifo_B_PE_1_7_x197, pointer</column>
<column name="fifo_C_PE_0_7_x1136_dout">in, 256, ap_fifo, fifo_C_PE_0_7_x1136, pointer</column>
<column name="fifo_C_PE_0_7_x1136_empty_n">in, 1, ap_fifo, fifo_C_PE_0_7_x1136, pointer</column>
<column name="fifo_C_PE_0_7_x1136_read">out, 1, ap_fifo, fifo_C_PE_0_7_x1136, pointer</column>
<column name="fifo_C_PE_1_7_x1137_din">out, 256, ap_fifo, fifo_C_PE_1_7_x1137, pointer</column>
<column name="fifo_C_PE_1_7_x1137_full_n">in, 1, ap_fifo, fifo_C_PE_1_7_x1137, pointer</column>
<column name="fifo_C_PE_1_7_x1137_write">out, 1, ap_fifo, fifo_C_PE_1_7_x1137, pointer</column>
<column name="fifo_D_drain_PE_0_7_x1169_din">out, 32, ap_fifo, fifo_D_drain_PE_0_7_x1169, pointer</column>
<column name="fifo_D_drain_PE_0_7_x1169_full_n">in, 1, ap_fifo, fifo_D_drain_PE_0_7_x1169, pointer</column>
<column name="fifo_D_drain_PE_0_7_x1169_write">out, 1, ap_fifo, fifo_D_drain_PE_0_7_x1169, pointer</column>
</table>
</item>
</section>
</profile>
