19. Printing statistics.

=== top ===

   Number of wires:              21261
   Number of wire bits:          25167
   Number of public wires:       11409
   Number of public wire bits:   15315
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9947
     AND2_X1                        58
     AND3_X1                         2
     AOI21_X1                        6
     BUF_X1                         68
     DFF_X1                       9641
     INV_X1                         35
     LOGIC0_X1                       1
     LOGIC1_X1                       1
     MUX2_X1                         1
     NAND2_X1                       33
     NAND3_X1                       29
     NOR2_X1                        30
     NOR3_X1                         2
     OAI21_X1                       37
     OAI221_X1                       3

   Chip area for module '\top': 43870.582000

20. Executing Verilog backend.
Dumping module `\top'.

Warnings: 667 unique messages, 731 total
End of script. Logfile hash: c7c6a959e4, CPU: user 696.27s system 49.95s, MEM: 688.64 MB peak
Yosys 0.9+3621 (git sha1 66769a3f, gcc 7.5.0-3ubuntu1~18.04 -fPIC -Os)
Time spent: 85% 1x flatten (639 sec), 8% 26x opt_clean (64 sec), ...
12:27.08elapsed 99%CPU 705172memKB
mkdir -p ./results/nangate45/top ./logs/nangate45/top ./reports/nangate45/top
cp results/nangate45/top/1_1_yosys.v results/nangate45/top/1_synth.v
mkdir -p ./results/nangate45/top ./logs/nangate45/top ./reports/nangate45/top
cp designs/src/cptrie/top.sdc results/nangate45/top/1_synth.sdc
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/floorplan.tcl) 2>&1 | tee ./logs/nangate45/top/2_1_floorplan.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
number instances in verilog is 9947
Info: Added 592 rows of 4369 sites.

==========================================================================
report_checks
--------------------------------------------------------------------------
Startpoint: _14245_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _14244_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

    Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------
           0.00    0.00    0.00   clock core_clock (rise edge)
                   0.00    0.00   clock network delay (ideal)
           0.00    0.00    0.00 ^ _14245_/CK (DFF_X1)
   4.96    0.01    0.09    0.09 ^ _14245_/Q (DFF_X1)
           0.01    0.00    0.09 ^ _09852_/A (BUF_X1)
  16.84    0.04    0.06    0.15 ^ _09852_/Z (BUF_X1)
           0.04    0.00    0.15 ^ _09939_/A1 (AND2_X1)
   1.97    0.01    0.04    0.19 ^ _09939_/ZN (AND2_X1)
           0.01    0.00    0.19 ^ _09940_/B1 (OAI21_X1)
   1.85    0.01    0.01    0.21 v _09940_/ZN (OAI21_X1)
           0.01    0.00    0.21 v _09946_/A (AOI21_X1)
   1.97    0.02    0.04    0.25 ^ _09946_/ZN (AOI21_X1)
           0.02    0.00    0.25 ^ _09950_/B1 (OAI221_X1)
   1.76    0.02    0.03    0.28 v _09950_/ZN (OAI221_X1)
           0.02    0.00    0.28 v _09954_/B1 (AOI21_X1)
   1.45    0.02    0.03    0.31 ^ _09954_/ZN (AOI21_X1)
           0.02    0.00    0.31 ^ _14244_/D (DFF_X1)
                           0.31   data arrival time

           0.00    1.00    1.00   clock core_clock (rise edge)
                   0.00    1.00   clock network delay (ideal)
                   0.00    1.00   clock reconvergence pessimism
                           1.00 ^ _14244_/CK (DFF_X1)
                  -0.03    0.97   library setup time
                           0.97   data required time
-----------------------------------------------------------------------
                           0.97   data required time
                          -0.31   data arrival time
-----------------------------------------------------------------------
                           0.66   slack (MET)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 43871 u^2 6% utilization.
0:01.84elapsed 95%CPU 106844memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/io_placement.tcl) 2>&1 | tee ./logs/nangate45/top/2_2_floorplan_io.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/2_1_floorplan.def
Notice 0: Design: top
Notice 0:     Created 3969 pins.
Notice 0:     Created 9947 components and 59355 component-terminals.
Notice 0:     Created 23493 nets and 39461 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/2_1_floorplan.def
#Macro blocks found: 0
Warning: using the default boundaries offset (5 microns)
Warning: using the default min distance between IO pins (2 tracks)
WARNING: force pin spread option has no effect when using random pin placement
 > Running IO placement
 * Num of slots          10448
 * Num of I/O            3969
 * Num of I/O w/sink     149
 * Num of I/O w/o sink   3820
 * Slots Per Section     200
 * Slots Increase Factor 0.01
 * Usage Per Section     0.8
 * Usage Increase Factor 0.01
 * Force Pin Spread      1

WARNING: running random pin placement
RandomMode Even
 > IO placement done.
0:00.94elapsed 98%CPU 90792memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/tdms_place.tcl) 2>&1 | tee ./logs/nangate45/top/2_3_tdms_place.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/2_2_floorplan_io.def
Notice 0: Design: top
Notice 0:     Created 3969 pins.
Notice 0:     Created 9947 components and 59355 component-terminals.
Notice 0:     Created 23493 nets and 39461 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/2_2_floorplan_io.def
No macros found: Skipping global_placement
0:00.77elapsed 99%CPU 83844memKB
./util/fixIoPins.py --inputDef results/nangate45/top/2_3_floorplan_tdms.def --outputDef results/nangate45/top/2_3_floorplan_tdms.def --margin 70
fixIoPins.py : Fixing Pins in Def file
Replacements made - West:1144 South:840 East:1145 North:840
fixIoPins.py : Finished
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/macro_place.tcl) 2>&1 | tee ./logs/nangate45/top/2_4_mplace.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/2_3_floorplan_tdms.def
Notice 0: Design: top
Notice 0:     Created 3969 pins.
Notice 0:     Created 9947 components and 59355 component-terminals.
Notice 0:     Created 23493 nets and 39461 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/2_3_floorplan_tdms.def
No macros found: Skipping macro_placement
0:00.84elapsed 99%CPU 83592memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/tapcell.tcl) 2>&1 | tee ./logs/nangate45/top/2_5_tapcell.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/2_4_floorplan_macro.def
Notice 0: Design: top
Notice 0:     Created 3969 pins.
Notice 0:     Created 9947 components and 59355 component-terminals.
Notice 0:     Created 23493 nets and 39461 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/2_4_floorplan_macro.def
Running tapcell...
Step 1: Cut rows...
[INFO] Macro blocks found: 0
[INFO] #Original rows: 592
[INFO] #Cut rows: 0
Step 2: Insert endcaps...
[INFO] #Endcaps inserted: 1184
Step 3: Insert tapcells...
[INFO] #Tapcells inserted: 1782
Running tapcell... Done!
0:01.62elapsed 99%CPU 96452memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/pdn.tcl) 2>&1 | tee ./logs/nangate45/top/2_6_pdn.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/2_5_floorplan_tapcell.def
Notice 0: Design: top
Notice 0:     Created 3969 pins.
Notice 0:     Created 12913 components and 65287 component-terminals.
Notice 0:     Created 23493 nets and 39461 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/2_5_floorplan_tapcell.def
[INFO] [PDNG-0016] Power Delivery Network Generator: Generating PDN
[INFO] [PDNG-0016]   config: ./platforms/nangate45/pdn.cfg
[INFO] [PDNG-0008] Design Name is top
[INFO] [PDNG-0009] Reading technology data
[INFO] [PDNG-0011] ****** INFO ******
Type: stdcell, grid
    Stdcell Rails
      Layer: metal1 -  width: 0.170  pitch: 2.400  offset: 0.000 
    Straps
      Layer: metal4 -  width: 0.480  pitch: 56.000  offset: 2.000 
      Layer: metal7 -  width: 1.400  pitch: 40.000  offset: 2.000 
    Connect: {metal1 metal4} {metal4 metal7}
Type: macro, macro_1
    Macro orientation: R0 R180 MX MY
    Straps
      Layer: metal5 -  width: 0.930  pitch: 10.000  offset: 2.000 
      Layer: metal6 -  width: 0.930  pitch: 10.000  offset: 2.000 
    Connect: {metal4_PIN_ver metal5} {metal5 metal6} {metal6 metal7}
Type: macro, macro_2
    Macro orientation: R90 R270 MXR90 MYR90
    Straps
      Layer: metal6 -  width: 0.930  pitch: 40.000  offset: 2.000 
    Connect: {metal4_PIN_hor metal6} {metal6 metal7}
[INFO] [PDNG-0012] **** END INFO ****
[INFO] [PDNG-0013] Inserting stdcell grid - grid
[INFO] [PDNG-0015] Writing to database
0:03.23elapsed 99%CPU 221748memKB
cp results/nangate45/top/2_6_floorplan_pdn.def results/nangate45/top/2_floorplan.def
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/global_place.tcl) 2>&1 | tee ./logs/nangate45/top/3_1_place_gp.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/2_floorplan.def
Notice 0: Design: top
Notice 0:     Created 3969 pins.
Notice 0:     Created 12913 components and 65287 component-terminals.
Notice 0:     Created 2 special nets and 25826 connections.
Notice 0:     Created 23493 nets and 39461 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/2_floorplan.def
[INFO] DBU = 2000
[INFO] SiteSize = (380, 2800)
[INFO] CoreAreaLxLy = (20140, 22400)
[INFO] CoreAreaUxUy = (1680360, 1680000)
[INFO] NumInstances = 12913
[INFO] NumPlaceInstances = 9947
[INFO] NumFixedInstances = 2966
[INFO] NumDummyInstances = 0
[INFO] NumNets = 23493
[INFO] NumPins = 43430
[INFO] DieAreaLxLy = (0, 0)
[INFO] DieAreaUxUy = (1700260, 1701600)
[INFO] CoreAreaLxLy = (20140, 22400)
[INFO] CoreAreaUxUy = (1680360, 1680000)
[INFO] CoreArea = 2751980672000
[INFO] NonPlaceInstsArea = 3155824000
[INFO] PlaceInstsArea = 217816760000
[INFO] Util(%) = 7.923995
[INFO] StdInstsArea = 217816760000
[INFO] MacroInstsArea = 0
[InitialPlace]  Iter: 1 CG Error: 0.00570601 HPWL: 435531720
[InitialPlace]  Iter: 2 CG Error: 0.0011371 HPWL: 371421992
[InitialPlace]  Iter: 3 CG Error: 0.000770075 HPWL: 350692239
[InitialPlace]  Iter: 4 CG Error: 0.000155317 HPWL: 332238161
[InitialPlace]  Iter: 5 CG Error: 7.07507e-05 HPWL: 333869573
[InitialPlace]  Iter: 6 CG Error: 6.08861e-05 HPWL: 335320145
[InitialPlace]  Iter: 7 CG Error: 4.08914e-05 HPWL: 335686064
[InitialPlace]  Iter: 8 CG Error: 3.3455e-05 HPWL: 335375951
[InitialPlace]  Iter: 9 CG Error: 3.52066e-05 HPWL: 335002562
[InitialPlace]  Iter: 10 CG Error: 3.52995e-05 HPWL: 334641042
[InitialPlace]  Iter: 11 CG Error: 2.98479e-05 HPWL: 334329304
[InitialPlace]  Iter: 12 CG Error: 3.01474e-05 HPWL: 334146286
[InitialPlace]  Iter: 13 CG Error: 2.63687e-05 HPWL: 334128901
[InitialPlace]  Iter: 14 CG Error: 2.4999e-05 HPWL: 334013738
[InitialPlace]  Iter: 15 CG Error: 2.34775e-05 HPWL: 333977334
[InitialPlace]  Iter: 16 CG Error: 2.07425e-05 HPWL: 333852251
[InitialPlace]  Iter: 17 CG Error: 1.86115e-05 HPWL: 333814538
[InitialPlace]  Iter: 18 CG Error: 1.83747e-05 HPWL: 333693998
[InitialPlace]  Iter: 19 CG Error: 2.61751e-05 HPWL: 333623603
[InitialPlace]  Iter: 20 CG Error: 1.87899e-05 HPWL: 333488618
[INFO] FillerInit: NumGCells = 37105
[INFO] FillerInit: NumGNets = 23493
[INFO] FillerInit: NumGPins = 43430
[INFO] TargetDensity = 0.300000
[INFO] AveragePlaceInstArea = 21897733
[INFO] IdealBinArea = 72992440
[INFO] IdealBinCnt = 37702
[INFO] TotalBinArea = 2751980672000
[INFO] BinCnt = (128, 128)
[INFO] BinSize = (12971, 12950)
[INFO] NumBins = 16384
[NesterovSolve] Iter: 1 overflow: 0.743977 HPWL: 122174103
[NesterovSolve] Iter: 10 overflow: 0.725802 HPWL: 130006772
[NesterovSolve] Iter: 20 overflow: 0.709742 HPWL: 136799569
[NesterovSolve] Iter: 30 overflow: 0.695316 HPWL: 140610372
[NesterovSolve] Iter: 40 overflow: 0.681917 HPWL: 142976578
[NesterovSolve] Iter: 50 overflow: 0.668837 HPWL: 144305776
[NesterovSolve] Iter: 60 overflow: 0.654709 HPWL: 145151992
[NesterovSolve] Iter: 70 overflow: 0.640619 HPWL: 145888953
[NesterovSolve] Iter: 80 overflow: 0.628058 HPWL: 146506011
[NesterovSolve] Iter: 90 overflow: 0.615465 HPWL: 146922758
[NesterovSolve] Iter: 100 overflow: 0.601966 HPWL: 147263444
[NesterovSolve] Iter: 110 overflow: 0.588408 HPWL: 147588255
[NesterovSolve] Iter: 120 overflow: 0.577813 HPWL: 147905731
[NesterovSolve] Iter: 130 overflow: 0.56579 HPWL: 148100534
[NesterovSolve] Iter: 140 overflow: 0.553585 HPWL: 148285121
[NesterovSolve] Iter: 150 overflow: 0.540559 HPWL: 148392314
[NesterovSolve] Iter: 160 overflow: 0.528154 HPWL: 148642132
[NesterovSolve] Iter: 170 overflow: 0.513514 HPWL: 149039847
[NesterovSolve] Iter: 180 overflow: 0.49557 HPWL: 149659794
[NesterovSolve] Iter: 190 overflow: 0.477572 HPWL: 152044718
[NesterovSolve] Iter: 200 overflow: 0.451071 HPWL: 156820723
[NesterovSolve] Iter: 210 overflow: 0.418491 HPWL: 160328675
[NesterovSolve] Iter: 220 overflow: 0.382839 HPWL: 163614463
[NesterovSolve] Iter: 230 overflow: 0.344599 HPWL: 164031669
[NesterovSolve] Iter: 240 overflow: 0.304212 HPWL: 159352655
[NesterovSolve] Iter: 250 overflow: 0.271198 HPWL: 155487443
[NesterovSolve] Iter: 260 overflow: 0.24818 HPWL: 160610486
[NesterovSolve] Iter: 270 overflow: 0.229797 HPWL: 173621455
[NesterovSolve] Iter: 280 overflow: 0.217803 HPWL: 167513785
[NesterovSolve] Iter: 290 overflow: 0.186269 HPWL: 181255757
[NesterovSolve] Iter: 300 overflow: 0.176218 HPWL: 171859059
[NesterovSolve] Iter: 310 overflow: 0.158988 HPWL: 177293409
[NesterovSolve] Iter: 320 overflow: 0.147355 HPWL: 167983208
[NesterovSolve] Iter: 330 overflow: 0.136251 HPWL: 164187833
[NesterovSolve] Iter: 340 overflow: 0.120411 HPWL: 160796296
[NesterovSolve] Iter: 350 overflow: 0.110965 HPWL: 157080810
[NesterovSolve] Iter: 360 overflow: 0.101645 HPWL: 154067777
[NesterovSolve] Finished with Overflow: 0.0997496
0:11.57elapsed 99%CPU 131292memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/resize.tcl) 2>&1 | tee ./logs/nangate45/top/3_2_resizer.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/3_1_place_gp.def
Notice 0: Design: top
Notice 0:     Created 3969 pins.
Notice 0:     Created 12913 components and 65287 component-terminals.
Notice 0:     Created 2 special nets and 25826 connections.
Notice 0:     Created 23493 nets and 39461 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/3_1_place_gp.def

==========================================================================
report_checks
--------------------------------------------------------------------------
Startpoint: _13886_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _10164_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _13886_/CK (DFF_X1)
   0.15    0.15 ^ _13886_/Q (DFF_X1)
   0.16    0.32 v _09970_/ZN (NAND2_X1)
   0.18    0.50 ^ _09972_/ZN (NOR2_X1)
   0.06    0.55 ^ _09973_/ZN (AND2_X1)
   0.00    0.55 ^ _10164_/D (DFF_X1)
           0.55   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ _10164_/CK (DFF_X1)
  -0.03    0.97   library setup time
           0.97   data required time
---------------------------------------------------------
           0.97   data required time
          -0.55   data arrival time
---------------------------------------------------------
           0.42   slack (MET)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 44660 u^2 6% utilization.

==========================================================================
instance_count
--------------------------------------------------------------------------
12913

==========================================================================
pin_count
--------------------------------------------------------------------------
39461

Perform port buffering...
Perform buffer insertion...
Found 2 capacitance violations.
Inserted 2 buffers in 2 nets.
Resized 98 instances.
Perform resizing after buffer insertion...
Resized 0 instances.
Repair tie lo fanout...
Inserted 62 tie LOGIC0_X1 instances.
Repair tie hi fanout...
Inserted 1 tie LOGIC1_X1 instances.

==========================================================================
report_floating_nets
--------------------------------------------------------------------------

==========================================================================
report_checks
--------------------------------------------------------------------------
Startpoint: _13886_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _10164_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

    Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------
           0.00    0.00    0.00   clock core_clock (rise edge)
                   0.00    0.00   clock network delay (ideal)
           0.00    0.00    0.00 ^ _13886_/CK (DFF_X2)
  45.02    0.04    0.14    0.14 ^ _13886_/Q (DFF_X2)
           0.09    0.06    0.20 ^ _09970_/A1 (NAND2_X4)
  37.09    0.03    0.04    0.24 v _09970_/ZN (NAND2_X4)
           0.06    0.04    0.28 v _09972_/A1 (NOR2_X4)
  18.03    0.03    0.06    0.34 ^ _09972_/ZN (NOR2_X4)
           0.04    0.01    0.35 ^ _09973_/A2 (AND2_X1)
   1.39    0.01    0.04    0.39 ^ _09973_/ZN (AND2_X1)
           0.01    0.00    0.39 ^ _10164_/D (DFF_X1)
                           0.39   data arrival time

           0.00    1.00    1.00   clock core_clock (rise edge)
                   0.00    1.00   clock network delay (ideal)
                   0.00    1.00   clock reconvergence pessimism
                           1.00 ^ _10164_/CK (DFF_X1)
                  -0.03    0.97   library setup time
                           0.97   data required time
-----------------------------------------------------------------------
                           0.97   data required time
                          -0.39   data arrival time
-----------------------------------------------------------------------
                           0.58   slack (MET)


Startpoint: _19217_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _19287_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

    Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------
           0.00    0.00    0.00   clock core_clock (rise edge)
                   0.00    0.00   clock network delay (ideal)
           0.00    0.00    0.00 ^ _19217_/CK (DFF_X1)
   1.06    0.01    0.08    0.08 v _19217_/Q (DFF_X1)
           0.01    0.00    0.08 v _19287_/D (DFF_X1)
                           0.08   data arrival time

           0.00    0.00    0.00   clock core_clock (rise edge)
                   0.00    0.00   clock network delay (ideal)
                   0.00    0.00   clock reconvergence pessimism
                           0.00 ^ _19287_/CK (DFF_X1)
                   0.00    0.00   library hold time
                           0.00   data required time
-----------------------------------------------------------------------
                           0.00   data required time
                          -0.08   data arrival time
-----------------------------------------------------------------------
                           0.08   slack (MET)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
report_slew_violations
--------------------------------------------------------------------------

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 44766 u^2 7% utilization.

==========================================================================
instance_count
--------------------------------------------------------------------------
12976

==========================================================================
pin_count
--------------------------------------------------------------------------
39526

0:06.76elapsed 100%CPU 144328memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/detail_place.tcl) 2>&1 | tee ./logs/nangate45/top/3_3_opendp.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/3_2_place_resized.def
Notice 0: Design: top
Notice 0:     Created 3969 pins.
Notice 0:     Created 12976 components and 65478 component-terminals.
Notice 0:     Created 2 special nets and 25952 connections.
Notice 0:     Created 23556 nets and 39526 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/3_2_place_resized.def
Design Stats
--------------------------------
total instances         12976
multi row instances         0
fixed instances          2966
nets                    23558
design area          687995.2 u^2
fixed area              789.0 u^2
movable area          43976.4 u^2
utilization                 6 %
utilization padded          7 %
rows                      592
row height                1.4 u

Placement Analysis
--------------------------------
total displacement    10794.5 u
average displacement      0.8 u
max displacement          4.9 u
original HPWL         75647.2 u
legalized HPWL        80227.1 u
delta HPWL                  6 %

Mirrored 1667 instances
HPWL before           80227.1 u
HPWL after            76968.3 u
HPWL delta                 -4 %
0:23.56elapsed 99%CPU 204880memKB
cp results/nangate45/top/3_3_place_dp.def results/nangate45/top/3_place.def
cp results/nangate45/top/2_floorplan.sdc results/nangate45/top/3_place.sdc
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/cts.tcl) 2>&1 | tee ./logs/nangate45/top/4_1_cts.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/3_place.def
Notice 0: Design: top
Notice 0:     Created 3969 pins.
Notice 0:     Created 12976 components and 65478 component-terminals.
Notice 0:     Created 2 special nets and 25952 connections.
Notice 0:     Created 23556 nets and 39526 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/3_place.def
 *****************
 * TritonCTS 2.0 *
 *****************
 *****************************
 *  Import characterization  *
 *****************************
 Reading LUT file "./platforms/nangate45/tritonCTS/lut.txt"
    Min. len    Max. len    Min. cap    Max. cap   Min. slew   Max. slew
           2           8           1          52           1          24
    [WARNING] 180 wires are pure wire and no slew degration.
    TritonCTS forced slew degradation on these wires.
    Num wire segments: 4994
    Num keys in characterization LUT: 1677
    Actual min input cap: 8
 Reading solution list file "./platforms/nangate45/tritonCTS/sol_list.txt"
 **********************
 *  Find clock roots  *
 **********************
 User did not specify clock roots.
 ************************
 *  Populate TritonCTS  *
 ************************
 Initializing clock nets
 Looking for clock nets in the design
 Net "clock" found
 Initializing clock net for : "clock"
 Clock net "clock" has 9641 sinks
 TritonCTS found 1 clock nets.
 ****************************
 *  Check characterization  *
 ****************************
    The chacterization used 1 buffer(s) types. All of them are in the loaded DB.
 ***********************
 *  Build clock trees  *
 ***********************
 Generating H-Tree topology for net clock...
    Tot. number of sinks: 9641
    Number of static layers: 0
 Wire segment unit: 20000 dbu (10 um)
 Original sink region: [(90250, 244860), (1599230, 1496770)]
 Normalized sink region: [(4.5125, 12.243), (79.9615, 74.8385)]
    Width:  75.449
    Height: 62.5955
 Level 1
    Direction: Horizontal
    # sinks per sub-region: 4821
    Sub-region size: 37.7245 X 62.5955
    Segment length (rounded): 18
    Key: 3192 outSlew: 1 load: 1 length: 8 isBuffered: 1
    Key: 3192 outSlew: 1 load: 1 length: 8 isBuffered: 1
    Key: 34 outSlew: 3 load: 1 length: 2 isBuffered: 0
 Level 2
    Direction: Vertical
    # sinks per sub-region: 2411
    Sub-region size: 37.7245 X 31.2978
    Segment length (rounded): 16
    Key: 3220 outSlew: 1 load: 1 length: 8 isBuffered: 1
    Key: 3192 outSlew: 1 load: 1 length: 8 isBuffered: 1
 Level 3
    Direction: Horizontal
    # sinks per sub-region: 1206
    Sub-region size: 18.8622 X 31.2978
    Segment length (rounded): 10
    Key: 3192 outSlew: 1 load: 1 length: 8 isBuffered: 1
    Key: 34 outSlew: 3 load: 1 length: 2 isBuffered: 0
 Level 4
    Direction: Vertical
    # sinks per sub-region: 603
    Sub-region size: 18.8622 X 15.6489
    Segment length (rounded): 8
    Key: 3220 outSlew: 1 load: 1 length: 8 isBuffered: 1
 Level 5
    Direction: Horizontal
    # sinks per sub-region: 302
    Sub-region size: 9.43112 X 15.6489
    Segment length (rounded): 4
    Key: 1152 outSlew: 12 load: 1 length: 4 isBuffered: 1
 Level 6
    Direction: Vertical
    # sinks per sub-region: 151
    Sub-region size: 9.43112 X 7.82444
    Segment length (rounded): 4
    Key: 1242 outSlew: 12 load: 1 length: 4 isBuffered: 1
 Level 7
    Direction: Horizontal
    # sinks per sub-region: 76
    Sub-region size: 4.71556 X 7.82444
    Segment length (rounded): 2
    Key: 548 outSlew: 2 load: 1 length: 2 isBuffered: 1
 [WARNING] Creating fake entries in the LUT.
 Level 8
    Direction: Vertical
    # sinks per sub-region: 38
    Sub-region size: 4.71556 X 3.91222
    Segment length (rounded): 1
    Key: 5029 outSlew: 12 load: 1 length: 1 isBuffered: 1
 Level 9
    Direction: Horizontal
    # sinks per sub-region: 19
    Sub-region size: 2.35778 X 3.91222
    Segment length (rounded): 1
    Key: 5039 outSlew: 12 load: 1 length: 1 isBuffered: 1
 Level 10
    Direction: Vertical
    # sinks per sub-region: 10
    Sub-region size: 2.35778 X 1.95611
    Segment length (rounded): 1
    Key: 5039 outSlew: 12 load: 1 length: 1 isBuffered: 1
 Stop criterion found. Max number of sinks is (15)
 Building clock sub nets...
 Number of sinks covered: 9641
 Clock topology of net "clock" done.
 ****************
 * Post CTS opt *
 ****************
 Avg. source sink dist: 31518 dbu.
 Num outlier sinks: 177
 ********************
 * Write data to DB *
 ********************
 Writing clock net "clock" to DB
    Created 2230 clock buffers.
    Minimum number of buffers in the clock path: 13.
    Maximum number of buffers in the clock path: 14.
    Created 2230 clock nets.
    Fanout distribution for the current clock = 1:2, 2:9, 3:41, 4:86, 5:57, 6:90, 7:104, 8:91, 9:93, 10:87, 11:45, 12:94, 13:57, 14:42, 15:24, 16:39, 17:14, 18:19, 19:10, 20:6, 21:3, 22:1, 23:1, 24:2, 25:4, 26:1, 27:1, 31:1.
    Max level of the clock tree: 10.
 ... End of TritonCTS execution.
Design Stats
--------------------------------
total instances         15206
multi row instances         0
fixed instances          2966
nets                    25788
design area          687995.2 u^2
fixed area              789.0 u^2
movable area          45945.4 u^2
utilization                 7 %
utilization padded          8 %
rows                      592
row height                1.4 u

Placement Analysis
--------------------------------
total displacement     2243.7 u
average displacement      0.1 u
max displacement          4.6 u
original HPWL        152721.0 u
legalized HPWL       156252.7 u
delta HPWL                  2 %

Repair hold violations...
No hold violations found.
Design Stats
--------------------------------
total instances         15206
multi row instances         0
fixed instances          2966
nets                    25788
design area          687995.2 u^2
fixed area              789.0 u^2
movable area          45945.4 u^2
utilization                 7 %
utilization padded          8 %
rows                      592
row height                1.4 u

Placement Analysis
--------------------------------
total displacement        0.0 u
average displacement      0.0 u
max displacement          0.0 u
original HPWL        156252.7 u
legalized HPWL       156252.7 u
delta HPWL                  0 %

0:07.71elapsed 99%CPU 253364memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/fillcell.tcl) 2>&1 | tee ./logs/nangate45/top/4_2_cts_fillcell.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/4_1_cts.def
Notice 0: Design: top
Notice 0:     Created 3969 pins.
Notice 0:     Created 15206 components and 74398 component-terminals.
Notice 0:     Created 2 special nets and 30412 connections.
Notice 0:     Created 25786 nets and 43986 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/4_1_cts.def
Placed 111620 filler instances.
0:01.43elapsed 99%CPU 342084memKB
cp results/nangate45/top/4_2_cts_fillcell.def results/nangate45/top/4_cts.def
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/global_route.tcl) 2>&1 | tee ./logs/nangate45/top/5_1_fastroute.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/4_cts.def
Notice 0: Design: top
Notice 0: 		Created 100000 Insts
Notice 0:     Created 3969 pins.
Notice 0:     Created 126826 components and 297638 component-terminals.
Notice 0:     Created 2 special nets and 253652 connections.
Notice 0:     Created 25786 nets and 43986 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/4_cts.def
Warning: option -max_routing_layer is deprecated. Use option -layers {min max}
Warning: option -layers_adjustments is deprecated. Use command set_global_routing_layer_adjustment layer adjustment

 *****************
 *   FastRoute   *
 *****************

[PARAMS] Min routing layer: 2
[PARAMS] Max routing layer: 10
[PARAMS] Global adjustment: 0
[PARAMS] Unidirectional routing: 1
[PARAMS] Grid origin: (-1, -1)

Initializing grid...
[INFO] #DB Obstructions: 0
[INFO] #DB Obstacles: 262311
[INFO] #DB Macros: 0
Initializing grid... Done!
Initializing routing layers...
Initializing routing layers... Done!
Initializing routing tracks...
Initializing routing tracks... Done!
Setting capacities...
Setting capacities... Done!
Setting spacings and widths...
Setting spacings and widths... Done!
Initializing nets...
[INFO] Found 0 clock nets
Checking pin placement...
Checking pin placement... Done!
[INFO] Minimum degree: 2
[INFO] Maximum degree: 32
Initializing nets... Done!
Adjusting grid...
Adjusting grid... Done!
Computing track adjustments...
Computing track adjustments... Done!
Computing obstacles adjustments...
[INFO] Processing 664670 obstacles in layer 1
[INFO] Processing 30 obstacles in layer 4
[INFO] Processing 42 obstacles in layer 7
Computing obstacles adjustments... Done!
Computing user defined adjustments...
Computing user defined adjustments... Done!
Computing user defined layers adjustments...
[INFO] Reducing resources of layer 2 by 50%
[INFO] Reducing resources of layer 3 by 50%
[INFO] Reducing resources of layer 4 by 50%
[INFO] Reducing resources of layer 5 by 50%
[INFO] Reducing resources of layer 6 by 50%
[INFO] Reducing resources of layer 7 by 50%
[INFO] Reducing resources of layer 8 by 50%
[INFO] Reducing resources of layer 9 by 50%
[INFO] Reducing resources of layer 10 by 50%
Computing user defined layers adjustments... Done!
Running FastRoute...

[INFO] WIRELEN : 78056, WIRELEN1 : 0
[INFO] NumSeg  : 22206
[INFO] NumShift: 0
First L Route
[INFO] WIRELEN : 78055, WIRELEN1 : 78055
[INFO] NumSeg  : 22178
[INFO] NumShift: 265
[Overflow Report] Total hCap    : 1786362
[Overflow Report] Total vCap    : 1973540
[Overflow Report] Total Usage   : 78055
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Second L Route
[Overflow Report] Total hCap    : 1786362
[Overflow Report] Total vCap    : 1973540
[Overflow Report] Total Usage   : 78055
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

First Z Route
[Overflow Report] Total hCap    : 1786362
[Overflow Report] Total vCap    : 1973540
[Overflow Report] Total Usage   : 78055
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 0, enlarge 10 
[INFO] 10 threshold, 10 expand
[Overflow Report] total Usage   : 78055
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 1, enlarge 15 
[INFO] 5 threshold, 15 expand
[Overflow Report] total Usage   : 78055
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 2, enlarge 20 
[INFO] 1 threshold, 20 expand
[Overflow Report] total Usage   : 78055
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Usage checked
Maze routing finished
[INFO] P3 runtime: 0.005343 sec
[INFO] Final 2D results: 
[Overflow Report] total Usage   : 78055
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Layer Assignment Begins
Layer assignment finished
[INFO] 2D + Layer Assignment Runtime: 4.116083 sec
Post Processing Begins 
Warning: option -output_file is deprecated. Use option -guide_file
Post Processsing finished
 Starting via filling
[INFO] Via related to pin nodes 46736
[INFO] Via related stiner nodes 2266
Via filling finished

Final usage/overflow report: 
[INFO] Usage per layer: 
    Layer 1 usage: 0
    Layer 2 usage: 41673
    Layer 3 usage: 35816
    Layer 4 usage: 587
    Layer 5 usage: 41
    Layer 6 usage: 171
    Layer 7 usage: 0
    Layer 8 usage: 0
    Layer 9 usage: 0
    Layer 10 usage: 0

[INFO] Capacity per layer: 
    Layer 1 capacity: 0
    Layer 2 capacity: 821736
    Layer 3 capacity: 1146132
    Layer 4 capacity: 493284
    Layer 5 capacity: 491660
    Layer 6 capacity: 493284
    Layer 7 capacity: 148570
    Layer 8 capacity: 164428
    Layer 9 capacity: 0
    Layer 10 capacity: 808

[INFO] Use percentage per layer: 
    Layer 1 use percentage: 0.0%
    Layer 2 use percentage: 5.07%
    Layer 3 use percentage: 3.12%
    Layer 4 use percentage: 0.12%
    Layer 5 use percentage: 0.01%
    Layer 6 use percentage: 0.03%
    Layer 7 use percentage: 0.00%
    Layer 8 use percentage: 0.00%
    Layer 9 use percentage: 0.0%
    Layer 10 use percentage: 0.00%

[INFO] Overflow per layer: 
    Layer 1 overflow: 0
    Layer 2 overflow: 0
    Layer 3 overflow: 0
    Layer 4 overflow: 0
    Layer 5 overflow: 0
    Layer 6 overflow: 0
    Layer 7 overflow: 0
    Layer 8 overflow: 0
    Layer 9 overflow: 0
    Layer 10 overflow: 0

[Overflow Report] Total Usage   : 78288
[Overflow Report] Total Capacity: 3759902
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] Final usage          : 78288
[INFO] Final number of vias : 55177
[INFO] Final usage 3D       : 243819
Getting results...
Getting results... Done!

Running FastRoute... Done!
[INFO] Total wirelength: 224777 um
Writing guides...
[INFO] Num routed nets: 12350
Writing guides... Done!
0:06.25elapsed 99%CPU 336600memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" TritonRoute ./objects/nangate45/top/TritonRoute.param) 2>&1 | tee ./logs/nangate45/top/5_2_TritonRoute.log

reading lef ...

units:       2000
#layers:     21
#macros:     134
#vias:       27
#viarulegen: 19

reading def ...
defIn read 10000 components
defIn read 20000 components
defIn read 30000 components
defIn read 40000 components
defIn read 50000 components
defIn read 60000 components
defIn read 70000 components
defIn read 80000 components
defIn read 90000 components
defIn read 100000 components
defIn read 1000 pins
defIn read 2000 pins
defIn read 3000 pins
defIn read 10000 nets
defIn read 20000 nets

design:      top
die area:    ( 0 0 ) ( 1700260 1701600 )
trackPts:    20
defvias:     6
#components: 126826
#terminals:  3969
#snets:      2
#nets:       25786

reading guide ...

#guides:     77963
Warning: metal4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
Warning: metal5 does not have viaDef align with layer direction, generating new viaDef via5_FR...
Warning: metal6 does not have viaDef align with layer direction, generating new viaDef via6_FR...
Warning: metal7 does not have viaDef align with layer direction, generating new viaDef via7_FR...
Warning: metal8 does not have viaDef align with layer direction, generating new viaDef via8_FR...
Warning: metal9 does not have viaDef align with layer direction, generating new viaDef via9_FR...
done initConstraintLayerIdx
List of default vias:
  Layer via1
    default via: via1_7
  Layer via2
    default via: via2_5
  Layer via3
    default via: via3_2
  Layer via4
    default via: via4_FR
  Layer via5
    default via: via5_FR
  Layer via6
    default via: via6_FR
  Layer via7
    default via: via7_FR
  Layer via8
    default via: via8_FR
  Layer via9
    default via: via9_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
  complete 10000 instances
  complete 20000 instances
  complete 30000 instances
  complete 40000 instances
  complete 50000 instances
  complete 60000 instances
  complete 70000 instances
  complete 80000 instances
  complete 90000 instances
  complete 100000 instances
#unique instances = 59

init region query ...
  complete 10000 insts
  complete 20000 insts
  complete 30000 insts
  complete 40000 insts
  complete 50000 insts
  complete 60000 insts
  complete 70000 insts
  complete 80000 insts
  complete 90000 insts
  complete 100000 insts
  complete FR_MASTERSLICE
  complete FR_VIA
  complete metal1
  complete via1
  complete metal2
  complete via2
  complete metal3
  complete via3
  complete metal4
  complete via4
  complete metal5
  complete via5
  complete metal6
  complete via6
  complete metal7
  complete via7
  complete metal8
  complete via8
  complete metal9
  complete via9
  complete metal10

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
metal1 shape region query size = 673565
via1 shape region query size = 26685
metal2 shape region query size = 19470
via2 shape region query size = 26685
metal3 shape region query size = 20079
via3 shape region query size = 26685
metal4 shape region query size = 9555
via4 shape region query size = 6300
metal5 shape region query size = 1260
via5 shape region query size = 6300
metal6 shape region query size = 1260
via6 shape region query size = 3150
metal7 shape region query size = 672
via7 shape region query size = 0
metal8 shape region query size = 0
via8 shape region query size = 0
metal9 shape region query size = 0
via9 shape region query size = 0
metal10 shape region query size = 0


start pin access
  complete 100 pins
  complete 147 pins
  complete 47 unique inst patterns
  complete 1000 groups
  complete 2000 groups
  complete 3000 groups
  complete 4000 groups
  complete 5000 groups
  complete 6000 groups
  complete 7000 groups
  complete 8000 groups
  complete 9000 groups
  complete 10000 groups
  complete 12240 groups
Expt1 runtime (pin-level access point gen): 0.451199
Expt2 runtime (design-level access pattern gen): 0.10155
#scanned instances     = 126826
#unique  instances     = 59
#stdCellGenAp          = 930
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 738
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 43986
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:02, elapsed time = 00:00:00, memory = 137.44 (MB), peak = 145.94 (MB)

post process guides ...
GCELLGRID X -1 DO 405 STEP 4200 ;
GCELLGRID Y -1 DO 404 STEP 4200 ;
  complete 10000 orig guides
  complete 20000 orig guides
  complete 30000 orig guides
  complete 40000 orig guides
  complete 50000 orig guides
  complete 60000 orig guides
  complete 70000 orig guides
  complete FR_MASTERSLICE
  complete FR_VIA
  complete metal1
  complete via1
  complete metal2
  complete via2
  complete metal3
  complete via3
  complete metal4
  complete via4
  complete metal5
  complete via5
  complete metal6
  complete via6
  complete metal7
  complete via7
  complete metal8
  complete via8
  complete metal9
  complete via9
  complete metal10
  complete 10000 nets

init guide query ...
  complete 10000 nets (guide)
  complete 20000 nets (guide)
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete metal1 (guide)
  complete via1 (guide)
  complete metal2 (guide)
  complete via2 (guide)
  complete metal3 (guide)
  complete via3 (guide)
  complete metal4 (guide)
  complete via4 (guide)
  complete metal5 (guide)
  complete via5 (guide)
  complete metal6 (guide)
  complete via6 (guide)
  complete metal7 (guide)
  complete via7 (guide)
  complete metal8 (guide)
  complete via8 (guide)
  complete metal9 (guide)
  complete via9 (guide)
  complete metal10 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
metal1 guide region query size = 30913
via1 guide region query size = 0
metal2 guide region query size = 26052
via2 guide region query size = 0
metal3 guide region query size = 14089
via3 guide region query size = 0
metal4 guide region query size = 23
via4 guide region query size = 0
metal5 guide region query size = 6
via5 guide region query size = 0
metal6 guide region query size = 2
via6 guide region query size = 0
metal7 guide region query size = 0
via7 guide region query size = 0
metal8 guide region query size = 0
via8 guide region query size = 0
metal9 guide region query size = 0
via9 guide region query size = 0
metal10 guide region query size = 0

init gr pin query ...


start track assignment
Done with 26077 vertical wires in 9 frboxes and 45008 horizontal wires in 9 frboxes.
Done with 2043 vertical wires in 9 frboxes and 2392 horizontal wires in 9 frboxes.

complete track assignment
cpu time = 00:00:20, elapsed time = 00:00:06, memory = 358.38 (MB), peak = 358.38 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc metal1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 280)
initVia2ViaMinLen_minSpc metal2 (d2d, d2u, u2d, u2u) = (270, 0, 0, 280)
initVia2ViaMinLen_minSpc metal3 (d2d, d2u, u2d, u2u) = (280, 0, 0, 560)
initVia2ViaMinLen_minSpc metal4 (d2d, d2u, u2d, u2u) = (280, 0, 0, 560)
initVia2ViaMinLen_minSpc metal5 (d2d, d2u, u2d, u2u) = (560, 0, 0, 560)
initVia2ViaMinLen_minSpc metal6 (d2d, d2u, u2d, u2u) = (560, 0, 0, 1600)
initVia2ViaMinLen_minSpc metal7 (d2d, d2u, u2d, u2u) = (560, 0, 0, 1600)
initVia2ViaMinLen_minSpc metal8 (d2d, d2u, u2d, u2u) = (1600, 0, 0, 3200)
initVia2ViaMinLen_minSpc metal9 (d2d, d2u, u2d, u2u) = (1600, 0, 0, 3200)
initVia2ViaMinLen_minSpc metal10 (d2d, d2u, u2d, u2u) = (3200, 0, 0, 0)
initVia2ViaMinLen_minimumcut metal1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 280)
initVia2ViaMinLen_minimumcut metal1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal2 (d2d, d2u, u2d, u2u) = (270, 0, 0, 280)
initVia2ViaMinLen_minimumcut metal2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal3 (d2d, d2u, u2d, u2u) = (280, 0, 0, 560)
initVia2ViaMinLen_minimumcut metal3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal4 (d2d, d2u, u2d, u2u) = (280, 0, 0, 560)
initVia2ViaMinLen_minimumcut metal4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal5 (d2d, d2u, u2d, u2u) = (560, 0, 0, 560)
initVia2ViaMinLen_minimumcut metal5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal6 (d2d, d2u, u2d, u2u) = (560, 0, 0, 1600)
initVia2ViaMinLen_minimumcut metal6 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal7 (d2d, d2u, u2d, u2u) = (560, 0, 0, 1600)
initVia2ViaMinLen_minimumcut metal7 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal8 (d2d, d2u, u2d, u2u) = (1600, 0, 0, 3200)
initVia2ViaMinLen_minimumcut metal8 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal9 (d2d, d2u, u2d, u2u) = (1600, 0, 0, 3200)
initVia2ViaMinLen_minimumcut metal9 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal10 (d2d, d2u, u2d, u2u) = (3200, 0, 0, 0)
initVia2ViaMinLen_minimumcut metal10 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc metal1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 280, 420)
initVia2ViaMinLenNew_minSpc metal2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (410, 270, 280, 0, 280, 0, 420, 280)
initVia2ViaMinLenNew_minSpc metal3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (280, 420, 0, 280, 0, 280, 560, 560)
initVia2ViaMinLenNew_minSpc metal4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (420, 280, 0, 0, 0, 0, 560, 560)
initVia2ViaMinLenNew_minSpc metal5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 560, 560)
initVia2ViaMinLenNew_minSpc metal6 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 1600, 1600)
initVia2ViaMinLenNew_minSpc metal7 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 1600, 1600)
initVia2ViaMinLenNew_minSpc metal8 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 3200, 3200)
initVia2ViaMinLenNew_minSpc metal9 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 3200, 3200)
initVia2ViaMinLenNew_minSpc metal10 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (3200, 3200, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut metal1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 280, 420)
initVia2ViaMinLenNew_minimumcut metal2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (410, 270, 280, 0, 280, 0, 420, 280)
initVia2ViaMinLenNew_minimumcut metal3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (280, 420, 0, 280, 0, 280, 560, 560)
initVia2ViaMinLenNew_minimumcut metal4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (420, 280, 0, 0, 0, 0, 560, 560)
initVia2ViaMinLenNew_minimumcut metal5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 560, 560)
initVia2ViaMinLenNew_minimumcut metal6 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 1600, 1600)
initVia2ViaMinLenNew_minimumcut metal7 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 1600, 1600)
initVia2ViaMinLenNew_minimumcut metal8 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 3200, 3200)
initVia2ViaMinLenNew_minimumcut metal9 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 3200, 3200)
initVia2ViaMinLenNew_minimumcut metal10 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (3200, 3200, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc metal1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 300, 420)
initVia2ViaMinLenNew_cutSpc metal2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (410, 300, 280, 0, 280, 0, 420, 320)
initVia2ViaMinLenNew_cutSpc metal3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (320, 420, 0, 280, 0, 280, 560, 560)
initVia2ViaMinLenNew_cutSpc metal4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (420, 320, 0, 0, 0, 0, 600, 600)
initVia2ViaMinLenNew_cutSpc metal5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (600, 600, 0, 0, 0, 0, 600, 600)
initVia2ViaMinLenNew_cutSpc metal6 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (600, 600, 0, 0, 0, 0, 1600, 1600)
initVia2ViaMinLenNew_cutSpc metal7 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (600, 600, 0, 0, 0, 0, 1680, 1680)
initVia2ViaMinLenNew_cutSpc metal8 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1680, 1680, 0, 0, 0, 0, 3200, 3200)
initVia2ViaMinLenNew_cutSpc metal9 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1680, 1680, 0, 0, 0, 0, 3360, 3360)
initVia2ViaMinLenNew_cutSpc metal10 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (3360, 3360, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 358.38 (MB), peak = 358.38 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:02, memory = 358.38 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:08, memory = 358.38 (MB)
    completing 30% with 4903 violations
    elapsed time = 00:00:12, memory = 358.38 (MB)
    completing 40% with 4903 violations
    elapsed time = 00:00:17, memory = 358.90 (MB)
    completing 50% with 4903 violations
    elapsed time = 00:00:22, memory = 360.96 (MB)
    completing 60% with 5682 violations
    elapsed time = 00:00:25, memory = 360.96 (MB)
    completing 70% with 5682 violations
    elapsed time = 00:00:30, memory = 361.22 (MB)
    completing 80% with 6444 violations
    elapsed time = 00:00:33, memory = 361.48 (MB)
    completing 90% with 6444 violations
    elapsed time = 00:00:37, memory = 361.99 (MB)
    completing 100% with 3864 violations
    elapsed time = 00:00:42, memory = 364.05 (MB)
  number of violations = 4918
cpu time = 00:02:30, elapsed time = 00:00:43, memory = 912.42 (MB), peak = 912.42 (MB)
total wire length = 165254 um
total wire length on LAYER metal1 = 702 um
total wire length on LAYER metal2 = 88947 um
total wire length on LAYER metal3 = 73934 um
total wire length on LAYER metal4 = 1230 um
total wire length on LAYER metal5 = 81 um
total wire length on LAYER metal6 = 358 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 64932
up-via summary (total 64932):

------------------------
 FR_MASTERSLICE        0
         metal1    35436
         metal2    29446
         metal3       38
         metal4        8
         metal5        4
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   64932


start 1st optimization iteration ...
    completing 10% with 4918 violations
    elapsed time = 00:00:02, memory = 912.42 (MB)
    completing 20% with 4918 violations
    elapsed time = 00:00:07, memory = 912.42 (MB)
    completing 30% with 4393 violations
    elapsed time = 00:00:10, memory = 912.42 (MB)
    completing 40% with 4393 violations
    elapsed time = 00:00:13, memory = 912.42 (MB)
    completing 50% with 4393 violations
    elapsed time = 00:00:18, memory = 912.42 (MB)
    completing 60% with 3463 violations
    elapsed time = 00:00:20, memory = 912.42 (MB)
    completing 70% with 3463 violations
    elapsed time = 00:00:24, memory = 912.42 (MB)
    completing 80% with 2917 violations
    elapsed time = 00:00:27, memory = 912.42 (MB)
    completing 90% with 2917 violations
    elapsed time = 00:00:31, memory = 912.42 (MB)
    completing 100% with 1753 violations
    elapsed time = 00:00:35, memory = 912.42 (MB)
  number of violations = 1753
cpu time = 00:02:10, elapsed time = 00:00:35, memory = 912.42 (MB), peak = 912.42 (MB)
total wire length = 164971 um
total wire length on LAYER metal1 = 696 um
total wire length on LAYER metal2 = 88826 um
total wire length on LAYER metal3 = 73778 um
total wire length on LAYER metal4 = 1229 um
total wire length on LAYER metal5 = 81 um
total wire length on LAYER metal6 = 358 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 65501
up-via summary (total 65501):

------------------------
 FR_MASTERSLICE        0
         metal1    35483
         metal2    29970
         metal3       36
         metal4        8
         metal5        4
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   65501


start 2nd optimization iteration ...
    completing 10% with 1753 violations
    elapsed time = 00:00:00, memory = 912.42 (MB)
    completing 20% with 1753 violations
    elapsed time = 00:00:02, memory = 912.42 (MB)
    completing 30% with 1986 violations
    elapsed time = 00:00:04, memory = 912.42 (MB)
    completing 40% with 1986 violations
    elapsed time = 00:00:05, memory = 912.42 (MB)
    completing 50% with 1986 violations
    elapsed time = 00:00:07, memory = 912.42 (MB)
    completing 60% with 1693 violations
    elapsed time = 00:00:08, memory = 912.42 (MB)
    completing 70% with 1693 violations
    elapsed time = 00:00:10, memory = 912.42 (MB)
    completing 80% with 1766 violations
    elapsed time = 00:00:12, memory = 912.42 (MB)
    completing 90% with 1766 violations
    elapsed time = 00:00:13, memory = 912.42 (MB)
    completing 100% with 1233 violations
    elapsed time = 00:00:15, memory = 912.42 (MB)
  number of violations = 1233
cpu time = 00:00:57, elapsed time = 00:00:16, memory = 912.42 (MB), peak = 912.42 (MB)
total wire length = 164912 um
total wire length on LAYER metal1 = 676 um
total wire length on LAYER metal2 = 88794 um
total wire length on LAYER metal3 = 73771 um
total wire length on LAYER metal4 = 1229 um
total wire length on LAYER metal5 = 81 um
total wire length on LAYER metal6 = 358 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 65548
up-via summary (total 65548):

------------------------
 FR_MASTERSLICE        0
         metal1    35475
         metal2    30019
         metal3       42
         metal4        8
         metal5        4
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   65548


start 3rd optimization iteration ...
    completing 10% with 1233 violations
    elapsed time = 00:00:04, memory = 912.42 (MB)
    completing 20% with 1233 violations
    elapsed time = 00:00:11, memory = 912.42 (MB)
    completing 30% with 1039 violations
    elapsed time = 00:00:15, memory = 912.42 (MB)
    completing 40% with 1039 violations
    elapsed time = 00:00:21, memory = 912.42 (MB)
    completing 50% with 1039 violations
    elapsed time = 00:00:27, memory = 912.42 (MB)
    completing 60% with 731 violations
    elapsed time = 00:00:29, memory = 912.42 (MB)
    completing 70% with 731 violations
    elapsed time = 00:00:36, memory = 912.42 (MB)
    completing 80% with 584 violations
    elapsed time = 00:00:40, memory = 912.42 (MB)
    completing 90% with 584 violations
    elapsed time = 00:00:43, memory = 912.42 (MB)
    completing 100% with 302 violations
    elapsed time = 00:00:48, memory = 912.42 (MB)
  number of violations = 302
cpu time = 00:02:50, elapsed time = 00:00:48, memory = 912.42 (MB), peak = 912.42 (MB)
total wire length = 165031 um
total wire length on LAYER metal1 = 958 um
total wire length on LAYER metal2 = 88452 um
total wire length on LAYER metal3 = 73634 um
total wire length on LAYER metal4 = 1497 um
total wire length on LAYER metal5 = 129 um
total wire length on LAYER metal6 = 358 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 66721
up-via summary (total 66721):

------------------------
 FR_MASTERSLICE        0
         metal1    35686
         metal2    30897
         metal3      118
         metal4       16
         metal5        4
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   66721


start 4th optimization iteration ...
    completing 10% with 302 violations
    elapsed time = 00:00:00, memory = 912.42 (MB)
    completing 20% with 302 violations
    elapsed time = 00:00:02, memory = 912.42 (MB)
    completing 30% with 251 violations
    elapsed time = 00:00:03, memory = 912.42 (MB)
    completing 40% with 251 violations
    elapsed time = 00:00:04, memory = 912.42 (MB)
    completing 50% with 251 violations
    elapsed time = 00:00:06, memory = 912.42 (MB)
    completing 60% with 198 violations
    elapsed time = 00:00:06, memory = 912.42 (MB)
    completing 70% with 198 violations
    elapsed time = 00:00:08, memory = 912.42 (MB)
    completing 80% with 133 violations
    elapsed time = 00:00:08, memory = 912.42 (MB)
    completing 90% with 133 violations
    elapsed time = 00:00:09, memory = 912.42 (MB)
    completing 100% with 74 violations
    elapsed time = 00:00:11, memory = 912.42 (MB)
  number of violations = 74
cpu time = 00:00:42, elapsed time = 00:00:11, memory = 912.42 (MB), peak = 912.42 (MB)
total wire length = 165053 um
total wire length on LAYER metal1 = 1095 um
total wire length on LAYER metal2 = 88301 um
total wire length on LAYER metal3 = 73524 um
total wire length on LAYER metal4 = 1637 um
total wire length on LAYER metal5 = 135 um
total wire length on LAYER metal6 = 358 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 66948
up-via summary (total 66948):

------------------------
 FR_MASTERSLICE        0
         metal1    35726
         metal2    31056
         metal3      144
         metal4       18
         metal5        4
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   66948


start 5th optimization iteration ...
    completing 10% with 74 violations
    elapsed time = 00:00:00, memory = 912.42 (MB)
    completing 20% with 74 violations
    elapsed time = 00:00:01, memory = 912.42 (MB)
    completing 30% with 63 violations
    elapsed time = 00:00:02, memory = 912.42 (MB)
    completing 40% with 63 violations
    elapsed time = 00:00:02, memory = 912.42 (MB)
    completing 50% with 63 violations
    elapsed time = 00:00:03, memory = 912.42 (MB)
    completing 60% with 47 violations
    elapsed time = 00:00:03, memory = 912.42 (MB)
    completing 70% with 47 violations
    elapsed time = 00:00:04, memory = 912.42 (MB)
    completing 80% with 42 violations
    elapsed time = 00:00:05, memory = 912.42 (MB)
    completing 90% with 42 violations
    elapsed time = 00:00:05, memory = 912.42 (MB)
    completing 100% with 24 violations
    elapsed time = 00:00:06, memory = 912.42 (MB)
  number of violations = 24
cpu time = 00:00:23, elapsed time = 00:00:06, memory = 912.42 (MB), peak = 912.42 (MB)
total wire length = 165053 um
total wire length on LAYER metal1 = 1117 um
total wire length on LAYER metal2 = 88273 um
total wire length on LAYER metal3 = 73478 um
total wire length on LAYER metal4 = 1663 um
total wire length on LAYER metal5 = 162 um
total wire length on LAYER metal6 = 358 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 66972
up-via summary (total 66972):

------------------------
 FR_MASTERSLICE        0
         metal1    35732
         metal2    31076
         metal3      140
         metal4       20
         metal5        4
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   66972


start 6th optimization iteration ...
    completing 10% with 24 violations
    elapsed time = 00:00:00, memory = 912.42 (MB)
    completing 20% with 24 violations
    elapsed time = 00:00:01, memory = 912.42 (MB)
    completing 30% with 21 violations
    elapsed time = 00:00:01, memory = 912.42 (MB)
    completing 40% with 21 violations
    elapsed time = 00:00:02, memory = 912.42 (MB)
    completing 50% with 21 violations
    elapsed time = 00:00:02, memory = 912.42 (MB)
    completing 60% with 17 violations
    elapsed time = 00:00:02, memory = 912.42 (MB)
    completing 70% with 17 violations
    elapsed time = 00:00:03, memory = 912.42 (MB)
    completing 80% with 17 violations
    elapsed time = 00:00:04, memory = 912.42 (MB)
    completing 90% with 17 violations
    elapsed time = 00:00:04, memory = 912.42 (MB)
    completing 100% with 12 violations
    elapsed time = 00:00:05, memory = 912.42 (MB)
  number of violations = 12
cpu time = 00:00:18, elapsed time = 00:00:05, memory = 912.42 (MB), peak = 912.42 (MB)
total wire length = 165054 um
total wire length on LAYER metal1 = 1119 um
total wire length on LAYER metal2 = 88271 um
total wire length on LAYER metal3 = 73478 um
total wire length on LAYER metal4 = 1663 um
total wire length on LAYER metal5 = 162 um
total wire length on LAYER metal6 = 358 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 66982
up-via summary (total 66982):

------------------------
 FR_MASTERSLICE        0
         metal1    35732
         metal2    31086
         metal3      140
         metal4       20
         metal5        4
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   66982


start 7th optimization iteration ...
    completing 10% with 12 violations
    elapsed time = 00:00:00, memory = 912.42 (MB)
    completing 20% with 12 violations
    elapsed time = 00:00:00, memory = 912.42 (MB)
    completing 30% with 12 violations
    elapsed time = 00:00:01, memory = 912.42 (MB)
    completing 40% with 12 violations
    elapsed time = 00:00:01, memory = 912.42 (MB)
    completing 50% with 12 violations
    elapsed time = 00:00:02, memory = 912.42 (MB)
    completing 60% with 12 violations
    elapsed time = 00:00:02, memory = 912.42 (MB)
    completing 70% with 12 violations
    elapsed time = 00:00:03, memory = 912.42 (MB)
    completing 80% with 7 violations
    elapsed time = 00:00:03, memory = 912.42 (MB)
    completing 90% with 7 violations
    elapsed time = 00:00:03, memory = 912.42 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:04, memory = 912.42 (MB)
  number of violations = 1
cpu time = 00:00:16, elapsed time = 00:00:04, memory = 912.42 (MB), peak = 912.42 (MB)
total wire length = 165054 um
total wire length on LAYER metal1 = 1119 um
total wire length on LAYER metal2 = 88270 um
total wire length on LAYER metal3 = 73479 um
total wire length on LAYER metal4 = 1663 um
total wire length on LAYER metal5 = 162 um
total wire length on LAYER metal6 = 358 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 66982
up-via summary (total 66982):

------------------------
 FR_MASTERSLICE        0
         metal1    35732
         metal2    31086
         metal3      140
         metal4       20
         metal5        4
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   66982


start 8th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 912.42 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 912.42 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:01, memory = 912.42 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:01, memory = 912.42 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:02, memory = 912.42 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:02, memory = 912.42 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:03, memory = 912.42 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:03, memory = 912.42 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:04, memory = 912.42 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:04, memory = 912.42 (MB)
  number of violations = 0
cpu time = 00:00:15, elapsed time = 00:00:05, memory = 912.42 (MB), peak = 912.42 (MB)
total wire length = 165055 um
total wire length on LAYER metal1 = 1119 um
total wire length on LAYER metal2 = 88271 um
total wire length on LAYER metal3 = 73479 um
total wire length on LAYER metal4 = 1663 um
total wire length on LAYER metal5 = 162 um
total wire length on LAYER metal6 = 358 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 66984
up-via summary (total 66984):

------------------------
 FR_MASTERSLICE        0
         metal1    35732
         metal2    31088
         metal3      140
         metal4       20
         metal5        4
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   66984


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 912.42 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 912.42 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 912.42 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:01, memory = 912.42 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:01, memory = 912.42 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:02, memory = 912.42 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:02, memory = 912.42 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:03, memory = 912.42 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:03, memory = 912.42 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:03, memory = 912.42 (MB)
  number of violations = 0
cpu time = 00:00:14, elapsed time = 00:00:03, memory = 912.42 (MB), peak = 912.42 (MB)
total wire length = 165055 um
total wire length on LAYER metal1 = 1119 um
total wire length on LAYER metal2 = 88271 um
total wire length on LAYER metal3 = 73479 um
total wire length on LAYER metal4 = 1663 um
total wire length on LAYER metal5 = 162 um
total wire length on LAYER metal6 = 358 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 66984
up-via summary (total 66984):

------------------------
 FR_MASTERSLICE        0
         metal1    35732
         metal2    31088
         metal3      140
         metal4       20
         metal5        4
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   66984


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 912.42 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 912.42 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 912.42 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:01, memory = 912.42 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:02, memory = 912.42 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:02, memory = 912.42 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:03, memory = 912.42 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:03, memory = 912.42 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:04, memory = 912.42 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:04, memory = 912.42 (MB)
  number of violations = 0
cpu time = 00:00:16, elapsed time = 00:00:04, memory = 912.42 (MB), peak = 912.42 (MB)
total wire length = 165055 um
total wire length on LAYER metal1 = 1119 um
total wire length on LAYER metal2 = 88271 um
total wire length on LAYER metal3 = 73479 um
total wire length on LAYER metal4 = 1663 um
total wire length on LAYER metal5 = 162 um
total wire length on LAYER metal6 = 358 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 66984
up-via summary (total 66984):

------------------------
 FR_MASTERSLICE        0
         metal1    35732
         metal2    31088
         metal3      140
         metal4       20
         metal5        4
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   66984


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 912.42 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 912.42 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 912.42 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:02, memory = 912.42 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:02, memory = 912.42 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:03, memory = 912.42 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:03, memory = 912.42 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:04, memory = 912.42 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:04, memory = 912.42 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:05, memory = 912.42 (MB)
  number of violations = 0
cpu time = 00:00:22, elapsed time = 00:00:05, memory = 912.42 (MB), peak = 912.42 (MB)
total wire length = 165055 um
total wire length on LAYER metal1 = 1119 um
total wire length on LAYER metal2 = 88271 um
total wire length on LAYER metal3 = 73479 um
total wire length on LAYER metal4 = 1663 um
total wire length on LAYER metal5 = 162 um
total wire length on LAYER metal6 = 358 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 66984
up-via summary (total 66984):

------------------------
 FR_MASTERSLICE        0
         metal1    35732
         metal2    31088
         metal3      140
         metal4       20
         metal5        4
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   66984


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 912.42 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 912.42 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 912.42 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:02, memory = 912.42 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:02, memory = 912.42 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:03, memory = 912.42 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:03, memory = 912.42 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:04, memory = 912.42 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:05, memory = 912.42 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:05, memory = 912.42 (MB)
  number of violations = 0
cpu time = 00:00:22, elapsed time = 00:00:05, memory = 912.42 (MB), peak = 912.42 (MB)
total wire length = 165055 um
total wire length on LAYER metal1 = 1119 um
total wire length on LAYER metal2 = 88271 um
total wire length on LAYER metal3 = 73479 um
total wire length on LAYER metal4 = 1663 um
total wire length on LAYER metal5 = 162 um
total wire length on LAYER metal6 = 358 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 66984
up-via summary (total 66984):

------------------------
 FR_MASTERSLICE        0
         metal1    35732
         metal2    31088
         metal3      140
         metal4       20
         metal5        4
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   66984


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 912.42 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 912.42 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 912.42 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:02, memory = 912.42 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:02, memory = 912.42 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:03, memory = 912.42 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:04, memory = 912.42 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:04, memory = 912.42 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:05, memory = 912.42 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:05, memory = 912.42 (MB)
  number of violations = 0
cpu time = 00:00:22, elapsed time = 00:00:05, memory = 912.42 (MB), peak = 912.42 (MB)
total wire length = 165055 um
total wire length on LAYER metal1 = 1119 um
total wire length on LAYER metal2 = 88271 um
total wire length on LAYER metal3 = 73479 um
total wire length on LAYER metal4 = 1663 um
total wire length on LAYER metal5 = 162 um
total wire length on LAYER metal6 = 358 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 66984
up-via summary (total 66984):

------------------------
 FR_MASTERSLICE        0
         metal1    35732
         metal2    31088
         metal3      140
         metal4       20
         metal5        4
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   66984


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 912.42 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 912.42 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 912.42 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:02, memory = 912.42 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:02, memory = 912.42 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:03, memory = 912.42 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:03, memory = 912.42 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:04, memory = 912.42 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:04, memory = 912.42 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:05, memory = 912.42 (MB)
  number of violations = 0
cpu time = 00:00:22, elapsed time = 00:00:05, memory = 912.42 (MB), peak = 912.42 (MB)
total wire length = 165055 um
total wire length on LAYER metal1 = 1119 um
total wire length on LAYER metal2 = 88271 um
total wire length on LAYER metal3 = 73479 um
total wire length on LAYER metal4 = 1663 um
total wire length on LAYER metal5 = 162 um
total wire length on LAYER metal6 = 358 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 66984
up-via summary (total 66984):

------------------------
 FR_MASTERSLICE        0
         metal1    35732
         metal2    31088
         metal3      140
         metal4       20
         metal5        4
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   66984


complete detail routing
total wire length = 165055 um
total wire length on LAYER metal1 = 1119 um
total wire length on LAYER metal2 = 88271 um
total wire length on LAYER metal3 = 73479 um
total wire length on LAYER metal4 = 1663 um
total wire length on LAYER metal5 = 162 um
total wire length on LAYER metal6 = 358 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 66984
up-via summary (total 66984):

------------------------
 FR_MASTERSLICE        0
         metal1    35732
         metal2    31088
         metal3      140
         metal4       20
         metal5        4
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   66984

cpu time = 00:12:24, elapsed time = 00:03:29, memory = 912.42 (MB), peak = 912.42 (MB)

post processing ...

Runtime taken (hrt): 219.476
3:39.65elapsed 350%CPU 934320memKB
cp results/nangate45/top/4_cts.sdc results/nangate45/top/5_route.sdc
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/final_report.tcl) 2>&1 | tee ./logs/nangate45/top/6_report.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/5_route.def
Notice 0: Design: top
Notice 0: 		Created 100000 Insts
Notice 0:     Created 3969 pins.
Notice 0:     Created 126826 components and 297638 component-terminals.
Notice 0:     Created 2 special nets and 253652 connections.
Notice 0:     Created 25786 nets and 43986 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/5_route.def
Notice 0: Split top of 2439 T shapes.

==========================================================================
report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _14520_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _14534_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clock (in)
     1    3.71                           clock (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.02    0.02 ^ clkbuf_0_clock/Z (BUF_X4)
     2    9.93                           clknet_0_clock (net)
                  0.01    0.00    0.02 ^ clkbuf_1_0_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.06 ^ clkbuf_1_0_0_clock/Z (CLKBUF_X1)
     1    4.98                           clknet_1_0_0_clock (net)
                  0.01    0.00    0.06 ^ clkbuf_1_0_1_clock/A (CLKBUF_X1)
                  0.03    0.05    0.11 ^ clkbuf_1_0_1_clock/Z (CLKBUF_X1)
     2    9.95                           clknet_1_0_1_clock (net)
                  0.03    0.00    0.11 ^ clkbuf_2_1_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.15 ^ clkbuf_2_1_0_clock/Z (CLKBUF_X1)
     1    4.93                           clknet_2_1_0_clock (net)
                  0.01    0.00    0.16 ^ clkbuf_2_1_1_clock/A (CLKBUF_X1)
                  0.03    0.05    0.21 ^ clkbuf_2_1_1_clock/Z (CLKBUF_X1)
     2    9.91                           clknet_2_1_1_clock (net)
                  0.03    0.00    0.21 ^ clkbuf_3_2_0_clock/A (CLKBUF_X1)
                  0.03    0.06    0.27 ^ clkbuf_3_2_0_clock/Z (CLKBUF_X1)
     2   10.31                           clknet_3_2_0_clock (net)
                  0.03    0.00    0.27 ^ clkbuf_4_4_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.31 ^ clkbuf_4_4_0_clock/Z (CLKBUF_X1)
     2    3.71                           clknet_4_4_0_clock (net)
                  0.01    0.00    0.31 ^ clkbuf_5_8_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.34 ^ clkbuf_5_8_0_clock/Z (CLKBUF_X1)
     2    3.71                           clknet_5_8_0_clock (net)
                  0.01    0.00    0.34 ^ clkbuf_6_16_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.38 ^ clkbuf_6_16_0_clock/Z (CLKBUF_X1)
     2    4.04                           clknet_6_16_0_clock (net)
                  0.01    0.00    0.38 ^ clkbuf_7_32_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.41 ^ clkbuf_7_32_0_clock/Z (CLKBUF_X1)
     2    1.84                           clknet_7_32_0_clock (net)
                  0.01    0.00    0.41 ^ clkbuf_8_64_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.44 ^ clkbuf_8_64_0_clock/Z (CLKBUF_X1)
     2    2.05                           clknet_8_64_0_clock (net)
                  0.01    0.00    0.44 ^ clkbuf_9_128_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.47 ^ clkbuf_9_128_0_clock/Z (CLKBUF_X1)
     2    2.17                           clknet_9_128_0_clock (net)
                  0.01    0.00    0.47 ^ clkbuf_10_256_0_clock/A (CLKBUF_X1)
                  0.02    0.05    0.52 ^ clkbuf_10_256_0_clock/Z (CLKBUF_X1)
     6    8.92                           clknet_10_256_0_clock (net)
                  0.02    0.00    0.52 ^ _14520_/CK (DFF_X1)
                  0.01    0.09    0.61 ^ _14520_/Q (DFF_X1)
     1    1.31                           op3559.reg_out1[4] (net)
                  0.01    0.00    0.61 ^ _14534_/D (DFF_X1)
                                  0.61   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clock (in)
     1    3.71                           clock (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.02    0.02 ^ clkbuf_0_clock/Z (BUF_X4)
     2    9.93                           clknet_0_clock (net)
                  0.01    0.00    0.02 ^ clkbuf_1_0_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.06 ^ clkbuf_1_0_0_clock/Z (CLKBUF_X1)
     1    4.98                           clknet_1_0_0_clock (net)
                  0.01    0.00    0.06 ^ clkbuf_1_0_1_clock/A (CLKBUF_X1)
                  0.03    0.05    0.11 ^ clkbuf_1_0_1_clock/Z (CLKBUF_X1)
     2    9.95                           clknet_1_0_1_clock (net)
                  0.03    0.00    0.11 ^ clkbuf_2_1_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.15 ^ clkbuf_2_1_0_clock/Z (CLKBUF_X1)
     1    4.93                           clknet_2_1_0_clock (net)
                  0.01    0.00    0.16 ^ clkbuf_2_1_1_clock/A (CLKBUF_X1)
                  0.03    0.05    0.21 ^ clkbuf_2_1_1_clock/Z (CLKBUF_X1)
     2    9.91                           clknet_2_1_1_clock (net)
                  0.03    0.00    0.21 ^ clkbuf_3_2_0_clock/A (CLKBUF_X1)
                  0.03    0.06    0.27 ^ clkbuf_3_2_0_clock/Z (CLKBUF_X1)
     2   10.31                           clknet_3_2_0_clock (net)
                  0.03    0.00    0.27 ^ clkbuf_4_4_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.31 ^ clkbuf_4_4_0_clock/Z (CLKBUF_X1)
     2    3.71                           clknet_4_4_0_clock (net)
                  0.01    0.00    0.31 ^ clkbuf_5_8_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.34 ^ clkbuf_5_8_0_clock/Z (CLKBUF_X1)
     2    3.71                           clknet_5_8_0_clock (net)
                  0.01    0.00    0.34 ^ clkbuf_6_16_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.38 ^ clkbuf_6_16_0_clock/Z (CLKBUF_X1)
     2    4.04                           clknet_6_16_0_clock (net)
                  0.01    0.00    0.38 ^ clkbuf_7_32_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.41 ^ clkbuf_7_32_0_clock/Z (CLKBUF_X1)
     2    1.84                           clknet_7_32_0_clock (net)
                  0.01    0.00    0.41 ^ clkbuf_8_65_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.44 ^ clkbuf_8_65_0_clock/Z (CLKBUF_X1)
     2    2.16                           clknet_8_65_0_clock (net)
                  0.01    0.00    0.44 ^ clkbuf_9_131_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.47 ^ clkbuf_9_131_0_clock/Z (CLKBUF_X1)
     2    2.15                           clknet_9_131_0_clock (net)
                  0.01    0.00    0.47 ^ clkbuf_10_263_0_clock/A (CLKBUF_X1)
                  0.08    0.10    0.57 ^ clkbuf_10_263_0_clock/Z (CLKBUF_X1)
    18   30.74                           clknet_10_263_0_clock (net)
                  0.08    0.00    0.57 ^ _14534_/CK (DFF_X1)
                          0.00    0.57   clock reconvergence pessimism
                          0.02    0.59   library hold time
                                  0.59   data required time
-----------------------------------------------------------------------------
                                  0.59   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.02   slack (MET)



==========================================================================
report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _13886_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _10164_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clock (in)
     1    3.71                           clock (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.02    0.02 ^ clkbuf_0_clock/Z (BUF_X4)
     2    9.93                           clknet_0_clock (net)
                  0.01    0.00    0.02 ^ clkbuf_1_0_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.06 ^ clkbuf_1_0_0_clock/Z (CLKBUF_X1)
     1    4.98                           clknet_1_0_0_clock (net)
                  0.01    0.00    0.06 ^ clkbuf_1_0_1_clock/A (CLKBUF_X1)
                  0.03    0.05    0.11 ^ clkbuf_1_0_1_clock/Z (CLKBUF_X1)
     2    9.95                           clknet_1_0_1_clock (net)
                  0.03    0.00    0.11 ^ clkbuf_2_1_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.15 ^ clkbuf_2_1_0_clock/Z (CLKBUF_X1)
     1    4.93                           clknet_2_1_0_clock (net)
                  0.01    0.00    0.16 ^ clkbuf_2_1_1_clock/A (CLKBUF_X1)
                  0.03    0.05    0.21 ^ clkbuf_2_1_1_clock/Z (CLKBUF_X1)
     2    9.91                           clknet_2_1_1_clock (net)
                  0.03    0.00    0.21 ^ clkbuf_3_2_0_clock/A (CLKBUF_X1)
                  0.03    0.06    0.27 ^ clkbuf_3_2_0_clock/Z (CLKBUF_X1)
     2   10.31                           clknet_3_2_0_clock (net)
                  0.03    0.00    0.27 ^ clkbuf_4_4_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.31 ^ clkbuf_4_4_0_clock/Z (CLKBUF_X1)
     2    3.71                           clknet_4_4_0_clock (net)
                  0.01    0.00    0.31 ^ clkbuf_5_8_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.34 ^ clkbuf_5_8_0_clock/Z (CLKBUF_X1)
     2    3.71                           clknet_5_8_0_clock (net)
                  0.01    0.00    0.34 ^ clkbuf_6_17_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.38 ^ clkbuf_6_17_0_clock/Z (CLKBUF_X1)
     2    3.78                           clknet_6_17_0_clock (net)
                  0.01    0.00    0.38 ^ clkbuf_7_34_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.41 ^ clkbuf_7_34_0_clock/Z (CLKBUF_X1)
     2    1.87                           clknet_7_34_0_clock (net)
                  0.01    0.00    0.41 ^ clkbuf_8_69_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.44 ^ clkbuf_8_69_0_clock/Z (CLKBUF_X1)
     2    2.09                           clknet_8_69_0_clock (net)
                  0.01    0.00    0.44 ^ clkbuf_9_139_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.47 ^ clkbuf_9_139_0_clock/Z (CLKBUF_X1)
     2    2.20                           clknet_9_139_0_clock (net)
                  0.01    0.00    0.47 ^ clkbuf_10_278_0_clock/A (CLKBUF_X1)
                  0.06    0.08    0.55 ^ clkbuf_10_278_0_clock/Z (CLKBUF_X1)
     6   22.44                           clknet_10_278_0_clock (net)
                  0.06    0.00    0.55 ^ clkbuf_opt_89_clock/A (BUF_X4)
                  0.01    0.03    0.58 ^ clkbuf_opt_89_clock/Z (BUF_X4)
     1   12.09                           clknet_opt_89_clock (net)
                  0.01    0.00    0.59 ^ _13886_/CK (DFF_X2)
                  0.04    0.14    0.73 ^ _13886_/Q (DFF_X2)
     1   44.98                           op8192.reg_out1[2] (net)
                  0.09    0.06    0.79 ^ _09970_/A1 (NAND2_X4)
                  0.03    0.04    0.83 v _09970_/ZN (NAND2_X4)
     1   37.09                           _00164_ (net)
                  0.06    0.04    0.87 v _09972_/A1 (NOR2_X4)
                  0.03    0.06    0.93 ^ _09972_/ZN (NOR2_X4)
     2   18.14                           _00166_ (net)
                  0.04    0.01    0.94 ^ _09973_/A2 (AND2_X1)
                  0.01    0.04    0.98 ^ _09973_/ZN (AND2_X1)
     1    1.40                           _00033_ (net)
                  0.01    0.00    0.98 ^ _10164_/D (DFF_X1)
                                  0.98   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
                  0.00    0.00    1.00 ^ clock (in)
     1    3.71                           clock (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.02    1.02 ^ clkbuf_0_clock/Z (BUF_X4)
     2    9.93                           clknet_0_clock (net)
                  0.01    0.00    1.02 ^ clkbuf_1_1_0_clock/A (CLKBUF_X1)
                  0.01    0.04    1.06 ^ clkbuf_1_1_0_clock/Z (CLKBUF_X1)
     1    4.95                           clknet_1_1_0_clock (net)
                  0.01    0.00    1.06 ^ clkbuf_1_1_1_clock/A (CLKBUF_X1)
                  0.03    0.05    1.11 ^ clkbuf_1_1_1_clock/Z (CLKBUF_X1)
     2   10.04                           clknet_1_1_1_clock (net)
                  0.03    0.00    1.11 ^ clkbuf_2_2_0_clock/A (CLKBUF_X1)
                  0.01    0.04    1.16 ^ clkbuf_2_2_0_clock/Z (CLKBUF_X1)
     1    4.97                           clknet_2_2_0_clock (net)
                  0.01    0.00    1.16 ^ clkbuf_2_2_1_clock/A (CLKBUF_X1)
                  0.03    0.05    1.21 ^ clkbuf_2_2_1_clock/Z (CLKBUF_X1)
     2    9.94                           clknet_2_2_1_clock (net)
                  0.03    0.00    1.21 ^ clkbuf_3_5_0_clock/A (CLKBUF_X1)
                  0.02    0.05    1.26 ^ clkbuf_3_5_0_clock/Z (CLKBUF_X1)
     2    9.09                           clknet_3_5_0_clock (net)
                  0.02    0.00    1.26 ^ clkbuf_4_10_0_clock/A (CLKBUF_X1)
                  0.01    0.04    1.30 ^ clkbuf_4_10_0_clock/Z (CLKBUF_X1)
     2    3.66                           clknet_4_10_0_clock (net)
                  0.01    0.00    1.30 ^ clkbuf_5_20_0_clock/A (CLKBUF_X1)
                  0.01    0.04    1.34 ^ clkbuf_5_20_0_clock/Z (CLKBUF_X1)
     2    3.73                           clknet_5_20_0_clock (net)
                  0.01    0.00    1.34 ^ clkbuf_6_41_0_clock/A (CLKBUF_X1)
                  0.01    0.04    1.38 ^ clkbuf_6_41_0_clock/Z (CLKBUF_X1)
     2    4.60                           clknet_6_41_0_clock (net)
                  0.01    0.00    1.38 ^ clkbuf_7_83_0_clock/A (CLKBUF_X1)
                  0.01    0.03    1.41 ^ clkbuf_7_83_0_clock/Z (CLKBUF_X1)
     2    1.88                           clknet_7_83_0_clock (net)
                  0.01    0.00    1.41 ^ clkbuf_8_166_0_clock/A (CLKBUF_X1)
                  0.01    0.03    1.44 ^ clkbuf_8_166_0_clock/Z (CLKBUF_X1)
     2    2.31                           clknet_8_166_0_clock (net)
                  0.01    0.00    1.44 ^ clkbuf_9_333_0_clock/A (CLKBUF_X1)
                  0.01    0.03    1.47 ^ clkbuf_9_333_0_clock/Z (CLKBUF_X1)
     2    2.12                           clknet_9_333_0_clock (net)
                  0.01    0.00    1.47 ^ clkbuf_10_667_0_clock/A (CLKBUF_X1)
                  0.03    0.06    1.53 ^ clkbuf_10_667_0_clock/Z (CLKBUF_X1)
    12   13.64                           clknet_10_667_0_clock (net)
                  0.03    0.00    1.53 ^ _10164_/CK (DFF_X1)
                          0.00    1.53   clock reconvergence pessimism
                         -0.03    1.50   library setup time
                                  1.50   data required time
-----------------------------------------------------------------------------
                                  1.50   data required time
                                 -0.98   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)



==========================================================================
report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _13886_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _10164_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clock (in)
     1    3.71                           clock (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.02    0.02 ^ clkbuf_0_clock/Z (BUF_X4)
     2    9.93                           clknet_0_clock (net)
                  0.01    0.00    0.02 ^ clkbuf_1_0_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.06 ^ clkbuf_1_0_0_clock/Z (CLKBUF_X1)
     1    4.98                           clknet_1_0_0_clock (net)
                  0.01    0.00    0.06 ^ clkbuf_1_0_1_clock/A (CLKBUF_X1)
                  0.03    0.05    0.11 ^ clkbuf_1_0_1_clock/Z (CLKBUF_X1)
     2    9.95                           clknet_1_0_1_clock (net)
                  0.03    0.00    0.11 ^ clkbuf_2_1_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.15 ^ clkbuf_2_1_0_clock/Z (CLKBUF_X1)
     1    4.93                           clknet_2_1_0_clock (net)
                  0.01    0.00    0.16 ^ clkbuf_2_1_1_clock/A (CLKBUF_X1)
                  0.03    0.05    0.21 ^ clkbuf_2_1_1_clock/Z (CLKBUF_X1)
     2    9.91                           clknet_2_1_1_clock (net)
                  0.03    0.00    0.21 ^ clkbuf_3_2_0_clock/A (CLKBUF_X1)
                  0.03    0.06    0.27 ^ clkbuf_3_2_0_clock/Z (CLKBUF_X1)
     2   10.31                           clknet_3_2_0_clock (net)
                  0.03    0.00    0.27 ^ clkbuf_4_4_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.31 ^ clkbuf_4_4_0_clock/Z (CLKBUF_X1)
     2    3.71                           clknet_4_4_0_clock (net)
                  0.01    0.00    0.31 ^ clkbuf_5_8_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.34 ^ clkbuf_5_8_0_clock/Z (CLKBUF_X1)
     2    3.71                           clknet_5_8_0_clock (net)
                  0.01    0.00    0.34 ^ clkbuf_6_17_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.38 ^ clkbuf_6_17_0_clock/Z (CLKBUF_X1)
     2    3.78                           clknet_6_17_0_clock (net)
                  0.01    0.00    0.38 ^ clkbuf_7_34_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.41 ^ clkbuf_7_34_0_clock/Z (CLKBUF_X1)
     2    1.87                           clknet_7_34_0_clock (net)
                  0.01    0.00    0.41 ^ clkbuf_8_69_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.44 ^ clkbuf_8_69_0_clock/Z (CLKBUF_X1)
     2    2.09                           clknet_8_69_0_clock (net)
                  0.01    0.00    0.44 ^ clkbuf_9_139_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.47 ^ clkbuf_9_139_0_clock/Z (CLKBUF_X1)
     2    2.20                           clknet_9_139_0_clock (net)
                  0.01    0.00    0.47 ^ clkbuf_10_278_0_clock/A (CLKBUF_X1)
                  0.06    0.08    0.55 ^ clkbuf_10_278_0_clock/Z (CLKBUF_X1)
     6   22.44                           clknet_10_278_0_clock (net)
                  0.06    0.00    0.55 ^ clkbuf_opt_89_clock/A (BUF_X4)
                  0.01    0.03    0.58 ^ clkbuf_opt_89_clock/Z (BUF_X4)
     1   12.09                           clknet_opt_89_clock (net)
                  0.01    0.00    0.59 ^ _13886_/CK (DFF_X2)
                  0.04    0.14    0.73 ^ _13886_/Q (DFF_X2)
     1   44.98                           op8192.reg_out1[2] (net)
                  0.09    0.06    0.79 ^ _09970_/A1 (NAND2_X4)
                  0.03    0.04    0.83 v _09970_/ZN (NAND2_X4)
     1   37.09                           _00164_ (net)
                  0.06    0.04    0.87 v _09972_/A1 (NOR2_X4)
                  0.03    0.06    0.93 ^ _09972_/ZN (NOR2_X4)
     2   18.14                           _00166_ (net)
                  0.04    0.01    0.94 ^ _09973_/A2 (AND2_X1)
                  0.01    0.04    0.98 ^ _09973_/ZN (AND2_X1)
     1    1.40                           _00033_ (net)
                  0.01    0.00    0.98 ^ _10164_/D (DFF_X1)
                                  0.98   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
                  0.00    0.00    1.00 ^ clock (in)
     1    3.71                           clock (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.02    1.02 ^ clkbuf_0_clock/Z (BUF_X4)
     2    9.93                           clknet_0_clock (net)
                  0.01    0.00    1.02 ^ clkbuf_1_1_0_clock/A (CLKBUF_X1)
                  0.01    0.04    1.06 ^ clkbuf_1_1_0_clock/Z (CLKBUF_X1)
     1    4.95                           clknet_1_1_0_clock (net)
                  0.01    0.00    1.06 ^ clkbuf_1_1_1_clock/A (CLKBUF_X1)
                  0.03    0.05    1.11 ^ clkbuf_1_1_1_clock/Z (CLKBUF_X1)
     2   10.04                           clknet_1_1_1_clock (net)
                  0.03    0.00    1.11 ^ clkbuf_2_2_0_clock/A (CLKBUF_X1)
                  0.01    0.04    1.16 ^ clkbuf_2_2_0_clock/Z (CLKBUF_X1)
     1    4.97                           clknet_2_2_0_clock (net)
                  0.01    0.00    1.16 ^ clkbuf_2_2_1_clock/A (CLKBUF_X1)
                  0.03    0.05    1.21 ^ clkbuf_2_2_1_clock/Z (CLKBUF_X1)
     2    9.94                           clknet_2_2_1_clock (net)
                  0.03    0.00    1.21 ^ clkbuf_3_5_0_clock/A (CLKBUF_X1)
                  0.02    0.05    1.26 ^ clkbuf_3_5_0_clock/Z (CLKBUF_X1)
     2    9.09                           clknet_3_5_0_clock (net)
                  0.02    0.00    1.26 ^ clkbuf_4_10_0_clock/A (CLKBUF_X1)
                  0.01    0.04    1.30 ^ clkbuf_4_10_0_clock/Z (CLKBUF_X1)
     2    3.66                           clknet_4_10_0_clock (net)
                  0.01    0.00    1.30 ^ clkbuf_5_20_0_clock/A (CLKBUF_X1)
                  0.01    0.04    1.34 ^ clkbuf_5_20_0_clock/Z (CLKBUF_X1)
     2    3.73                           clknet_5_20_0_clock (net)
                  0.01    0.00    1.34 ^ clkbuf_6_41_0_clock/A (CLKBUF_X1)
                  0.01    0.04    1.38 ^ clkbuf_6_41_0_clock/Z (CLKBUF_X1)
     2    4.60                           clknet_6_41_0_clock (net)
                  0.01    0.00    1.38 ^ clkbuf_7_83_0_clock/A (CLKBUF_X1)
                  0.01    0.03    1.41 ^ clkbuf_7_83_0_clock/Z (CLKBUF_X1)
     2    1.88                           clknet_7_83_0_clock (net)
                  0.01    0.00    1.41 ^ clkbuf_8_166_0_clock/A (CLKBUF_X1)
                  0.01    0.03    1.44 ^ clkbuf_8_166_0_clock/Z (CLKBUF_X1)
     2    2.31                           clknet_8_166_0_clock (net)
                  0.01    0.00    1.44 ^ clkbuf_9_333_0_clock/A (CLKBUF_X1)
                  0.01    0.03    1.47 ^ clkbuf_9_333_0_clock/Z (CLKBUF_X1)
     2    2.12                           clknet_9_333_0_clock (net)
                  0.01    0.00    1.47 ^ clkbuf_10_667_0_clock/A (CLKBUF_X1)
                  0.03    0.06    1.53 ^ clkbuf_10_667_0_clock/Z (CLKBUF_X1)
    12   13.64                           clknet_10_667_0_clock (net)
                  0.03    0.00    1.53 ^ _10164_/CK (DFF_X1)
                          0.00    1.53   clock reconvergence pessimism
                         -0.03    1.50   library setup time
                                  1.50   data required time
-----------------------------------------------------------------------------
                                  1.50   data required time
                                 -0.98   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
report_check_types -max_slew -violators
--------------------------------------------------------------------------

==========================================================================
report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
_14267_/CK ^
   0.61
_14273_/CK ^
   0.52      0.00       0.09


==========================================================================
report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             4.55e-02   8.38e-04   7.65e-04   4.71e-02  60.5%
Combinational          1.15e-02   1.92e-02   4.60e-05   3.08e-02  39.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.71e-02   2.00e-02   8.11e-04   7.79e-02 100.0%
                          73.2%      25.7%       1.0%

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 687995 u^2 100% utilization.

==========================================================================
instance_count
--------------------------------------------------------------------------
126826

==========================================================================
pin_count
--------------------------------------------------------------------------
43986
[INFO] Deleted 0 routing obstructions
0:07.63elapsed 101%CPU 238536memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" stdbuf -o L klayout -zz -rd design_name=top \
        -rd in_def=./results/nangate45/top/6_final.def \
        -rd in_gds="./platforms/nangate45/gds/NangateOpenCellLibrary.gds  " \
        -rd seal_gds="" \
        -rd out_gds=results/nangate45/top/6_1_merged.gds \
        -rd tech_file=./objects/nangate45/top/klayout.lyt \
        -rm ./util/def2gds.py) 2>&1 | tee ./logs/nangate45/top/6_1_merge.log
[INFO] Clearing cells...
	AND2_X1
	AND2_X2
	AND2_X4
	AND3_X1
	AND3_X2
	AND3_X4
	AND4_X1
	AND4_X2
	AND4_X4
	ANTENNA_X1
	AOI211_X1
	AOI211_X2
	AOI211_X4
	AOI21_X1
	AOI21_X2
	AOI21_X4
	AOI221_X1
	AOI221_X2
	AOI221_X4
	AOI222_X1
	AOI222_X2
	AOI222_X4
	AOI22_X1
	AOI22_X2
	AOI22_X4
	BUF_X1
	BUF_X16
	BUF_X2
	BUF_X32
	BUF_X4
	BUF_X8
	CLKBUF_X1
	CLKBUF_X2
	CLKBUF_X3
	CLKGATETST_X1
	CLKGATETST_X2
	CLKGATETST_X4
	CLKGATETST_X8
	CLKGATE_X1
	CLKGATE_X2
	CLKGATE_X4
	CLKGATE_X8
	DFFRS_X1
	DFFRS_X2
	DFFR_X1
	DFFR_X2
	DFFS_X1
	DFFS_X2
	DFF_X1
	DFF_X2
	DLH_X1
	DLH_X2
	DLL_X1
	DLL_X2
	FA_X1
	FILLCELL_X1
	FILLCELL_X16
	FILLCELL_X2
	FILLCELL_X32
	FILLCELL_X4
	FILLCELL_X8
	HA_X1
	INV_X1
	INV_X16
	INV_X2
	INV_X32
	INV_X4
	INV_X8
	LOGIC0_X1
	LOGIC1_X1
	MUX2_X1
	MUX2_X2
	NAND2_X1
	NAND2_X2
	NAND2_X4
	NAND3_X1
	NAND3_X2
	NAND3_X4
	NAND4_X1
	NAND4_X2
	NAND4_X4
	NOR2_X1
	NOR2_X2
	NOR2_X4
	NOR3_X1
	NOR3_X2
	NOR3_X4
	NOR4_X1
	NOR4_X2
	NOR4_X4
	OAI211_X1
	OAI211_X2
	OAI211_X4
	OAI21_X1
	OAI21_X2
	OAI21_X4
	OAI221_X1
	OAI221_X2
	OAI221_X4
	OAI222_X1
	OAI222_X2
	OAI222_X4
	OAI22_X1
	OAI22_X2
	OAI22_X4
	OAI33_X1
	OR2_X1
	OR2_X2
	OR2_X4
	OR3_X1
	OR3_X2
	OR3_X4
	OR4_X1
	OR4_X2
	OR4_X4
	SDFFRS_X1
	SDFFRS_X2
	SDFFR_X1
	SDFFR_X2
	SDFFS_X1
	SDFFS_X2
	SDFF_X1
	SDFF_X2
	TBUF_X1
	TBUF_X16
	TBUF_X2
	TBUF_X4
	TBUF_X8
	TINV_X1
	TLAT_X1
	XNOR2_X1
	XNOR2_X2
	XOR2_X1
	XOR2_X2
[INFO] Merging GDS files...
	./platforms/nangate45/gds/NangateOpenCellLibrary.gds
[INFO] Copying toplevel cell 'top'
[INFO] Checking for missing GDS...
[INFO] All LEF cells have matching GDS cells
[INFO] Writing out GDS 'results/nangate45/top/6_1_merged.gds'
0:03.40elapsed 90%CPU 501340memKB
cp results/nangate45/top/6_1_merged.gds results/nangate45/top/6_final.gds

