;redcode
;assert 1
	SPL 0, <402
	CMP -277, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN 0, <103
	SPL -300, -600
	SUB @0, @2
	ADD 3, 8
	ADD 3, 8
	SUB -1, <-20
	SUB 300, 90
	MOV -7, <-20
	JMN 403, 2
	SUB @121, 103
	SUB @127, 106
	SUB @121, 106
	ADD 3, 8
	MOV -1, <-20
	SUB #0, -40
	SUB -0, 4
	JMN 403, 2
	JMN 403, 2
	SUB @121, 103
	SUB @121, 103
	SUB @1, @2
	ADD 270, 60
	SUB -1, <-20
	DJN -30, 8
	SUB -1, <-20
	SUB 300, 90
	ADD 210, 0
	ADD 210, 0
	JMN 403, 2
	JMN 403, 2
	DJN -30, 8
	ADD 3, 8
	DJN -30, 8
	DJN 12, #10
	SPL <0, <0
	ADD 3, 8
	SUB -1, <-20
	ADD 3, 8
	SPL 0, <402
	ADD 3, 8
	ADD 3, 8
	SPL 0, <402
	SPL 0, <402
	CMP -277, <-126
	MOV -1, <-20
