// Seed: 3703636778
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2
);
  type_0 id_3 (.id_0(1 + 1'b0));
endmodule
