{
    "list": [
    {
        "type": "title",
        "content": "RISC-V CPU Core SystemVerilog"
    },
    {
        "type": "text",
        "content": "Insert some explanation here"
    },
    {
        "type": "image",
        "url": "res/img/waveform.png",
        "caption": "Clip of Waveform"
    }]
}