<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>DBGWVR&lt;n&gt;_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">DBGWVR&lt;n&gt;_EL1, Debug Watchpoint Value Registers, n =
      0 - 15</h1><p>The DBGWVR&lt;n&gt;_EL1 characteristics are:</p><h2>Purpose</h2>
          <p>Holds a data address value for use in watchpoint matching. Forms watchpoint n together with control register <a href="AArch64-dbgwcrn_el1.html">DBGWCR&lt;n&gt;_EL1</a>.</p>
        <p>This 
        register
       is part of the Debug registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>EL0</th><th>EL1 (NS)</th><th>EL1 (S)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>-</td><td>RW</td><td>RW</td><td>RW</td><td>RW</td><td>RW</td></tr></table><h2>Traps and Enables</h2><p>For a description of the prioritization of any generated exceptions, see section D1.13.2 (Synchronous exception prioritization) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i>. Subject to the prioritization rules:</p>
          <p>If <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>.TDA==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p>
        
          <p>If <a href="AArch64-mdcr_el3.html">MDCR_EL3</a>.TDA==1, accesses to this register from EL1 and EL2 are trapped to EL3.</p>
        
          <p>If <a href="ext-edscr.html">EDSCR</a>.TDA==1, and <a href="AArch64-oslsr_el1.html">OSLSR_EL1</a>.OSLK==0, accesses to this register from EL1, EL2, and EL3 are trapped to Debug state.</p>
        <h2>Configuration</h2><p>AArch64 System register DBGWVR&lt;n&gt;_EL1 bits [31:0]
        
                are architecturally mapped to
              AArch32 System register <a href="AArch32-dbgwvrn.html">DBGWVR&lt;n&gt;</a>.
          </p><p>AArch64 System register DBGWVR&lt;n&gt;_EL1
                is architecturally mapped to
              External register <a href="ext-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1</a>.
          </p>
          <p>If breakpoint n is not implemented then this register is unallocated.</p>
        <p>This register is in the Cold reset domain.
                  On a Cold reset
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              The register is not affected by a Warm reset.</p><h2>Attributes</h2>
          <p>DBGWVR&lt;n&gt;_EL1 is a 64-bit register.</p>
        <h2>Field descriptions</h2><p>The DBGWVR&lt;n&gt;_EL1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="15"><a href="#RESS">RESS</a></td><td class="lr" colspan="17"><a href="#VA">VA</a></td></tr><tr class="firstrow"><td class="lr" colspan="30"><a href="#VA">VA</a></td><td class="l">0</td><td class="r">0</td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><h4 id="RESS">RESS, bits [63:49]
                  </h4>
              <p>Reserved, Sign extended. Hardware and software must treat this field as <span class="arm-defined-word">RES0</span> if the most significant bit of VA is 0 or <span class="arm-defined-word">RES0</span>, and as <span class="arm-defined-word">RES1</span> if the most significant bit of VA is 1.</p>
            
              <p>Hardware always ignores the value of these bits and it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether:</p>
            
              <ul>
                <li>
                  The bits are hardwired to a copy of the most significant bit of VA, meaning writes to these bits are ignored, and reads to the bits always return the hardwired value.
                </li>
                <li>
                  The value in those bits can be written, and reads will return the last value written. The value held in those bits is ignored by hardware.
                </li>
              </ul>
            <h4 id="VA">VA, bits [48:2]
                  </h4>
              <p>Bits[48:2] of the address value for comparison.</p>
            
              <p>ARM deprecates setting <a href="AArch64-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1</a>[2] == 1.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="0">
                Bits [1:0]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h2>Accessing the DBGWVR&lt;n&gt;_EL1</h2><p>To access the DBGWVR&lt;n&gt;_EL1:</p><p class="asm-code">MRS &lt;Xt&gt;, DBGWVR&lt;n&gt;_EL1 ; Read DBGWVR&lt;n&gt;_EL1 into Xt, where n is in the range 0 to 15</p><p class="asm-code">MSR DBGWVR&lt;n&gt;_EL1, &lt;Xt&gt; ; Write Xt to DBGWVR&lt;n&gt;_EL1, where n is in the range 0 to 15</p><p>Register access is encoded as follows:</p><table class="info"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>10</td><td>000</td><td>0000</td><td>n&lt;3:0&gt;</td><td>110</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
