

================================================================
== Vivado HLS Report for 'load_bias_scale'
================================================================
* Date:           Sun Jun  6 15:13:25 2021

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        resnet50_3
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  276|  1044|  276|  1044|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name| min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  136|  520|        25|         16|          1| 8 ~ 32 |    yes   |
        |- Loop 2  |  136|  520|        25|         16|          1| 8 ~ 32 |    yes   |
        +----------+-----+-----+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 25
  * Pipeline-1: initiation interval (II) = 16, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 53
* Pipeline : 2
  Pipeline-0 : II = 16, D = 25, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
  Pipeline-1 : II = 16, D = 25, States = { 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 27 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 2 
27 --> 28 
28 --> 53 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 28 
53 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([32 x i2048]* %scale, [1 x i8]* @p_str, [12 x i8]* @p_str19, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 54 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([32 x i2048]* %bias, [1 x i8]* @p_str, [12 x i8]* @p_str18, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 55 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %ddr_V, [6 x i8]* @p_str43, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1024, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%offset_read = call i22 @_ssdm_op_Read.ap_auto.i22(i22 %offset)" [resnet50_3.cpp:43]   --->   Operation 57 'read' 'offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%TO_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %TO_r)" [resnet50_3.cpp:43]   --->   Operation 58 'read' 'TO_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.65ns)   --->   "br label %1" [resnet50_3.cpp:46]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.07>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %i, %hls_label_0 ]"   --->   Operation 60 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 32, i64 0)"   --->   Operation 61 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.78ns)   --->   "%icmp_ln46 = icmp eq i6 %i_0, %TO_read" [resnet50_3.cpp:46]   --->   Operation 62 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.78ns)   --->   "%i = add i6 %i_0, 1" [resnet50_3.cpp:46]   --->   Operation 63 'add' 'i' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %.preheader.preheader, label %hls_label_0" [resnet50_3.cpp:46]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i6 %i_0 to i5" [resnet50_3.cpp:51]   --->   Operation 65 'trunc' 'trunc_ln51' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln3 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %trunc_ln51, i4 0)" [resnet50_3.cpp:51]   --->   Operation 66 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i9 %shl_ln3 to i22" [resnet50_3.cpp:56]   --->   Operation 67 'zext' 'zext_ln56_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.91ns)   --->   "%add_ln51 = add i22 %offset_read, %zext_ln56_1" [resnet50_3.cpp:51]   --->   Operation 68 'add' 'add_ln51' <Predicate = (!icmp_ln46)> <Delay = 0.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i22 %add_ln51 to i64" [resnet50_3.cpp:51]   --->   Operation 69 'zext' 'zext_ln51' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%ddr_V_addr = getelementptr i128* %ddr_V, i64 %zext_ln51" [resnet50_3.cpp:51]   --->   Operation 70 'getelementptr' 'ddr_V_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 71 [7/7] (8.75ns)   --->   "%ddr_V_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr, i32 16)" [resnet50_3.cpp:51]   --->   Operation 71 'readreq' 'ddr_V_addr_req' <Predicate = (!icmp_ln46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 72 [6/7] (8.75ns)   --->   "%ddr_V_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr, i32 16)" [resnet50_3.cpp:51]   --->   Operation 72 'readreq' 'ddr_V_addr_req' <Predicate = (!icmp_ln46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 73 [5/7] (8.75ns)   --->   "%ddr_V_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr, i32 16)" [resnet50_3.cpp:51]   --->   Operation 73 'readreq' 'ddr_V_addr_req' <Predicate = (!icmp_ln46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 74 [4/7] (8.75ns)   --->   "%ddr_V_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr, i32 16)" [resnet50_3.cpp:51]   --->   Operation 74 'readreq' 'ddr_V_addr_req' <Predicate = (!icmp_ln46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 75 [3/7] (8.75ns)   --->   "%ddr_V_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr, i32 16)" [resnet50_3.cpp:51]   --->   Operation 75 'readreq' 'ddr_V_addr_req' <Predicate = (!icmp_ln46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 76 [2/7] (8.75ns)   --->   "%ddr_V_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr, i32 16)" [resnet50_3.cpp:51]   --->   Operation 76 'readreq' 'ddr_V_addr_req' <Predicate = (!icmp_ln46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 77 [1/7] (8.75ns)   --->   "%ddr_V_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr, i32 16)" [resnet50_3.cpp:51]   --->   Operation 77 'readreq' 'ddr_V_addr_req' <Predicate = (!icmp_ln46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 78 [1/1] (8.75ns)   --->   "%ddr_V_addr_read = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:51]   --->   Operation 78 'read' 'ddr_V_addr_read' <Predicate = (!icmp_ln46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 79 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_128 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:51]   --->   Operation 79 'read' 'ddr_V_addr_read_128' <Predicate = (!icmp_ln46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 80 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_129 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:51]   --->   Operation 80 'read' 'ddr_V_addr_read_129' <Predicate = (!icmp_ln46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 81 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_130 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:51]   --->   Operation 81 'read' 'ddr_V_addr_read_130' <Predicate = (!icmp_ln46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 82 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_131 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:51]   --->   Operation 82 'read' 'ddr_V_addr_read_131' <Predicate = (!icmp_ln46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 83 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_132 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:51]   --->   Operation 83 'read' 'ddr_V_addr_read_132' <Predicate = (!icmp_ln46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 84 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_133 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:51]   --->   Operation 84 'read' 'ddr_V_addr_read_133' <Predicate = (!icmp_ln46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 85 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_134 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:51]   --->   Operation 85 'read' 'ddr_V_addr_read_134' <Predicate = (!icmp_ln46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 86 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_135 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:51]   --->   Operation 86 'read' 'ddr_V_addr_read_135' <Predicate = (!icmp_ln46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 87 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_136 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:51]   --->   Operation 87 'read' 'ddr_V_addr_read_136' <Predicate = (!icmp_ln46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 88 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_137 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:51]   --->   Operation 88 'read' 'ddr_V_addr_read_137' <Predicate = (!icmp_ln46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 89 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_138 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:51]   --->   Operation 89 'read' 'ddr_V_addr_read_138' <Predicate = (!icmp_ln46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 90 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_139 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:51]   --->   Operation 90 'read' 'ddr_V_addr_read_139' <Predicate = (!icmp_ln46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 8.75>
ST_23 : Operation 91 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_140 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:51]   --->   Operation 91 'read' 'ddr_V_addr_read_140' <Predicate = (!icmp_ln46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 8.75>
ST_24 : Operation 92 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_141 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:51]   --->   Operation 92 'read' 'ddr_V_addr_read_141' <Predicate = (!icmp_ln46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 8.75>
ST_25 : Operation 93 [1/1] (8.75ns)   --->   "%ddr_V_addr_read_142 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr)" [resnet50_3.cpp:51]   --->   Operation 93 'read' 'ddr_V_addr_read_142' <Predicate = (!icmp_ln46)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 1.23>
ST_26 : Operation 94 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [resnet50_3.cpp:46]   --->   Operation 94 'specregionbegin' 'tmp' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_26 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [resnet50_3.cpp:47]   --->   Operation 95 'specpipeline' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_26 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i6 %i_0 to i64" [resnet50_3.cpp:56]   --->   Operation 96 'zext' 'zext_ln56' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_26 : Operation 97 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr [32 x i2048]* %bias, i64 0, i64 %zext_ln56" [resnet50_3.cpp:56]   --->   Operation 97 'getelementptr' 'bias_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_26 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_s = call i2048 @_ssdm_op_BitConcatenate.i2048.i128.i128.i128.i128.i128.i128.i128.i128.i128.i128.i128.i128.i128.i128.i128.i128(i128 %ddr_V_addr_read_142, i128 %ddr_V_addr_read_141, i128 %ddr_V_addr_read_140, i128 %ddr_V_addr_read_139, i128 %ddr_V_addr_read_138, i128 %ddr_V_addr_read_137, i128 %ddr_V_addr_read_136, i128 %ddr_V_addr_read_135, i128 %ddr_V_addr_read_134, i128 %ddr_V_addr_read_133, i128 %ddr_V_addr_read_132, i128 %ddr_V_addr_read_131, i128 %ddr_V_addr_read_130, i128 %ddr_V_addr_read_129, i128 %ddr_V_addr_read_128, i128 %ddr_V_addr_read)" [resnet50_3.cpp:56]   --->   Operation 98 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_26 : Operation 99 [1/1] (1.23ns)   --->   "store i2048 %tmp_s, i2048* %bias_addr, align 8" [resnet50_3.cpp:56]   --->   Operation 99 'store' <Predicate = (!icmp_ln46)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 2048> <Depth = 32> <RAM>
ST_26 : Operation 100 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp)" [resnet50_3.cpp:59]   --->   Operation 100 'specregionend' 'empty' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_26 : Operation 101 [1/1] (0.00ns)   --->   "br label %1" [resnet50_3.cpp:46]   --->   Operation 101 'br' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 27 <SV = 2> <Delay = 0.91>
ST_27 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %TO_read, i4 0)" [resnet50_3.cpp:66]   --->   Operation 102 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i10 %shl_ln to i22" [resnet50_3.cpp:66]   --->   Operation 103 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 104 [1/1] (0.91ns)   --->   "%add_ln66 = add i22 %zext_ln66, %offset_read" [resnet50_3.cpp:66]   --->   Operation 104 'add' 'add_ln66' <Predicate = true> <Delay = 0.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 105 [1/1] (0.65ns)   --->   "br label %.preheader" [resnet50_3.cpp:61]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.65>

State 28 <SV = 3> <Delay = 1.07>
ST_28 : Operation 106 [1/1] (0.00ns)   --->   "%i1_0 = phi i6 [ %i_1, %hls_label_3 ], [ 0, %.preheader.preheader ]"   --->   Operation 106 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 32, i64 0)"   --->   Operation 107 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 108 [1/1] (0.78ns)   --->   "%icmp_ln61 = icmp eq i6 %i1_0, %TO_read" [resnet50_3.cpp:61]   --->   Operation 108 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 109 [1/1] (0.78ns)   --->   "%i_1 = add i6 %i1_0, 1" [resnet50_3.cpp:61]   --->   Operation 109 'add' 'i_1' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %icmp_ln61, label %2, label %hls_label_3" [resnet50_3.cpp:61]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i6 %i1_0 to i5" [resnet50_3.cpp:66]   --->   Operation 111 'trunc' 'trunc_ln66' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_28 : Operation 112 [1/1] (0.00ns)   --->   "%shl_ln66_1 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %trunc_ln66, i4 0)" [resnet50_3.cpp:66]   --->   Operation 112 'bitconcatenate' 'shl_ln66_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_28 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln71_1 = zext i9 %shl_ln66_1 to i22" [resnet50_3.cpp:71]   --->   Operation 113 'zext' 'zext_ln71_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_28 : Operation 114 [1/1] (0.91ns)   --->   "%add_ln66_1 = add i22 %zext_ln71_1, %add_ln66" [resnet50_3.cpp:66]   --->   Operation 114 'add' 'add_ln66_1' <Predicate = (!icmp_ln61)> <Delay = 0.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 4> <Delay = 8.75>
ST_29 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i22 %add_ln66_1 to i64" [resnet50_3.cpp:66]   --->   Operation 115 'zext' 'zext_ln66_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_29 : Operation 116 [1/1] (0.00ns)   --->   "%ddr_V_addr_1 = getelementptr i128* %ddr_V, i64 %zext_ln66_1" [resnet50_3.cpp:66]   --->   Operation 116 'getelementptr' 'ddr_V_addr_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_29 : Operation 117 [7/7] (8.75ns)   --->   "%ddr_V_addr_128_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr_1, i32 16)" [resnet50_3.cpp:66]   --->   Operation 117 'readreq' 'ddr_V_addr_128_req' <Predicate = (!icmp_ln61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 5> <Delay = 8.75>
ST_30 : Operation 118 [6/7] (8.75ns)   --->   "%ddr_V_addr_128_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr_1, i32 16)" [resnet50_3.cpp:66]   --->   Operation 118 'readreq' 'ddr_V_addr_128_req' <Predicate = (!icmp_ln61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 6> <Delay = 8.75>
ST_31 : Operation 119 [5/7] (8.75ns)   --->   "%ddr_V_addr_128_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr_1, i32 16)" [resnet50_3.cpp:66]   --->   Operation 119 'readreq' 'ddr_V_addr_128_req' <Predicate = (!icmp_ln61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 7> <Delay = 8.75>
ST_32 : Operation 120 [4/7] (8.75ns)   --->   "%ddr_V_addr_128_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr_1, i32 16)" [resnet50_3.cpp:66]   --->   Operation 120 'readreq' 'ddr_V_addr_128_req' <Predicate = (!icmp_ln61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 8> <Delay = 8.75>
ST_33 : Operation 121 [3/7] (8.75ns)   --->   "%ddr_V_addr_128_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr_1, i32 16)" [resnet50_3.cpp:66]   --->   Operation 121 'readreq' 'ddr_V_addr_128_req' <Predicate = (!icmp_ln61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 9> <Delay = 8.75>
ST_34 : Operation 122 [2/7] (8.75ns)   --->   "%ddr_V_addr_128_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr_1, i32 16)" [resnet50_3.cpp:66]   --->   Operation 122 'readreq' 'ddr_V_addr_128_req' <Predicate = (!icmp_ln61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 10> <Delay = 8.75>
ST_35 : Operation 123 [1/7] (8.75ns)   --->   "%ddr_V_addr_128_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %ddr_V_addr_1, i32 16)" [resnet50_3.cpp:66]   --->   Operation 123 'readreq' 'ddr_V_addr_128_req' <Predicate = (!icmp_ln61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 11> <Delay = 8.75>
ST_36 : Operation 124 [1/1] (8.75ns)   --->   "%ddr_V_addr_1_read = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr_1)" [resnet50_3.cpp:66]   --->   Operation 124 'read' 'ddr_V_addr_1_read' <Predicate = (!icmp_ln61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 12> <Delay = 8.75>
ST_37 : Operation 125 [1/1] (8.75ns)   --->   "%ddr_V_addr_1_read_1 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr_1)" [resnet50_3.cpp:66]   --->   Operation 125 'read' 'ddr_V_addr_1_read_1' <Predicate = (!icmp_ln61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 13> <Delay = 8.75>
ST_38 : Operation 126 [1/1] (8.75ns)   --->   "%ddr_V_addr_1_read_2 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr_1)" [resnet50_3.cpp:66]   --->   Operation 126 'read' 'ddr_V_addr_1_read_2' <Predicate = (!icmp_ln61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 14> <Delay = 8.75>
ST_39 : Operation 127 [1/1] (8.75ns)   --->   "%ddr_V_addr_1_read_3 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr_1)" [resnet50_3.cpp:66]   --->   Operation 127 'read' 'ddr_V_addr_1_read_3' <Predicate = (!icmp_ln61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 15> <Delay = 8.75>
ST_40 : Operation 128 [1/1] (8.75ns)   --->   "%ddr_V_addr_1_read_4 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr_1)" [resnet50_3.cpp:66]   --->   Operation 128 'read' 'ddr_V_addr_1_read_4' <Predicate = (!icmp_ln61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 16> <Delay = 8.75>
ST_41 : Operation 129 [1/1] (8.75ns)   --->   "%ddr_V_addr_1_read_5 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr_1)" [resnet50_3.cpp:66]   --->   Operation 129 'read' 'ddr_V_addr_1_read_5' <Predicate = (!icmp_ln61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 17> <Delay = 8.75>
ST_42 : Operation 130 [1/1] (8.75ns)   --->   "%ddr_V_addr_1_read_6 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr_1)" [resnet50_3.cpp:66]   --->   Operation 130 'read' 'ddr_V_addr_1_read_6' <Predicate = (!icmp_ln61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 18> <Delay = 8.75>
ST_43 : Operation 131 [1/1] (8.75ns)   --->   "%ddr_V_addr_1_read_7 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr_1)" [resnet50_3.cpp:66]   --->   Operation 131 'read' 'ddr_V_addr_1_read_7' <Predicate = (!icmp_ln61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 19> <Delay = 8.75>
ST_44 : Operation 132 [1/1] (8.75ns)   --->   "%ddr_V_addr_1_read_8 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr_1)" [resnet50_3.cpp:66]   --->   Operation 132 'read' 'ddr_V_addr_1_read_8' <Predicate = (!icmp_ln61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 20> <Delay = 8.75>
ST_45 : Operation 133 [1/1] (8.75ns)   --->   "%ddr_V_addr_1_read_9 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr_1)" [resnet50_3.cpp:66]   --->   Operation 133 'read' 'ddr_V_addr_1_read_9' <Predicate = (!icmp_ln61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 21> <Delay = 8.75>
ST_46 : Operation 134 [1/1] (8.75ns)   --->   "%ddr_V_addr_1_read_10 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr_1)" [resnet50_3.cpp:66]   --->   Operation 134 'read' 'ddr_V_addr_1_read_10' <Predicate = (!icmp_ln61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 22> <Delay = 8.75>
ST_47 : Operation 135 [1/1] (8.75ns)   --->   "%ddr_V_addr_1_read_11 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr_1)" [resnet50_3.cpp:66]   --->   Operation 135 'read' 'ddr_V_addr_1_read_11' <Predicate = (!icmp_ln61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 23> <Delay = 8.75>
ST_48 : Operation 136 [1/1] (8.75ns)   --->   "%ddr_V_addr_1_read_12 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr_1)" [resnet50_3.cpp:66]   --->   Operation 136 'read' 'ddr_V_addr_1_read_12' <Predicate = (!icmp_ln61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 24> <Delay = 8.75>
ST_49 : Operation 137 [1/1] (8.75ns)   --->   "%ddr_V_addr_1_read_13 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr_1)" [resnet50_3.cpp:66]   --->   Operation 137 'read' 'ddr_V_addr_1_read_13' <Predicate = (!icmp_ln61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 25> <Delay = 8.75>
ST_50 : Operation 138 [1/1] (8.75ns)   --->   "%ddr_V_addr_1_read_14 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr_1)" [resnet50_3.cpp:66]   --->   Operation 138 'read' 'ddr_V_addr_1_read_14' <Predicate = (!icmp_ln61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 26> <Delay = 8.75>
ST_51 : Operation 139 [1/1] (8.75ns)   --->   "%ddr_V_addr_1_read_15 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %ddr_V_addr_1)" [resnet50_3.cpp:66]   --->   Operation 139 'read' 'ddr_V_addr_1_read_15' <Predicate = (!icmp_ln61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 27> <Delay = 1.23>
ST_52 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_355 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [resnet50_3.cpp:61]   --->   Operation 140 'specregionbegin' 'tmp_355' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_52 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [resnet50_3.cpp:62]   --->   Operation 141 'specpipeline' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_52 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i6 %i1_0 to i64" [resnet50_3.cpp:71]   --->   Operation 142 'zext' 'zext_ln71' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_52 : Operation 143 [1/1] (0.00ns)   --->   "%scale_addr = getelementptr [32 x i2048]* %scale, i64 0, i64 %zext_ln71" [resnet50_3.cpp:71]   --->   Operation 143 'getelementptr' 'scale_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_52 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_356 = call i2048 @_ssdm_op_BitConcatenate.i2048.i128.i128.i128.i128.i128.i128.i128.i128.i128.i128.i128.i128.i128.i128.i128.i128(i128 %ddr_V_addr_1_read_15, i128 %ddr_V_addr_1_read_14, i128 %ddr_V_addr_1_read_13, i128 %ddr_V_addr_1_read_12, i128 %ddr_V_addr_1_read_11, i128 %ddr_V_addr_1_read_10, i128 %ddr_V_addr_1_read_9, i128 %ddr_V_addr_1_read_8, i128 %ddr_V_addr_1_read_7, i128 %ddr_V_addr_1_read_6, i128 %ddr_V_addr_1_read_5, i128 %ddr_V_addr_1_read_4, i128 %ddr_V_addr_1_read_3, i128 %ddr_V_addr_1_read_2, i128 %ddr_V_addr_1_read_1, i128 %ddr_V_addr_1_read)" [resnet50_3.cpp:71]   --->   Operation 144 'bitconcatenate' 'tmp_356' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_52 : Operation 145 [1/1] (1.23ns)   --->   "store i2048 %tmp_356, i2048* %scale_addr, align 8" [resnet50_3.cpp:71]   --->   Operation 145 'store' <Predicate = (!icmp_ln61)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 2048> <Depth = 32> <RAM>
ST_52 : Operation 146 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_355)" [resnet50_3.cpp:74]   --->   Operation 146 'specregionend' 'empty_43' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_52 : Operation 147 [1/1] (0.00ns)   --->   "br label %.preheader" [resnet50_3.cpp:61]   --->   Operation 147 'br' <Predicate = (!icmp_ln61)> <Delay = 0.00>

State 53 <SV = 4> <Delay = 0.00>
ST_53 : Operation 148 [1/1] (0.00ns)   --->   "ret void" [resnet50_3.cpp:76]   --->   Operation 148 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', resnet50_3.cpp:46) [13]  (0.656 ns)

 <State 2>: 1.07ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln46', resnet50_3.cpp:46) [15]  (0.785 ns)
	blocking operation 0.287 ns on control path)

 <State 3>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('ddr_V_addr', resnet50_3.cpp:51) [27]  (0 ns)
	bus request on port 'ddr_V' (resnet50_3.cpp:51) [28]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'ddr_V' (resnet50_3.cpp:51) [28]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'ddr_V' (resnet50_3.cpp:51) [28]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'ddr_V' (resnet50_3.cpp:51) [28]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'ddr_V' (resnet50_3.cpp:51) [28]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'ddr_V' (resnet50_3.cpp:51) [28]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus request on port 'ddr_V' (resnet50_3.cpp:51) [28]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:51) [29]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:51) [31]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:51) [32]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:51) [33]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:51) [34]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:51) [35]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:51) [36]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:51) [37]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:51) [38]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:51) [39]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:51) [40]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:51) [41]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:51) [42]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:51) [43]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:51) [44]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:51) [45]  (8.75 ns)

 <State 26>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('bias_addr', resnet50_3.cpp:56) [30]  (0 ns)
	'store' operation ('store_ln56', resnet50_3.cpp:56) of variable 'tmp_s', resnet50_3.cpp:56 on array 'bias' [47]  (1.24 ns)

 <State 27>: 0.914ns
The critical path consists of the following:
	'add' operation ('add_ln66', resnet50_3.cpp:66) [53]  (0.914 ns)

 <State 28>: 1.07ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln61', resnet50_3.cpp:61) [58]  (0.785 ns)
	blocking operation 0.287 ns on control path)

 <State 29>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('ddr_V_addr_1', resnet50_3.cpp:66) [70]  (0 ns)
	bus request on port 'ddr_V' (resnet50_3.cpp:66) [71]  (8.75 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	bus request on port 'ddr_V' (resnet50_3.cpp:66) [71]  (8.75 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	bus request on port 'ddr_V' (resnet50_3.cpp:66) [71]  (8.75 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	bus request on port 'ddr_V' (resnet50_3.cpp:66) [71]  (8.75 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	bus request on port 'ddr_V' (resnet50_3.cpp:66) [71]  (8.75 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	bus request on port 'ddr_V' (resnet50_3.cpp:66) [71]  (8.75 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	bus request on port 'ddr_V' (resnet50_3.cpp:66) [71]  (8.75 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:66) [72]  (8.75 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:66) [74]  (8.75 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:66) [75]  (8.75 ns)

 <State 39>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:66) [76]  (8.75 ns)

 <State 40>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:66) [77]  (8.75 ns)

 <State 41>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:66) [78]  (8.75 ns)

 <State 42>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:66) [79]  (8.75 ns)

 <State 43>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:66) [80]  (8.75 ns)

 <State 44>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:66) [81]  (8.75 ns)

 <State 45>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:66) [82]  (8.75 ns)

 <State 46>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:66) [83]  (8.75 ns)

 <State 47>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:66) [84]  (8.75 ns)

 <State 48>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:66) [85]  (8.75 ns)

 <State 49>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:66) [86]  (8.75 ns)

 <State 50>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:66) [87]  (8.75 ns)

 <State 51>: 8.75ns
The critical path consists of the following:
	bus read on port 'ddr_V' (resnet50_3.cpp:66) [88]  (8.75 ns)

 <State 52>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('scale_addr', resnet50_3.cpp:71) [73]  (0 ns)
	'store' operation ('store_ln71', resnet50_3.cpp:71) of variable 'tmp_356', resnet50_3.cpp:71 on array 'scale' [90]  (1.24 ns)

 <State 53>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
