// Seed: 1387866223
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    input wire id_2,
    input supply0 id_3,
    input supply0 id_4,
    input wor id_5,
    output wor id_6,
    input wire id_7,
    output tri0 id_8,
    input tri0 id_9,
    output tri0 id_10,
    input tri id_11,
    input supply0 id_12,
    input wor id_13,
    input wor id_14
    , id_18,
    input supply1 id_15,
    input tri1 id_16
);
  assign id_18 = id_0;
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    input tri0 id_2,
    input tri0 id_3,
    output wire id_4,
    input supply0 id_5
);
  wire id_7;
  wire id_8;
  module_0(
      id_2,
      id_0,
      id_5,
      id_1,
      id_3,
      id_1,
      id_0,
      id_5,
      id_0,
      id_3,
      id_0,
      id_5,
      id_5,
      id_3,
      id_2,
      id_2,
      id_3
  );
endmodule
