entity memoria is
port
	(
		-- Input ports
		clock		: in std_logic;
		reset		: in std_logic;
		adress	: in  std_logic_vector (7 downto 0);
		data_in	: in	std_logic_vector (7 downto 0);
		writee	: in	std_logic;
		port_in_00	: in	std_logic_vector (7 downto 0);
		port_in_01	: in	std_logic_vector(7 downto 0);

		-- Output ports
		data_out	: out std_logic_vector (7 downto 0);
		port_out_00	: in	std_logic_vector (7 downto 0);
		port_out_01	: in	std_logic_vector(7 downto 0)
	);
end memoria;

architecture arch_memoria of memoria is

	

begin

	

end arch_memoria;
