{
	"author": ["Hai Li", "Swarup Bhunia", "Yiran Chen", "T. N. Vijaykumar", "Kaushik Roy"],
	"booktitle": "Proceedings of the Ninth International Symposium on High-Performance Computer Architecture",
	"booktitleshort": "HPCA",
	"crossref": "conf/hpca/2003",
	"dblpkey": "conf/hpca/LiBCVR03",
	"doi": "10.1109/HPCA.2003.1183529",
	"isbn": "0-7695-1871-0",
	"pages": "113-122",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": ["determinist", "clock", "gate", "for", "microprocessor", "power", "reduct"],
	"tag": ["reduction"],
	"title": "Deterministic Clock Gating for Microprocessor Power Reduction",
	"type": "inproceedings",
	"venue": "HPCA",
	"year": 2003
}