--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml alu_display.twx alu_display.ncd -o alu_display.twr
alu_display.pcf -ucf alu.ucf

Design file:              alu_display.ncd
Physical constraint file: alu_display.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;

 22712 paths analyzed, 1309 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.800ns.
--------------------------------------------------------------------------------

Paths for end point lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X4Y48.ADDRA11), 281 paths
--------------------------------------------------------------------------------
Slack (setup path):     89.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_18 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      10.557ns (Levels of Logic = 8)
  Clock Path Skew:      -0.208ns (0.831 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_18 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y92.AQ      Tcko                  0.408   display_value<19>
                                                       display_value_18
    SLICE_X46Y93.A4      net (fanout=1)        0.926   display_value<18>
    SLICE_X46Y93.A       Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char41
                                                       lcd_module/lcd_draw_module/Mmux_draw_char122
    SLICE_X50Y95.D3      net (fanout=1)        0.693   lcd_module/lcd_draw_module/Mmux_draw_char121
    SLICE_X50Y95.CMUX    Topdc                 0.338   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124
    SLICE_X50Y95.A2      net (fanout=1)        0.595   lcd_module/lcd_draw_module/Mmux_draw_char123
    SLICE_X50Y95.A       Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char128
    SLICE_X61Y98.D1      net (fanout=5)        1.793   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<2>
    SLICE_X61Y98.D       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X61Y98.C6      net (fanout=1)        0.118   lcd_module/N10
    SLICE_X61Y98.C       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X67Y99.B4      net (fanout=3)        0.773   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X67Y99.B       Tilo                  0.259   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X67Y99.A5      net (fanout=3)        0.195   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X67Y99.A       Tilo                  0.259   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X67Y99.D3      net (fanout=2)        0.321   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X67Y99.D       Tilo                  0.259   lcd_module/rom_addr<7>
                                                       lcd_module/Mmux_rom_addr89
    RAMB16_X4Y48.ADDRA11 net (fanout=2)        2.342   lcd_module/rom_addr<7>
    RAMB16_X4Y48.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.557ns (2.801ns logic, 7.756ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     89.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_22 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      10.425ns (Levels of Logic = 8)
  Clock Path Skew:      -0.211ns (0.831 - 1.042)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_22 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y93.AQ      Tcko                  0.447   display_value<23>
                                                       display_value_22
    SLICE_X46Y93.A6      net (fanout=1)        0.755   display_value<22>
    SLICE_X46Y93.A       Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char41
                                                       lcd_module/lcd_draw_module/Mmux_draw_char122
    SLICE_X50Y95.D3      net (fanout=1)        0.693   lcd_module/lcd_draw_module/Mmux_draw_char121
    SLICE_X50Y95.CMUX    Topdc                 0.338   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124
    SLICE_X50Y95.A2      net (fanout=1)        0.595   lcd_module/lcd_draw_module/Mmux_draw_char123
    SLICE_X50Y95.A       Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char128
    SLICE_X61Y98.D1      net (fanout=5)        1.793   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<2>
    SLICE_X61Y98.D       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X61Y98.C6      net (fanout=1)        0.118   lcd_module/N10
    SLICE_X61Y98.C       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X67Y99.B4      net (fanout=3)        0.773   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X67Y99.B       Tilo                  0.259   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X67Y99.A5      net (fanout=3)        0.195   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X67Y99.A       Tilo                  0.259   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X67Y99.D3      net (fanout=2)        0.321   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X67Y99.D       Tilo                  0.259   lcd_module/rom_addr<7>
                                                       lcd_module/Mmux_rom_addr89
    RAMB16_X4Y48.ADDRA11 net (fanout=2)        2.342   lcd_module/rom_addr<7>
    RAMB16_X4Y48.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.425ns (2.840ns logic, 7.585ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     89.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_2 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      10.399ns (Levels of Logic = 8)
  Clock Path Skew:      -0.202ns (0.831 - 1.033)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_2 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y89.AQ      Tcko                  0.447   display_value<3>
                                                       display_value_2
    SLICE_X46Y93.A3      net (fanout=1)        0.729   display_value<2>
    SLICE_X46Y93.A       Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char41
                                                       lcd_module/lcd_draw_module/Mmux_draw_char122
    SLICE_X50Y95.D3      net (fanout=1)        0.693   lcd_module/lcd_draw_module/Mmux_draw_char121
    SLICE_X50Y95.CMUX    Topdc                 0.338   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124
    SLICE_X50Y95.A2      net (fanout=1)        0.595   lcd_module/lcd_draw_module/Mmux_draw_char123
    SLICE_X50Y95.A       Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char128
    SLICE_X61Y98.D1      net (fanout=5)        1.793   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<2>
    SLICE_X61Y98.D       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X61Y98.C6      net (fanout=1)        0.118   lcd_module/N10
    SLICE_X61Y98.C       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X67Y99.B4      net (fanout=3)        0.773   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X67Y99.B       Tilo                  0.259   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X67Y99.A5      net (fanout=3)        0.195   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X67Y99.A       Tilo                  0.259   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X67Y99.D3      net (fanout=2)        0.321   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X67Y99.D       Tilo                  0.259   lcd_module/rom_addr<7>
                                                       lcd_module/Mmux_rom_addr89
    RAMB16_X4Y48.ADDRA11 net (fanout=2)        2.342   lcd_module/rom_addr<7>
    RAMB16_X4Y48.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.399ns (2.840ns logic, 7.559ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X4Y48.ADDRA12), 284 paths
--------------------------------------------------------------------------------
Slack (setup path):     89.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_18 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      10.432ns (Levels of Logic = 8)
  Clock Path Skew:      -0.208ns (0.831 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_18 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y92.AQ      Tcko                  0.408   display_value<19>
                                                       display_value_18
    SLICE_X46Y93.A4      net (fanout=1)        0.926   display_value<18>
    SLICE_X46Y93.A       Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char41
                                                       lcd_module/lcd_draw_module/Mmux_draw_char122
    SLICE_X50Y95.D3      net (fanout=1)        0.693   lcd_module/lcd_draw_module/Mmux_draw_char121
    SLICE_X50Y95.CMUX    Topdc                 0.338   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124
    SLICE_X50Y95.A2      net (fanout=1)        0.595   lcd_module/lcd_draw_module/Mmux_draw_char123
    SLICE_X50Y95.A       Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char128
    SLICE_X61Y98.D1      net (fanout=5)        1.793   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<2>
    SLICE_X61Y98.D       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X61Y98.C6      net (fanout=1)        0.118   lcd_module/N10
    SLICE_X61Y98.C       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X67Y99.B4      net (fanout=3)        0.773   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X67Y99.B       Tilo                  0.259   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X67Y99.A5      net (fanout=3)        0.195   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X67Y99.A       Tilo                  0.259   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X67Y98.B5      net (fanout=2)        0.357   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X67Y98.B       Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char202
                                                       lcd_module/Mmux_rom_addr99
    RAMB16_X4Y48.ADDRA12 net (fanout=2)        2.181   lcd_module/rom_addr<8>
    RAMB16_X4Y48.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.432ns (2.801ns logic, 7.631ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     89.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_22 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      10.300ns (Levels of Logic = 8)
  Clock Path Skew:      -0.211ns (0.831 - 1.042)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_22 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y93.AQ      Tcko                  0.447   display_value<23>
                                                       display_value_22
    SLICE_X46Y93.A6      net (fanout=1)        0.755   display_value<22>
    SLICE_X46Y93.A       Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char41
                                                       lcd_module/lcd_draw_module/Mmux_draw_char122
    SLICE_X50Y95.D3      net (fanout=1)        0.693   lcd_module/lcd_draw_module/Mmux_draw_char121
    SLICE_X50Y95.CMUX    Topdc                 0.338   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124
    SLICE_X50Y95.A2      net (fanout=1)        0.595   lcd_module/lcd_draw_module/Mmux_draw_char123
    SLICE_X50Y95.A       Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char128
    SLICE_X61Y98.D1      net (fanout=5)        1.793   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<2>
    SLICE_X61Y98.D       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X61Y98.C6      net (fanout=1)        0.118   lcd_module/N10
    SLICE_X61Y98.C       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X67Y99.B4      net (fanout=3)        0.773   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X67Y99.B       Tilo                  0.259   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X67Y99.A5      net (fanout=3)        0.195   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X67Y99.A       Tilo                  0.259   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X67Y98.B5      net (fanout=2)        0.357   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X67Y98.B       Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char202
                                                       lcd_module/Mmux_rom_addr99
    RAMB16_X4Y48.ADDRA12 net (fanout=2)        2.181   lcd_module/rom_addr<8>
    RAMB16_X4Y48.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.300ns (2.840ns logic, 7.460ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     89.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_2 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      10.274ns (Levels of Logic = 8)
  Clock Path Skew:      -0.202ns (0.831 - 1.033)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_2 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y89.AQ      Tcko                  0.447   display_value<3>
                                                       display_value_2
    SLICE_X46Y93.A3      net (fanout=1)        0.729   display_value<2>
    SLICE_X46Y93.A       Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char41
                                                       lcd_module/lcd_draw_module/Mmux_draw_char122
    SLICE_X50Y95.D3      net (fanout=1)        0.693   lcd_module/lcd_draw_module/Mmux_draw_char121
    SLICE_X50Y95.CMUX    Topdc                 0.338   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124
    SLICE_X50Y95.A2      net (fanout=1)        0.595   lcd_module/lcd_draw_module/Mmux_draw_char123
    SLICE_X50Y95.A       Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char128
    SLICE_X61Y98.D1      net (fanout=5)        1.793   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<2>
    SLICE_X61Y98.D       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X61Y98.C6      net (fanout=1)        0.118   lcd_module/N10
    SLICE_X61Y98.C       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X67Y99.B4      net (fanout=3)        0.773   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X67Y99.B       Tilo                  0.259   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X67Y99.A5      net (fanout=3)        0.195   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X67Y99.A       Tilo                  0.259   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X67Y98.B5      net (fanout=2)        0.357   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X67Y98.B       Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char202
                                                       lcd_module/Mmux_rom_addr99
    RAMB16_X4Y48.ADDRA12 net (fanout=2)        2.181   lcd_module/rom_addr<8>
    RAMB16_X4Y48.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.274ns (2.840ns logic, 7.434ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X4Y48.ADDRA13), 272 paths
--------------------------------------------------------------------------------
Slack (setup path):     89.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_18 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      10.202ns (Levels of Logic = 7)
  Clock Path Skew:      -0.208ns (0.831 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_18 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y92.AQ      Tcko                  0.408   display_value<19>
                                                       display_value_18
    SLICE_X46Y93.A4      net (fanout=1)        0.926   display_value<18>
    SLICE_X46Y93.A       Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char41
                                                       lcd_module/lcd_draw_module/Mmux_draw_char122
    SLICE_X50Y95.D3      net (fanout=1)        0.693   lcd_module/lcd_draw_module/Mmux_draw_char121
    SLICE_X50Y95.CMUX    Topdc                 0.338   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124
    SLICE_X50Y95.A2      net (fanout=1)        0.595   lcd_module/lcd_draw_module/Mmux_draw_char123
    SLICE_X50Y95.A       Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char128
    SLICE_X61Y98.D1      net (fanout=5)        1.793   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<2>
    SLICE_X61Y98.D       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X61Y98.C6      net (fanout=1)        0.118   lcd_module/N10
    SLICE_X61Y98.C       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X67Y99.B4      net (fanout=3)        0.773   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X67Y99.B       Tilo                  0.259   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X72Y98.C4      net (fanout=3)        0.992   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X72Y98.C       Tilo                  0.204   lcd_module/Mmux_rom_addr105
                                                       lcd_module/Mmux_rom_addr108
    RAMB16_X4Y48.ADDRA13 net (fanout=2)        1.825   lcd_module/rom_addr<9>
    RAMB16_X4Y48.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.202ns (2.487ns logic, 7.715ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     89.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_22 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      10.070ns (Levels of Logic = 7)
  Clock Path Skew:      -0.211ns (0.831 - 1.042)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_22 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y93.AQ      Tcko                  0.447   display_value<23>
                                                       display_value_22
    SLICE_X46Y93.A6      net (fanout=1)        0.755   display_value<22>
    SLICE_X46Y93.A       Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char41
                                                       lcd_module/lcd_draw_module/Mmux_draw_char122
    SLICE_X50Y95.D3      net (fanout=1)        0.693   lcd_module/lcd_draw_module/Mmux_draw_char121
    SLICE_X50Y95.CMUX    Topdc                 0.338   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124
    SLICE_X50Y95.A2      net (fanout=1)        0.595   lcd_module/lcd_draw_module/Mmux_draw_char123
    SLICE_X50Y95.A       Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char128
    SLICE_X61Y98.D1      net (fanout=5)        1.793   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<2>
    SLICE_X61Y98.D       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X61Y98.C6      net (fanout=1)        0.118   lcd_module/N10
    SLICE_X61Y98.C       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X67Y99.B4      net (fanout=3)        0.773   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X67Y99.B       Tilo                  0.259   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X72Y98.C4      net (fanout=3)        0.992   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X72Y98.C       Tilo                  0.204   lcd_module/Mmux_rom_addr105
                                                       lcd_module/Mmux_rom_addr108
    RAMB16_X4Y48.ADDRA13 net (fanout=2)        1.825   lcd_module/rom_addr<9>
    RAMB16_X4Y48.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.070ns (2.526ns logic, 7.544ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     89.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_2 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      10.044ns (Levels of Logic = 7)
  Clock Path Skew:      -0.202ns (0.831 - 1.033)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_2 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y89.AQ      Tcko                  0.447   display_value<3>
                                                       display_value_2
    SLICE_X46Y93.A3      net (fanout=1)        0.729   display_value<2>
    SLICE_X46Y93.A       Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char41
                                                       lcd_module/lcd_draw_module/Mmux_draw_char122
    SLICE_X50Y95.D3      net (fanout=1)        0.693   lcd_module/lcd_draw_module/Mmux_draw_char121
    SLICE_X50Y95.CMUX    Topdc                 0.338   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124
    SLICE_X50Y95.A2      net (fanout=1)        0.595   lcd_module/lcd_draw_module/Mmux_draw_char123
    SLICE_X50Y95.A       Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char128
    SLICE_X61Y98.D1      net (fanout=5)        1.793   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<2>
    SLICE_X61Y98.D       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X61Y98.C6      net (fanout=1)        0.118   lcd_module/N10
    SLICE_X61Y98.C       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X67Y99.B4      net (fanout=3)        0.773   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X67Y99.B       Tilo                  0.259   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X72Y98.C4      net (fanout=3)        0.992   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X72Y98.C       Tilo                  0.204   lcd_module/Mmux_rom_addr105
                                                       lcd_module/Mmux_rom_addr108
    RAMB16_X4Y48.ADDRA13 net (fanout=2)        1.825   lcd_module/rom_addr<9>
    RAMB16_X4Y48.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.044ns (2.526ns logic, 7.518ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point lcd_module/touch_module/touch_array_7_25 (SLICE_X70Y96.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_module/touch_module/touch_array_7_25 (FF)
  Destination:          lcd_module/touch_module/touch_array_7_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 100.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lcd_module/touch_module/touch_array_7_25 to lcd_module/touch_module/touch_array_7_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y96.AQ      Tcko                  0.200   lcd_module/touch_module/touch_array_7<29>
                                                       lcd_module/touch_module/touch_array_7_25
    SLICE_X70Y96.A6      net (fanout=2)        0.022   lcd_module/touch_module/touch_array_7<25>
    SLICE_X70Y96.CLK     Tah         (-Th)    -0.190   lcd_module/touch_module/touch_array_7<29>
                                                       lcd_module/touch_module/Mmux_touch_array[0][5]_PWR_8_o_mux_171_OUT181
                                                       lcd_module/touch_module/touch_array_7_25
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point lcd_module/touch_module/btn_released (SLICE_X78Y113.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_module/touch_module/btn_released (FF)
  Destination:          lcd_module/touch_module/btn_released (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 100.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lcd_module/touch_module/btn_released to lcd_module/touch_module/btn_released
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y113.AQ     Tcko                  0.200   lcd_module/touch_module/btn_released
                                                       lcd_module/touch_module/btn_released
    SLICE_X78Y113.A6     net (fanout=2)        0.025   lcd_module/touch_module/btn_released
    SLICE_X78Y113.CLK    Tah         (-Th)    -0.190   lcd_module/touch_module/btn_released
                                                       lcd_module/touch_module/btn_released_glue_set
                                                       lcd_module/touch_module/btn_released
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point lcd_module/touch_module/cancel_touch (SLICE_X78Y116.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_module/touch_module/cancel_touch (FF)
  Destination:          lcd_module/touch_module/cancel_touch (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 100.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lcd_module/touch_module/cancel_touch to lcd_module/touch_module/cancel_touch
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y116.AQ     Tcko                  0.200   lcd_module/touch_module/cancel_touch
                                                       lcd_module/touch_module/cancel_touch
    SLICE_X78Y116.A6     net (fanout=6)        0.028   lcd_module/touch_module/cancel_touch
    SLICE_X78Y116.CLK    Tah         (-Th)    -0.190   lcd_module/touch_module/cancel_touch
                                                       lcd_module/touch_module/cancel_touch_glue_set
                                                       lcd_module/touch_module/cancel_touch
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.390ns logic, 0.028ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y48.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y48.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.270ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.800|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 22712 paths, 0 nets, and 4083 connections

Design statistics:
   Minimum period:  10.800ns{1}   (Maximum frequency:  92.593MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jun 18 19:28:29 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 409 MB



