{
  "module_name": "lochnagar2_regs.h",
  "hash_id": "9c70c5d09794144eaabe3ac694e484ed37f092924c98b0075f7482c92adfcf54",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/lochnagar2_regs.h",
  "human_readable_source": " \n \n\n#ifndef LOCHNAGAR2_REGISTERS_H\n#define LOCHNAGAR2_REGISTERS_H\n\n \n#define LOCHNAGAR2_CDC_AIF1_CTRL                      0x000D\n#define LOCHNAGAR2_CDC_AIF2_CTRL                      0x000E\n#define LOCHNAGAR2_CDC_AIF3_CTRL                      0x000F\n#define LOCHNAGAR2_DSP_AIF1_CTRL                      0x0010\n#define LOCHNAGAR2_DSP_AIF2_CTRL                      0x0011\n#define LOCHNAGAR2_PSIA1_CTRL                         0x0012\n#define LOCHNAGAR2_PSIA2_CTRL                         0x0013\n#define LOCHNAGAR2_GF_AIF3_CTRL                       0x0014\n#define LOCHNAGAR2_GF_AIF4_CTRL                       0x0015\n#define LOCHNAGAR2_GF_AIF1_CTRL                       0x0016\n#define LOCHNAGAR2_GF_AIF2_CTRL                       0x0017\n#define LOCHNAGAR2_SPDIF_AIF_CTRL                     0x0018\n#define LOCHNAGAR2_USB_AIF1_CTRL                      0x0019\n#define LOCHNAGAR2_USB_AIF2_CTRL                      0x001A\n#define LOCHNAGAR2_ADAT_AIF_CTRL                      0x001B\n#define LOCHNAGAR2_CDC_MCLK1_CTRL                     0x001E\n#define LOCHNAGAR2_CDC_MCLK2_CTRL                     0x001F\n#define LOCHNAGAR2_DSP_CLKIN_CTRL                     0x0020\n#define LOCHNAGAR2_PSIA1_MCLK_CTRL                    0x0021\n#define LOCHNAGAR2_PSIA2_MCLK_CTRL                    0x0022\n#define LOCHNAGAR2_SPDIF_MCLK_CTRL                    0x0023\n#define LOCHNAGAR2_GF_CLKOUT1_CTRL                    0x0024\n#define LOCHNAGAR2_GF_CLKOUT2_CTRL                    0x0025\n#define LOCHNAGAR2_ADAT_MCLK_CTRL                     0x0026\n#define LOCHNAGAR2_SOUNDCARD_MCLK_CTRL                0x0027\n#define LOCHNAGAR2_GPIO_FPGA_GPIO1                    0x0031\n#define LOCHNAGAR2_GPIO_FPGA_GPIO2                    0x0032\n#define LOCHNAGAR2_GPIO_FPGA_GPIO3                    0x0033\n#define LOCHNAGAR2_GPIO_FPGA_GPIO4                    0x0034\n#define LOCHNAGAR2_GPIO_FPGA_GPIO5                    0x0035\n#define LOCHNAGAR2_GPIO_FPGA_GPIO6                    0x0036\n#define LOCHNAGAR2_GPIO_CDC_GPIO1                     0x0037\n#define LOCHNAGAR2_GPIO_CDC_GPIO2                     0x0038\n#define LOCHNAGAR2_GPIO_CDC_GPIO3                     0x0039\n#define LOCHNAGAR2_GPIO_CDC_GPIO4                     0x003A\n#define LOCHNAGAR2_GPIO_CDC_GPIO5                     0x003B\n#define LOCHNAGAR2_GPIO_CDC_GPIO6                     0x003C\n#define LOCHNAGAR2_GPIO_CDC_GPIO7                     0x003D\n#define LOCHNAGAR2_GPIO_CDC_GPIO8                     0x003E\n#define LOCHNAGAR2_GPIO_DSP_GPIO1                     0x003F\n#define LOCHNAGAR2_GPIO_DSP_GPIO2                     0x0040\n#define LOCHNAGAR2_GPIO_DSP_GPIO3                     0x0041\n#define LOCHNAGAR2_GPIO_DSP_GPIO4                     0x0042\n#define LOCHNAGAR2_GPIO_DSP_GPIO5                     0x0043\n#define LOCHNAGAR2_GPIO_DSP_GPIO6                     0x0044\n#define LOCHNAGAR2_GPIO_GF_GPIO2                      0x0045\n#define LOCHNAGAR2_GPIO_GF_GPIO3                      0x0046\n#define LOCHNAGAR2_GPIO_GF_GPIO7                      0x0047\n#define LOCHNAGAR2_GPIO_CDC_AIF1_BCLK                 0x0048\n#define LOCHNAGAR2_GPIO_CDC_AIF1_RXDAT                0x0049\n#define LOCHNAGAR2_GPIO_CDC_AIF1_LRCLK                0x004A\n#define LOCHNAGAR2_GPIO_CDC_AIF1_TXDAT                0x004B\n#define LOCHNAGAR2_GPIO_CDC_AIF2_BCLK                 0x004C\n#define LOCHNAGAR2_GPIO_CDC_AIF2_RXDAT                0x004D\n#define LOCHNAGAR2_GPIO_CDC_AIF2_LRCLK                0x004E\n#define LOCHNAGAR2_GPIO_CDC_AIF2_TXDAT                0x004F\n#define LOCHNAGAR2_GPIO_CDC_AIF3_BCLK                 0x0050\n#define LOCHNAGAR2_GPIO_CDC_AIF3_RXDAT                0x0051\n#define LOCHNAGAR2_GPIO_CDC_AIF3_LRCLK                0x0052\n#define LOCHNAGAR2_GPIO_CDC_AIF3_TXDAT                0x0053\n#define LOCHNAGAR2_GPIO_DSP_AIF1_BCLK                 0x0054\n#define LOCHNAGAR2_GPIO_DSP_AIF1_RXDAT                0x0055\n#define LOCHNAGAR2_GPIO_DSP_AIF1_LRCLK                0x0056\n#define LOCHNAGAR2_GPIO_DSP_AIF1_TXDAT                0x0057\n#define LOCHNAGAR2_GPIO_DSP_AIF2_BCLK                 0x0058\n#define LOCHNAGAR2_GPIO_DSP_AIF2_RXDAT                0x0059\n#define LOCHNAGAR2_GPIO_DSP_AIF2_LRCLK                0x005A\n#define LOCHNAGAR2_GPIO_DSP_AIF2_TXDAT                0x005B\n#define LOCHNAGAR2_GPIO_PSIA1_BCLK                    0x005C\n#define LOCHNAGAR2_GPIO_PSIA1_RXDAT                   0x005D\n#define LOCHNAGAR2_GPIO_PSIA1_LRCLK                   0x005E\n#define LOCHNAGAR2_GPIO_PSIA1_TXDAT                   0x005F\n#define LOCHNAGAR2_GPIO_PSIA2_BCLK                    0x0060\n#define LOCHNAGAR2_GPIO_PSIA2_RXDAT                   0x0061\n#define LOCHNAGAR2_GPIO_PSIA2_LRCLK                   0x0062\n#define LOCHNAGAR2_GPIO_PSIA2_TXDAT                   0x0063\n#define LOCHNAGAR2_GPIO_GF_AIF3_BCLK                  0x0064\n#define LOCHNAGAR2_GPIO_GF_AIF3_RXDAT                 0x0065\n#define LOCHNAGAR2_GPIO_GF_AIF3_LRCLK                 0x0066\n#define LOCHNAGAR2_GPIO_GF_AIF3_TXDAT                 0x0067\n#define LOCHNAGAR2_GPIO_GF_AIF4_BCLK                  0x0068\n#define LOCHNAGAR2_GPIO_GF_AIF4_RXDAT                 0x0069\n#define LOCHNAGAR2_GPIO_GF_AIF4_LRCLK                 0x006A\n#define LOCHNAGAR2_GPIO_GF_AIF4_TXDAT                 0x006B\n#define LOCHNAGAR2_GPIO_GF_AIF1_BCLK                  0x006C\n#define LOCHNAGAR2_GPIO_GF_AIF1_RXDAT                 0x006D\n#define LOCHNAGAR2_GPIO_GF_AIF1_LRCLK                 0x006E\n#define LOCHNAGAR2_GPIO_GF_AIF1_TXDAT                 0x006F\n#define LOCHNAGAR2_GPIO_GF_AIF2_BCLK                  0x0070\n#define LOCHNAGAR2_GPIO_GF_AIF2_RXDAT                 0x0071\n#define LOCHNAGAR2_GPIO_GF_AIF2_LRCLK                 0x0072\n#define LOCHNAGAR2_GPIO_GF_AIF2_TXDAT                 0x0073\n#define LOCHNAGAR2_GPIO_DSP_UART1_RX                  0x0074\n#define LOCHNAGAR2_GPIO_DSP_UART1_TX                  0x0075\n#define LOCHNAGAR2_GPIO_DSP_UART2_RX                  0x0076\n#define LOCHNAGAR2_GPIO_DSP_UART2_TX                  0x0077\n#define LOCHNAGAR2_GPIO_GF_UART2_RX                   0x0078\n#define LOCHNAGAR2_GPIO_GF_UART2_TX                   0x0079\n#define LOCHNAGAR2_GPIO_USB_UART_RX                   0x007A\n#define LOCHNAGAR2_GPIO_CDC_PDMCLK1                   0x007C\n#define LOCHNAGAR2_GPIO_CDC_PDMDAT1                   0x007D\n#define LOCHNAGAR2_GPIO_CDC_PDMCLK2                   0x007E\n#define LOCHNAGAR2_GPIO_CDC_PDMDAT2                   0x007F\n#define LOCHNAGAR2_GPIO_CDC_DMICCLK1                  0x0080\n#define LOCHNAGAR2_GPIO_CDC_DMICDAT1                  0x0081\n#define LOCHNAGAR2_GPIO_CDC_DMICCLK2                  0x0082\n#define LOCHNAGAR2_GPIO_CDC_DMICDAT2                  0x0083\n#define LOCHNAGAR2_GPIO_CDC_DMICCLK3                  0x0084\n#define LOCHNAGAR2_GPIO_CDC_DMICDAT3                  0x0085\n#define LOCHNAGAR2_GPIO_CDC_DMICCLK4                  0x0086\n#define LOCHNAGAR2_GPIO_CDC_DMICDAT4                  0x0087\n#define LOCHNAGAR2_GPIO_DSP_DMICCLK1                  0x0088\n#define LOCHNAGAR2_GPIO_DSP_DMICDAT1                  0x0089\n#define LOCHNAGAR2_GPIO_DSP_DMICCLK2                  0x008A\n#define LOCHNAGAR2_GPIO_DSP_DMICDAT2                  0x008B\n#define LOCHNAGAR2_GPIO_I2C2_SCL                      0x008C\n#define LOCHNAGAR2_GPIO_I2C2_SDA                      0x008D\n#define LOCHNAGAR2_GPIO_I2C3_SCL                      0x008E\n#define LOCHNAGAR2_GPIO_I2C3_SDA                      0x008F\n#define LOCHNAGAR2_GPIO_I2C4_SCL                      0x0090\n#define LOCHNAGAR2_GPIO_I2C4_SDA                      0x0091\n#define LOCHNAGAR2_GPIO_DSP_STANDBY                   0x0092\n#define LOCHNAGAR2_GPIO_CDC_MCLK1                     0x0093\n#define LOCHNAGAR2_GPIO_CDC_MCLK2                     0x0094\n#define LOCHNAGAR2_GPIO_DSP_CLKIN                     0x0095\n#define LOCHNAGAR2_GPIO_PSIA1_MCLK                    0x0096\n#define LOCHNAGAR2_GPIO_PSIA2_MCLK                    0x0097\n#define LOCHNAGAR2_GPIO_GF_GPIO1                      0x0098\n#define LOCHNAGAR2_GPIO_GF_GPIO5                      0x0099\n#define LOCHNAGAR2_GPIO_DSP_GPIO20                    0x009A\n#define LOCHNAGAR2_GPIO_CHANNEL1                      0x00B9\n#define LOCHNAGAR2_GPIO_CHANNEL2                      0x00BA\n#define LOCHNAGAR2_GPIO_CHANNEL3                      0x00BB\n#define LOCHNAGAR2_GPIO_CHANNEL4                      0x00BC\n#define LOCHNAGAR2_GPIO_CHANNEL5                      0x00BD\n#define LOCHNAGAR2_GPIO_CHANNEL6                      0x00BE\n#define LOCHNAGAR2_GPIO_CHANNEL7                      0x00BF\n#define LOCHNAGAR2_GPIO_CHANNEL8                      0x00C0\n#define LOCHNAGAR2_GPIO_CHANNEL9                      0x00C1\n#define LOCHNAGAR2_GPIO_CHANNEL10                     0x00C2\n#define LOCHNAGAR2_GPIO_CHANNEL11                     0x00C3\n#define LOCHNAGAR2_GPIO_CHANNEL12                     0x00C4\n#define LOCHNAGAR2_GPIO_CHANNEL13                     0x00C5\n#define LOCHNAGAR2_GPIO_CHANNEL14                     0x00C6\n#define LOCHNAGAR2_GPIO_CHANNEL15                     0x00C7\n#define LOCHNAGAR2_GPIO_CHANNEL16                     0x00C8\n#define LOCHNAGAR2_MINICARD_RESETS                    0x00DF\n#define LOCHNAGAR2_ANALOGUE_PATH_CTRL1                0x00E3\n#define LOCHNAGAR2_ANALOGUE_PATH_CTRL2                0x00E4\n#define LOCHNAGAR2_COMMS_CTRL4                        0x00F0\n#define LOCHNAGAR2_SPDIF_CTRL                         0x00FE\n#define LOCHNAGAR2_IMON_CTRL1                         0x0108\n#define LOCHNAGAR2_IMON_CTRL2                         0x0109\n#define LOCHNAGAR2_IMON_CTRL3                         0x010A\n#define LOCHNAGAR2_IMON_CTRL4                         0x010B\n#define LOCHNAGAR2_IMON_DATA1                         0x010C\n#define LOCHNAGAR2_IMON_DATA2                         0x010D\n#define LOCHNAGAR2_POWER_CTRL                         0x0116\n#define LOCHNAGAR2_MICVDD_CTRL1                       0x0119\n#define LOCHNAGAR2_MICVDD_CTRL2                       0x011B\n#define LOCHNAGAR2_VDDCORE_CDC_CTRL1                  0x011E\n#define LOCHNAGAR2_VDDCORE_CDC_CTRL2                  0x0120\n#define LOCHNAGAR2_SOUNDCARD_AIF_CTRL                 0x0180\n\n \n#define LOCHNAGAR2_AIF_ENA_MASK                       0x8000\n#define LOCHNAGAR2_AIF_ENA_SHIFT                          15\n#define LOCHNAGAR2_AIF_LRCLK_DIR_MASK                 0x4000\n#define LOCHNAGAR2_AIF_LRCLK_DIR_SHIFT                    14\n#define LOCHNAGAR2_AIF_BCLK_DIR_MASK                  0x2000\n#define LOCHNAGAR2_AIF_BCLK_DIR_SHIFT                     13\n#define LOCHNAGAR2_AIF_SRC_MASK                       0x00FF\n#define LOCHNAGAR2_AIF_SRC_SHIFT                           0\n\n \n#define LOCHNAGAR2_CLK_ENA_MASK                       0x8000\n#define LOCHNAGAR2_CLK_ENA_SHIFT                          15\n#define LOCHNAGAR2_CLK_SRC_MASK                       0x00FF\n#define LOCHNAGAR2_CLK_SRC_SHIFT                           0\n\n \n#define LOCHNAGAR2_GPIO_SRC_MASK                      0x00FF\n#define LOCHNAGAR2_GPIO_SRC_SHIFT                          0\n\n \n#define LOCHNAGAR2_GPIO_CHANNEL_STS_MASK              0x8000\n#define LOCHNAGAR2_GPIO_CHANNEL_STS_SHIFT                 15\n#define LOCHNAGAR2_GPIO_CHANNEL_SRC_MASK              0x00FF\n#define LOCHNAGAR2_GPIO_CHANNEL_SRC_SHIFT                  0\n\n \n#define LOCHNAGAR2_DSP_RESET_MASK                     0x0002\n#define LOCHNAGAR2_DSP_RESET_SHIFT                         1\n#define LOCHNAGAR2_CDC_RESET_MASK                     0x0001\n#define LOCHNAGAR2_CDC_RESET_SHIFT                         0\n\n \n#define LOCHNAGAR2_ANALOGUE_PATH_UPDATE_MASK          0x8000\n#define LOCHNAGAR2_ANALOGUE_PATH_UPDATE_SHIFT             15\n#define LOCHNAGAR2_ANALOGUE_PATH_UPDATE_STS_MASK      0x4000\n#define LOCHNAGAR2_ANALOGUE_PATH_UPDATE_STS_SHIFT         14\n\n \n#define LOCHNAGAR2_P2_INPUT_BIAS_ENA_MASK             0x0080\n#define LOCHNAGAR2_P2_INPUT_BIAS_ENA_SHIFT                 7\n#define LOCHNAGAR2_P1_INPUT_BIAS_ENA_MASK             0x0040\n#define LOCHNAGAR2_P1_INPUT_BIAS_ENA_SHIFT                 6\n#define LOCHNAGAR2_P2_MICBIAS_SRC_MASK                0x0038\n#define LOCHNAGAR2_P2_MICBIAS_SRC_SHIFT                    3\n#define LOCHNAGAR2_P1_MICBIAS_SRC_MASK                0x0007\n#define LOCHNAGAR2_P1_MICBIAS_SRC_SHIFT                    0\n\n \n#define LOCHNAGAR2_CDC_CIF1MODE_MASK                  0x0001\n#define LOCHNAGAR2_CDC_CIF1MODE_SHIFT                      0\n\n \n#define LOCHNAGAR2_SPDIF_HWMODE_MASK                  0x0008\n#define LOCHNAGAR2_SPDIF_HWMODE_SHIFT                      3\n#define LOCHNAGAR2_SPDIF_RESET_MASK                   0x0001\n#define LOCHNAGAR2_SPDIF_RESET_SHIFT                       0\n\n \n#define LOCHNAGAR2_IMON_ENA_MASK                      0x8000\n#define LOCHNAGAR2_IMON_ENA_SHIFT                         15\n#define LOCHNAGAR2_IMON_MEASURED_CHANNELS_MASK        0x03FC\n#define LOCHNAGAR2_IMON_MEASURED_CHANNELS_SHIFT            2\n#define LOCHNAGAR2_IMON_MODE_SEL_MASK                 0x0003\n#define LOCHNAGAR2_IMON_MODE_SEL_SHIFT                     0\n\n \n#define LOCHNAGAR2_IMON_FSR_MASK                      0x03FF\n#define LOCHNAGAR2_IMON_FSR_SHIFT                          0\n\n \n#define LOCHNAGAR2_IMON_DONE_MASK                     0x0004\n#define LOCHNAGAR2_IMON_DONE_SHIFT                         2\n#define LOCHNAGAR2_IMON_CONFIGURE_MASK                0x0002\n#define LOCHNAGAR2_IMON_CONFIGURE_SHIFT                    1\n#define LOCHNAGAR2_IMON_MEASURE_MASK                  0x0001\n#define LOCHNAGAR2_IMON_MEASURE_SHIFT                      0\n\n \n#define LOCHNAGAR2_IMON_DATA_REQ_MASK                 0x0080\n#define LOCHNAGAR2_IMON_DATA_REQ_SHIFT                     7\n#define LOCHNAGAR2_IMON_CH_SEL_MASK                   0x0070\n#define LOCHNAGAR2_IMON_CH_SEL_SHIFT                       4\n#define LOCHNAGAR2_IMON_DATA_RDY_MASK                 0x0008\n#define LOCHNAGAR2_IMON_DATA_RDY_SHIFT                     3\n#define LOCHNAGAR2_IMON_CH_SRC_MASK                   0x0007\n#define LOCHNAGAR2_IMON_CH_SRC_SHIFT                       0\n\n \n#define LOCHNAGAR2_IMON_DATA_MASK                     0xFFFF\n#define LOCHNAGAR2_IMON_DATA_SHIFT                         0\n\n \n#define LOCHNAGAR2_PWR_ENA_MASK                       0x0001\n#define LOCHNAGAR2_PWR_ENA_SHIFT                           0\n\n \n#define LOCHNAGAR2_MICVDD_REG_ENA_MASK                0x8000\n#define LOCHNAGAR2_MICVDD_REG_ENA_SHIFT                   15\n\n \n#define LOCHNAGAR2_MICVDD_VSEL_MASK                   0x001F\n#define LOCHNAGAR2_MICVDD_VSEL_SHIFT                       0\n\n \n#define LOCHNAGAR2_VDDCORE_CDC_REG_ENA_MASK           0x8000\n#define LOCHNAGAR2_VDDCORE_CDC_REG_ENA_SHIFT              15\n\n \n#define LOCHNAGAR2_VDDCORE_CDC_VSEL_MASK              0x007F\n#define LOCHNAGAR2_VDDCORE_CDC_VSEL_SHIFT                  0\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}