T80F8 000:001.226   SEGGER J-Link V7.98g Log File
T80F8 000:001.423   DLL Compiled: Sep  5 2024 11:46:36
T80F8 000:001.437   Logging started @ 2024-11-05 03:26
T80F8 000:001.452   Process: C:\Users\trung.tran-quoc\.eclipse\com.renesas.platform_787258589\DebugComp\RA\e2-server-gdb.exe
T80F8 000:001.471 - 1.468ms
T80F8 000:001.494 JLINK_GetDLLVersion()
T80F8 000:001.509 - 0.016ms returns 79807
T80F8 000:626.424 JLINK_OpenEx(...)
T80F8 000:633.154   Firmware: J-Link OB-RA4M2 compiled Jul  3 2024 17:03:13
T80F8 000:633.925   Firmware: J-Link OB-RA4M2 compiled Jul  3 2024 17:03:13
T80F8 000:646.691   Hardware: V1.00
T80F8 000:646.744   S/N: 1085318390
T80F8 000:646.767   OEM: SEGGER
T80F8 000:646.789   Feature(s): None
T80F8 000:647.497   Bootloader: 2021 May 14
T80F8 000:648.023   USB speed mode: Full speed (12 MBit/s)
T80F8 000:648.460   TELNET listener socket opened on port 19021
T80F8 000:648.626   WEBSRV WEBSRV_Init(): Starting webserver thread(s)
T80F8 000:648.832   WEBSRV Webserver running on local port 19080
T80F8 000:648.998   Looking for J-Link GUI Server exe at: C:\Users\trung.tran-quoc\.eclipse\com.renesas.platform_787258589\DebugComp\RA\ARM\Segger_v7.98.7\JLinkGUIServer.exe
T80F8 000:649.138   Looking for J-Link GUI Server exe at: C:\Users\trung.tran-quoc\SEGGER\JLink_V798g\JLinkGUIServer.exe
T80F8 000:649.186   Forking J-Link GUI Server: C:\Users\trung.tran-quoc\SEGGER\JLink_V798g\JLinkGUIServer.exe
T80F8 000:708.594   J-Link GUI Server info: "J-Link GUI server V7.98g "
T80F8 000:716.360 - 89.929ms returns "O.K."
T80F8 000:716.552 JLINK_ExecCommand("ProjectFile=C:\Users\trung.tran-quoc\ra_github\ra-solutions-rvc\application_projects\r11an0473\plaintext_key_injection_ra8m1/plaintext_key_injection_ra8m1 Debug_Flat.jlink", ...). 
T80F8 000:741.301 - 24.752ms returns 0x00
T80F8 000:743.162 JLINK_ExecCommand("device=R7FA8M1AH", ...). 
T80F8 000:744.826   Flash bank @ 0x00000000: SFL: Parsing sectorization info from ELF file
T80F8 000:744.860     FlashDevice.SectorInfo[0]: .SectorSize = 0x00000010, .SectorStartAddr = 0x00000000
T80F8 000:744.881   FlashBank @0x0300A100: Sectorization info from SFL ELF file ignored because sectorization override from DLL / XML file is active.
T80F8 000:744.919   Flash bank @ 0x00000000: SFL: Parsing sectorization info from ELF file
T80F8 000:744.941     FlashDevice.SectorInfo[0]: .SectorSize = 0x00000010, .SectorStartAddr = 0x00000000
T80F8 000:744.962   FlashBank @0x1300A180: Sectorization info from SFL ELF file ignored because sectorization override from DLL / XML file is active.
T80F8 000:745.368   Flash bank @ 0x00000000: SFL: Parsing sectorization info from ELF file
T80F8 000:745.416     FlashDevice.SectorInfo[0]: .SectorSize = 0x00000010, .SectorStartAddr = 0x00000000
T80F8 000:745.437   FlashBank @0x27030080: Sectorization info from SFL ELF file ignored because sectorization override from DLL / XML file is active.
T80F8 000:745.751   Flash bank @ 0x02000000: SFL: Parsing sectorization info from ELF file
T80F8 000:745.774     FlashDevice.SectorInfo[0]: .SectorSize = 0x00002000, .SectorStartAddr = 0x00000000
T80F8 000:745.794     FlashDevice.SectorInfo[1]: .SectorSize = 0x00008000, .SectorStartAddr = 0x00010000
T80F8 000:745.814   FlashBank @0x02000000: Sectorization info from SFL ELF file ignored because sectorization override from DLL / XML file is active.
T80F8 000:746.268   Flash bank @ 0x02000000: SFL: Parsing sectorization info from ELF file
T80F8 000:746.291     FlashDevice.SectorInfo[0]: .SectorSize = 0x00002000, .SectorStartAddr = 0x00000000
T80F8 000:746.310     FlashDevice.SectorInfo[1]: .SectorSize = 0x00008000, .SectorStartAddr = 0x00010000
T80F8 000:746.328   FlashBank @0x12000000: Sectorization info from SFL ELF file ignored because sectorization override from DLL / XML file is active.
T80F8 000:746.739   Flash bank @ 0x27000000: SFL: Parsing sectorization info from ELF file
T80F8 000:746.761     FlashDevice.SectorInfo[0]: .SectorSize = 0x00000040, .SectorStartAddr = 0x00000000
T80F8 000:746.779   FlashBank @0x27000000: Sectorization info from SFL ELF file ignored because sectorization override from DLL / XML file is active.
T80F8 000:746.863   Flash bank @ 0x27000000: SFL: Parsing sectorization info from ELF file
T80F8 000:746.882     FlashDevice.SectorInfo[0]: .SectorSize = 0x00000040, .SectorStartAddr = 0x00000000
T80F8 000:746.901   FlashBank @0x37000000: Sectorization info from SFL ELF file ignored because sectorization override from DLL / XML file is active.
T80F8 000:747.294   Flash bank @ 0x80000000: SFL: Parsing sectorization info from ELF file
T80F8 000:747.328     FlashDevice.SectorInfo[0]: .SectorSize = 0x00010000, .SectorStartAddr = 0x00000000
T80F8 000:762.042   Flash bank @ 0x90000000: SFL: Parsing sectorization info from ELF file
T80F8 000:762.091     FlashDevice.SectorInfo[0]: .SectorSize = 0x00010000, .SectorStartAddr = 0x00000000
T80F8 000:776.406   Device "R7FA8M1AH" selected.
T80F8 000:780.869 - 37.672ms returns 0x00
T80F8 000:780.904 JLINK_TIF_GetAvailable(...)
T80F8 000:781.129 - 0.226ms
T80F8 000:781.146 JLINK_TIF_Select(JLINKARM_TIF_SWD)
T80F8 000:785.197 - 4.050ms returns 0x00
T80F8 000:785.240 JLINK_SetSpeed(4000)
T80F8 000:785.343 - 0.104ms
T80F8 000:785.839 JLINK_ReadMem(0xE000EDF0, 0x4 Bytes, ...)
T80F8 000:786.223   ConfigTargetSettings() start
T80F8 000:786.246    J-Link Script File: Executing ConfigTargetSettings()
T80F8 000:786.264   Configuring FlashDLNoRMWThreshold=0x200 in order to make sure that option bytes programming is done via read-modify-write
T80F8 000:886.946   ConfigTargetSettings() end - Took 100ms
T80F8 000:886.982   InitTarget() start
T80F8 000:887.001    J-Link Script File: Executing InitTarget()
T80F8 000:887.015   Identifying target device...
T80F8 000:887.033   SWD selected. Executing JTAG -> SWD switching sequence...
T80F8 000:887.807   Initializing DAP...
T80F8 000:889.008   Error: Failed to initialize DAP.
T80F8 000:889.030   Attach to CPU failed. Trying connect under reset.
T80F8 000:992.062   Identifying target device...
T80F8 000:992.136   SWD selected. Executing JTAG -> SWD switching sequence...
T80F8 000:993.066   Initializing DAP...
T80F8 000:993.721   DAP initialized successfully.
T80F8 001:104.735   Determining TrustZone configuration...
T80F8 001:106.068     Secure Debug: Enabled (SSD)
T80F8 001:106.117   Determining currently configured transfer type by reading the AHB-AP CSW register.
T80F8 001:107.043     --> Correct transfer type configured. Done.
T80F8 001:107.189   InitTarget() end - Took 220ms
T80F8 001:107.953   Found SW-DP with ID 0x6BA02477
T80F8 001:110.212   DPIDR: 0x6BA02477
T80F8 001:110.279   CoreSight SoC-400 or earlier
T80F8 001:110.309   Scanning AP map to find all available APs
T80F8 001:111.284   AP[2]: Stopped AP scan as end of AP map has been reached
T80F8 001:111.335   AP[0]: AHB-AP (IDR: 0x84770001, ADDR: 0x00000000)
T80F8 001:111.364   AP[1]: APB-AP (IDR: 0x54770002, ADDR: 0x01000000)
T80F8 001:111.392   Iterating through AP map to find AHB-AP to use
T80F8 001:112.245   AP[0]: Core found
T80F8 001:112.298   AP[0]: AHB-AP ROM base: 0xE00FE000
T80F8 001:112.776   CPUID register: 0x410FD232. Implementer code: 0x41 (ARM)
T80F8 001:112.863   Feature set: Mainline
T80F8 001:113.395   Cache: L1 I/D-cache present
T80F8 001:113.435   Found Cortex-M85 r0p2, Little endian.
T80F8 001:113.935   -- Max. mem block: 0x0001D710
T80F8 001:114.613   CPU_ReadMem(4 bytes @ 0xE000EDF0)
T80F8 001:115.114   CPU_WriteMem(4 bytes @ 0xE000EDF0)
T80F8 001:115.524   CPU_ReadMem(4 bytes @ 0xE0002000)
T80F8 001:115.919   FPUnit: 8 code (BP) slots and 0 literal slots
T80F8 001:115.959   CPU_ReadMem(4 bytes @ 0xE000EDFC)
T80F8 001:116.276   CPU_WriteMem(4 bytes @ 0xE000EDFC)
T80F8 001:116.630   CPU_ReadMem(4 bytes @ 0xE0001000)
T80F8 001:116.993   CPU_ReadMem(4 bytes @ 0xE0001000)
T80F8 001:117.399   CPU_ReadMem(4 bytes @ 0xE0001028)
T80F8 001:117.702   CPU_ReadMem(4 bytes @ 0xE0001038)
T80F8 001:118.018   CPU_ReadMem(4 bytes @ 0xE0001048)
T80F8 001:118.347   CPU_ReadMem(4 bytes @ 0xE0001058)
T80F8 001:118.626   CPU_ReadMem(4 bytes @ 0xE0001068)
T80F8 001:119.025   CPU_ReadMem(4 bytes @ 0xE0001078)
T80F8 001:119.343   CPU_ReadMem(4 bytes @ 0xE0001088)
T80F8 001:119.695   CPU_ReadMem(4 bytes @ 0xE0001098)
T80F8 001:120.041   CPU_WriteMem(4 bytes @ 0xE0001000)
T80F8 001:120.507   CPU_ReadMem(4 bytes @ 0xE000ED88)
T80F8 001:120.836   CPU_WriteMem(4 bytes @ 0xE000ED88)
T80F8 001:121.272   CPU_ReadMem(4 bytes @ 0xE000ED88)
T80F8 001:121.711   CPU_WriteMem(4 bytes @ 0xE000ED88)
T80F8 001:122.205   CPU_ReadMem(4 bytes @ 0xE000EFB8)
T80F8 001:122.597   Security extension: implemented
T80F8 001:122.768   Secure debug: enabled
T80F8 001:122.811   CPU_ReadMem(4 bytes @ 0xE000ED74)
T80F8 001:123.207   PACBTI extension: implemented
T80F8 001:123.251   CoreSight components:
T80F8 001:123.275   ROMTbl[0] @ E00FE000
T80F8 001:123.301   CPU_ReadMem(64 bytes @ 0xE00FE000)
T80F8 001:124.115   CPU_ReadMem(32 bytes @ 0xE00FFFE0)
T80F8 001:124.719   [0][0]: E00FF000 CID B105100D PID 000BB4D4 ROM Table
T80F8 001:124.760   ROMTbl[1] @ E00FF000
T80F8 001:124.784   CPU_ReadMem(64 bytes @ 0xE00FF000)
T80F8 001:125.539   CPU_ReadMem(32 bytes @ 0xE000EFE0)
T80F8 001:126.041   CPU_ReadMem(4 bytes @ 0xE000EFBC)
T80F8 001:126.344   CPU_ReadMem(4 bytes @ 0xE000EFCC)
T80F8 001:126.649   [1][0]: E000E000 CID B105900D PID 000BBD23 DEVARCH 47702A04 DEVTYPE 00 ???
T80F8 001:126.681   CPU_ReadMem(32 bytes @ 0xE0001FE0)
T80F8 001:127.133   CPU_ReadMem(4 bytes @ 0xE0001FBC)
T80F8 001:127.442   CPU_ReadMem(4 bytes @ 0xE0001FCC)
T80F8 001:127.745   [1][1]: E0001000 CID B105900D PID 000BBD23 DEVARCH 47711A02 DEVTYPE 00 DWT
T80F8 001:127.775   CPU_ReadMem(32 bytes @ 0xE0002FE0)
T80F8 001:128.256   CPU_ReadMem(4 bytes @ 0xE0002FBC)
T80F8 001:128.558   CPU_ReadMem(4 bytes @ 0xE0002FCC)
T80F8 001:128.891   [1][2]: E0002000 CID B105900D PID 000BBD23 DEVARCH 47701A03 DEVTYPE 00 FPB
T80F8 001:128.952   CPU_ReadMem(32 bytes @ 0xE0000FE0)
T80F8 001:129.477   CPU_ReadMem(4 bytes @ 0xE0000FBC)
T80F8 001:129.911   CPU_ReadMem(4 bytes @ 0xE0000FCC)
T80F8 001:130.230   [1][3]: E0000000 CID B105900D PID 000BBD23 DEVARCH 47701A01 DEVTYPE 43 ITM
T80F8 001:130.259   CPU_ReadMem(32 bytes @ 0xE0041FE0)
T80F8 001:130.705   CPU_ReadMem(4 bytes @ 0xE0041FBC)
T80F8 001:131.022   CPU_ReadMem(4 bytes @ 0xE0041FCC)
T80F8 001:131.310   [1][5]: E0041000 CID B105900D PID 002BBD23 DEVARCH 47754A13 DEVTYPE 13 ETM
T80F8 001:131.329   CPU_ReadMem(32 bytes @ 0xE0003FE0)
T80F8 001:131.785   CPU_ReadMem(4 bytes @ 0xE0003FBC)
T80F8 001:132.101   CPU_ReadMem(4 bytes @ 0xE0003FCC)
T80F8 001:132.396   [1][6]: E0003000 CID B105900D PID 000BBD23 DEVARCH 47700A06 DEVTYPE 16 ???
T80F8 001:132.419   CPU_ReadMem(32 bytes @ 0xE0042FE0)
T80F8 001:132.990   CPU_ReadMem(4 bytes @ 0xE0042FBC)
T80F8 001:133.325   CPU_ReadMem(4 bytes @ 0xE0042FCC)
T80F8 001:133.661   [1][7]: E0042000 CID B105900D PID 000BBD23 DEVARCH 47701A14 DEVTYPE 14 CSS600-CTI
T80F8 001:133.680   CPU_ReadMem(32 bytes @ 0xE0040FE0)
T80F8 001:134.206   CPU_ReadMem(4 bytes @ 0xE0040FBC)
T80F8 001:134.559   CPU_ReadMem(4 bytes @ 0xE0040FCC)
T80F8 001:134.931   [0][1]: E0040000 CID B105900D PID 000BBD23 DEVARCH 00000000 DEVTYPE 11 TPIU
T80F8 001:134.973   CPU_WriteMem(4 bytes @ 0xE000ED84)
T80F8 001:135.310   CPU_ReadMem(4 bytes @ 0xE000ED80)
T80F8 001:135.641   I-Cache L1: 16 KB, 256 Sets, 32 Bytes/Line, 2-Way
T80F8 001:135.700   CPU_WriteMem(4 bytes @ 0xE000ED84)
T80F8 001:136.078   CPU_ReadMem(4 bytes @ 0xE000ED80)
T80F8 001:136.429   D-Cache L1: 16 KB, 128 Sets, 32 Bytes/Line, 4-Way
T80F8 001:136.490   CPU_ReadMem(4 bytes @ 0xE000EDF0)
T80F8 001:136.780   Data:  01 00 19 00
T80F8 001:136.800   Debug reg: DHCSR
T80F8 001:136.818 - 350.983ms returns 0
T80F8 001:137.265 JLINK_ReadMem(0x40204038, 0x4 Bytes, ...)
T80F8 001:137.281   CPU_ReadMem(4 bytes @ 0x40204038)
T80F8 001:137.921   Data:  04 00 00 00
T80F8 001:137.961 - 0.696ms returns 0
T80F8 001:137.981 JLINK_ReadMem(0xE000EDF0, 0x4 Bytes, ...)
T80F8 001:137.994   CPU_ReadMem(4 bytes @ 0xE000EDF0)
T80F8 001:138.269   Data:  01 00 19 00
T80F8 001:138.288   Debug reg: DHCSR
T80F8 001:138.311 - 0.329ms returns 0
T80F8 001:138.337 JLINK_ReadMem(0xE000EDF0, 0x4 Bytes, ...)
T80F8 001:138.350   CPU_ReadMem(4 bytes @ 0xE000EDF0)
T80F8 001:138.634   Data:  01 00 19 00
T80F8 001:138.653   Debug reg: DHCSR
T80F8 001:138.669 - 0.332ms returns 0
T80F8 001:138.687 JLINK_ReadMem(0xE000EDF0, 0x4 Bytes, ...)
T80F8 001:138.700   CPU_ReadMem(4 bytes @ 0xE000EDF0)
T80F8 001:139.005   Data:  01 00 19 00
T80F8 001:139.042   Debug reg: DHCSR
T80F8 001:139.058 - 0.371ms returns 0
T80F8 001:139.071 JLINK_ReadMem(0x40204038, 0x4 Bytes, ...)
T80F8 001:139.084   CPU_ReadMem(4 bytes @ 0x40204038)
T80F8 001:139.705   Data:  04 00 00 00
T80F8 001:139.771 - 0.699ms returns 0
T80F8 001:139.784 JLINK_ReadMem(0xE000EDF0, 0x4 Bytes, ...)
T80F8 001:139.796   CPU_ReadMem(4 bytes @ 0xE000EDF0)
T80F8 001:140.150   Data:  01 00 19 00
T80F8 001:140.169   Debug reg: DHCSR
T80F8 001:140.186 - 0.402ms returns 0
T80F8 001:140.201 JLINK_ReadMem(0xE000EDF0, 0x4 Bytes, ...)
T80F8 001:140.214   CPU_ReadMem(4 bytes @ 0xE000EDF0)
T80F8 001:140.554   Data:  01 00 19 00
T80F8 001:140.576   Debug reg: DHCSR
T80F8 001:140.593 - 0.392ms returns 0
T80F8 001:140.607 JLINK_ReadMem(0x40204030, 0x4 Bytes, ...)
T80F8 001:140.621   CPU_ReadMem(4 bytes @ 0x40204030)
T80F8 001:141.213   Data:  00 80 FF 00
T80F8 001:141.236 - 0.628ms returns 0
T80F8 001:141.253 JLINK_ReadMem(0xE000EDF0, 0x4 Bytes, ...)
T80F8 001:141.267   CPU_ReadMem(4 bytes @ 0xE000EDF0)
T80F8 001:141.572   Data:  01 00 19 00
T80F8 001:141.591   Debug reg: DHCSR
T80F8 001:141.608 - 0.354ms returns 0
T80F8 001:141.621 JLINK_ReadMem(0x40204034, 0x4 Bytes, ...)
T80F8 001:141.633   CPU_ReadMem(4 bytes @ 0x40204034)
T80F8 001:142.216   Data:  00 FC 00 00
T80F8 001:142.235 - 0.614ms returns 0
T80F8 001:143.341 JLINK_TIF_GetAvailable(...)
T80F8 001:143.602 - 0.261ms
T80F8 001:143.624 JLINK_TIF_Select(JLINKARM_TIF_SWD)
T80F8 001:143.637 - 0.013ms returns 0x00
T80F8 001:143.654 JLINK_SetSpeed(4000)
T80F8 001:143.761 - 0.107ms
T80F8 001:143.778 JLINK_SetEndian(ARM_ENDIAN_LITTLE)
T80F8 001:143.791 - 0.012ms returns 0
T80F8 001:143.812 JLINK_SetInitRegsOnReset(OFF)
T80F8 001:143.825 - 0.019ms returns 1
T80F8 001:143.839 JLINK_SetResetType(JLINKARM_CM3_RESET_TYPE_CONNECT_UNDER_RESET)
T80F8 001:143.852 - 0.013ms returns JLINKARM_CM3_RESET_TYPE_NORMAL
T80F8 001:143.867 JLINK_ExecCommand("EnableFlashBPs", ...). 
T80F8 001:143.882 - 0.000ms returns 0x00
T80F8 001:143.897 JLINK_ExecCommand("SetAllowFlashCache = 1", ...). 
T80F8 001:143.913 - 0.002ms returns 0x01
T80F8 001:143.930 JLINK_ExecCommand("SetRestartOnClose = 0", ...). 
T80F8 001:143.947 - 0.001ms returns 0x01
T80F8 001:143.961 JLINK_EnableSoftBPs(ON)
T80F8 001:143.973 - 0.012ms
T80F8 001:143.988 JLINK_Connect()
T80F8 001:144.732   ConfigTargetSettings() start
T80F8 001:144.769    J-Link Script File: Executing ConfigTargetSettings()
T80F8 001:144.784   Configuring FlashDLNoRMWThreshold=0x200 in order to make sure that option bytes programming is done via read-modify-write
T80F8 001:242.786   ConfigTargetSettings() end - Took 98.0ms
T80F8 001:242.824   InitTarget() start
T80F8 001:242.844    J-Link Script File: Executing InitTarget()
T80F8 001:242.858   Identifying target device...
T80F8 001:242.879   SWD selected. Executing JTAG -> SWD switching sequence...
T80F8 001:243.559   Initializing DAP...
T80F8 001:244.236   DAP initialized successfully.
T80F8 001:244.257   Determining TrustZone configuration...
T80F8 001:245.000     Secure Debug: Enabled (SSD)
T80F8 001:245.021   Determining currently configured transfer type by reading the AHB-AP CSW register.
T80F8 001:245.596     --> Correct transfer type configured. Done.
T80F8 001:245.619   InitTarget() end - Took 2.77ms
T80F8 001:246.207   Found SW-DP with ID 0x6BA02477
T80F8 001:248.152   DPIDR: 0x6BA02477
T80F8 001:248.175   CoreSight SoC-400 or earlier
T80F8 001:248.193   AP map detection skipped. Manually configured AP map found.
T80F8 001:248.212   AP[0]: AHB-AP (IDR: Not set, ADDR: 0x00000000)
T80F8 001:249.075   AP[0]: Core found
T80F8 001:249.098   AP[0]: AHB-AP ROM base: 0xE00FE000
T80F8 001:249.532   CPUID register: 0x410FD232. Implementer code: 0x41 (ARM)
T80F8 001:249.554   Feature set: Mainline
T80F8 001:250.031   Cache: L1 I/D-cache present
T80F8 001:250.052   Found Cortex-M85 r0p2, Little endian.
T80F8 001:250.265   -- Max. mem block: 0x0001D3E8
T80F8 001:250.292   CPU_ReadMem(4 bytes @ 0xE000EDF0)
T80F8 001:250.580   CPU_ReadMem(4 bytes @ 0xE0002000)
T80F8 001:250.863   FPUnit: 8 code (BP) slots and 0 literal slots
T80F8 001:250.885   CPU_ReadMem(4 bytes @ 0xE000EDFC)
T80F8 001:251.184   CPU_ReadMem(4 bytes @ 0xE0001000)
T80F8 001:251.463   CPU_ReadMem(4 bytes @ 0xE0001000)
T80F8 001:251.743   CPU_ReadMem(4 bytes @ 0xE0001028)
T80F8 001:252.054   CPU_ReadMem(4 bytes @ 0xE0001038)
T80F8 001:252.369   CPU_ReadMem(4 bytes @ 0xE0001048)
T80F8 001:252.773   CPU_ReadMem(4 bytes @ 0xE0001058)
T80F8 001:253.095   CPU_ReadMem(4 bytes @ 0xE0001068)
T80F8 001:253.429   CPU_ReadMem(4 bytes @ 0xE0001078)
T80F8 001:253.703   CPU_ReadMem(4 bytes @ 0xE0001088)
T80F8 001:254.040   CPU_ReadMem(4 bytes @ 0xE0001098)
T80F8 001:254.336   CPU_WriteMem(4 bytes @ 0xE0001000)
T80F8 001:254.645   CPU_ReadMem(4 bytes @ 0xE000ED88)
T80F8 001:254.929   CPU_WriteMem(4 bytes @ 0xE000ED88)
T80F8 001:255.247   CPU_ReadMem(4 bytes @ 0xE000ED88)
T80F8 001:255.691   CPU_WriteMem(4 bytes @ 0xE000ED88)
T80F8 001:256.045   CPU_ReadMem(4 bytes @ 0xE000EFB8)
T80F8 001:256.389   Security extension: implemented
T80F8 001:256.409   Secure debug: enabled
T80F8 001:256.427   CPU_ReadMem(4 bytes @ 0xE000ED74)
T80F8 001:256.810   PACBTI extension: implemented
T80F8 001:256.831   CoreSight components:
T80F8 001:256.849   ROMTbl[0] @ E00FE000
T80F8 001:256.868   CPU_ReadMem(64 bytes @ 0xE00FE000)
T80F8 001:257.570   CPU_ReadMem(32 bytes @ 0xE00FFFE0)
T80F8 001:258.127   [0][0]: E00FF000 CID B105100D PID 000BB4D4 ROM Table
T80F8 001:258.152   ROMTbl[1] @ E00FF000
T80F8 001:258.171   CPU_ReadMem(64 bytes @ 0xE00FF000)
T80F8 001:258.902   CPU_ReadMem(32 bytes @ 0xE000EFE0)
T80F8 001:259.444   CPU_ReadMem(4 bytes @ 0xE000EFBC)
T80F8 001:259.759   CPU_ReadMem(4 bytes @ 0xE000EFCC)
T80F8 001:260.069   [1][0]: E000E000 CID B105900D PID 000BBD23 DEVARCH 47702A04 DEVTYPE 00 ???
T80F8 001:260.090   CPU_ReadMem(32 bytes @ 0xE0001FE0)
T80F8 001:260.640   CPU_ReadMem(4 bytes @ 0xE0001FBC)
T80F8 001:261.018   CPU_ReadMem(4 bytes @ 0xE0001FCC)
T80F8 001:261.362   [1][1]: E0001000 CID B105900D PID 000BBD23 DEVARCH 47711A02 DEVTYPE 00 DWT
T80F8 001:261.384   CPU_ReadMem(32 bytes @ 0xE0002FE0)
T80F8 001:261.919   CPU_ReadMem(4 bytes @ 0xE0002FBC)
T80F8 001:262.242   CPU_ReadMem(4 bytes @ 0xE0002FCC)
T80F8 001:262.583   [1][2]: E0002000 CID B105900D PID 000BBD23 DEVARCH 47701A03 DEVTYPE 00 FPB
T80F8 001:262.613   CPU_ReadMem(32 bytes @ 0xE0000FE0)
T80F8 001:263.120   CPU_ReadMem(4 bytes @ 0xE0000FBC)
T80F8 001:263.463   CPU_ReadMem(4 bytes @ 0xE0000FCC)
T80F8 001:263.767   [1][3]: E0000000 CID B105900D PID 000BBD23 DEVARCH 47701A01 DEVTYPE 43 ITM
T80F8 001:263.791   CPU_ReadMem(32 bytes @ 0xE0041FE0)
T80F8 001:264.318   CPU_ReadMem(4 bytes @ 0xE0041FBC)
T80F8 001:264.641   CPU_ReadMem(4 bytes @ 0xE0041FCC)
T80F8 001:264.918   [1][5]: E0041000 CID B105900D PID 002BBD23 DEVARCH 47754A13 DEVTYPE 13 ETM
T80F8 001:264.940   CPU_ReadMem(32 bytes @ 0xE0003FE0)
T80F8 001:265.410   CPU_ReadMem(4 bytes @ 0xE0003FBC)
T80F8 001:265.759   CPU_ReadMem(4 bytes @ 0xE0003FCC)
T80F8 001:266.102   [1][6]: E0003000 CID B105900D PID 000BBD23 DEVARCH 47700A06 DEVTYPE 16 ???
T80F8 001:266.124   CPU_ReadMem(32 bytes @ 0xE0042FE0)
T80F8 001:266.669   CPU_ReadMem(4 bytes @ 0xE0042FBC)
T80F8 001:267.012   CPU_ReadMem(4 bytes @ 0xE0042FCC)
T80F8 001:267.355   [1][7]: E0042000 CID B105900D PID 000BBD23 DEVARCH 47701A14 DEVTYPE 14 CSS600-CTI
T80F8 001:267.377   CPU_ReadMem(32 bytes @ 0xE0040FE0)
T80F8 001:267.878   CPU_ReadMem(4 bytes @ 0xE0040FBC)
T80F8 001:268.191   CPU_ReadMem(4 bytes @ 0xE0040FCC)
T80F8 001:268.570   [0][1]: E0040000 CID B105900D PID 000BBD23 DEVARCH 00000000 DEVTYPE 11 TPIU
T80F8 001:268.600   CPU_WriteMem(4 bytes @ 0xE000ED84)
T80F8 001:269.020   CPU_ReadMem(4 bytes @ 0xE000ED80)
T80F8 001:269.314   I-Cache L1: 16 KB, 256 Sets, 32 Bytes/Line, 2-Way
T80F8 001:269.336   CPU_WriteMem(4 bytes @ 0xE000ED84)
T80F8 001:269.692   CPU_ReadMem(4 bytes @ 0xE000ED80)
T80F8 001:270.053   D-Cache L1: 16 KB, 128 Sets, 32 Bytes/Line, 4-Way
T80F8 001:270.086 - 126.098ms returns 0x00
T80F8 001:270.106 JLINK_Halt()
T80F8 001:273.820 - 3.712ms returns 0x00
T80F8 001:273.886 JLINK_IsHalted()
T80F8 001:274.184 - 0.296ms returns TRUE
T80F8 001:274.734 JLINK_ResetPullsRESET(ON)
T80F8 001:274.761 - 0.029ms
T80F8 001:274.773 JLINK_Reset()
T80F8 001:274.793   ResetTarget() start
T80F8 001:274.811    J-Link Script File: Executing ResetTarget()
T80F8 001:274.830   CPU_ReadMem(4 bytes @ 0xE000ED44)
T80F8 001:275.209   CPU_ReadMem(4 bytes @ 0xE000EE08)
T80F8 001:275.558   CPU_WriteMem(4 bytes @ 0xE000EE08)
T80F8 001:275.910   CPU_ReadMem(4 bytes @ 0xE000EE08)
T80F8 001:276.241   Reset: ARMv8M core with Security Extension enabled detected. Switch to secure domain.
T80F8 001:276.260   Reset: Halt core after reset via DEMCR.VC_CORERESET.
T80F8 001:276.280   CPU_WriteMem(4 bytes @ 0xE000EDF0)
T80F8 001:276.652   CPU_WriteMem(4 bytes @ 0xE000EDFC)
T80F8 001:277.214   Reset: Reset device via AIRCR.SYSRESETREQ.
T80F8 001:277.234   CPU_WriteMem(4 bytes @ 0xE000ED0C)
T80F8 001:330.666   CPU_ReadMem(4 bytes @ 0xE000EDF0)
T80F8 001:331.029   CPU_ReadMem(4 bytes @ 0xE000EDF0)
T80F8 001:331.478   CPU_WriteMem(4 bytes @ 0xE000EDFC)
T80F8 001:332.014   ResetTarget() end - Took 57.2ms
T80F8 001:335.980   CPU_WriteMem(4 bytes @ 0xE0002000)
T80F8 001:336.380   CPU_ReadMem(4 bytes @ 0xE000EDFC)
T80F8 001:336.680   CPU_ReadMem(4 bytes @ 0xE0001000)
T80F8 001:337.031   CPU_ReadMem(4 bytes @ 0xE000EE08)
T80F8 001:337.354 - 62.580ms
T80F8 001:337.868 JLINK_ReadMem(0xE000EDF0, 0x4 Bytes, ...)
T80F8 001:337.892   CPU_ReadMem(4 bytes @ 0xE000EDF0)
T80F8 001:338.202   Data:  03 00 13 00
T80F8 001:338.242   Debug reg: DHCSR
T80F8 001:338.260 - 0.396ms returns 0
T80F8 001:338.278 JLINK_ReadMem(0x030080F0, 0x10 Bytes, ...)
T80F8 001:338.293   CPU_ReadMem(16 bytes @ 0x030080F0)
T80F8 001:339.080   Data:  52 37 46 41 38 4D 31 41 48 45 43 42 44 20 20 20
T80F8 001:339.099 - 0.821ms returns 0
T80F8 001:339.122 JLINK_ReadMem(0xE000EDF0, 0x4 Bytes, ...)
T80F8 001:339.137   CPU_ReadMem(4 bytes @ 0xE000EDF0)
T80F8 001:339.557   Data:  03 00 13 00
T80F8 001:339.576   Debug reg: DHCSR
T80F8 001:339.593 - 0.470ms returns 0
T80F8 001:339.607 JLINK_IsHalted()
T80F8 001:339.619 - 0.011ms returns TRUE
T80F8 001:339.862 JLINK_ReadMem(0xE000EDF0, 0x4 Bytes, ...)
T80F8 001:339.879   CPU_ReadMem(4 bytes @ 0xE000EDF0)
T80F8 001:340.531   Data:  03 00 13 00
T80F8 001:340.575   Debug reg: DHCSR
T80F8 001:340.594 - 0.732ms returns 0
T80F8 001:340.615 JLINK_ReadMem(0x40204038, 0x4 Bytes, ...)
T80F8 001:340.638   CPU_ReadMem(4 bytes @ 0x40204038)
T80F8 001:341.354   Data:  04 00 00 00
T80F8 001:341.378 - 0.763ms returns 0
T80F8 001:341.393 JLINK_ReadMem(0xE000EDF0, 0x4 Bytes, ...)
T80F8 001:341.407   CPU_ReadMem(4 bytes @ 0xE000EDF0)
T80F8 001:341.714   Data:  03 00 13 00
T80F8 001:341.757   Debug reg: DHCSR
T80F8 001:341.775 - 0.381ms returns 0
T80F8 001:341.795 JLINK_MeasureCPUSpeed(RAMAddr = 0x22000000)
T80F8 001:341.809   CPU_ReadMem(16 bytes @ 0x22000000)
T80F8 001:342.475   CPU_ReadMem(4 bytes @ 0xE000EDFC)
T80F8 001:342.891   CPU_ReadMem(4 bytes @ 0xE0001000)
T80F8 001:343.262   CPU_ReadMem(6 bytes @ 0x22000000)
T80F8 001:343.980   CPU_ReadMem(4 bytes @ 0xE000ED90)
T80F8 001:344.284   CPU_ReadMem(4 bytes @ 0xE000ED94)
T80F8 001:344.564   CPU_WriteMem(16 bytes @ 0x22000000)
T80F8 001:345.289   CPU_WriteMem(6 bytes @ 0x22000000)
T80F8 001:345.999   CPU_ReadMem(6 bytes @ 0x22000000)
T80F8 001:346.717   CPU_ReadMem(4 bytes @ 0xE000EE08)
T80F8 001:347.080   CPU_WriteMem(4 bytes @ 0xE0002008)
T80F8 001:347.099   CPU_WriteMem(4 bytes @ 0xE000200C)
T80F8 001:347.123   CPU_WriteMem(4 bytes @ 0xE0002010)
T80F8 001:347.139   CPU_WriteMem(4 bytes @ 0xE0002014)
T80F8 001:347.156   CPU_WriteMem(4 bytes @ 0xE0002018)
T80F8 001:347.174   CPU_WriteMem(4 bytes @ 0xE000201C)
T80F8 001:347.191   CPU_WriteMem(4 bytes @ 0xE0002020)
T80F8 001:347.207   CPU_WriteMem(4 bytes @ 0xE0002024)
T80F8 001:348.727   CPU_WriteMem(4 bytes @ 0xE0001004)
T80F8 001:355.489   CPU_ReadMem(4 bytes @ 0xE0001004)
T80F8 001:356.605   CPU_ReadMem(4 bytes @ 0xE000EE08)
T80F8 001:357.115   CPU_WriteMem(4 bytes @ 0xE0002008)
T80F8 001:357.518   CPU_WriteMem(4 bytes @ 0xE000200C)
T80F8 001:357.955   CPU_WriteMem(4 bytes @ 0xE0002010)
T80F8 001:358.469   CPU_WriteMem(4 bytes @ 0xE0002014)
T80F8 001:358.959   CPU_WriteMem(4 bytes @ 0xE0002018)
T80F8 001:359.356   CPU_WriteMem(4 bytes @ 0xE000201C)
T80F8 001:359.689   CPU_WriteMem(4 bytes @ 0xE0002020)
T80F8 001:360.045   CPU_WriteMem(4 bytes @ 0xE0002024)
T80F8 001:360.519   CPU_ReadMem(4 bytes @ 0xE000EE08)
T80F8 001:360.871   CPU_ReadMem(4 bytes @ 0xE000EE08)
T80F8 001:361.207   CPU_WriteMem(4 bytes @ 0xE0001004)
T80F8 001:388.571   CPU_ReadMem(4 bytes @ 0xE0001004)
T80F8 001:389.123   CPU_WriteMem(6 bytes @ 0x22000000)
T80F8 001:389.971   ClockFreq: 8311200 Hz
T80F8 001:389.993 - 48.197ms returns 8311200
T80F8 001:390.019 JLINK_ReadReg(XPSR)
T80F8 001:390.036   CPU_ReadMem(4 bytes @ 0xE000EE08)
T80F8 001:390.438 - 0.417ms returns 0x01000000
T5128 003:515.904 JLINK_ReadReg(XPSR)
T5128 003:516.428   CPU_ReadMem(4 bytes @ 0xE000EE08)
T5128 003:516.909 - 1.004ms returns 0x01000000
T5128 003:578.499 JLINK_ReadReg(XPSR)
T5128 003:578.567 - 0.067ms returns 0x01000000
T5128 004:004.292 JLINK_SetEndian(ARM_ENDIAN_LITTLE)
T5128 004:004.404 - 0.112ms returns 0
T5128 004:004.654 JLINK_BeginDownload(Flags = 0x00000000)
T5128 004:004.692 - 0.037ms
T5128 004:024.878 JLINK_ReadMem(0xE000EDF0, 0x4 Bytes, ...)
T5128 004:024.967   CPU_ReadMem(4 bytes @ 0xE000EDF0)
T5128 004:025.339   Data:  03 00 13 00
T5128 004:025.399   Debug reg: DHCSR
T5128 004:025.427 - 0.549ms returns 0
T5128 004:027.671 JLINK_WriteMem(0x02000000, 0xBC0 Bytes, ...)
T5128 004:027.734   Data:  20 3D 00 22 8D C0 00 02 25 BF 00 02 89 C0 00 02 ...
T5128 004:028.413   completely In flash
T5128 004:028.475 - 0.804ms returns 0xBC0
T5128 004:029.058 JLINK_WriteMem(0x02000BC0, 0xBB0 Bytes, ...)
T5128 004:029.093   Data:  31 46 40 46 00 F0 F0 F8 00 28 EA D0 BD E8 F8 8F ...
T5128 004:029.128   completely In flash
T5128 004:029.158 - 0.100ms returns 0xBB0
T5128 004:029.446 JLINK_WriteMem(0x02001770, 0xBC0 Bytes, ...)
T5128 004:029.467   Data:  90 B3 8A B3 00 25 15 60 59 B3 41 F0 01 E0 00 EB ...
T5128 004:029.496   completely In flash
T5128 004:029.525 - 0.079ms returns 0xBC0
T5128 004:029.818 JLINK_WriteMem(0x02002330, 0xBC0 Bytes, ...)
T5128 004:029.839   Data:  0C 46 8D B0 02 60 00 2B 00 F0 88 80 4F F0 08 0E ...
T5128 004:029.867   completely In flash
T5128 004:029.893 - 0.075ms returns 0xBC0
T5128 004:030.178 JLINK_WriteMem(0x02002EF0, 0xBB0 Bytes, ...)
T5128 004:030.200   Data:  01 E0 0D 44 39 44 0B 78 15 F8 01 2B 53 40 01 F8 ...
T5128 004:030.230   completely In flash
T5128 004:030.258 - 0.079ms returns 0xBB0
T5128 004:030.589 JLINK_WriteMem(0x02003AA0, 0xBA0 Bytes, ...)
T5128 004:030.622   Data:  47 6A B0 F8 00 80 84 B0 BF B3 06 46 39 46 01 20 ...
T5128 004:030.652   completely In flash
T5128 004:030.684 - 0.094ms returns 0xBA0
T5128 004:031.065 JLINK_WriteMem(0x02004640, 0xBB0 Bytes, ...)
T5128 004:031.107   Data:  E9 FF 4F F0 A0 09 9C 26 4F F0 98 08 94 25 0B F1 ...
T5128 004:031.138   completely In flash
T5128 004:031.168 - 0.103ms returns 0xBB0
T5128 004:031.480 JLINK_WriteMem(0x020051F0, 0xBA0 Bytes, ...)
T5128 004:031.505   Data:  00 F1 08 02 00 F1 20 04 94 42 34 BF 01 22 04 22 ...
T5128 004:031.537   completely In flash
T5128 004:031.565 - 0.085ms returns 0xBA0
T5128 004:031.864 JLINK_WriteMem(0x02005D90, 0xBA0 Bytes, ...)
T5128 004:031.887   Data:  18 20 FF F7 7B FA 04 F1 88 74 51 4B 51 4A 52 49 ...
T5128 004:031.916   completely In flash
T5128 004:031.958 - 0.094ms returns 0xBA0
T5128 004:032.358 JLINK_WriteMem(0x02006930, 0xBB0 Bytes, ...)
T5128 004:032.404   Data:  C4 F8 00 26 C4 F8 00 E6 C4 F8 00 36 C4 F8 00 C6 ...
T5128 004:032.440   completely In flash
T5128 004:032.475 - 0.117ms returns 0xBB0
T5128 004:032.858 JLINK_WriteMem(0x020074E0, 0xBB0 Bytes, ...)
T5128 004:032.886   Data:  0A 82 D4 F8 40 34 02 2B 00 F0 C8 81 D4 F8 40 34 ...
T5128 004:032.919   completely In flash
T5128 004:033.000 - 0.142ms returns 0xBB0
T5128 004:033.370 JLINK_WriteMem(0x02008090, 0xBB0 Bytes, ...)
T5128 004:033.397   Data:  C2 F8 20 04 E8 6A C2 F8 20 04 C2 F8 24 18 C2 F8 ...
T5128 004:033.430   completely In flash
T5128 004:033.461 - 0.091ms returns 0xBB0
T5128 004:033.800 JLINK_WriteMem(0x02008C40, 0xBA0 Bytes, ...)
T5128 004:033.826   Data:  0E 4E C4 F8 08 26 C4 F8 08 34 D6 F8 08 34 5A 00 ...
T5128 004:033.858   completely In flash
T5128 004:033.886 - 0.087ms returns 0xBA0
T5128 004:034.348 JLINK_WriteMem(0x020097E0, 0xBB0 Bytes, ...)
T5128 004:034.401   Data:  5C 2F 90 93 BB 30 6E 78 91 25 44 67 5F 16 FC 36 ...
T5128 004:034.438   completely In flash
T5128 004:034.468 - 0.120ms returns 0xBB0
T5128 004:036.181 JLINK_WriteMem(0x0200A390, 0xBA0 Bytes, ...)
T5128 004:036.235   Data:  28 4A C4 F8 BC 34 D2 F8 2C 34 D8 04 FB D4 26 48 ...
T5128 004:036.269   completely In flash
T5128 004:036.299 - 0.118ms returns 0xBA0
T5128 004:036.752 JLINK_WriteMem(0x0200AF30, 0xBB0 Bytes, ...)
T5128 004:036.792   Data:  01 F0 30 F8 E1 E7 01 20 01 F0 5C F8 06 4B 01 20 ...
T5128 004:036.827   completely In flash
T5128 004:036.856 - 0.104ms returns 0xBB0
T5128 004:037.249 JLINK_WriteMem(0x0200BAE0, 0xBA0 Bytes, ...)
T5128 004:037.279   Data:  68 3C 01 00 38 B5 0B 78 04 46 41 60 4B B9 3D 4A ...
T5128 004:037.309   completely In flash
T5128 004:037.337 - 0.088ms returns 0xBA0
T5128 004:037.643 JLINK_WriteMem(0x0200C680, 0xBC0 Bytes, ...)
T5128 004:037.666   Data:  08 F0 C6 FD 60 60 C0 B1 F6 F7 60 FF 5E B9 00 20 ...
T5128 004:037.692   completely In flash
T5128 004:037.719 - 0.076ms returns 0xBC0
T5128 004:038.083 JLINK_WriteMem(0x0200D240, 0xBA0 Bytes, ...)
T5128 004:038.116   Data:  A0 6F 42 D1 02 F0 FE 43 B3 F1 A0 6F 45 D1 82 EA ...
T5128 004:038.155   completely In flash
T5128 004:038.187 - 0.103ms returns 0xBA0
T5128 004:038.531 JLINK_WriteMem(0x0200DDE0, 0xBA0 Bytes, ...)
T5128 004:038.569   Data:  E8 0E 00 22 70 B5 2B 4C 84 B0 62 78 23 78 02 2A ...
T5128 004:038.606   completely In flash
T5128 004:038.635 - 0.105ms returns 0xBA0
T5128 004:038.984 JLINK_WriteMem(0x0200E980, 0xBD0 Bytes, ...)
T5128 004:039.016   Data:  6F F0 00 42 01 23 29 46 30 46 06 F0 F3 FB 04 F1 ...
T5128 004:039.049   completely In flash
T5128 004:039.078 - 0.093ms returns 0xBD0
T5128 004:039.432 JLINK_WriteMem(0x0200F550, 0xBD0 Bytes, ...)
T5128 004:039.465   Data:  F5 73 03 9D 06 EB B7 06 83 EA F5 77 09 9D 87 EA ...
T5128 004:039.493   completely In flash
T5128 004:039.519 - 0.087ms returns 0xBD0
T5128 004:039.936 JLINK_WriteMem(0x02010120, 0xBC0 Bytes, ...)
T5128 004:039.957   Data:  84 EA 03 04 44 EB 02 04 32 46 0B 9B 10 EB 0C 00 ...
T5128 004:039.987   completely In flash
T5128 004:040.012 - 0.076ms returns 0xBC0
T5128 004:040.313 JLINK_WriteMem(0x02010CE0, 0xBC0 Bytes, ...)
T5128 004:040.338   Data:  D1 82 E6 AD 7F 52 0E 51 1F 6C 3E 2B 8C 68 05 9B ...
T5128 004:040.368   completely In flash
T5128 004:040.396 - 0.083ms returns 0xBC0
T5128 004:040.699 JLINK_WriteMem(0x020118A0, 0xBB0 Bytes, ...)
T5128 004:040.724   Data:  9F E6 00 BF 2D E9 F0 4F 87 B0 12 9F 47 B3 82 46 ...
T5128 004:040.752   completely In flash
T5128 004:040.787 - 0.087ms returns 0xBB0
T5128 004:041.255 JLINK_WriteMem(0x02012450, 0xBC0 Bytes, ...)
T5128 004:041.290   Data:  04 22 08 91 49 46 02 F0 A9 FE 08 22 84 46 03 92 ...
T5128 004:041.322   completely In flash
T5128 004:041.351 - 0.096ms returns 0xBC0
T5128 004:041.712 JLINK_WriteMem(0x02013010, 0xBB0 Bytes, ...)
T5128 004:041.743   Data:  E3 63 2F 44 37 D0 21 6B 4A 03 D4 D4 CB 02 02 46 ...
T5128 004:041.851   completely In flash
T5128 004:041.881 - 0.169ms returns 0xBB0
T5128 004:042.292 JLINK_WriteMem(0x02013BC0, 0xB90 Bytes, ...)
T5128 004:042.330   Data:  51 46 01 93 58 46 24 9B 09 9A 02 97 CD F8 00 A0 ...
T5128 004:042.361   completely In flash
T5128 004:042.388 - 0.097ms returns 0xB90
T5128 004:042.718 JLINK_WriteMem(0x02014750, 0xBC0 Bytes, ...)
T5128 004:042.743   Data:  03 23 30 46 0C AA 12 A9 FF F7 68 FA 04 1E D8 DB ...
T5128 004:042.768   completely In flash
T5128 004:042.797 - 0.079ms returns 0xBC0
T5128 004:043.165 JLINK_WriteMem(0x02015310, 0xBA0 Bytes, ...)
T5128 004:043.203   Data:  21 68 30 46 6D 1A 29 46 FF F7 A6 FF 01 30 3A D0 ...
T5128 004:043.234   completely In flash
T5128 004:043.263 - 0.097ms returns 0xBA0
T5128 004:043.652 JLINK_WriteMem(0x02015EB0, 0xBE0 Bytes, ...)
T5128 004:043.675   Data:  72 20 64 65 63 72 79 70 74 69 6F 6E 20 66 61 69 ...
T5128 004:043.705   completely In flash
T5128 004:043.732 - 0.080ms returns 0xBE0
T5128 004:044.066 JLINK_WriteMem(0x02016A90, 0xBD0 Bytes, ...)
T5128 004:044.092   Data:  0C 04 00 00 00 0C 01 06 0D 04 00 00 04 00 00 00 ...
T5128 004:044.120   completely In flash
T5128 004:044.149 - 0.082ms returns 0xBD0
T5128 004:044.344 JLINK_WriteMem(0x02017660, 0x360 Bytes, ...)
T5128 004:044.367   Data:  DE 63 AF 8B 54 73 0A 65 A8 B2 77 3C BB 0A 6A 76 ...
T5128 004:044.394   completely In flash
T5128 004:044.420 - 0.075ms returns 0x360
T5128 004:044.618 JLINK_WriteMem(0x020179C0, 0x64 Bytes, ...)
T5128 004:044.639   Data:  80 74 01 02 C0 73 01 02 FC 73 01 02 10 00 00 22 ...
T5128 004:044.664   completely In flash
T5128 004:044.689 - 0.071ms returns 0x64
T5128 004:045.160 JLINK_WriteMem(0x0300A100, 0x14 Bytes, ...)
T5128 004:045.191   Data:  FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF ...
T5128 004:045.582   completely In flash
T5128 004:045.614 - 0.454ms returns 0x14
T5128 004:046.158 JLINK_WriteMem(0x0300A134, 0x4 Bytes, ...)
T5128 004:046.195   Data:  FF FF FF FF
T5128 004:046.225   completely In flash
T5128 004:046.254 - 0.096ms returns 0x4
T5128 004:046.814 JLINK_WriteMem(0x0300A200, 0xD0 Bytes, ...)
T5128 004:046.849   Data:  FF FF FF FD FF FF FF FF FF FF FF FF FF FF FF FF ...
T5128 004:046.879   completely In flash
T5128 004:046.907 - 0.093ms returns 0xD0
T5128 004:047.275 JLINK_WriteMem(0x27030080, 0x2E0 Bytes, ...)
T5128 004:047.301   Data:  FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF ...
T5128 004:047.727   completely In flash
T5128 004:047.760 - 0.484ms returns 0x2E0
T5128 004:064.997 JLINK_EndDownload()
T5128 004:065.520   CPU_ReadMem(4 bytes @ 0xE000ED90)
T5128 004:065.916   CPU_ReadMem(4 bytes @ 0xE000ED94)
T5128 004:066.288    -- --------------------------------------
T5128 004:066.340    -- Start of determining flash info (Bank @ 0x0300A100)
T5128 004:066.559    -- End of determining flash info
T5128 004:066.592    -- Start of determining dirty areas in flash cache
T5128 004:066.623    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0300A100 if necessary
T5128 004:066.650    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0300A110 if necessary
T5128 004:066.681    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0300A130 if necessary
T5128 004:066.710    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0300A200 if necessary
T5128 004:066.738    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0300A210 if necessary
T5128 004:066.767    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0300A220 if necessary
T5128 004:066.794    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0300A230 if necessary
T5128 004:066.822    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0300A240 if necessary
T5128 004:066.849    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0300A250 if necessary
T5128 004:066.878    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0300A260 if necessary
T5128 004:066.912    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0300A270 if necessary
T5128 004:066.944    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0300A280 if necessary
T5128 004:066.972    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0300A290 if necessary
T5128 004:067.001    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0300A2A0 if necessary
T5128 004:067.029    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0300A2B0 if necessary
T5128 004:067.056    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0300A2C0 if necessary
T5128 004:067.084    -- End of determining dirty areas
T5128 004:067.112    -- Start of preparing flash programming
T5128 004:067.288    -- Preparing RAMCode
T5128 004:067.344    -- Calculating RAM usage
T5128 004:067.371    -- RAM usage = 4160 Bytes
T5128 004:067.397    -- Preserving CPU registers
T5128 004:067.685    -- Preparing memory
T5128 004:067.713    -- Determining CPU clock frequency
T5128 004:108.670    -- CPU frequency = 8311 kHz
T5128 004:108.760    -- Preparing target
T5128 004:108.785    -- Preserving target RAM temporarily used for programming
T5128 004:132.700    -- Downloading RAMCode
T5128 004:163.871    -- Initializing RAMCode (InitType: 3 = Verify)
T5128 004:163.938    -- Executing Init(3)
T5128 004:174.978    -- End of preparing flash programming
T5128 004:196.977   
  ***** Warning: 
T5128 004:197.055   CPU is running at low speed (8311 kHz).
T5128 004:197.082    -- CPU is running at 8311 kHz.
T5128 004:197.109    -- Start of comparing flash
T5128 004:197.137    -- CRC check was estimated as fastest method
T5128 004:305.653    -- Comparing range 0x300A100 - 0x300A11F (2 Sectors, 32 Bytes), using single-block CRC calculation
T5128 004:321.346    -- CRC matches
T5128 004:322.051    -- Comparing range 0x300A130 - 0x300A13F (1 Sector, 16 Bytes), using single-block CRC calculation
T5128 004:328.969    -- CRC matches
T5128 004:336.273    -- Comparing range 0x300A200 - 0x300A2CF (13 Sectors, 208 Bytes), using single-block CRC calculation
T5128 004:347.572    -- CRC does not match, checking individual sectors
T5128 004:352.420    -- CRC does not match for sectors 8-20
T5128 004:352.917    -- Comparing range 0x300A100 - 0x300A11F (2 Sectors, 32 Bytes), using alternative single-block CRC calculation
T5128 004:356.357    -- CRC matches
T5128 004:356.731    -- Comparing range 0x300A130 - 0x300A13F (1 Sector, 16 Bytes), using alternative single-block CRC calculation
T5128 004:360.938    -- CRC matches
T5128 004:361.041    -- End of comparing flash
T5128 004:361.090    -- Start of erasing sectors
T5128 004:361.139    -- Erasing range 0x0300A200 - 0x0300A2CF ( 13 Sectors, 208 Bytes)
T5128 004:361.254    -- Initializing RAMCode (InitType: 1 = Erase)
T5128 004:361.287    -- Executing UnInit()
T5128 004:367.247    -- Executing Init(1)
T5128 004:501.647    -- End of erasing sectors
T5128 004:501.711    -- Start of flash programming
T5128 004:501.741    -- Programming range 0x0300A200 - 0x0300A2CF ( 13 Sectors, 208 Bytes)
T5128 004:507.327    -- Initializing RAMCode (InitType: 2 = Program)
T5128 004:507.401    -- Executing UnInit()
T5128 004:515.463    -- Executing Init(2)
T5128 004:520.601    -- End of flash programming
T5128 004:520.665    -- 0x300A200 - 0x300A2CF ( 13 Sectors, 208 Bytes)
T5128 004:520.699    -- Start of verifying flash
T5128 004:520.727    -- Checksum calculation was estimated as fastest method
T5128 004:520.754    -- Checksum is not supported by this flash bank. Switched to read back method.
T5128 004:520.785    -- Initializing RAMCode (InitType: 3 = Verify)
T5128 004:520.813    -- Executing UnInit()
T5128 004:550.294    -- Executing Init(3)
T5128 004:559.456    -- End of verifying flash
T5128 004:559.516    -- Start of restoring
T5128 004:559.544    -- Executing UnInit()
T5128 004:565.293    -- Restoring target memory
T5128 004:588.383    -- Restoring CPU registers
T5128 004:588.842    -- End of restoring
T5128 004:588.895    -- Bank 0 @ 0x0300A100: 1 range affected (208 bytes)
T5128 004:588.921    -- Total: 0.521s (Prepare: 0.129s, Compare: 0.163s, Erase: 0.140s, Program: 0.041s, Verify: 0.016s, Restore: 0.029s)
T5128 004:588.945    -- Program speed: 5 KB/s
T5128 004:592.780    -- --------------------------------------
T5128 004:592.843    -- Start of determining flash info (Bank @ 0x27030080)
T5128 004:592.867    -- End of determining flash info
T5128 004:592.890    -- Start of determining dirty areas in flash cache
T5128 004:592.913    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x27030080 if necessary
T5128 004:592.937    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x27030090 if necessary
T5128 004:592.961    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x270300A0 if necessary
T5128 004:592.984    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x270300B0 if necessary
T5128 004:593.007    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x270300C0 if necessary
T5128 004:593.030    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x270300D0 if necessary
T5128 004:593.053    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x270300E0 if necessary
T5128 004:593.077    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x270300F0 if necessary
T5128 004:593.100    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x27030100 if necessary
T5128 004:593.122    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x27030110 if necessary
T5128 004:593.145    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x27030120 if necessary
T5128 004:593.169    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x27030130 if necessary
T5128 004:593.191    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x27030140 if necessary
T5128 004:593.214    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x27030150 if necessary
T5128 004:593.236    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x27030160 if necessary
T5128 004:593.259    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x27030170 if necessary
T5128 004:593.282    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x27030180 if necessary
T5128 004:593.305    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x27030190 if necessary
T5128 004:593.328    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x270301A0 if necessary
T5128 004:593.350    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x270301B0 if necessary
T5128 004:593.380    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x270301C0 if necessary
T5128 004:593.403    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x270301D0 if necessary
T5128 004:593.426    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x270301E0 if necessary
T5128 004:593.449    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x270301F0 if necessary
T5128 004:593.472    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x27030200 if necessary
T5128 004:593.495    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x27030210 if necessary
T5128 004:593.517    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x27030220 if necessary
T5128 004:593.540    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x27030230 if necessary
T5128 004:593.563    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x27030240 if necessary
T5128 004:593.587    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x27030250 if necessary
T5128 004:593.610    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x27030260 if necessary
T5128 004:593.641    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x27030270 if necessary
T5128 004:593.663    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x27030280 if necessary
T5128 004:593.686    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x27030290 if necessary
T5128 004:593.709    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x270302A0 if necessary
T5128 004:593.732    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x270302B0 if necessary
T5128 004:593.754    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x270302C0 if necessary
T5128 004:593.777    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x270302D0 if necessary
T5128 004:593.799    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x270302E0 if necessary
T5128 004:593.823    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x270302F0 if necessary
T5128 004:593.848    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x27030300 if necessary
T5128 004:593.870    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x27030310 if necessary
T5128 004:593.893    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x27030320 if necessary
T5128 004:593.916    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x27030330 if necessary
T5128 004:593.939    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x27030340 if necessary
T5128 004:593.962    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x27030350 if necessary
T5128 004:593.989    -- End of determining dirty areas
T5128 004:594.011    -- Start of preparing flash programming
T5128 004:594.033    -- Preparing RAMCode
T5128 004:594.056    -- Calculating RAM usage
T5128 004:594.078    -- RAM usage = 4160 Bytes
T5128 004:594.101    -- Preserving CPU registers
T5128 004:594.154    -- Preparing memory
T5128 004:594.177    -- Determining CPU clock frequency
T5128 004:632.608    -- CPU frequency = 8311 kHz
T5128 004:632.673    -- Preparing target
T5128 004:632.697    -- Preserving target RAM temporarily used for programming
T5128 004:656.626    -- Downloading RAMCode
T5128 004:687.783    -- Initializing RAMCode (InitType: 3 = Verify)
T5128 004:687.887    -- Executing Init(3)
T5128 004:699.764    -- End of preparing flash programming
T5128 004:703.250   
  ***** Warning: 
T5128 004:703.341   CPU is running at low speed (8311 kHz).
T5128 004:703.364    -- CPU is running at 8311 kHz.
T5128 004:703.400    -- Start of comparing flash
T5128 004:703.436    -- CRC check was estimated as fastest method
T5128 004:753.312    -- Comparing range 0x27030080 - 0x2703035F (46 Sectors, 736 Bytes), using single-block CRC calculation
T5128 004:762.229    -- CRC matches
T5128 004:762.658    -- Comparing range 0x27030080 - 0x2703035F (46 Sectors, 736 Bytes), using alternative single-block CRC calculation
T5128 004:767.233    -- CRC matches
T5128 004:767.301    -- End of comparing flash
T5128 004:767.329    -- Start of erasing sectors
T5128 004:767.355    -- End of erasing sectors
T5128 004:767.384    -- Start of flash programming
T5128 004:767.407    -- End of flash programming
T5128 004:767.437    -- Start of verifying flash
T5128 004:767.466    -- End of verifying flash
T5128 004:767.493    -- Start of restoring
T5128 004:767.521    -- Executing UnInit()
T5128 004:773.113    -- Restoring target memory
T5128 004:796.271    -- Restoring CPU registers
T5128 004:796.906    -- End of restoring
T5128 004:796.971    -- Bank 2 @ 0x27030080: Skipped. Contents already match
T5128 004:797.005    -- Bank 2 @ 0x27030080: Skipped. Contents already match
T5128 004:802.899    -- --------------------------------------
T5128 004:803.001    -- Start of determining flash info (Bank @ 0x02000000)
T5128 004:803.052    -- End of determining flash info
T5128 004:803.075    -- Start of determining dirty areas in flash cache
T5128 004:803.099    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x02000000 if necessary
T5128 004:803.123    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x02002000 if necessary
T5128 004:803.147    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x02004000 if necessary
T5128 004:803.172    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x02006000 if necessary
T5128 004:803.201    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x02008000 if necessary
T5128 004:803.227    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0200A000 if necessary
T5128 004:803.251    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0200C000 if necessary
T5128 004:803.275    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x0200E000 if necessary
T5128 004:803.301    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x02010000 if necessary
T5128 004:803.816    -- End of determining dirty areas
T5128 004:803.847    -- Start of preparing flash programming
T5128 004:803.873    -- Preparing RAMCode
T5128 004:803.901    -- Calculating RAM usage
T5128 004:803.927    -- RAM usage = 19664 Bytes
T5128 004:803.951    -- Preserving CPU registers
T5128 004:804.073    -- Preparing memory
T5128 004:804.100    -- Determining CPU clock frequency
T5128 004:845.033    -- CPU frequency = 8311 kHz
T5128 004:845.101    -- Preparing target
T5128 004:845.126    -- Preserving target RAM temporarily used for programming
T5128 004:957.949    -- Downloading RAMCode
T5128 004:991.062    -- Initializing RAMCode (InitType: 3 = Verify)
T5128 004:991.162    -- Executing Init(3)
T5128 005:002.427    -- End of preparing flash programming
T5128 005:007.608   
  ***** Warning: 
T5128 005:007.725   CPU is running at low speed (8311 kHz).
T5128 005:007.781    -- CPU is running at 8311 kHz.
T5128 005:007.823    -- Start of comparing flash
T5128 005:007.865    -- CRC check was estimated as fastest method
T5128 005:049.657    -- Comparing range 0x2000000 - 0x200FFFF (8 Sectors, 64 KB), using single-block CRC calculation
T5128 005:107.804    -- CRC does not match, checking individual sectors
T5128 005:137.938    -- CRC does not match for sectors 0-3
T5128 005:176.336    -- CRC does not match for sectors 4-7
T5128 005:179.395    -- Comparing range 0x2010000 - 0x2017FFF (1 Sector, 32 KB), using single-block CRC calculation
T5128 005:209.956    -- CRC does not match for sector 8
T5128 005:210.145    -- End of comparing flash
T5128 005:210.208    -- Start of erasing sectors
T5128 005:210.267    -- Erasing range 0x02000000 - 0x0200FFFF (  8 Sectors, 64 KB)
T5128 005:210.325    -- Initializing RAMCode (InitType: 1 = Erase)
T5128 005:210.377    -- Executing UnInit()
T5128 005:220.193    -- Executing Init(1)
T5128 005:387.739    -- Erasing range 0x02010000 - 0x02017FFF (  1 Sector, 32 KB)
T5128 005:523.909    -- End of erasing sectors
T5128 005:523.979    -- Start of flash programming
T5128 005:524.008    -- Programming range 0x02000000 - 0x02003FFF (  2 Sectors, 16 KB)
T5128 005:529.701    -- Initializing RAMCode (InitType: 2 = Program)
T5128 005:529.771    -- Executing UnInit()
T5128 005:539.503    -- Executing Init(2)
T5128 005:544.922    -- Programming range 0x02004000 - 0x02007FFF (  2 Sectors, 16 KB)
T5128 005:682.473    -- Programming range 0x02008000 - 0x0200BFFF (  2 Sectors, 16 KB)
T5128 005:780.613    -- Programming range 0x0200C000 - 0x0200FFFF (  2 Sectors, 16 KB)
T5128 005:887.644    -- Programming range 0x02010000 - 0x02017FFF (  1 Sector, 32 KB)
T5128 006:079.323    -- End of flash programming
T5128 006:079.391    -- 0x2000000 - 0x200FFFF (  8 Sectors, 64 KB)
T5128 006:079.417    -- 0x2010000 - 0x2017FFF (  1 Sector, 32 KB)
T5128 006:079.467    -- Start of verifying flash
T5128 006:079.496    -- Checksum calculation was estimated as fastest method
T5128 006:079.540    -- Checksum is not supported by this flash bank. Switched to read back method.
T5128 006:079.571    -- Initializing RAMCode (InitType: 3 = Verify)
T5128 006:079.599    -- Executing UnInit()
T5128 006:160.341    -- Executing Init(3)
T5128 006:212.388    -- Checksum calculation was estimated as fastest method
T5128 006:212.503    -- Checksum is not supported by this flash bank. Switched to read back method.
T5128 006:239.599    -- End of verifying flash
T5128 006:239.754    -- Start of restoring
T5128 006:239.793    -- Executing UnInit()
T5128 006:246.257    -- Restoring target memory
T5128 006:347.751    -- Restoring CPU registers
T5128 006:348.324    -- End of restoring
T5128 006:348.413    -- Bank 3 @ 0x02000000: 2 ranges affected (98304 bytes)
T5128 006:348.458    -- Total: 1.544s (Prepare: 0.203s, Compare: 0.202s, Erase: 0.313s, Program: 0.630s, Verify: 0.085s, Restore: 0.108s)
T5128 006:348.516    -- Program speed: 152 KB/s
T5128 006:546.975 - 2481.968ms returns 98512 (0x180D0)
T5128 006:549.985 JLINK_WriteReg(R15 (PC), 0x0200C08C)
T5128 006:550.261 - 0.276ms returns 0
T5128 006:550.801 JLINK_WriteReg(XPSR, 0x01000000)
T5128 006:550.900 - 0.100ms returns 0
T5128 006:550.953 JLINK_ResetPullsRESET(ON)
T5128 006:550.983 - 0.030ms
T5128 006:551.013 JLINK_Halt()
T5128 006:551.041 - 0.027ms returns 0x00
T5128 006:551.070 JLINK_IsHalted()
T5128 006:551.103 - 0.032ms returns TRUE
T5128 006:551.131 JLINK_Reset()
T5128 006:551.169   ResetTarget() start
T5128 006:551.215    J-Link Script File: Executing ResetTarget()
T5128 006:551.261   CPU_ReadMem(4 bytes @ 0xE000ED44)
T5128 006:551.687   CPU_ReadMem(4 bytes @ 0xE000EE08)
T5128 006:552.175   CPU_WriteMem(4 bytes @ 0xE000EE08)
T5128 006:552.730   CPU_ReadMem(4 bytes @ 0xE000EE08)
T5128 006:553.251   Reset: ARMv8M core with Security Extension enabled detected. Switch to secure domain.
T5128 006:553.343   Reset: Halt core after reset via DEMCR.VC_CORERESET.
T5128 006:553.402   CPU_WriteMem(4 bytes @ 0xE000EDF0)
T5128 006:553.858   CPU_WriteMem(4 bytes @ 0xE000EDFC)
T5128 006:554.561   Reset: Reset device via AIRCR.SYSRESETREQ.
T5128 006:554.681   CPU_WriteMem(4 bytes @ 0xE000ED0C)
T5128 006:606.883   CPU_ReadMem(4 bytes @ 0xE000EDF0)
T5128 006:607.451   CPU_ReadMem(4 bytes @ 0xE000EDF0)
T5128 006:607.902   CPU_WriteMem(4 bytes @ 0xE000EDFC)
T5128 006:608.378   ResetTarget() end - Took 57.1ms
T5128 006:612.691   CPU_WriteMem(4 bytes @ 0xE0002000)
T5128 006:613.521   CPU_ReadMem(4 bytes @ 0xE000EDFC)
T5128 006:614.049   CPU_ReadMem(4 bytes @ 0xE0001000)
T5128 006:614.544   CPU_ReadMem(4 bytes @ 0xE000EE08)
T5128 006:615.088 - 63.955ms
T5128 006:615.191 JLINK_SetEndian(ARM_ENDIAN_LITTLE)
T5128 006:615.233 - 0.041ms returns 0
T5128 006:616.796 JLINK_ResetPullsRESET(ON)
T5128 006:616.883 - 0.087ms
T5128 006:616.926 JLINK_Halt()
T5128 006:616.966 - 0.039ms returns 0x00
T5128 006:617.005 JLINK_IsHalted()
T5128 006:617.044 - 0.038ms returns TRUE
T5128 006:617.082 JLINK_Reset()
T5128 006:617.145   ResetTarget() start
T5128 006:617.199    J-Link Script File: Executing ResetTarget()
T5128 006:617.254   CPU_ReadMem(4 bytes @ 0xE000ED44)
T5128 006:617.715   CPU_ReadMem(4 bytes @ 0xE000EE08)
T5128 006:618.225   CPU_WriteMem(4 bytes @ 0xE000EE08)
T5128 006:618.680   CPU_ReadMem(4 bytes @ 0xE000EE08)
T5128 006:619.437   Reset: ARMv8M core with Security Extension enabled detected. Switch to secure domain.
T5128 006:619.548   Reset: Halt core after reset via DEMCR.VC_CORERESET.
T5128 006:619.625   CPU_WriteMem(4 bytes @ 0xE000EDF0)
T5128 006:620.131   CPU_WriteMem(4 bytes @ 0xE000EDFC)
T5128 006:620.910   Reset: Reset device via AIRCR.SYSRESETREQ.
T5128 006:621.047   CPU_WriteMem(4 bytes @ 0xE000ED0C)
T5128 006:673.873   CPU_ReadMem(4 bytes @ 0xE000EDF0)
T5128 006:674.424   CPU_ReadMem(4 bytes @ 0xE000EDF0)
T5128 006:674.877   CPU_WriteMem(4 bytes @ 0xE000EDFC)
T5128 006:675.333   ResetTarget() end - Took 58.1ms
T5128 006:679.272   CPU_WriteMem(4 bytes @ 0xE0002000)
T5128 006:679.721   CPU_ReadMem(4 bytes @ 0xE000EDFC)
T5128 006:680.144   CPU_ReadMem(4 bytes @ 0xE0001000)
T5128 006:680.573   CPU_ReadMem(4 bytes @ 0xE000EE08)
T5128 006:681.053 - 63.970ms
T5128 006:681.111 JLINK_SetEndian(ARM_ENDIAN_LITTLE)
T5128 006:681.135 - 0.025ms returns 0
T5128 006:714.528 JLINK_ReadReg(XPSR)
T5128 006:714.617   CPU_ReadMem(4 bytes @ 0xE000EE08)
T5128 006:715.090 - 0.560ms returns 0x01000000
T5128 006:718.465 JLINK_ReadMem(0x0200C080, 0x40 Bytes, ...)
T5128 006:718.549    -- Read from flash cache (64 bytes @ 0x0200C080)
T5128 006:718.589   Data:  20 2D 00 22 20 18 00 22 00 BE 70 47 08 B5 00 F0 ...
T5128 006:718.627 - 0.162ms returns 0
T5128 006:742.605 JLINK_ReadReg(XPSR)
T5128 006:742.713 - 0.106ms returns 0x01000000
T5128 006:744.102 JLINK_ReadMem(0x0200C080, 0x40 Bytes, ...)
T5128 006:744.190    -- Read from flash cache (64 bytes @ 0x0200C080)
T5128 006:744.238   Data:  20 2D 00 22 20 18 00 22 00 BE 70 47 08 B5 00 F0 ...
T5128 006:744.284 - 0.181ms returns 0
T5128 007:174.478 JLINK_GetNumBPUnits(Type = 0xFFFFFF00)
T5128 007:174.545 - 0.066ms returns 0x08
T5128 007:174.565 JLINK_GetNumWPUnits()
T5128 007:174.584 - 0.018ms returns 8
T5128 007:174.617 JLINK_GetNumBPUnits(Type = 0xFFFFFF00)
T5128 007:174.635 - 0.018ms returns 0x08
T5128 007:174.654 JLINK_GetNumWPUnits()
T5128 007:174.678 - 0.024ms returns 8
T5128 007:174.711 JLINK_GetNumBPUnits(Type = 0xFFFFFF00)
T5128 007:174.733 - 0.021ms returns 0x08
T5128 007:174.752 JLINK_GetNumWPUnits()
T5128 007:174.770 - 0.018ms returns 8
T5128 007:175.598 JLINK_SetBPEx(Addr = 0x02000AC8, Type = 0xFFFFFF00)
T5128 007:175.876 - 0.276ms returns 0x00000001
T5128 007:175.984 JLINK_ClrBPEx(BPHandle = 0x00000001)
T5128 007:176.445 - 0.460ms returns 0x00
T5128 007:194.881 JLINK_ReadMem(0x02000AC0, 0x40 Bytes, ...)
T5128 007:194.977    -- Read from flash cache (64 bytes @ 0x02000AC0)
T5128 007:195.012   Data:  48 69 01 02 6C 05 00 22 08 B5 FF F7 A9 FF 00 20 ...
T5128 007:195.040 - 0.161ms returns 0
T5128 007:199.283 JLINK_SetBPEx(Addr = 0x02000AC8, Type = 0xFFFFFF00)
T5128 007:199.354 - 0.071ms returns 0x00000002
T5128 007:318.005 JLINK_ReadRegs(NumRegs = 22, Indexes: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 86, 87, 20)
T5128 007:318.341    -- R0=0x00, R1=0x00, R2=0x00, R3=0x00, R4=0x00, R5=0x00, R6=0x00, R7=0x00, R8=0x00, R9=0x00, R10=0x00, R11=0x00, R12=0x00, R13 (SP)=0x22003D20, R14=0xFFFFFFFF, R15 (PC)=0x200C08C, XPSR=0x1000000, MSP=0x22003D20, PSP=0x00, MSPLIM=0x00, PSPLIM=0x00, CFBP=0x00
T5128 007:318.394 - 0.389ms returns 0x00
T5128 007:321.325 JLINK_ReadReg(XPSR)
T5128 007:321.619 - 0.295ms returns 0x01000000
T5128 007:326.437 JLINK_ReadMem(0x0200C080, 0x40 Bytes, ...)
T5128 007:326.730    -- Read from flash cache (64 bytes @ 0x0200C080)
T5128 007:326.791   Data:  20 2D 00 22 20 18 00 22 00 BE 70 47 08 B5 00 F0 ...
T5128 007:326.833 - 0.402ms returns 0
T6004 007:442.349 JLINK_GetNumBPUnits(Type = 0xFFFFFF00)
T6004 007:442.465 - 0.112ms returns 0x08
T6004 007:442.511 JLINK_GetNumWPUnits()
T6004 007:442.545 - 0.034ms returns 8
T6004 007:443.473 JLINK_GetNumBPUnits(Type = 0xFFFFFF00)
T6004 007:443.570 - 0.097ms returns 0x08
T6004 007:443.609 JLINK_GetNumWPUnits()
T6004 007:443.642 - 0.032ms returns 8
T6004 007:444.457 JLINK_GetNumBPUnits(Type = 0xFFFFFF00)
T6004 007:444.561 - 0.105ms returns 0x08
T6004 007:444.600 JLINK_GetNumWPUnits()
T6004 007:444.633 - 0.032ms returns 8
T6004 007:445.325 JLINK_GetNumBPUnits(Type = 0xFFFFFF00)
T6004 007:445.400 - 0.075ms returns 0x08
T6004 007:445.426 JLINK_GetNumWPUnits()
T6004 007:445.450 - 0.023ms returns 8
T6004 007:446.075 JLINK_GetNumBPUnits(Type = 0xFFFFFF00)
T6004 007:446.157 - 0.083ms returns 0x08
T6004 007:446.195 JLINK_GetNumWPUnits()
T6004 007:446.239 - 0.042ms returns 8
T6004 007:446.862 JLINK_GetNumBPUnits(Type = 0xFFFFFF00)
T6004 007:446.947 - 0.085ms returns 0x08
T6004 007:446.981 JLINK_GetNumWPUnits()
T6004 007:447.009 - 0.027ms returns 8
T6004 007:447.534 JLINK_GetNumBPUnits(Type = 0xFFFFFF00)
T6004 007:447.640 - 0.106ms returns 0x08
T6004 007:447.693 JLINK_GetNumWPUnits()
T6004 007:447.737 - 0.043ms returns 8
T6004 007:448.393 JLINK_GetNumBPUnits(Type = 0xFFFFFF00)
T6004 007:448.477 - 0.084ms returns 0x08
T6004 007:448.510 JLINK_GetNumWPUnits()
T6004 007:448.541 - 0.030ms returns 8
T6004 007:548.008 JLINK_ReadReg(XPSR)
T6004 007:548.122 - 0.115ms returns 0x01000000
T6004 007:548.163 JLINK_ReadReg(R15 (PC))
T6004 007:548.199 - 0.035ms returns 0x0200C08C
T5128 015:806.555 JLINK_ReadReg(XPSR)
T5128 015:806.934 - 0.379ms returns 0x01000000
T5128 015:807.810 JLINK_ReadMem(0x0200C080, 0x40 Bytes, ...)
T5128 015:807.851    -- Read from flash cache (64 bytes @ 0x0200C080)
T5128 015:807.874   Data:  20 2D 00 22 20 18 00 22 00 BE 70 47 08 B5 00 F0 ...
T5128 015:807.893 - 0.084ms returns 0
T5128 019:556.372 JLINK_ReadReg(XPSR)
T5128 019:556.772 - 0.397ms returns 0x01000000
T5128 019:557.644 JLINK_ReadReg(XPSR)
T5128 019:557.678 - 0.034ms returns 0x01000000
T5128 022:881.880 JLINK_STRACE_Read(..., NumItems = 0x10000)
T5128 022:882.454   Initializing trace type buffer with configured Coresight trace components (* indicates set/detected address):
T5128 022:882.502    *TF:   0x80013000
T5128 022:882.520    *TMC:  0x80014000
T5128 022:882.536     ETB:  0x00000000
T5128 022:882.552     MTB:  0x00000000
T5128 022:882.586    *TPIU: 0xE0040000
T5128 022:882.600    *ETM:  0xE0041000
T5128 022:882.608     STM:  0x00000000
T5128 022:882.618     PTM:  0x00000000
T5128 022:882.880 - 1.001ms NumItemsRead = 0x00
T5128 022:882.902 JLINK_IsHalted()
T5128 022:883.260 - 0.358ms returns TRUE
T5128 022:883.298 JLINK_STRACE_Read(..., NumItems = 0x10000)
T5128 022:883.316 - 0.019ms NumItemsRead = 0x00
T5128 022:883.338 JLINK_GoEx(MaxEmulInsts = 0, Flags = 0x01)
T5128 022:883.366   CPU_WriteMem(4 bytes @ 0xE0002000)
T5128 022:883.756   CPU_ReadMem(4 bytes @ 0xE0001000)
T5128 022:884.076   CPU_WriteMem(4 bytes @ 0xE0002008)
T5128 022:884.098   CPU_WriteMem(4 bytes @ 0xE000200C)
T5128 022:884.112   CPU_WriteMem(4 bytes @ 0xE0002010)
T5128 022:884.124   CPU_WriteMem(4 bytes @ 0xE0002014)
T5128 022:884.140   CPU_WriteMem(4 bytes @ 0xE0002018)
T5128 022:884.154   CPU_WriteMem(4 bytes @ 0xE000201C)
T5128 022:884.166   CPU_WriteMem(4 bytes @ 0xE0002020)
T5128 022:884.180   CPU_WriteMem(4 bytes @ 0xE0002024)
T5128 022:885.828   CPU_WriteMem(4 bytes @ 0xE0001004)
T5128 022:886.964   Memory map 'after startup completion point' is active
T5128 022:886.988 - 3.649ms
T5128 022:991.900 JLINK_IsHalted()
T5128 022:995.716 - 3.816ms returns TRUE
T5128 022:995.822 JLINK_ReadReg(XPSR)
T5128 022:995.864   CPU_ReadMem(4 bytes @ 0xE000EE08)
T5128 022:996.318 - 0.495ms returns 0x61000000
T5128 022:996.362 JLINK_ReadReg(R15 (PC))
T5128 022:996.380 - 0.018ms returns 0x02000AC8
T5128 022:997.150 JLINK_ReadReg(XPSR)
T5128 022:997.194 - 0.043ms returns 0x61000000
T5128 022:997.208 JLINK_ReadReg(XPSR)
T5128 022:997.222 - 0.013ms returns 0x61000000
T5128 022:997.236 JLINK_ReadReg(R15 (PC))
T5128 022:997.252 - 0.013ms returns 0x02000AC8
T5128 022:997.268 JLINK_ReadReg(XPSR)
T5128 022:997.282 - 0.013ms returns 0x61000000
T5128 022:997.294 JLINK_ReadReg(XPSR)
T5128 022:997.308 - 0.011ms returns 0x61000000
T5128 022:997.322 JLINK_ReadMem(0x02000AC8, 0x1 Bytes, ...)
T5128 022:997.340    -- Read from flash cache (1 bytes @ 0x02000AC8)
T5128 022:997.358   Data:  08
T5128 022:997.376 - 0.055ms returns 0
T5128 022:997.390 JLINK_IsHalted()
T5128 022:997.404 - 0.012ms returns TRUE
T5128 022:997.416 JLINK_ReadReg(XPSR)
T5128 022:997.428 - 0.011ms returns 0x61000000
T5128 022:997.440 JLINK_ReadReg(XPSR)
T5128 022:997.452 - 0.011ms returns 0x61000000
T5128 022:997.464 JLINK_ReadReg(R15 (PC))
T5128 022:997.480 - 0.014ms returns 0x02000AC8
T5128 022:997.492 JLINK_ReadReg(XPSR)
T5128 022:997.504 - 0.011ms returns 0x61000000
T5128 022:997.516 JLINK_ReadReg(XPSR)
T5128 022:997.528 - 0.011ms returns 0x61000000
T5128 022:997.542 JLINK_ReadMem(0x02000AC8, 0x1 Bytes, ...)
T5128 022:997.554    -- Read from flash cache (1 bytes @ 0x02000AC8)
T5128 022:997.678   Data:  08
T5128 022:997.696 - 0.153ms returns 0
T5128 022:997.828 JLINK_IsHalted()
T5128 022:997.842 - 0.013ms returns TRUE
T5128 022:997.854 JLINK_ReadReg(XPSR)
T5128 022:997.868 - 0.013ms returns 0x61000000
T5128 022:997.878 JLINK_ReadReg(R15 (PC))
T5128 022:997.892 - 0.012ms returns 0x02000AC8
T5128 022:997.904 JLINK_ReadReg(XPSR)
T5128 022:997.918 - 0.014ms returns 0x61000000
T5128 022:997.932 JLINK_ReadReg(XPSR)
T5128 022:997.942 - 0.011ms returns 0x61000000
T5128 022:997.956 JLINK_ReadReg(R15 (PC))
T5128 022:997.966 - 0.011ms returns 0x02000AC8
T5128 022:997.978 JLINK_ReadReg(XPSR)
T5128 022:997.988 - 0.010ms returns 0x61000000
T5128 022:998.000 JLINK_ReadReg(XPSR)
T5128 022:998.012 - 0.010ms returns 0x61000000
T5128 022:998.022 JLINK_ReadMem(0x02000AC8, 0x1 Bytes, ...)
T5128 022:998.038    -- Read from flash cache (1 bytes @ 0x02000AC8)
T5128 022:998.054   Data:  08
T5128 022:998.072 - 0.049ms returns 0
T5128 022:998.088 JLINK_IsHalted()
T5128 022:998.100 - 0.012ms returns TRUE
T5128 022:998.112 JLINK_ReadReg(XPSR)
T5128 022:998.124 - 0.013ms returns 0x61000000
T5128 022:998.138 JLINK_ReadReg(XPSR)
T5128 022:998.154 - 0.014ms returns 0x61000000
T5128 022:998.166 JLINK_ReadReg(R15 (PC))
T5128 022:998.178 - 0.012ms returns 0x02000AC8
T5128 022:998.190 JLINK_ReadReg(XPSR)
T5128 022:998.202 - 0.012ms returns 0x61000000
T5128 022:998.212 JLINK_ReadReg(XPSR)
T5128 022:998.226 - 0.012ms returns 0x61000000
T5128 022:998.238 JLINK_ReadMem(0x02000AC8, 0x1 Bytes, ...)
T5128 022:998.250    -- Read from flash cache (1 bytes @ 0x02000AC8)
T5128 022:998.268   Data:  08
T5128 022:998.284 - 0.047ms returns 0
T5128 022:998.930 JLINK_ReadRegs(NumRegs = 22, Indexes: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 86, 87, 20)
T5128 022:998.976    -- R0=0x00, R1=0x00, R2=0x60, R3=0x00, R4=0x00, R5=0x00, R6=0x00, R7=0x00, R8=0x00, R9=0x00, R10=0x00, R11=0x00, R12=0x191F, R13 (SP)=0x22003D18, R14=0x200C097, R15 (PC)=0x2000AC8, XPSR=0x61000000, MSP=0x22003D18, PSP=0x00, MSPLIM=0x22002D20, PSPLIM=0x00, CFBP=0xC000000
T5128 022:998.996 - 0.066ms returns 0x00
T5128 022:999.424 JLINK_ReadReg(XPSR)
T5128 022:999.458 - 0.032ms returns 0x61000000
T5128 023:000.024 JLINK_ReadMem(0x02000AC0, 0x40 Bytes, ...)
T5128 023:000.054    -- Read from flash cache (64 bytes @ 0x02000AC0)
T5128 023:000.072   Data:  48 69 01 02 6C 05 00 22 08 B5 FF F7 A9 FF 00 20 ...
T5128 023:000.088 - 0.065ms returns 0
T5128 023:002.282 JLINK_ClrBPEx(BPHandle = 0x00000002)
T5128 023:002.322 - 0.040ms returns 0x00
T5128 023:023.628 JLINK_ReadMem(0x02000AC0, 0x40 Bytes, ...)
T5128 023:023.674    -- Read from flash cache (64 bytes @ 0x02000AC0)
T5128 023:023.694   Data:  48 69 01 02 6C 05 00 22 08 B5 FF F7 A9 FF 00 20 ...
T5128 023:023.714 - 0.087ms returns 0
T5128 023:227.446 JLINK_ReadReg(XPSR)
T5128 023:227.492 - 0.044ms returns 0x61000000
T5128 023:228.936 JLINK_ReadReg(XPSR)
T5128 023:229.028 - 0.092ms returns 0x61000000
T6004 024:003.440 JLINK_ReadReg(XPSR)
T6004 024:003.792 - 0.350ms returns 0x61000000
T6004 024:003.820 JLINK_ReadReg(R15 (PC))
T6004 024:003.828 - 0.010ms returns 0x02000AC8
T6004 024:005.140 JLINK_IsHalted()
T6004 024:005.224 - 0.083ms returns TRUE
T6004 024:005.246 JLINK_ReadReg(XPSR)
T6004 024:005.272 - 0.025ms returns 0x61000000
T6004 024:005.290 JLINK_ReadReg(R15 (PC))
T6004 024:005.308 - 0.017ms returns 0x02000AC8
T6004 024:005.326 JLINK_ReadReg(XPSR)
T6004 024:005.346 - 0.017ms returns 0x61000000
T6004 024:005.364 JLINK_ReadReg(XPSR)
T6004 024:005.382 - 0.017ms returns 0x61000000
T6004 024:005.402 JLINK_ReadReg(R15 (PC))
T6004 024:005.420 - 0.017ms returns 0x02000AC8
T6004 024:005.438 JLINK_ReadReg(XPSR)
T6004 024:005.458 - 0.019ms returns 0x61000000
T6004 024:005.476 JLINK_ReadReg(XPSR)
T6004 024:005.494 - 0.018ms returns 0x61000000
T6004 024:005.516 JLINK_ReadMem(0x02000AC8, 0x1 Bytes, ...)
T6004 024:005.538    -- Read from flash cache (1 bytes @ 0x02000AC8)
T6004 024:005.566   Data:  08
T6004 024:005.592 - 0.076ms returns 0
T6004 024:005.620 JLINK_IsHalted()
T6004 024:005.640 - 0.018ms returns TRUE
T6004 024:005.660 JLINK_ReadReg(XPSR)
T6004 024:005.678 - 0.019ms returns 0x61000000
T6004 024:005.698 JLINK_ReadReg(XPSR)
T6004 024:005.716 - 0.018ms returns 0x61000000
T6004 024:005.734 JLINK_ReadReg(R15 (PC))
T6004 024:005.752 - 0.018ms returns 0x02000AC8
T6004 024:005.772 JLINK_ReadReg(XPSR)
T6004 024:005.790 - 0.018ms returns 0x61000000
T6004 024:005.808 JLINK_ReadReg(XPSR)
T6004 024:005.828 - 0.018ms returns 0x61000000
T6004 024:005.846 JLINK_ReadMem(0x02000AC8, 0x1 Bytes, ...)
T6004 024:005.864    -- Read from flash cache (1 bytes @ 0x02000AC8)
T6004 024:005.890   Data:  08
T6004 024:005.914 - 0.068ms returns 0
T6004 024:007.434 JLINK_WriteMem(0xE0001FB0, 0x4 Bytes, ...)
T6004 024:007.466   Data:  55 CE AC C5
T6004 024:007.764   CPU_WriteMem(4 bytes @ 0xE0001FB0)
T6004 024:008.116 - 0.681ms returns 0x4
T6004 024:008.700 JLINK_WriteMem(0xE0001000, 0x4 Bytes, ...)
T6004 024:008.710   Data:  01 00 00 48
T6004 024:008.724   Debug reg: DWT_CTRL
T6004 024:008.742   CPU_WriteMem(4 bytes @ 0xE0001000)
T6004 024:009.016 - 0.315ms returns 0x4
T6004 024:009.588 JLINK_ReadMem(0xE0001000, 0x4 Bytes, ...)
T6004 024:009.600   CPU_ReadMem(4 bytes @ 0xE0001000)
T6004 024:009.884   Data:  01 00 00 80
T6004 024:009.898   Debug reg: DWT_CTRL
T6004 024:009.910 - 0.323ms returns 0
T6004 024:010.508 JLINK_WriteMem(0xE0001004, 0x4 Bytes, ...)
T6004 024:010.518   Data:  00 00 00 00
T6004 024:010.532   Debug reg: DWT_CYCCNT
T6004 024:010.550 - 0.042ms returns 0x4
T6004 024:011.156 JLINK_ReadMem(0xE0001004, 0x4 Bytes, ...)
T6004 024:011.170   Data:  00 00 00 00
T6004 024:011.186   Debug reg: DWT_CYCCNT
T6004 024:011.200 - 0.044ms returns 0
T5128 026:607.586 JLINK_STRACE_Read(..., NumItems = 0x10000)
T5128 026:607.628 - 0.044ms NumItemsRead = 0x00
T5128 026:608.390 JLINK_ReadMem(0xE0001004, 0x4 Bytes, ...)
T5128 026:608.422   Data:  00 00 00 00
T5128 026:608.444   Debug reg: DWT_CYCCNT
T5128 026:608.464 - 0.073ms returns 0
T5128 026:608.478 JLINK_IsHalted()
T5128 026:608.804 - 0.326ms returns TRUE
T5128 026:608.828 JLINK_STRACE_Read(..., NumItems = 0x10000)
T5128 026:608.840 - 0.013ms NumItemsRead = 0x00
T5128 026:609.580 JLINK_ReadMem(0xE0001004, 0x4 Bytes, ...)
T5128 026:609.606   Data:  00 00 00 00
T5128 026:609.626   Debug reg: DWT_CYCCNT
T5128 026:609.644 - 0.062ms returns 0
T5128 026:609.658 JLINK_GoEx(MaxEmulInsts = 0, Flags = 0x01)
T5128 026:609.680   CPU_ReadMem(4 bytes @ 0xE0001000)
T5128 026:610.028   CPU_WriteMem(4 bytes @ 0xE0002008)
T5128 026:610.498   CPU_WriteMem(4 bytes @ 0xE0001004)
T5128 026:611.610 - 1.950ms
T5128 026:710.156 JLINK_IsHalted()
T5128 026:710.584 - 0.425ms returns FALSE
T5128 026:710.602 JLINK_IsHalted()
T5128 026:711.096 - 0.494ms returns FALSE
T5128 026:819.050 JLINK_IsHalted()
T5128 026:819.612 - 0.559ms returns FALSE
T5128 026:819.636 JLINK_IsHalted()
T5128 026:820.076 - 0.440ms returns FALSE
T5128 026:929.062 JLINK_IsHalted()
T5128 026:929.408 - 0.344ms returns FALSE
T5128 026:929.424 JLINK_IsHalted()
T5128 026:929.748 - 0.323ms returns FALSE
T5128 027:038.224 JLINK_IsHalted()
T5128 027:038.602 - 0.376ms returns FALSE
T5128 027:038.628 JLINK_IsHalted()
T5128 027:038.944 - 0.317ms returns FALSE
T5128 027:147.296 JLINK_IsHalted()
T5128 027:147.664 - 0.366ms returns FALSE
T5128 027:147.684 JLINK_IsHalted()
T5128 027:148.032 - 0.346ms returns FALSE
T5128 027:257.340 JLINK_IsHalted()
T5128 027:257.946 - 0.604ms returns FALSE
T5128 027:257.988 JLINK_IsHalted()
T5128 027:259.044 - 1.054ms returns FALSE
T5128 027:366.828 JLINK_IsHalted()
T5128 027:367.556 - 0.728ms returns FALSE
T5128 027:367.596 JLINK_IsHalted()
T5128 027:368.086 - 0.488ms returns FALSE
T5128 027:475.692 JLINK_IsHalted()
T5128 027:476.038 - 0.345ms returns FALSE
T5128 027:476.054 JLINK_IsHalted()
T5128 027:476.316 - 0.264ms returns FALSE
T5128 027:584.682 JLINK_IsHalted()
T5128 027:585.018 - 0.335ms returns FALSE
T5128 027:585.034 JLINK_IsHalted()
T5128 027:585.306 - 0.272ms returns FALSE
T6004 027:610.986 JLINK_IsHalted()
T6004 027:611.356 - 0.370ms returns FALSE
T6004 027:611.380 JLINK_IsHalted()
T6004 027:611.734 - 0.353ms returns FALSE
T5128 027:694.678 JLINK_IsHalted()
T5128 027:695.130 - 0.448ms returns FALSE
T5128 027:695.158 JLINK_IsHalted()
T5128 027:695.610 - 0.446ms returns FALSE
T5128 027:803.844 JLINK_IsHalted()
T5128 027:804.268 - 0.423ms returns FALSE
T5128 027:804.292 JLINK_IsHalted()
T5128 027:804.656 - 0.361ms returns FALSE
T5128 027:912.996 JLINK_IsHalted()
T5128 027:913.348 - 0.349ms returns FALSE
T5128 027:913.360 JLINK_IsHalted()
T5128 027:913.632 - 0.271ms returns FALSE
T5128 028:023.082 JLINK_IsHalted()
T5128 028:023.542 - 0.458ms returns FALSE
T5128 028:023.568 JLINK_IsHalted()
T5128 028:023.852 - 0.284ms returns FALSE
T5128 028:132.006 JLINK_IsHalted()
T5128 028:132.400 - 0.392ms returns FALSE
T5128 028:132.416 JLINK_IsHalted()
T5128 028:132.692 - 0.275ms returns FALSE
T5128 028:240.998 JLINK_IsHalted()
T5128 028:241.332 - 0.331ms returns FALSE
T5128 028:241.348 JLINK_IsHalted()
T5128 028:241.622 - 0.277ms returns FALSE
T5128 028:350.970 JLINK_IsHalted()
T5128 028:351.392 - 0.423ms returns FALSE
T5128 028:351.444 JLINK_IsHalted()
T5128 028:351.716 - 0.273ms returns FALSE
T5128 028:460.106 JLINK_IsHalted()
T5128 028:460.480 - 0.374ms returns FALSE
T5128 028:460.506 JLINK_IsHalted()
T5128 028:460.848 - 0.341ms returns FALSE
T5128 028:569.088 JLINK_IsHalted()
T5128 028:569.412 - 0.322ms returns FALSE
T5128 028:569.424 JLINK_IsHalted()
T5128 028:569.696 - 0.273ms returns FALSE
T6004 028:612.458 JLINK_IsHalted()
T6004 028:612.924 - 0.468ms returns FALSE
T6004 028:613.030 JLINK_IsHalted()
T6004 028:613.434 - 0.400ms returns FALSE
T5128 028:679.700 JLINK_IsHalted()
T5128 028:680.198 - 0.496ms returns FALSE
T5128 028:680.250 JLINK_IsHalted()
T5128 028:680.528 - 0.276ms returns FALSE
T5128 028:788.128 JLINK_IsHalted()
T5128 028:788.470 - 0.342ms returns FALSE
T5128 028:788.486 JLINK_IsHalted()
T5128 028:788.758 - 0.272ms returns FALSE
T5128 028:897.244 JLINK_IsHalted()
T5128 028:897.594 - 0.346ms returns FALSE
T5128 028:897.606 JLINK_IsHalted()
T5128 028:897.876 - 0.268ms returns FALSE
T5128 029:007.200 JLINK_IsHalted()
T5128 029:007.578 - 0.377ms returns FALSE
T5128 029:007.604 JLINK_IsHalted()
T5128 029:007.876 - 0.270ms returns FALSE
T5128 029:116.196 JLINK_IsHalted()
T5128 029:116.534 - 0.337ms returns FALSE
T5128 029:116.548 JLINK_IsHalted()
T5128 029:116.822 - 0.274ms returns FALSE
T5128 029:226.314 JLINK_IsHalted()
T5128 029:226.652 - 0.339ms returns FALSE
T5128 029:226.676 JLINK_IsHalted()
T5128 029:226.940 - 0.263ms returns FALSE
T5274 029:280.326 JLINK_ExecCommand("SetRTTSearchRanges 0x22000000 0x8000", ...). 
T5274 029:280.890 - 0.489ms returns 0x00
T6F60 029:293.280   Periodic RTT: Looking for RTT CB @ 0x22000000 (Range 1/2)
T6F60 029:293.350   CPU_ReadMem(4096 bytes @ 0x22000000)
T6F60 029:317.254   CPU_ReadMem(24 bytes @ 0x220004C0)
T6F60 029:318.406   Periodic RTT: RTTCB auto-detected @ 0x220004C0
T6F60 029:319.152   Periodic RTT: RTT CB verified. Started data handling
T6F60 029:334.058   CPU_ReadMem(32 bytes @ 0x02015C9C)
T5128 029:335.530 JLINK_IsHalted()
T5128 029:336.452 - 0.920ms returns FALSE
T5128 029:336.508 JLINK_IsHalted()
T5128 029:337.584 - 1.074ms returns FALSE
T5128 029:447.648 JLINK_IsHalted()
T5128 029:448.586 - 0.938ms returns FALSE
T5128 029:448.612 JLINK_IsHalted()
T5128 029:449.706 - 1.084ms returns FALSE
T5128 029:554.662 JLINK_IsHalted()
T5128 029:555.750 - 1.087ms returns FALSE
T5128 029:555.808 JLINK_IsHalted()
T5128 029:556.864 - 1.036ms returns FALSE
T6004 029:614.220 JLINK_IsHalted()
T6004 029:615.088 - 0.867ms returns FALSE
T6004 029:615.124 JLINK_IsHalted()
T6004 029:616.246 - 1.121ms returns FALSE
T5128 029:662.956 JLINK_IsHalted()
T5128 029:663.916 - 0.960ms returns FALSE
T5128 029:663.946 JLINK_IsHalted()
T5128 029:665.024 - 1.077ms returns FALSE
T5128 029:772.986 JLINK_IsHalted()
T5128 029:773.520 - 0.535ms returns FALSE
T5128 029:773.536 JLINK_IsHalted()
T5128 029:774.532 - 0.992ms returns FALSE
T5128 029:882.812 JLINK_IsHalted()
T5128 029:883.942 - 1.126ms returns FALSE
T5128 029:883.968 JLINK_IsHalted()
T5128 029:885.046 - 1.076ms returns FALSE
T5128 029:991.244 JLINK_IsHalted()
T5128 029:992.598 - 1.354ms returns FALSE
T5128 029:992.668 JLINK_IsHalted()
T5128 029:993.786 - 1.116ms returns FALSE
T5128 030:100.602 JLINK_IsHalted()
T5128 030:101.072 - 0.467ms returns FALSE
T5128 030:101.098 JLINK_IsHalted()
T5128 030:102.128 - 1.028ms returns FALSE
T5128 030:209.670 JLINK_IsHalted()
T5128 030:210.586 - 0.913ms returns FALSE
T5128 030:210.604 JLINK_IsHalted()
T5128 030:211.648 - 1.042ms returns FALSE
T5128 030:319.548 JLINK_IsHalted()
T5128 030:320.102 - 0.552ms returns FALSE
T5128 030:320.138 JLINK_IsHalted()
T5128 030:321.184 - 1.044ms returns FALSE
T5128 030:428.666 JLINK_IsHalted()
T5128 030:429.556 - 0.887ms returns FALSE
T5128 030:429.574 JLINK_IsHalted()
T5128 030:430.756 - 1.181ms returns FALSE
T5128 030:538.692 JLINK_IsHalted()
T5128 030:539.322 - 0.630ms returns FALSE
T5128 030:539.334 JLINK_IsHalted()
T5128 030:540.388 - 1.051ms returns FALSE
T6004 030:616.822 JLINK_IsHalted()
T6004 030:617.676 - 0.851ms returns FALSE
T6004 030:617.702 JLINK_IsHalted()
T6004 030:618.720 - 1.020ms returns FALSE
T5128 030:647.652 JLINK_IsHalted()
T5128 030:648.310 - 0.660ms returns FALSE
T5128 030:648.340 JLINK_IsHalted()
T5128 030:649.402 - 1.061ms returns FALSE
T5128 030:756.646 JLINK_IsHalted()
T5128 030:757.044 - 0.396ms returns FALSE
T5128 030:757.094 JLINK_IsHalted()
T5128 030:758.182 - 1.089ms returns FALSE
T5128 030:866.842 JLINK_IsHalted()
T5128 030:867.686 - 0.842ms returns FALSE
T5128 030:867.712 JLINK_IsHalted()
T5128 030:868.784 - 1.069ms returns FALSE
T5128 030:976.138 JLINK_IsHalted()
T5128 030:977.116 - 0.978ms returns FALSE
T5128 030:977.142 JLINK_IsHalted()
T5128 030:978.282 - 1.137ms returns FALSE
T5128 031:084.784 JLINK_IsHalted()
T5128 031:085.764 - 0.978ms returns FALSE
T5128 031:085.786 JLINK_IsHalted()
T5128 031:086.848 - 1.060ms returns FALSE
T5128 031:195.050 JLINK_IsHalted()
T5128 031:196.150 - 1.101ms returns FALSE
T5128 031:196.230 JLINK_IsHalted()
T5128 031:197.236 - 1.004ms returns FALSE
T5128 031:304.022 JLINK_IsHalted()
T5128 031:304.736 - 0.713ms returns FALSE
T5128 031:304.758 JLINK_IsHalted()
T5128 031:305.792 - 1.029ms returns FALSE
T5128 031:413.040 JLINK_IsHalted()
T5128 031:414.198 - 1.154ms returns FALSE
T5128 031:414.240 JLINK_IsHalted()
T5128 031:415.238 - 0.999ms returns FALSE
T5128 031:523.024 JLINK_IsHalted()
T5128 031:523.354 - 0.330ms returns FALSE
T5128 031:523.366 JLINK_IsHalted()
T5128 031:523.856 - 0.489ms returns FALSE
T6004 031:619.286 JLINK_IsHalted()
T6004 031:619.658 - 0.371ms returns FALSE
T6004 031:619.674 JLINK_IsHalted()
T6004 031:620.806 - 1.131ms returns FALSE
T5128 031:632.042 JLINK_IsHalted()
T5128 031:632.496 - 0.452ms returns FALSE
T5128 031:632.518 JLINK_IsHalted()
T5128 031:633.620 - 1.098ms returns FALSE
T5128 031:741.252 JLINK_IsHalted()
T5128 031:742.412 - 1.160ms returns FALSE
T5128 031:742.438 JLINK_IsHalted()
T5128 031:743.488 - 1.047ms returns FALSE
T5128 031:850.650 JLINK_IsHalted()
T5128 031:851.792 - 1.138ms returns FALSE
T5128 031:851.818 JLINK_IsHalted()
T5128 031:852.940 - 1.122ms returns FALSE
T5128 031:959.700 JLINK_IsHalted()
T5128 031:960.484 - 0.781ms returns FALSE
T5128 031:960.506 JLINK_IsHalted()
T5128 031:961.626 - 1.118ms returns FALSE
T5128 032:069.988 JLINK_IsHalted()
T5128 032:071.104 - 1.115ms returns FALSE
T5128 032:071.174 JLINK_IsHalted()
T5128 032:072.186 - 1.012ms returns FALSE
T5128 032:178.710 JLINK_IsHalted()
T5128 032:179.024 - 0.315ms returns FALSE
T5128 032:179.040 JLINK_IsHalted()
T5128 032:179.574 - 0.532ms returns FALSE
T5128 032:288.672 JLINK_IsHalted()
T5128 032:289.024 - 0.353ms returns FALSE
T5128 032:289.066 JLINK_IsHalted()
T5128 032:289.574 - 0.509ms returns FALSE
T5128 032:399.428 JLINK_IsHalted()
T5128 032:400.452 - 1.022ms returns FALSE
T5128 032:400.492 JLINK_IsHalted()
T5128 032:401.546 - 1.054ms returns FALSE
T5128 032:506.672 JLINK_IsHalted()
T5128 032:507.332 - 0.658ms returns FALSE
T5128 032:507.344 JLINK_IsHalted()
T5128 032:508.330 - 0.985ms returns FALSE
T5128 032:616.980 JLINK_IsHalted()
T5128 032:618.080 - 1.099ms returns FALSE
T5128 032:618.092 JLINK_IsHalted()
T5128 032:619.116 - 1.022ms returns FALSE
T6004 032:620.694 JLINK_IsHalted()
T6004 032:621.050 - 0.355ms returns FALSE
T6004 032:621.066 JLINK_IsHalted()
T6004 032:622.192 - 1.126ms returns FALSE
T5128 032:725.430 JLINK_IsHalted()
T5128 032:726.266 - 0.832ms returns FALSE
T5128 032:726.292 JLINK_IsHalted()
T5128 032:727.350 - 1.059ms returns FALSE
T5128 032:835.440 JLINK_IsHalted()
T5128 032:836.698 - 1.250ms returns FALSE
T5128 032:836.752 JLINK_IsHalted()
T5128 032:837.756 - 1.004ms returns FALSE
T5128 032:944.464 JLINK_IsHalted()
T5128 032:945.340 - 0.876ms returns FALSE
T5128 032:945.370 JLINK_IsHalted()
T5128 032:946.444 - 1.076ms returns FALSE
T5128 033:054.406 JLINK_IsHalted()
T5128 033:054.740 - 0.334ms returns FALSE
T5128 033:054.752 JLINK_IsHalted()
T5128 033:055.014 - 0.260ms returns FALSE
T5128 033:163.366 JLINK_IsHalted()
T5128 033:163.844 - 0.478ms returns FALSE
T5128 033:163.860 JLINK_IsHalted()
T5128 033:164.214 - 0.355ms returns FALSE
T5128 033:272.484 JLINK_IsHalted()
T5128 033:272.976 - 0.485ms returns ERROR
T5128 033:272.986 JLINK_IsHalted()
T5128 033:273.444 - 0.453ms returns ERROR
T80F8 033:276.692 JLINK_Halt()
T80F8 033:277.062   
  ***** Warning: 
T80F8 033:277.092   CPU could not be halted
T80F8 033:277.108 - 0.417ms returns 0x01
T80F8 033:277.124 JLINK_ReadReg(XPSR)
T80F8 033:277.638   CPU is running
T80F8 033:277.664   
  ***** Error: 
T80F8 033:277.680   Cannot read register 16 (XPSR) while CPU is running
T80F8 033:277.696 - 0.571ms returns 0x00000000
T80F8 033:296.666 JLINK_Close()
T80F8 033:297.418   CPU is running
T80F8 033:297.452   CPU_WriteMem(4 bytes @ 0xE0002008)
T80F8 033:297.812   CPU is running
T80F8 033:297.840   CPU_WriteMem(4 bytes @ 0xE000200C)
T80F8 033:298.182   CPU is running
T80F8 033:298.208   CPU_WriteMem(4 bytes @ 0xE0002010)
T80F8 033:298.672   CPU is running
T80F8 033:298.694   CPU_WriteMem(4 bytes @ 0xE0002014)
T80F8 033:299.066   CPU is running
T80F8 033:299.084   CPU_WriteMem(4 bytes @ 0xE0002018)
T80F8 033:299.610   CPU is running
T80F8 033:299.626   CPU_WriteMem(4 bytes @ 0xE000201C)
T80F8 033:299.942   CPU is running
T80F8 033:299.990   CPU_WriteMem(4 bytes @ 0xE0002020)
T80F8 033:300.332   CPU is running
T80F8 033:300.358   CPU_WriteMem(4 bytes @ 0xE0002024)
T80F8 033:328.656 - 31.989ms
T80F8 033:328.692   
T80F8 033:328.700   Closed
