// Seed: 356940705
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  id_3(
      .id_0(id_2), .id_1(id_1), .id_2(id_2), .id_3(), .id_4(id_2), .id_5(), .id_6(1'b0)
  );
  always begin : LABEL_0
    id_4 <= 1;
  end
  wire id_5;
endmodule
module module_1 #(
    parameter id_19 = 32'd53,
    parameter id_20 = 32'd86
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_17;
  assign id_16 = 1;
  assign id_2  = id_17;
  always id_4 <= 1;
  wire id_18;
  defparam id_19.id_20 = id_9[1 : 1];
  module_0 modCall_1 (
      id_15,
      id_10
  );
endmodule
