Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto d36e16917e8149768415d342fa7e922c --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port DDS_CLK_FREQ_MHz [D:/NewLand/Learn/Verilog/clock/project/TEST/sim/tb/testbench.v:57]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port DDS_FIN_kHz_VIO [D:/NewLand/Learn/Verilog/clock/project/TEST/sim/tb/testbench.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 15 for port DDS_AMP_MULTIP_VIO [D:/NewLand/Learn/Verilog/clock/project/TEST/sim/tb/testbench.v:101]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 10 for port DDS_ATT_0p1dB_VIO [D:/NewLand/Learn/Verilog/clock/project/TEST/sim/tb/testbench.v:102]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port DDS_FREQHOP_kHz_VIO [D:/NewLand/Learn/Verilog/clock/project/TEST/sim/tb/testbench.v:104]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port DDS_FREQHOP_START_kHz_VIO [D:/NewLand/Learn/Verilog/clock/project/TEST/sim/tb/testbench.v:105]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port DDS_FREQHOP_STOP_kHz_VIO [D:/NewLand/Learn/Verilog/clock/project/TEST/sim/tb/testbench.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 20 for port DDS_IMD_INTERVAL_kHz_VIO [D:/NewLand/Learn/Verilog/clock/project/TEST/sim/tb/testbench.v:107]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 10 for port pcw [D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/triangle_16chl.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 10 for port pcw [D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/triangle_16chl.v:69]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_tri_for_7_series_iq.v" Line 19. Module dds_tri_for_7_series_iq_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/triangle_16chl.v" Line 1. Module triangle_16chl_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/triangle_16chl.v" Line 1. Module triangle_16chl_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_triangle_wave.v" Line 1. Module dds_triangle_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v" Line 11. Module value_att_round(IN_WIDTH=16,OUT_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/triangle_16chl/dds_tri_for_7_series_iq.v" Line 19. Module dds_tri_for_7_series_iq_default doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_outpu...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.dds_triangle_wave
Compiling module xil_defaultlib.triangle_16chl_default
Compiling module xil_defaultlib.value_att_round(IN_WIDTH=16,OUT_...
Compiling module xil_defaultlib.dds_tri_for_7_series_iq_default
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
