<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Debounce.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Debounce_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="State_Machine.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="State_Machine.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="State_Machine.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="State_Machine.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="State_Machine.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="State_Machine.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="State_Machine.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="State_Machine.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="State_Machine.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="State_Machine.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="State_Machine_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="State_Machine_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="State_Machine_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="State_Machine_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="State_Machine_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="State_Machine_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="State_Machine_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="State_Machine_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="State_Machine_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1748630550" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1748630550">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1748633658" xil_pn:in_ck="4413341649525755721" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1748633658">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../Portas_Gabriel_Joao/And_Port.vhd"/>
      <outfile xil_pn:name="../Portas_Gabriel_Joao/Not_Port.vhd"/>
      <outfile xil_pn:name="../Portas_Gabriel_Joao/Or_Port.vhd"/>
      <outfile xil_pn:name="../ULA_Gabriel_Joao/Somador_Completo_1_bit.vhd"/>
      <outfile xil_pn:name="../ULA_Gabriel_Joao/ULA_1_bit.vhd"/>
      <outfile xil_pn:name="../ULA_Gabriel_Joao/ULA_4_bits.vhd"/>
      <outfile xil_pn:name="../raphael_beatriz/Decodificador.vhd"/>
      <outfile xil_pn:name="../raphael_beatriz/Or_Port_3.vhd"/>
      <outfile xil_pn:name="../raphael_beatriz/Or_Port_4.vhd"/>
      <outfile xil_pn:name="../raphael_beatriz/Xor_Port.vhd"/>
      <outfile xil_pn:name="Debounce.vhd"/>
      <outfile xil_pn:name="State_Machine.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1748633570" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1800594458441562754" xil_pn:start_ts="1748633570">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1748633570" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1435242313411749984" xil_pn:start_ts="1748633570">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1748633570" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4480205608603501112" xil_pn:start_ts="1748633570">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1748633658" xil_pn:in_ck="4413341649525755721" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1748633658">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../Portas_Gabriel_Joao/And_Port.vhd"/>
      <outfile xil_pn:name="../Portas_Gabriel_Joao/Not_Port.vhd"/>
      <outfile xil_pn:name="../Portas_Gabriel_Joao/Or_Port.vhd"/>
      <outfile xil_pn:name="../ULA_Gabriel_Joao/Somador_Completo_1_bit.vhd"/>
      <outfile xil_pn:name="../ULA_Gabriel_Joao/ULA_1_bit.vhd"/>
      <outfile xil_pn:name="../ULA_Gabriel_Joao/ULA_4_bits.vhd"/>
      <outfile xil_pn:name="../raphael_beatriz/Decodificador.vhd"/>
      <outfile xil_pn:name="../raphael_beatriz/Or_Port_3.vhd"/>
      <outfile xil_pn:name="../raphael_beatriz/Or_Port_4.vhd"/>
      <outfile xil_pn:name="../raphael_beatriz/Xor_Port.vhd"/>
      <outfile xil_pn:name="Debounce.vhd"/>
      <outfile xil_pn:name="State_Machine.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1748633660" xil_pn:in_ck="4413341649525755721" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4336505666936192451" xil_pn:start_ts="1748633658">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="State_Machine_beh.prj"/>
      <outfile xil_pn:name="State_Machine_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1748633660" xil_pn:in_ck="5758623037898259992" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5618391277116561088" xil_pn:start_ts="1748633660">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="State_Machine_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1748634847" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1748634847">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1748634847" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5239024508695456032" xil_pn:start_ts="1748634847">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1748634847" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4480205608603501112" xil_pn:start_ts="1748634847">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1748634847" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1748634847">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1748634847" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1800594458441562754" xil_pn:start_ts="1748634847">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1748634847" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1748634847">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1748634847" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-9061581726234565678" xil_pn:start_ts="1748634847">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1748635730" xil_pn:in_ck="4413341649525755721" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="3662782600950952901" xil_pn:start_ts="1748635720">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="State_Machine.lso"/>
      <outfile xil_pn:name="State_Machine.ngc"/>
      <outfile xil_pn:name="State_Machine.ngr"/>
      <outfile xil_pn:name="State_Machine.prj"/>
      <outfile xil_pn:name="State_Machine.stx"/>
      <outfile xil_pn:name="State_Machine.syr"/>
      <outfile xil_pn:name="State_Machine.xst"/>
      <outfile xil_pn:name="State_Machine_beh.prj"/>
      <outfile xil_pn:name="State_Machine_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1748635734" xil_pn:in_ck="-5770995257757040991" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4829496318587634733" xil_pn:start_ts="1748635734">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1748635741" xil_pn:in_ck="5312047563531559260" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8324692089128095417" xil_pn:start_ts="1748635734">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="State_Machine.bld"/>
      <outfile xil_pn:name="State_Machine.ngd"/>
      <outfile xil_pn:name="State_Machine_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1748635752" xil_pn:in_ck="8203395937462993789" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1748635741">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="State_Machine_map.map"/>
      <outfile xil_pn:name="State_Machine_map.mrp"/>
      <outfile xil_pn:name="State_Machine_map.ngm"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
