\doxysection{srsran\+::hal\+::hw\+\_\+pusch\+\_\+decoder\+\_\+configuration Struct Reference}
\hypertarget{structsrsran_1_1hal_1_1hw__pusch__decoder__configuration}{}\label{structsrsran_1_1hal_1_1hw__pusch__decoder__configuration}\index{srsran::hal::hw\_pusch\_decoder\_configuration@{srsran::hal::hw\_pusch\_decoder\_configuration}}


Hardware-\/accelerated PUSCH decoder configuration parameters.  




{\ttfamily \#include $<$hw\+\_\+accelerator\+\_\+pusch\+\_\+dec.\+h$>$}



Collaboration diagram for srsran\+::hal\+::hw\+\_\+pusch\+\_\+decoder\+\_\+configuration\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/dc4/structsrsran_1_1hal_1_1hw__pusch__decoder__configuration__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{structsrsran_1_1hal_1_1hw__pusch__decoder__configuration_a1ff9367db21d862a5c35095166fa7fc0}\label{structsrsran_1_1hal_1_1hw__pusch__decoder__configuration_a1ff9367db21d862a5c35095166fa7fc0} 
\mbox{\hyperlink{namespacesrsran_a706194bb5a137df4a318956519521e66}{ldpc\+\_\+base\+\_\+graph\+\_\+type}} {\bfseries base\+\_\+graph\+\_\+index}
\begin{DoxyCompactList}\small\item\em \doxylink{classBase}{Base} graph used for encoding/decoding the current transport block. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1hal_1_1hw__pusch__decoder__configuration_aee8234181a841ea5f5fa431388f4ea43}\label{structsrsran_1_1hal_1_1hw__pusch__decoder__configuration_aee8234181a841ea5f5fa431388f4ea43} 
\mbox{\hyperlink{namespacesrsran_a7d1f3285d6ba6d2621f9d919681802df}{modulation\+\_\+scheme}} {\bfseries modulation}
\begin{DoxyCompactList}\small\item\em Modulation scheme. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1hal_1_1hw__pusch__decoder__configuration_ad4061f8e9b08b1ecbb98ac42810d2192}\label{structsrsran_1_1hal_1_1hw__pusch__decoder__configuration_ad4061f8e9b08b1ecbb98ac42810d2192} 
\mbox{\hyperlink{classunsigned}{unsigned}} {\bfseries nof\+\_\+segments}
\begin{DoxyCompactList}\small\item\em Number of segments in the transport block. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1hal_1_1hw__pusch__decoder__configuration_a3723d9b1e236033f8bdbe22a0504f475}\label{structsrsran_1_1hal_1_1hw__pusch__decoder__configuration_a3723d9b1e236033f8bdbe22a0504f475} 
\mbox{\hyperlink{classunsigned}{unsigned}} {\bfseries rv}
\begin{DoxyCompactList}\small\item\em Redundancy version, values in \{0, 1, 2, 3\}. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1hal_1_1hw__pusch__decoder__configuration_a2cebfcc4849d07fcffac33ca06f8266f}\label{structsrsran_1_1hal_1_1hw__pusch__decoder__configuration_a2cebfcc4849d07fcffac33ca06f8266f} 
\mbox{\hyperlink{classunsigned}{unsigned}} {\bfseries cw\+\_\+length}
\begin{DoxyCompactList}\small\item\em Total codeword length in bits (E). \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1hal_1_1hw__pusch__decoder__configuration_ac7344e31aadb72e5a3af7542429b1888}\label{structsrsran_1_1hal_1_1hw__pusch__decoder__configuration_ac7344e31aadb72e5a3af7542429b1888} 
\mbox{\hyperlink{classunsigned}{unsigned}} {\bfseries lifting\+\_\+size}
\begin{DoxyCompactList}\small\item\em LDPC lifting size (z\+\_\+c), as per TS38.\+212, Section 5.\+2.\+2. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1hal_1_1hw__pusch__decoder__configuration_a8eddc6091e8c9d068c8350dd038aed9f}\label{structsrsran_1_1hal_1_1hw__pusch__decoder__configuration_a8eddc6091e8c9d068c8350dd038aed9f} 
\mbox{\hyperlink{classunsigned}{unsigned}} {\bfseries Ncb}
\begin{DoxyCompactList}\small\item\em Length of the circular buffer in bits. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1hal_1_1hw__pusch__decoder__configuration_a91fca835e8ca2008192bdd93290047cb}\label{structsrsran_1_1hal_1_1hw__pusch__decoder__configuration_a91fca835e8ca2008192bdd93290047cb} 
\mbox{\hyperlink{classunsigned}{unsigned}} {\bfseries Nref}
\begin{DoxyCompactList}\small\item\em Limited buffer rate matching length in bits. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1hal_1_1hw__pusch__decoder__configuration_a071e40c193110ef423a0650e36026bf1}\label{structsrsran_1_1hal_1_1hw__pusch__decoder__configuration_a071e40c193110ef423a0650e36026bf1} 
\mbox{\hyperlink{classunsigned}{unsigned}} {\bfseries nof\+\_\+segment\+\_\+bits}
\begin{DoxyCompactList}\small\item\em Segment size expressed as an integer number of bits. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1hal_1_1hw__pusch__decoder__configuration_acfe3c79676714f249baf4bcce99e6a48}\label{structsrsran_1_1hal_1_1hw__pusch__decoder__configuration_acfe3c79676714f249baf4bcce99e6a48} 
\mbox{\hyperlink{classunsigned}{unsigned}} {\bfseries nof\+\_\+filler\+\_\+bits}
\begin{DoxyCompactList}\small\item\em Number of Filler bits (n\+\_\+filler = K – K’, as per TS38.\+212 Section 5.\+2.\+2. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1hal_1_1hw__pusch__decoder__configuration_a06e49027afd834f7b20b6b786c1481e0}\label{structsrsran_1_1hal_1_1hw__pusch__decoder__configuration_a06e49027afd834f7b20b6b786c1481e0} 
\mbox{\hyperlink{classunsigned}{unsigned}} {\bfseries max\+\_\+nof\+\_\+ldpc\+\_\+iterations}
\begin{DoxyCompactList}\small\item\em Maximum number of iterations of the LDPC decoder. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1hal_1_1hw__pusch__decoder__configuration_a246b2f08a35094b6cfcb47c72abac9cb}\label{structsrsran_1_1hal_1_1hw__pusch__decoder__configuration_a246b2f08a35094b6cfcb47c72abac9cb} 
\mbox{\hyperlink{classbool}{bool}} {\bfseries use\+\_\+early\+\_\+stop}
\begin{DoxyCompactList}\small\item\em Flag for LDPC decoder early stopping\+: {\ttfamily true} to activate. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1hal_1_1hw__pusch__decoder__configuration_a07e82ce3218a7aa9c34182e306b6017b}\label{structsrsran_1_1hal_1_1hw__pusch__decoder__configuration_a07e82ce3218a7aa9c34182e306b6017b} 
\mbox{\hyperlink{classbool}{bool}} {\bfseries new\+\_\+data}
\begin{DoxyCompactList}\small\item\em Flag to denote new data (first HARQ transmission). \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1hal_1_1hw__pusch__decoder__configuration_aebe7e7d7c389da014d40f91378b00dfd}\label{structsrsran_1_1hal_1_1hw__pusch__decoder__configuration_aebe7e7d7c389da014d40f91378b00dfd} 
\mbox{\hyperlink{classunsigned}{unsigned}} {\bfseries cb\+\_\+crc\+\_\+len}
\begin{DoxyCompactList}\small\item\em CB CRC length in bits. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1hal_1_1hw__pusch__decoder__configuration_a1cb6138f7240386dd4a89fdac54efa6c}\label{structsrsran_1_1hal_1_1hw__pusch__decoder__configuration_a1cb6138f7240386dd4a89fdac54efa6c} 
\mbox{\hyperlink{hw__accelerator__pusch__dec_8h_a92dacee408c414ad3d799cf796072be2}{hw\+\_\+dec\+\_\+cb\+\_\+crc\+\_\+type}} {\bfseries cb\+\_\+crc\+\_\+type}
\begin{DoxyCompactList}\small\item\em CB CRC type. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1hal_1_1hw__pusch__decoder__configuration_af05adc0007657ee00e660ba9062d9611}\label{structsrsran_1_1hal_1_1hw__pusch__decoder__configuration_af05adc0007657ee00e660ba9062d9611} 
\mbox{\hyperlink{classunsigned}{unsigned}} {\bfseries absolute\+\_\+cb\+\_\+id}
\begin{DoxyCompactList}\small\item\em Unique absolute CB ID for the HARQ buffer utilized by the decoding task. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Hardware-\/accelerated PUSCH decoder configuration parameters. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/srsran/hal/phy/upper/channel\+\_\+processors/pusch/\mbox{\hyperlink{hw__accelerator__pusch__dec_8h}{hw\+\_\+accelerator\+\_\+pusch\+\_\+dec.\+h}}\end{DoxyCompactItemize}
