<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/instance/usart2.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_09314c8bcf9f95fb2152f0a0f557ddac.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">usart2.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2014-2015 Atmel Corporation.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="usart2_8h__dep__incl.svg" width="1274" height="186"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="usart2_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a18195803a810940d88411b18bb83a1eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.xhtml#a18195803a810940d88411b18bb83a1eb">REG_USART2_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40024200U)</td></tr>
<tr class="memdesc:a18195803a810940d88411b18bb83a1eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) USART Control Register  <a href="#a18195803a810940d88411b18bb83a1eb">More...</a><br /></td></tr>
<tr class="separator:a18195803a810940d88411b18bb83a1eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0375443b7f68224ebf72c9ec8069acd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.xhtml#a0375443b7f68224ebf72c9ec8069acd2">REG_USART2_MR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024204U)</td></tr>
<tr class="memdesc:a0375443b7f68224ebf72c9ec8069acd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) USART Mode Register  <a href="#a0375443b7f68224ebf72c9ec8069acd2">More...</a><br /></td></tr>
<tr class="separator:a0375443b7f68224ebf72c9ec8069acd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfafddd2c7ebb266f0723b5374f4e697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.xhtml#abfafddd2c7ebb266f0723b5374f4e697">REG_USART2_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40024208U)</td></tr>
<tr class="memdesc:abfafddd2c7ebb266f0723b5374f4e697"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) USART Interrupt Enable Register  <a href="#abfafddd2c7ebb266f0723b5374f4e697">More...</a><br /></td></tr>
<tr class="separator:abfafddd2c7ebb266f0723b5374f4e697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a850ee6dc1187f8ca20f1c725d1998fb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.xhtml#a850ee6dc1187f8ca20f1c725d1998fb2">REG_USART2_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4002420CU)</td></tr>
<tr class="memdesc:a850ee6dc1187f8ca20f1c725d1998fb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) USART Interrupt Disable Register  <a href="#a850ee6dc1187f8ca20f1c725d1998fb2">More...</a><br /></td></tr>
<tr class="separator:a850ee6dc1187f8ca20f1c725d1998fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a219807de9ea90f0aa9976d4b19de22e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.xhtml#a219807de9ea90f0aa9976d4b19de22e4">REG_USART2_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40024210U)</td></tr>
<tr class="memdesc:a219807de9ea90f0aa9976d4b19de22e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) USART Interrupt Mask Register  <a href="#a219807de9ea90f0aa9976d4b19de22e4">More...</a><br /></td></tr>
<tr class="separator:a219807de9ea90f0aa9976d4b19de22e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7552b043ad8aa56d8d78011936345a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.xhtml#a7552b043ad8aa56d8d78011936345a72">REG_USART2_CSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40024214U)</td></tr>
<tr class="memdesc:a7552b043ad8aa56d8d78011936345a72"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) USART Channel Status Register  <a href="#a7552b043ad8aa56d8d78011936345a72">More...</a><br /></td></tr>
<tr class="separator:a7552b043ad8aa56d8d78011936345a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2afd5d9258c77eb14e2bb1e5971b0535"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.xhtml#a2afd5d9258c77eb14e2bb1e5971b0535">REG_USART2_RHR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40024218U)</td></tr>
<tr class="memdesc:a2afd5d9258c77eb14e2bb1e5971b0535"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) USART Receive Holding Register  <a href="#a2afd5d9258c77eb14e2bb1e5971b0535">More...</a><br /></td></tr>
<tr class="separator:a2afd5d9258c77eb14e2bb1e5971b0535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcedf7e841314bb65a475675c0b25005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.xhtml#afcedf7e841314bb65a475675c0b25005">REG_USART2_THR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4002421CU)</td></tr>
<tr class="memdesc:afcedf7e841314bb65a475675c0b25005"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) USART Transmit Holding Register  <a href="#afcedf7e841314bb65a475675c0b25005">More...</a><br /></td></tr>
<tr class="separator:afcedf7e841314bb65a475675c0b25005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c2fb876aa7f3e8e2c8a30c633de7ecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.xhtml#a1c2fb876aa7f3e8e2c8a30c633de7ecf">REG_USART2_BRGR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024220U)</td></tr>
<tr class="memdesc:a1c2fb876aa7f3e8e2c8a30c633de7ecf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) USART Baud Rate Generator Register  <a href="#a1c2fb876aa7f3e8e2c8a30c633de7ecf">More...</a><br /></td></tr>
<tr class="separator:a1c2fb876aa7f3e8e2c8a30c633de7ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9e322f22b625513f69adf7fdc4ac8ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.xhtml#af9e322f22b625513f69adf7fdc4ac8ee">REG_USART2_RTOR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024224U)</td></tr>
<tr class="memdesc:af9e322f22b625513f69adf7fdc4ac8ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) USART Receiver Time-out Register  <a href="#af9e322f22b625513f69adf7fdc4ac8ee">More...</a><br /></td></tr>
<tr class="separator:af9e322f22b625513f69adf7fdc4ac8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dc6717043d286ae9cf9f7d58b7ee5f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.xhtml#a4dc6717043d286ae9cf9f7d58b7ee5f7">REG_USART2_TTGR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024228U)</td></tr>
<tr class="memdesc:a4dc6717043d286ae9cf9f7d58b7ee5f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) USART Transmitter Timeguard Register  <a href="#a4dc6717043d286ae9cf9f7d58b7ee5f7">More...</a><br /></td></tr>
<tr class="separator:a4dc6717043d286ae9cf9f7d58b7ee5f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affda364bb1c955c29d560c7a25bce768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.xhtml#affda364bb1c955c29d560c7a25bce768">REG_USART2_FIDI</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024240U)</td></tr>
<tr class="memdesc:affda364bb1c955c29d560c7a25bce768"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) USART FI DI Ratio Register  <a href="#affda364bb1c955c29d560c7a25bce768">More...</a><br /></td></tr>
<tr class="separator:affda364bb1c955c29d560c7a25bce768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad76bee2677a1b9b4f22b54eca25100aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.xhtml#ad76bee2677a1b9b4f22b54eca25100aa">REG_USART2_NER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40024244U)</td></tr>
<tr class="memdesc:ad76bee2677a1b9b4f22b54eca25100aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) USART Number of Errors Register  <a href="#ad76bee2677a1b9b4f22b54eca25100aa">More...</a><br /></td></tr>
<tr class="separator:ad76bee2677a1b9b4f22b54eca25100aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aede45d4a00fe55b5d460e81eea4ed02d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.xhtml#aede45d4a00fe55b5d460e81eea4ed02d">REG_USART2_LINMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024254U)</td></tr>
<tr class="memdesc:aede45d4a00fe55b5d460e81eea4ed02d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) USART LIN Mode Register  <a href="#aede45d4a00fe55b5d460e81eea4ed02d">More...</a><br /></td></tr>
<tr class="separator:aede45d4a00fe55b5d460e81eea4ed02d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab88be5717573cc7b59e809bbb32190dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.xhtml#ab88be5717573cc7b59e809bbb32190dc">REG_USART2_LINIR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024258U)</td></tr>
<tr class="memdesc:ab88be5717573cc7b59e809bbb32190dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) USART LIN Identifier Register  <a href="#ab88be5717573cc7b59e809bbb32190dc">More...</a><br /></td></tr>
<tr class="separator:ab88be5717573cc7b59e809bbb32190dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad070ded9929be4ed7d51c330e4b72b4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.xhtml#ad070ded9929be4ed7d51c330e4b72b4d">REG_USART2_LINBRR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002425CU)</td></tr>
<tr class="memdesc:ad070ded9929be4ed7d51c330e4b72b4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) USART LIN Baud Rate Register  <a href="#ad070ded9929be4ed7d51c330e4b72b4d">More...</a><br /></td></tr>
<tr class="separator:ad070ded9929be4ed7d51c330e4b72b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca94327befd01e2328a53b99f1531626"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.xhtml#aca94327befd01e2328a53b99f1531626">REG_USART2_CMPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024290U)</td></tr>
<tr class="memdesc:aca94327befd01e2328a53b99f1531626"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) USART Comparison Register  <a href="#aca94327befd01e2328a53b99f1531626">More...</a><br /></td></tr>
<tr class="separator:aca94327befd01e2328a53b99f1531626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa5019020fbdc089d156291eac8e7c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.xhtml#aaa5019020fbdc089d156291eac8e7c63">REG_USART2_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400242E4U)</td></tr>
<tr class="memdesc:aaa5019020fbdc089d156291eac8e7c63"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) USART Write Protection Mode Register  <a href="#aaa5019020fbdc089d156291eac8e7c63">More...</a><br /></td></tr>
<tr class="separator:aaa5019020fbdc089d156291eac8e7c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4241b43edde7317a8e692e23310a1f92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.xhtml#a4241b43edde7317a8e692e23310a1f92">REG_USART2_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400242E8U)</td></tr>
<tr class="memdesc:a4241b43edde7317a8e692e23310a1f92"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) USART Write Protection Status Register  <a href="#a4241b43edde7317a8e692e23310a1f92">More...</a><br /></td></tr>
<tr class="separator:a4241b43edde7317a8e692e23310a1f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64bbbf51becccc1af7eb36d9aaf3e00c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.xhtml#a64bbbf51becccc1af7eb36d9aaf3e00c">REG_USART2_RPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024300U)</td></tr>
<tr class="memdesc:a64bbbf51becccc1af7eb36d9aaf3e00c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Receive Pointer Register  <a href="#a64bbbf51becccc1af7eb36d9aaf3e00c">More...</a><br /></td></tr>
<tr class="separator:a64bbbf51becccc1af7eb36d9aaf3e00c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec731f2d6d87be604ff14099e8624b82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.xhtml#aec731f2d6d87be604ff14099e8624b82">REG_USART2_RCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024304U)</td></tr>
<tr class="memdesc:aec731f2d6d87be604ff14099e8624b82"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Receive Counter Register  <a href="#aec731f2d6d87be604ff14099e8624b82">More...</a><br /></td></tr>
<tr class="separator:aec731f2d6d87be604ff14099e8624b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec36122babb58efec238a3d9eeb8835a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.xhtml#aec36122babb58efec238a3d9eeb8835a">REG_USART2_TPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024308U)</td></tr>
<tr class="memdesc:aec36122babb58efec238a3d9eeb8835a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Transmit Pointer Register  <a href="#aec36122babb58efec238a3d9eeb8835a">More...</a><br /></td></tr>
<tr class="separator:aec36122babb58efec238a3d9eeb8835a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a433136a1c2420e7d377c204e5e02a1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.xhtml#a433136a1c2420e7d377c204e5e02a1ce">REG_USART2_TCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002430CU)</td></tr>
<tr class="memdesc:a433136a1c2420e7d377c204e5e02a1ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Transmit Counter Register  <a href="#a433136a1c2420e7d377c204e5e02a1ce">More...</a><br /></td></tr>
<tr class="separator:a433136a1c2420e7d377c204e5e02a1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b6648827b2f4367b2070522d8c63797"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.xhtml#a8b6648827b2f4367b2070522d8c63797">REG_USART2_RNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024310U)</td></tr>
<tr class="memdesc:a8b6648827b2f4367b2070522d8c63797"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Receive Next Pointer Register  <a href="#a8b6648827b2f4367b2070522d8c63797">More...</a><br /></td></tr>
<tr class="separator:a8b6648827b2f4367b2070522d8c63797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4c227f9b9473f3bf662a30bbd94e7bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.xhtml#ac4c227f9b9473f3bf662a30bbd94e7bf">REG_USART2_RNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024314U)</td></tr>
<tr class="memdesc:ac4c227f9b9473f3bf662a30bbd94e7bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Receive Next Counter Register  <a href="#ac4c227f9b9473f3bf662a30bbd94e7bf">More...</a><br /></td></tr>
<tr class="separator:ac4c227f9b9473f3bf662a30bbd94e7bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac872de611cdc1cf1253f520a5680da76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.xhtml#ac872de611cdc1cf1253f520a5680da76">REG_USART2_TNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024318U)</td></tr>
<tr class="memdesc:ac872de611cdc1cf1253f520a5680da76"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Transmit Next Pointer Register  <a href="#ac872de611cdc1cf1253f520a5680da76">More...</a><br /></td></tr>
<tr class="separator:ac872de611cdc1cf1253f520a5680da76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad807a1580e407d8fbf795589a5b0b530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.xhtml#ad807a1580e407d8fbf795589a5b0b530">REG_USART2_TNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002431CU)</td></tr>
<tr class="memdesc:ad807a1580e407d8fbf795589a5b0b530"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Transmit Next Counter Register  <a href="#ad807a1580e407d8fbf795589a5b0b530">More...</a><br /></td></tr>
<tr class="separator:ad807a1580e407d8fbf795589a5b0b530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35d96e17a4b8dfda5c45fd00e2e48c34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.xhtml#a35d96e17a4b8dfda5c45fd00e2e48c34">REG_USART2_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40024320U)</td></tr>
<tr class="memdesc:a35d96e17a4b8dfda5c45fd00e2e48c34"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Transfer Control Register  <a href="#a35d96e17a4b8dfda5c45fd00e2e48c34">More...</a><br /></td></tr>
<tr class="separator:a35d96e17a4b8dfda5c45fd00e2e48c34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c14133e4fa4772b482dd04ffb59e829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart2_8h.xhtml#a6c14133e4fa4772b482dd04ffb59e829">REG_USART2_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40024324U)</td></tr>
<tr class="memdesc:a6c14133e4fa4772b482dd04ffb59e829"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART2) Transfer Status Register  <a href="#a6c14133e4fa4772b482dd04ffb59e829">More...</a><br /></td></tr>
<tr class="separator:a6c14133e4fa4772b482dd04ffb59e829"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2014-2015 Atmel Corporation. </p>
<p>All rights reserved. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a1c2fb876aa7f3e8e2c8a30c633de7ecf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c2fb876aa7f3e8e2c8a30c633de7ecf">&sect;&nbsp;</a></span>REG_USART2_BRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_BRGR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024220U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) USART Baud Rate Generator Register </p>

</div>
</div>
<a id="aca94327befd01e2328a53b99f1531626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca94327befd01e2328a53b99f1531626">&sect;&nbsp;</a></span>REG_USART2_CMPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_CMPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024290U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) USART Comparison Register </p>

</div>
</div>
<a id="a18195803a810940d88411b18bb83a1eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18195803a810940d88411b18bb83a1eb">&sect;&nbsp;</a></span>REG_USART2_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_CR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40024200U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) USART Control Register </p>

</div>
</div>
<a id="a7552b043ad8aa56d8d78011936345a72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7552b043ad8aa56d8d78011936345a72">&sect;&nbsp;</a></span>REG_USART2_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_CSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40024214U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) USART Channel Status Register </p>

</div>
</div>
<a id="affda364bb1c955c29d560c7a25bce768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affda364bb1c955c29d560c7a25bce768">&sect;&nbsp;</a></span>REG_USART2_FIDI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_FIDI&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024240U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) USART FI DI Ratio Register </p>

</div>
</div>
<a id="a850ee6dc1187f8ca20f1c725d1998fb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a850ee6dc1187f8ca20f1c725d1998fb2">&sect;&nbsp;</a></span>REG_USART2_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_IDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4002420CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) USART Interrupt Disable Register </p>

</div>
</div>
<a id="abfafddd2c7ebb266f0723b5374f4e697"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfafddd2c7ebb266f0723b5374f4e697">&sect;&nbsp;</a></span>REG_USART2_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_IER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40024208U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) USART Interrupt Enable Register </p>

</div>
</div>
<a id="a219807de9ea90f0aa9976d4b19de22e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a219807de9ea90f0aa9976d4b19de22e4">&sect;&nbsp;</a></span>REG_USART2_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_IMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40024210U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) USART Interrupt Mask Register </p>

</div>
</div>
<a id="ad070ded9929be4ed7d51c330e4b72b4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad070ded9929be4ed7d51c330e4b72b4d">&sect;&nbsp;</a></span>REG_USART2_LINBRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_LINBRR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002425CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) USART LIN Baud Rate Register </p>

</div>
</div>
<a id="ab88be5717573cc7b59e809bbb32190dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab88be5717573cc7b59e809bbb32190dc">&sect;&nbsp;</a></span>REG_USART2_LINIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_LINIR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024258U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) USART LIN Identifier Register </p>

</div>
</div>
<a id="aede45d4a00fe55b5d460e81eea4ed02d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aede45d4a00fe55b5d460e81eea4ed02d">&sect;&nbsp;</a></span>REG_USART2_LINMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_LINMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024254U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) USART LIN Mode Register </p>

</div>
</div>
<a id="a0375443b7f68224ebf72c9ec8069acd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0375443b7f68224ebf72c9ec8069acd2">&sect;&nbsp;</a></span>REG_USART2_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_MR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024204U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) USART Mode Register </p>

</div>
</div>
<a id="ad76bee2677a1b9b4f22b54eca25100aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad76bee2677a1b9b4f22b54eca25100aa">&sect;&nbsp;</a></span>REG_USART2_NER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_NER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40024244U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) USART Number of Errors Register </p>

</div>
</div>
<a id="a35d96e17a4b8dfda5c45fd00e2e48c34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35d96e17a4b8dfda5c45fd00e2e48c34">&sect;&nbsp;</a></span>REG_USART2_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_PTCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40024320U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Transfer Control Register </p>

</div>
</div>
<a id="a6c14133e4fa4772b482dd04ffb59e829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c14133e4fa4772b482dd04ffb59e829">&sect;&nbsp;</a></span>REG_USART2_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_PTSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40024324U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Transfer Status Register </p>

</div>
</div>
<a id="aec731f2d6d87be604ff14099e8624b82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec731f2d6d87be604ff14099e8624b82">&sect;&nbsp;</a></span>REG_USART2_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_RCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024304U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Receive Counter Register </p>

</div>
</div>
<a id="a2afd5d9258c77eb14e2bb1e5971b0535"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2afd5d9258c77eb14e2bb1e5971b0535">&sect;&nbsp;</a></span>REG_USART2_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_RHR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40024218U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) USART Receive Holding Register </p>

</div>
</div>
<a id="ac4c227f9b9473f3bf662a30bbd94e7bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4c227f9b9473f3bf662a30bbd94e7bf">&sect;&nbsp;</a></span>REG_USART2_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_RNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024314U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Receive Next Counter Register </p>

</div>
</div>
<a id="a8b6648827b2f4367b2070522d8c63797"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b6648827b2f4367b2070522d8c63797">&sect;&nbsp;</a></span>REG_USART2_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_RNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024310U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Receive Next Pointer Register </p>

</div>
</div>
<a id="a64bbbf51becccc1af7eb36d9aaf3e00c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64bbbf51becccc1af7eb36d9aaf3e00c">&sect;&nbsp;</a></span>REG_USART2_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_RPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024300U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Receive Pointer Register </p>

</div>
</div>
<a id="af9e322f22b625513f69adf7fdc4ac8ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9e322f22b625513f69adf7fdc4ac8ee">&sect;&nbsp;</a></span>REG_USART2_RTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_RTOR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024224U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) USART Receiver Time-out Register </p>

</div>
</div>
<a id="a433136a1c2420e7d377c204e5e02a1ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a433136a1c2420e7d377c204e5e02a1ce">&sect;&nbsp;</a></span>REG_USART2_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_TCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002430CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Transmit Counter Register </p>

</div>
</div>
<a id="afcedf7e841314bb65a475675c0b25005"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcedf7e841314bb65a475675c0b25005">&sect;&nbsp;</a></span>REG_USART2_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_THR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4002421CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) USART Transmit Holding Register </p>

</div>
</div>
<a id="ad807a1580e407d8fbf795589a5b0b530"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad807a1580e407d8fbf795589a5b0b530">&sect;&nbsp;</a></span>REG_USART2_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_TNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002431CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Transmit Next Counter Register </p>

</div>
</div>
<a id="ac872de611cdc1cf1253f520a5680da76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac872de611cdc1cf1253f520a5680da76">&sect;&nbsp;</a></span>REG_USART2_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_TNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024318U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Transmit Next Pointer Register </p>

</div>
</div>
<a id="aec36122babb58efec238a3d9eeb8835a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec36122babb58efec238a3d9eeb8835a">&sect;&nbsp;</a></span>REG_USART2_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_TPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024308U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) Transmit Pointer Register </p>

</div>
</div>
<a id="a4dc6717043d286ae9cf9f7d58b7ee5f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dc6717043d286ae9cf9f7d58b7ee5f7">&sect;&nbsp;</a></span>REG_USART2_TTGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_TTGR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024228U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) USART Transmitter Timeguard Register </p>

</div>
</div>
<a id="aaa5019020fbdc089d156291eac8e7c63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa5019020fbdc089d156291eac8e7c63">&sect;&nbsp;</a></span>REG_USART2_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400242E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) USART Write Protection Mode Register </p>

</div>
</div>
<a id="a4241b43edde7317a8e692e23310a1f92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4241b43edde7317a8e692e23310a1f92">&sect;&nbsp;</a></span>REG_USART2_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART2_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400242E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART2) USART Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
