;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	CMP @121, @106
	JMZ 210, 66
	SLT -106, <-200
	CMP #0, @0
	JMN 300, 90
	JMN 300, 90
	SUB 10, 10
	MOV @0, @84
	SUB 10, 20
	MOV -11, <-20
	CMP 300, 90
	SUB @124, 106
	SUB @124, 106
	MOV -11, <-20
	MOV -11, <-20
	MOV @0, @804
	SUB 10, 20
	SUB 10, 20
	SPL 0, <402
	SUB @0, @0
	SUB @0, @0
	SUB @0, @0
	JMZ 210, 66
	SUB @0, @0
	ADD 0, 402
	SPL 0, <402
	JMZ 210, 66
	JMZ 210, 66
	JMZ 210, 66
	MOV #-207, @-120
	SUB #0, -40
	SUB 10, 20
	SUB 10, 20
	SUB <13, @-0
	SUB 3, @830
	SUB 300, 90
	MOV @0, @804
	MOV @0, @804
	SPL 0, <922
	SPL 0, <922
	SPL 0, <922
	ADD 30, 2
	SPL 0, <922
	DJN -207, <-120
	CMP -207, <-120
	MOV -1, <-20
