//
//  REGISTER.H  Register map include file
//

#include "dramc_pi_api.h"

#ifndef _MT6755_REGISTER_H_
#define _MT6755_REGISTER_H_

#define OLYMPUS_TO_BE_PORTING

#define POS_BANK_NUM 16  // SW Virtaul base address position


// SW Virtual base address
#define Channel_A_DRAMC_NAO_BASE_VIRTUAL 0x40000
#define Channel_B_DRAMC_NAO_BASE_VIRTUAL 0x50000
#define Channel_C_DRAMC_NAO_BASE_VIRTUAL 0x60000
#define Channel_D_DRAMC_NAO_BASE_VIRTUAL 0x70000
#define Channel_A_DRAMC_AO_BASE_VIRTUAL 0x80000
#define Channel_B_DRAMC_AO_BASE_VIRTUAL 0x90000
#define Channel_C_DRAMC_AO_BASE_VIRTUAL 0xa0000
#define Channel_D_DRAMC_AO_BASE_VIRTUAL 0xb0000
#define Channel_A_PHY_BASE_VIRTUAL 0xc0000
#define Channel_B_PHY_BASE_VIRTUAL 0xd0000
#define Channel_C_PHY_BASE_VIRTUAL 0xe0000
#define Channel_D_PHY_BASE_VIRTUAL 0xf0000
#define MAX_BASE_VIRTUAL    0x100000

#define Channel_A_DRAMC_NAO_BASE_ADDRESS    0x10334000
#define Channel_B_DRAMC_NAO_BASE_ADDRESS    0x1033c000
#define Channel_C_DRAMC_NAO_BASE_ADDRESS    0x10344000
#define Channel_D_DRAMC_NAO_BASE_ADDRESS    0x1034c000
#define Channel_A_DRAMC_AO_BASE_ADDRESS     0x10332000
#define Channel_B_DRAMC_AO_BASE_ADDRESS     0x1033a000
#define Channel_C_DRAMC_AO_BASE_ADDRESS     0x10342000
#define Channel_D_DRAMC_AO_BASE_ADDRESS     0x1034a000
#define Channel_A_PHY_BASE_ADDRESS          0x10330000
#define Channel_B_PHY_BASE_ADDRESS          0x10338000
#define Channel_C_PHY_BASE_ADDRESS          0x10340000
#define Channel_D_PHY_BASE_ADDRESS          0x10348000

#if (fcFOR_CHIP_ID == fcWhitney)
#define MPLL_PWR_CON0 (0x10212000 + 0x022c)
#define MPLL_CON0 (0x10212000 + 0x0220)
#define MPLL_CON1 (0x10212000 + 0x0224)
#endif

#define SPM_BASE_ADDRESS 0x10B00000

#define SPM_POWERON_CONFIG_EN (SPM_BASE_ADDRESS + 0x0000)
    #define POWERON_CONFIG_EN_BCLK_CG_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define POWERON_CONFIG_EN_PROJECT_CODE Fld(16,16,AC_FULLW32)//[31:16]
#define SPM_POWER_ON_VAL0 (SPM_BASE_ADDRESS + 0x0004)
    #define SPM_POWER_ON_VAL0_INI_PWRON_REG0_RF Fld(32,0,AC_FULLDW)//[31:0]
    #define SPM_POWER_ON_VAL0_SC_DR_SHU_LEVEL_PCM Fld(2,30,AC_MSKB3)//[31:30]
    #define SPM_POWER_ON_VAL0_SC_PHYPLL2_MODE_SW_PCM Fld(1,29,AC_MSKB3)//[29:29]
    #define SPM_POWER_ON_VAL0_SC_PHYPLL_MODE_SW_PCM Fld(1,28,AC_MSKB3)//[28:28]
    #define SPM_POWER_ON_VAL0_SC_PHYPLL2_SHU_EN_PCM Fld(1,27,AC_MSKB3)//[27:27]
    #define SPM_POWER_ON_VAL0_SC_PHYPLL_SHU_EN_PCM Fld(1,26,AC_MSKB3)//[26:26]
    #define SPM_POWER_ON_VAL0_SC_DR_SHU_EN_PCM Fld(1,25,AC_MSKB3)//[25:25]
    #define SPM_POWER_ON_VAL0_SC_DDRPHY_FB_CK_EN_PCM Fld(1,24,AC_MSKB3)//[24:24]
    #define SPM_POWER_ON_VAL0_SC_PHYPLL_EN_PCM Fld(1,23,AC_MSKB2)//[23:23]
    #define SPM_POWER_ON_VAL0_SC_DPY_VREF_EN_PCM Fld(1,22,AC_MSKB2)//[22:22]
    #define SPM_POWER_ON_VAL0_SC_DPY_DLL_CK_EN_PCM Fld(1,21,AC_MSKB2)//[21:21]
    #define SPM_POWER_ON_VAL0_SC_DPY_DLL_EN_PCM Fld(1,20,AC_MSKB2)//[20:20]
    #define SPM_POWER_ON_VAL0_SC_DPY_2ND_DLL_EN_PCM Fld(1,19,AC_MSKB2)//[19:19]
    #define SPM_POWER_ON_VAL0_SC_DMSUS_OFF_PCM Fld(1,18,AC_MSKB2)//[18:18]
    #define SPM_POWER_ON_VAL0_SC_DPY_MODE_SW_PCM Fld(1,17,AC_MSKB2)//[17:17]
    #define SPM_POWER_ON_VAL0_SC_DR_GATE_RETRY_EN_PCM Fld(1,16,AC_MSKB2)//[16:16]
    #define SPM_POWER_ON_VAL0_SC_MAINDDS_OFF Fld(1,15,AC_MSKB1)//[15:15]
    #define SPM_POWER_ON_VAL0_SC_ARMDDS_OFF_PCM Fld(1,14,AC_MSKB1)//[14:14]
    #define SPM_POWER_ON_VAL0_SC_MPLL_S_OFF Fld(1,13,AC_MSKB1)//[13:13]
    #define SPM_POWER_ON_VAL0_SC_CKSQ1_OFF Fld(1,12,AC_MSKB1)//[12:12]
    #define SPM_POWER_ON_VAL0_SC_CKSQ0_OFF Fld(1,11,AC_MSKB1)//[11:11]
    #define SPM_POWER_ON_VAL0_SC_MAINPLL_OFF Fld(1,10,AC_MSKB1)//[10:10]
    #define SPM_POWER_ON_VAL0_SC_ARMPLL_OFF_PCM Fld(1,9,AC_MSKB1)//[9:9]
    #define SPM_POWER_ON_VAL0_SC_MPLL_OFF Fld(1,8,AC_MSKB1)//[8:8]
    #define SPM_POWER_ON_VAL0_SC_MAINPLLOUT_OFF Fld(1,7,AC_MSKB0)//[7:7]
    #define SPM_POWER_ON_VAL0_SC_ARMPLLOUT_OFF_PCM Fld(1,6,AC_MSKB0)//[6:6]
    #define SPM_POWER_ON_VAL0_SC_MD26M_CK_OFF Fld(1,5,AC_MSKB0)//[5:5]
    #define SPM_POWER_ON_VAL0_SC_SMI_CK_OFF Fld(1,4,AC_MSKB0)//[4:4]
    #define SPM_POWER_ON_VAL0_SC_AXI_CK_OFF Fld(1,3,AC_MSKB0)//[3:3]
    #define SPM_POWER_ON_VAL0_SC_MEM_CK_OFF_PCM Fld(1,2,AC_MSKB0)//[2:2]
    #define SPM_POWER_ON_VAL0_SC_ARM_CK_OFF_PCM Fld(1,1,AC_MSKB0)//[1:1]
    #define SPM_POWER_ON_VAL0_SC_26M_CK_OFF Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_POWER_ON_VAL1 (SPM_BASE_ADDRESS + 0x0008)
    #define SPM_POWER_ON_VAL1_INI_PWRON_REG7_RF Fld(32,0,AC_FULLDW)//[31:0]
    #define SPM_POWER_ON_VAL1_FORCE_VRF18_WAKE Fld(1,31,AC_MSKB3)//[31:31]
    #define SPM_POWER_ON_VAL1_FORCE_INFRA_WAKE Fld(1,30,AC_MSKB3)//[30:30]
    #define SPM_POWER_ON_VAL1_FORCE_APSRC_WAKE Fld(1,29,AC_MSKB3)//[29:29]
    #define SPM_POWER_ON_VAL1_FORCE_F26M_WAKE Fld(1,28,AC_MSKB3)//[28:28]
    #define SPM_POWER_ON_VAL1_SPM_SRAM_DE_GLITCH Fld(1,27,AC_MSKB3)//[27:27]
    #define SPM_POWER_ON_VAL1_PMIC_IRQ_REQ_EN Fld(1,26,AC_MSKB3)//[26:26]
    #define SPM_POWER_ON_VAL1_WAKEUP_EXT_R_SEL Fld(1,25,AC_MSKB3)//[25:25]
    #define SPM_POWER_ON_VAL1_WAKEUP_EXT_W_SEL Fld(1,24,AC_MSKB3)//[24:24]
    #define SPM_POWER_ON_VAL1_PCM_TWAM_EVENT_CLR Fld(1,23,AC_MSKB2)//[23:23]
    #define SPM_POWER_ON_VAL1_PCM_WDT_KICK_P Fld(1,22,AC_MSKB2)//[22:22]
    #define SPM_POWER_ON_VAL1_SRCCLKENO_BIT1 Fld(1,21,AC_MSKB2)//[21:21]
    #define SPM_POWER_ON_VAL1_FHC_PAUSE_MEM Fld(1,20,AC_MSKB2)//[20:20]
    #define SPM_POWER_ON_VAL1_FHC_PAUSE_MAIN Fld(1,19,AC_MSKB2)//[19:19]
    #define SPM_POWER_ON_VAL1_SC_AXI_DCM_DIS Fld(1,18,AC_MSKB2)//[18:18]
    #define SPM_POWER_ON_VAL1_CPU_SYS_TIMER_CLK_SEL Fld(1,17,AC_MSKB2)//[17:17]
    #define SPM_POWER_ON_VAL1_MD_APSRC_ACK_0 Fld(1,16,AC_MSKB2)//[16:16]
    #define SPM_POWER_ON_VAL1_SYSRST Fld(1,15,AC_MSKB1)//[15:15]
    #define SPM_POWER_ON_VAL1_SRCCLKENO_BIT0 Fld(1,14,AC_MSKB1)//[14:14]
    #define SPM_POWER_ON_VAL1_PCM_IM_SLP_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define SPM_POWER_ON_VAL1_CSYSPWRUPACK Fld(1,12,AC_MSKB1)//[12:12]
    #define SPM_POWER_ON_VAL1_SRCVOLTEN Fld(1,11,AC_MSKB1)//[11:11]
    #define SPM_POWER_ON_VAL1_PCM_TIMER_CLR Fld(1,10,AC_MSKB1)//[10:10]
    #define SPM_POWER_ON_VAL1_PCM_TIMER_SET Fld(1,9,AC_MSKB1)//[9:9]
    #define SPM_POWER_ON_VAL1_SC_26M_CK_SEL Fld(1,8,AC_MSKB1)//[8:8]
    #define SPM_POWER_ON_VAL1_FHC_PAUSE_ARM_PCM Fld(1,7,AC_MSKB0)//[7:7]
    #define SPM_POWER_ON_VAL1_SPM_PC_TRACE_SW Fld(1,6,AC_MSKB0)//[6:6]
    #define SPM_POWER_ON_VAL1_PCM_CK_SEL Fld(2,4,AC_MSKB0)//[5:4]
    #define SPM_POWER_ON_VAL1_SC_DR_SHORT_QUEUE_PCM Fld(1,3,AC_MSKB0)//[3:3]
    #define SPM_POWER_ON_VAL1_PCM_TOP_MAS_PAU_REQ Fld(1,2,AC_MSKB0)//[2:2]
    #define SPM_POWER_ON_VAL1_EMI_CLK_OFF_REQ_PCM Fld(1,1,AC_MSKB0)//[1:1]
    #define SPM_POWER_ON_VAL1_PWRAP_SLEEP_REQ Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_CLK_CON (SPM_BASE_ADDRESS + 0x000C)
    #define SPM_CLK_CON_REG_SRCCLKEN0_CTL Fld(2,0,AC_MSKB0)//[1:0]
    #define SPM_CLK_CON_REG_SRCCLKEN1_CTL Fld(2,2,AC_MSKB0)//[3:2]
    #define SPM_CLK_CON_REG_SPM_LOCK_INFRA_DCM Fld(1,5,AC_MSKB0)//[5:5]
    #define SPM_CLK_CON_REG_SRCCLKEN_MASK Fld(3,6,AC_MSKW10)//[8:6]
    #define SPM_CLK_CON_REG_MD1_C32RM_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define SPM_CLK_CON_REG_MD2_C32RM_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define SPM_CLK_CON_REG_CLKSQ0_SEL_CTRL Fld(1,11,AC_MSKB1)//[11:11]
    #define SPM_CLK_CON_REG_CLKSQ1_SEL_CTRL Fld(1,12,AC_MSKB1)//[12:12]
    #define SPM_CLK_CON_REG_SRCCLKEN0_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define SPM_CLK_CON_REG_SRCCLKEN1_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define SPM_CLK_CON_REG_SYSCLK0_SRC_MASK_B Fld(7,16,AC_MSKB2)//[22:16]
    #define SPM_CLK_CON_REG_SYSCLK1_SRC_MASK_B Fld(7,23,AC_MSKW32)//[29:23]
#define SPM_PCM_PWR_IO_EN (SPM_BASE_ADDRESS + 0x002C)
    #define PCM_PWR_IO_EN_RG_PCM_PWR_IO_EN Fld(8,0,AC_FULLB0)//[7:0]
    #define PCM_PWR_IO_EN_RG_RF_SYNC_EN Fld(8,16,AC_FULLB2)//[23:16]

#define SPM_DRAMC_DPY_CLK_SW_CON_SEL (SPM_BASE_ADDRESS + 0x0460)
    #define DRAMC_DPY_CLK_SW_CON_SEL_SW_EMI_CLK_OFF_SEL Fld(4,0,AC_MSKB0)//[3:0]
    #define DRAMC_DPY_CLK_SW_CON_SEL_SW_MEM_CK_OFF_SEL Fld(4,4,AC_MSKB0)//[7:4]
    #define DRAMC_DPY_CLK_SW_CON_SEL_SW_DPY_MODE_SW_SEL Fld(4,8,AC_MSKB1)//[11:8]
    #define DRAMC_DPY_CLK_SW_CON_SEL_SW_DMSUS_OFF_SEL Fld(4,12,AC_MSKB1)//[15:12]
    #define DRAMC_DPY_CLK_SW_CON_SEL_SW_DPY_DLL_EN_SEL Fld(4,16,AC_MSKB2)//[19:16]
    #define DRAMC_DPY_CLK_SW_CON_SEL_SW_DPY_2ND_DLL_EN_SEL Fld(4,20,AC_MSKB2)//[23:20]
    #define DRAMC_DPY_CLK_SW_CON_SEL_SW_DPY_DLL_CK_EN_SEL Fld(4,24,AC_MSKB3)//[27:24]
    #define DRAMC_DPY_CLK_SW_CON_SEL_SW_DPY_VREF_EN_SEL Fld(4,28,AC_MSKB3)//[31:28]
#define SPM_DRAMC_DPY_CLK_SW_CON (SPM_BASE_ADDRESS + 0x0464)
    #define DRAMC_DPY_CLK_SW_CON_SW_EMI_CLK_OFF Fld(4,0,AC_MSKB0)//[3:0]
    #define DRAMC_DPY_CLK_SW_CON_SW_MEM_CK_OFF Fld(4,4,AC_MSKB0)//[7:4]
    #define DRAMC_DPY_CLK_SW_CON_SW_DPY_MODE_SW Fld(4,8,AC_MSKB1)//[11:8]
    #define DRAMC_DPY_CLK_SW_CON_SW_DMSUS_OFF Fld(4,12,AC_MSKB1)//[15:12]
    #define DRAMC_DPY_CLK_SW_CON_SW_DPY_DLL_EN Fld(4,16,AC_MSKB2)//[19:16]
    #define DRAMC_DPY_CLK_SW_CON_SW_DPY_2ND_DLL_EN Fld(4,20,AC_MSKB2)//[23:20]
    #define DRAMC_DPY_CLK_SW_CON_SW_DPY_DLL_CK_EN Fld(4,24,AC_MSKB3)//[27:24]
    #define DRAMC_DPY_CLK_SW_CON_SW_DPY_VREF_EN Fld(4,28,AC_MSKB3)//[31:28]
#define SPM_DRAMC_DPY_CLK_SW_CON_SEL2 (SPM_BASE_ADDRESS + 0x0468)
    #define DRAMC_DPY_CLK_SW_CON_SEL2_SW_PHYPLL_EN_SEL Fld(4,0,AC_MSKB0)//[3:0]
    #define DRAMC_DPY_CLK_SW_CON_SEL2_SW_DR_GATE_RETRY_EN_SEL Fld(4,4,AC_MSKB0)//[7:4]
    #define DRAMC_DPY_CLK_SW_CON_SEL2_SW_DDRPHY_FB_CK_EN_SEL Fld(4,8,AC_MSKB1)//[11:8]
    #define DRAMC_DPY_CLK_SW_CON_SEL2_SW_DMDRAMCSHU_ACK_SEL Fld(4,12,AC_MSKB1)//[15:12]
    #define DRAMC_DPY_CLK_SW_CON_SEL2_SW_EMI_CLK_OFF_ACK_SEL Fld(4,16,AC_MSKB2)//[19:16]
    #define DRAMC_DPY_CLK_SW_CON_SEL2_SW_DR_SHORT_QUEUE_ACK_SEL Fld(4,20,AC_MSKB2)//[23:20]
    #define DRAMC_DPY_CLK_SW_CON_SEL2_SW_DRAMC_DFS_STA_SEL Fld(4,24,AC_MSKB3)//[27:24]
    #define DRAMC_DPY_CLK_SW_CON_SEL2_SEPERATE_PHY_PWR_SEL Fld(3,28,AC_MSKB3)//[30:28]
#define SPM_DRAMC_DPY_CLK_SW_CON2 (SPM_BASE_ADDRESS + 0x046C)
    #define DRAMC_DPY_CLK_SW_CON2_SW_PHYPLL_EN Fld(4,0,AC_MSKB0)//[3:0]
    #define DRAMC_DPY_CLK_SW_CON2_SW_DR_GATE_RETRY_EN Fld(4,4,AC_MSKB0)//[7:4]
    #define DRAMC_DPY_CLK_SW_CON2_SW_DDRPHY_FB_CK_EN Fld(4,8,AC_MSKB1)//[11:8]
    #define DRAMC_DPY_CLK_SW_CON2_SC_DR_SHU_EN_ACK Fld(4,12,AC_MSKB1)//[15:12]
    #define DRAMC_DPY_CLK_SW_CON2_EMI_CLK_OFF_ACK Fld(4,16,AC_MSKB2)//[19:16]
    #define DRAMC_DPY_CLK_SW_CON2_SC_DR_SHORT_QUEUE_ACK Fld(4,20,AC_MSKB2)//[23:20]
    #define DRAMC_DPY_CLK_SW_CON2_SC_DRAMC_DFS_STA Fld(4,24,AC_MSKB3)//[27:24]
#define SPM_DRAMC_DPY_CLK_SW_CON_SEL3 (SPM_BASE_ADDRESS + 0x0470)
    #define DRAMC_DPY_CLK_SW_CON_SEL3_SW_PHYPLL_SHU_EN_SEL Fld(1,0,AC_MSKB0)//[0:0]
    #define DRAMC_DPY_CLK_SW_CON_SEL3_SW_PHYPLL2_SHU_EN_SEL Fld(1,1,AC_MSKB0)//[1:1]
    #define DRAMC_DPY_CLK_SW_CON_SEL3_SW_PHYPLL_MODE_SW_SEL Fld(1,2,AC_MSKB0)//[2:2]
    #define DRAMC_DPY_CLK_SW_CON_SEL3_SW_PHYPLL2_MODE_SW_SEL Fld(1,3,AC_MSKB0)//[3:3]
    #define DRAMC_DPY_CLK_SW_CON_SEL3_SW_DR_SHORT_QUEUE_SEL Fld(1,4,AC_MSKB0)//[4:4]
    #define DRAMC_DPY_CLK_SW_CON_SEL3_SW_DR_SHU_EN_SEL Fld(1,5,AC_MSKB0)//[5:5]
    #define DRAMC_DPY_CLK_SW_CON_SEL3_SW_DR_SHU_LEVEL_SEL Fld(1,6,AC_MSKB0)//[6:6]
#define SPM_DRAMC_DPY_CLK_SW_CON3 (SPM_BASE_ADDRESS + 0x0474)
    #define DRAMC_DPY_CLK_SW_CON3_SW_PHYPLL_SHU_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define DRAMC_DPY_CLK_SW_CON3_SW_PHYPLL2_SHU_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define DRAMC_DPY_CLK_SW_CON3_SW_PHYPLL_MODE_SW Fld(1,2,AC_MSKB0)//[2:2]
    #define DRAMC_DPY_CLK_SW_CON3_SW_PHYPLL2_MODE_SW Fld(1,3,AC_MSKB0)//[3:3]
    #define DRAMC_DPY_CLK_SW_CON3_SW_DR_SHORT_QUEUE Fld(1,4,AC_MSKB0)//[4:4]
    #define DRAMC_DPY_CLK_SW_CON3_SW_DR_SHU_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define DRAMC_DPY_CLK_SW_CON3_SW_DR_SHU_LEVEL Fld(2,6,AC_MSKB0)//[7:6]
    #define DRAMC_DPY_CLK_SW_CON3_SPM2ISP_ULTRAREQ_SW_MODE Fld(1,8,AC_MSKB1)//[8:8]
    #define DRAMC_DPY_CLK_SW_CON3_SPM2MM_ULTRAREQ_SW_MODE Fld(1,9,AC_MSKB1)//[9:9]
    #define DRAMC_DPY_CLK_SW_CON3_SPM2MD_ULTRAREQ_SW_MODE Fld(1,10,AC_MSKB1)//[10:10]
    #define DRAMC_DPY_CLK_SW_CON3_SPM2ISP_ULTRAACK_D2T Fld(1,12,AC_MSKB1)//[12:12]
    #define DRAMC_DPY_CLK_SW_CON3_SPM2MM_ULTRAACK_D2T Fld(1,13,AC_MSKB1)//[13:13]
    #define DRAMC_DPY_CLK_SW_CON3_SPM2MD_ULTRAACK_D2T Fld(1,14,AC_MSKB1)//[14:14]
    #define DRAMC_DPY_CLK_SW_CON3_SPM_ULTRAACK_ALL_D2T Fld(1,15,AC_MSKB1)//[15:15]
    #define DRAMC_DPY_CLK_SW_CON3_SPM2ISP_ULTRAACK_MASK_B Fld(1,16,AC_MSKB2)//[16:16]
    #define DRAMC_DPY_CLK_SW_CON3_SPM2MM_ULTRAACK_MASK_B Fld(1,17,AC_MSKB2)//[17:17]
    #define DRAMC_DPY_CLK_SW_CON3_SPM2MD_ULTRAACK_MASK_B Fld(1,18,AC_MSKB2)//[18:18]
    #define DRAMC_DPY_CLK_SW_CON3_SPM_ULTRAACK_MASK_ALL_B Fld(1,19,AC_MSKB2)//[19:19]
    #define DRAMC_DPY_CLK_SW_CON3_SPM2ISP_ULTRAREQ_HW_MODE Fld(1,20,AC_MSKB2)//[20:20]
    #define DRAMC_DPY_CLK_SW_CON3_SPM2MM_ULTRAREQ_HW_MODE Fld(1,21,AC_MSKB2)//[21:21]
    #define DRAMC_DPY_CLK_SW_CON3_SPM2MD_ULTRAREQ_HW_MODE Fld(1,22,AC_MSKB2)//[22:22]
    #define DRAMC_DPY_CLK_SW_CON3_SW_DMDRAMCSHU_ACK_ALL Fld(1,28,AC_MSKB3)//[28:28]
    #define DRAMC_DPY_CLK_SW_CON3_EMI_CLK_OFF_ACK_ALL Fld(1,29,AC_MSKB3)//[29:29]
    #define DRAMC_DPY_CLK_SW_CON3_DR_SHORT_QUEUE_ACK_ALL Fld(1,30,AC_MSKB3)//[30:30]
    #define DRAMC_DPY_CLK_SW_CON3_SW_DRAMC_DFS_STA_ALL Fld(1,31,AC_MSKB3)//[31:31]
#define SPM_DRAMC_DPY_CLK_SW_CON_SEL4 (SPM_BASE_ADDRESS + 0x0490)
    #define DRAMC_DPY_CLK_SW_CON_SEL4_SW_DPY_BCLK_ENABLE_SEL Fld(4,0,AC_MSKB0)//[3:0]
    #define DRAMC_DPY_CLK_SW_CON_SEL4_SW_DPY_SHU_RESTORE_SEL Fld(4,4,AC_MSKB0)//[7:4]
    #define DRAMC_DPY_CLK_SW_CON_SEL4_SW_DPY_RESERVED_0_SEL Fld(4,8,AC_MSKB1)//[11:8]
    #define DRAMC_DPY_CLK_SW_CON_SEL4_SW_DPY_RESERVED_1_SEL Fld(4,12,AC_MSKB1)//[15:12]
#define SPM_DRAMC_DPY_CLK_SPM_CON (SPM_BASE_ADDRESS + 0x0498)
    #define DRAMC_DPY_CLK_SPM_CON_PCM_DPY_BCLK_ENABLE Fld(1,0,AC_MSKB0)//[0:0]
    #define DRAMC_DPY_CLK_SPM_CON_PCM_DPY_SHU_RESTORE Fld(1,1,AC_MSKB0)//[1:1]
    #define DRAMC_DPY_CLK_SPM_CON_PCM_DPY_RESERVED_0 Fld(1,2,AC_MSKB0)//[2:2]
    #define DRAMC_DPY_CLK_SPM_CON_PCM_DPY_RX_TRACKING_EN Fld(1,3,AC_MSKB0)//[3:3]
#define SPM_SW_RSV_5 (SPM_BASE_ADDRESS + 0x061c)



// HW Phyical base address for mem.c use
//#define DRAMC0_NAO_BASE Channel_A_DRAMC_NAO_BASE_ADDRESS
//#define DRAMC1_NAO_BASE Channel_B_DRAMC_NAO_BASE_ADDRESS
//#define DRAMC0_BASE     Channel_A_DRAMC_AO_BASE_ADDRESS
//#define DRAMC1_BASE     Channel_B_DRAMC_AO_BASE_ADDRESS
//#define DDRPHY_BASE     Channel_A_PHY_BASE_VIRTUAL
//#define DDRPHY1_BASE    Channel_B_PHY_BASE_VIRTUAL

#define DRAMC_WBR 0x10000284
#define BROADCAST_4CHANNELS     0x1
#define BROADCAST_2CHANNELS     0x2
#if CHANNEL_NUMBER==2
#define DRAMC_BROADCAST_ON BROADCAST_2CHANNELS //CHA CHB the same group; CHC CHD the same group 
#else
#define DRAMC_BROADCAST_ON BROADCAST_4CHANNELS //CHA CHB CHC CHD the same group
#endif    
#define DRAMC_BROADCAST_OFF 0x0

#define PHY_FLD_FULL Fld(32,0,AC_FULLDW)//[31:0]
//#define A60501_BUILD_ERROR_TODO
#define DRAMC_NAO_BASE_ADDRESS Channel_A_DRAMC_NAO_BASE_VIRTUAL

//Page AO_1
#define DRAMC_REG_TESTMODE (DRAMC_NAO_BASE_ADDRESS + 0x0000)
    #define TESTMODE_TESTM_PAT0 Fld(8,24,AC_FULLB3)//[31:24]
#define DRAMC_REG_LBWDAT0 (DRAMC_NAO_BASE_ADDRESS + 0x0004)
    #define LBWDAT0_LBWDATA0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_LBWDAT1 (DRAMC_NAO_BASE_ADDRESS + 0x0008)
    #define LBWDAT1_LBWDATA1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_LBWDAT2 (DRAMC_NAO_BASE_ADDRESS + 0x000C)
    #define LBWDAT2_LBWDATA2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_LBWDAT3 (DRAMC_NAO_BASE_ADDRESS + 0x0010)
    #define LBWDAT3_LBWDATA3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_CKPHCHK (DRAMC_NAO_BASE_ADDRESS + 0x0020)
    #define CKPHCHK_CKPHCNTEN Fld(1,31,AC_MSKB3)//[31:31]
    #define CKPHCHK_CKPHCHKCYC Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_DMMONITOR (DRAMC_NAO_BASE_ADDRESS + 0x0024)
    #define DMMONITOR_JMTRCNT Fld(16,16,AC_FULLW32)//[31:16]
    #define DMMONITOR_WDQ_MON_OPT Fld(1,4,AC_MSKB0)//[4:4]
    #define DMMONITOR_BUSMONEN_SW Fld(1,3,AC_MSKB0)//[3:3]
    #define DMMONITOR_MONPAUSE_SW Fld(1,2,AC_MSKB0)//[2:2]
    #define DMMONITOR_JMTR_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_TESTCHIP_DMA1 (DRAMC_NAO_BASE_ADDRESS + 0x0030)
    #define TESTCHIP_DMA1_DMA_LP4MATAB_OPT Fld(1,12,AC_MSKB1)//[12:12]
    #define TESTCHIP_DMA1_DMAFIXPAT Fld(1,9,AC_MSKB1)//[9:9]
    #define TESTCHIP_DMA1_DMAEN_LOOP Fld(1,8,AC_MSKB1)//[8:8]
    #define TESTCHIP_DMA1_DMABURSTLEN Fld(3,4,AC_MSKB0)//[6:4]
    #define TESTCHIP_DMA1_DMA_MWR Fld(1,3,AC_MSKB0)//[3:3]
    #define TESTCHIP_DMA1_DMAPURERDEN Fld(1,2,AC_MSKB0)//[2:2]
    #define TESTCHIP_DMA1_DMAPUREWREN Fld(1,1,AC_MSKB0)//[1:1]
    #define TESTCHIP_DMA1_DMAEN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_MISC_STATUSA (DRAMC_NAO_BASE_ADDRESS + 0x0080)
    #define MISC_STATUSA_DRAMC_IDLE_DCM Fld(1,31,AC_MSKB3)//[31:31]
    #define MISC_STATUSA_DRAMC_IDLE_STATUS Fld(1,30,AC_MSKB3)//[30:30]
    #define MISC_STATUSA_MANUTXUPD_DONE Fld(1,29,AC_MSKB3)//[29:29]
    #define MISC_STATUSA_REQDEPTH_UPD_DONE Fld(1,28,AC_MSKB3)//[28:28]
    #define MISC_STATUSA_REFRESH_QUEUE_CNT Fld(4,24,AC_MSKB3)//[27:24]
    #define MISC_STATUSA_REFRESH_OVER_CNT Fld(4,20,AC_MSKB2)//[23:20]
    #define MISC_STATUSA_SELFREF_SM Fld(3,17,AC_MSKB2)//[19:17]
    #define MISC_STATUSA_SREF_STATE Fld(1,16,AC_MSKB2)//[16:16]
    #define MISC_STATUSA_CKE1O_PRE Fld(1,14,AC_MSKB1)//[14:14]
    #define MISC_STATUSA_CKEO_PRE Fld(1,13,AC_MSKB1)//[13:13]
    #define MISC_STATUSA_DRAM_HWCFG Fld(1,12,AC_MSKB1)//[12:12]
    #define MISC_STATUSA_REFRESH_RATE Fld(3,8,AC_MSKB1)//[10:8]
    #define MISC_STATUSA_REQQUE_DEPTH Fld(4,4,AC_MSKB0)//[7:4]
    #define MISC_STATUSA_PG_VLD Fld(1,3,AC_MSKB0)//[3:3]
    #define MISC_STATUSA_REQQ_EMPTY Fld(1,2,AC_MSKB0)//[2:2]
    #define MISC_STATUSA_WRITE_DATA_BUFFER_EMPTY Fld(1,1,AC_MSKB0)//[1:1]
    #define MISC_STATUSA_WAIT_DLE Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_SPECIAL_STATUS (DRAMC_NAO_BASE_ADDRESS + 0x0084)
    #define SPECIAL_STATUS_SREF_REQ Fld(1,31,AC_MSKB3)//[31:31]
    #define SPECIAL_STATUS_SREF_REQ_2Q Fld(1,30,AC_MSKB3)//[30:30]
    #define SPECIAL_STATUS_SC_DRAMC_QUEUE_ACK Fld(1,28,AC_MSKB3)//[28:28]
    #define SPECIAL_STATUS_SCARB_SM Fld(5,20,AC_MSKW32)//[24:20]
    #define SPECIAL_STATUS_SCSM Fld(5,12,AC_MSKW21)//[16:12]
    #define SPECIAL_STATUS_SPECIAL_STATUS Fld(1,11,AC_MSKB1)//[11:11]
    #define SPECIAL_STATUS_STBUPD_STOP Fld(1,8,AC_MSKB1)//[8:8]
    #define SPECIAL_STATUS_H_REFR_REQ Fld(1,7,AC_MSKB0)//[7:7]
    #define SPECIAL_STATUS_H_ZQCS_REQ Fld(1,6,AC_MSKB0)//[6:6]
    #define SPECIAL_STATUS_DQSOSCEN_PERIOD Fld(1,5,AC_MSKB0)//[5:5]
    #define SPECIAL_STATUS_H_DQSOSCEN_REQ Fld(1,4,AC_MSKB0)//[4:4]
    #define SPECIAL_STATUS_H_ZQLCAL_REQ Fld(1,2,AC_MSKB0)//[2:2]
    #define SPECIAL_STATUS_H_ZQLAT_REQ Fld(1,1,AC_MSKB0)//[1:1]
    #define SPECIAL_STATUS_SPECIAL_COMMAND_ENABLE Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_SPCMDRESP (DRAMC_NAO_BASE_ADDRESS + 0x0088)
    #define SPCMDRESP_WRFIFO_RESPONSE Fld(1,31,AC_MSKB3)//[31:31]
    #define SPCMDRESP_RDFIFO_RESPONSE Fld(1,30,AC_MSKB3)//[30:30]
    #define SPCMDRESP_DVFS_RESPONSE Fld(1,16,AC_MSKB2)//[16:16]
    #define SPCMDRESP_ACT_RESPONSE Fld(1,12,AC_MSKB1)//[12:12]
    #define SPCMDRESP_DQSOSCDIS_RESPONSE Fld(1,11,AC_MSKB1)//[11:11]
    #define SPCMDRESP_DQSOSCEN_RESPONSE Fld(1,10,AC_MSKB1)//[10:10]
    #define SPCMDRESP_MPCMAN_RESPONSE Fld(1,9,AC_MSKB1)//[9:9]
    #define SPCMDRESP_STEST_RESPONSE Fld(1,8,AC_MSKB1)//[8:8]
    #define SPCMDRESP_RDDQC_RESPONSE Fld(1,7,AC_MSKB0)//[7:7]
    #define SPCMDRESP_ZQLAT_RESPONSE Fld(1,6,AC_MSKB0)//[6:6]
    #define SPCMDRESP_TCMD_RESPONSE Fld(1,5,AC_MSKB0)//[5:5]
    #define SPCMDRESP_ZQC_RESPONSE Fld(1,4,AC_MSKB0)//[4:4]
    #define SPCMDRESP_AREF_RESPONSE Fld(1,3,AC_MSKB0)//[3:3]
    #define SPCMDRESP_PREA_RESPONSE Fld(1,2,AC_MSKB0)//[2:2]
    #define SPCMDRESP_MRR_RESPONSE Fld(1,1,AC_MSKB0)//[1:1]
    #define SPCMDRESP_MRW_RESPONSE Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_MRR_STATUS (DRAMC_NAO_BASE_ADDRESS + 0x008C)
    #define MRR_STATUS_MRR_SW_REG Fld(16,16,AC_FULLW32)//[31:16]
    #define MRR_STATUS_MRR_REG Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_MRR_STATUS2 (DRAMC_NAO_BASE_ADDRESS + 0x0090)
    #define MRR_STATUS2_MR4_REG Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_MRRDATA (DRAMC_NAO_BASE_ADDRESS + 0x0094)
    #define MRRDATA_MRR_DATA Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_JMETER_ST (DRAMC_NAO_BASE_ADDRESS + 0x00BC)
    #define JMETER_ST_JMTR_DONE Fld(1,31,AC_MSKB3)//[31:31]
    #define JMETER_ST_ONES_CNT Fld(15,16,AC_MSKW32)//[30:16]
    #define JMETER_ST_ZEROS_CNT Fld(15,0,AC_MSKW10)//[14:0]
#define DRAMC_REG_TCMDO1LAT (DRAMC_NAO_BASE_ADDRESS + 0x00C0)
    #define TCMDO1LAT_CATRAIN_CMP_CPT Fld(1,31,AC_MSKB3)//[31:31]
    #define TCMDO1LAT_CATRAIN_CMP_ERR Fld(6,24,AC_MSKB3)//[29:24]
    #define TCMDO1LAT_CATRAIN_CMP_ERR0 Fld(6,16,AC_MSKB2)//[21:16]
    #define TCMDO1LAT_TCMD_O1_LATCH_DATA1 Fld(6,8,AC_MSKB1)//[13:8]
    #define TCMDO1LAT_TCMD_O1_LATCH_DATA0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RDQC_CMP (DRAMC_NAO_BASE_ADDRESS + 0x00C4)
    #define RDQC_CMP_RDDQC_CMP1_ERR Fld(16,16,AC_FULLW32)//[31:16]
    #define RDQC_CMP_RDDQC_CMP0_ERR Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_CKPHCHK_STATUS (DRAMC_NAO_BASE_ADDRESS + 0x00C8)
    #define CKPHCHK_STATUS_CKPHCHK_STATUS Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_HWMRR_PUSH2POP_CNT (DRAMC_NAO_BASE_ADDRESS + 0x010C)
    #define HWMRR_PUSH2POP_CNT_HWMRR_PUSH2POP_CNT Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_HWMRR_STATUS (DRAMC_NAO_BASE_ADDRESS + 0x0110)
    #define HWMRR_STATUS_MRR_CNT_OVER_FULL Fld(1,31,AC_MSKB3)//[31:31]
    #define HWMRR_STATUS_MRR_CNT_UNDER_FULL Fld(1,30,AC_MSKB3)//[30:30]
    #define HWMRR_STATUS_OV_P2P_CNT Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_TESTRPT (DRAMC_NAO_BASE_ADDRESS + 0x0120)
    #define TESTRPT_CALI_DONE_MON Fld(1,28,AC_MSKB3)//[28:28]
    #define TESTRPT_LB_CMP_FAIL Fld(1,24,AC_MSKB3)//[24:24]
    #define TESTRPT_TESTSTAT Fld(3,20,AC_MSKB2)//[22:20]
    #define TESTRPT_DLE_CNT_OK Fld(1,8,AC_MSKB1)//[8:8]
    #define TESTRPT_DM_CMP_ERR Fld(1,4,AC_MSKB0)//[4:4]
    #define TESTRPT_DM_CMP_CPT Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_CMP_ERR (DRAMC_NAO_BASE_ADDRESS + 0x0124)
    #define CMP_ERR_CMP_ERR Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TEST_ABIT_STATUS1 (DRAMC_NAO_BASE_ADDRESS + 0x0128)
    #define TEST_ABIT_STATUS1_TEST_ABIT_ERR1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TEST_ABIT_STATUS2 (DRAMC_NAO_BASE_ADDRESS + 0x012C)
    #define TEST_ABIT_STATUS2_TEST_ABIT_ERR2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TEST_ABIT_STATUS3 (DRAMC_NAO_BASE_ADDRESS + 0x0130)
    #define TEST_ABIT_STATUS3_TEST_ABIT_ERR3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TEST_ABIT_STATUS4 (DRAMC_NAO_BASE_ADDRESS + 0x0134)
    #define TEST_ABIT_STATUS4_TEST_ABIT_ERR4 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQSDLY0 (DRAMC_NAO_BASE_ADDRESS + 0x0150)
    #define DQSDLY0_DEL3DLY Fld(7,24,AC_MSKB3)//[30:24]
    #define DQSDLY0_DEL2DLY Fld(7,16,AC_MSKB2)//[22:16]
    #define DQSDLY0_DEL1DLY Fld(7,8,AC_MSKB1)//[14:8]
    #define DQSDLY0_DEL0DLY Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_DQ_CAL_MAX_0 (DRAMC_NAO_BASE_ADDRESS + 0x0154)
    #define DQ_CAL_MAX_0_DQ0_3_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQ_CAL_MAX_0_DQ0_2_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQ_CAL_MAX_0_DQ0_1_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQ_CAL_MAX_0_DQ0_0_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQ_CAL_MAX_1 (DRAMC_NAO_BASE_ADDRESS + 0x0158)
    #define DQ_CAL_MAX_1_DQ0_7_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQ_CAL_MAX_1_DQ0_6_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQ_CAL_MAX_1_DQ0_5_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQ_CAL_MAX_1_DQ0_4_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQ_CAL_MAX_2 (DRAMC_NAO_BASE_ADDRESS + 0x015C)
    #define DQ_CAL_MAX_2_DQ1_3_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQ_CAL_MAX_2_DQ1_2_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQ_CAL_MAX_2_DQ1_1_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQ_CAL_MAX_2_DQ1_0_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQ_CAL_MAX_3 (DRAMC_NAO_BASE_ADDRESS + 0x0160)
    #define DQ_CAL_MAX_3_DQ1_7_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQ_CAL_MAX_3_DQ1_6_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQ_CAL_MAX_3_DQ1_5_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQ_CAL_MAX_3_DQ1_4_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQ_CAL_MAX_4 (DRAMC_NAO_BASE_ADDRESS + 0x0164)
    #define DQ_CAL_MAX_4_DQ2_3_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQ_CAL_MAX_4_DQ2_2_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQ_CAL_MAX_4_DQ2_1_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQ_CAL_MAX_4_DQ2_0_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQ_CAL_MAX_5 (DRAMC_NAO_BASE_ADDRESS + 0x0168)
    #define DQ_CAL_MAX_5_DQ2_7_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQ_CAL_MAX_5_DQ2_6_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQ_CAL_MAX_5_DQ2_5_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQ_CAL_MAX_5_DQ2_4_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQ_CAL_MAX_6 (DRAMC_NAO_BASE_ADDRESS + 0x016C)
    #define DQ_CAL_MAX_6_DQ3_3_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQ_CAL_MAX_6_DQ3_2_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQ_CAL_MAX_6_DQ3_1_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQ_CAL_MAX_6_DQ3_0_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQ_CAL_MAX_7 (DRAMC_NAO_BASE_ADDRESS + 0x0170)
    #define DQ_CAL_MAX_7_DQ3_7_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQ_CAL_MAX_7_DQ3_6_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQ_CAL_MAX_7_DQ3_5_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQ_CAL_MAX_7_DQ3_4_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MIN_0 (DRAMC_NAO_BASE_ADDRESS + 0x0174)
    #define DQS_CAL_MIN_0_DQS0_3_DLY_MIN Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MIN_0_DQS0_2_DLY_MIN Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MIN_0_DQS0_1_DLY_MIN Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MIN_0_DQS0_0_DLY_MIN Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MIN_1 (DRAMC_NAO_BASE_ADDRESS + 0x0178)
    #define DQS_CAL_MIN_1_DQS0_7_DLY_MIN Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MIN_1_DQS0_6_DLY_MIN Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MIN_1_DQS0_5_DLY_MIN Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MIN_1_DQS0_4_DLY_MIN Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MIN_2 (DRAMC_NAO_BASE_ADDRESS + 0x017C)
    #define DQS_CAL_MIN_2_DQS1_3_DLY_MIN Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MIN_2_DQS1_2_DLY_MIN Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MIN_2_DQS1_1_DLY_MIN Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MIN_2_DQS1_0_DLY_MIN Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MIN_3 (DRAMC_NAO_BASE_ADDRESS + 0x0180)
    #define DQS_CAL_MIN_3_DQS1_7_DLY_MIN Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MIN_3_DQS1_6_DLY_MIN Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MIN_3_DQS1_5_DLY_MIN Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MIN_3_DQS1_4_DLY_MIN Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MIN_4 (DRAMC_NAO_BASE_ADDRESS + 0x0184)
    #define DQS_CAL_MIN_4_DQS2_3_DLY_MIN Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MIN_4_DQS2_2_DLY_MIN Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MIN_4_DQS2_1_DLY_MIN Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MIN_4_DQS2_0_DLY_MIN Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MIN_5 (DRAMC_NAO_BASE_ADDRESS + 0x0188)
    #define DQS_CAL_MIN_5_DQS2_7_DLY_MIN Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MIN_5_DQS2_6_DLY_MIN Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MIN_5_DQS2_5_DLY_MIN Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MIN_5_DQS2_4_DLY_MIN Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MIN_6 (DRAMC_NAO_BASE_ADDRESS + 0x018C)
    #define DQS_CAL_MIN_6_DQS3_3_DLY_MIN Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MIN_6_DQS3_2_DLY_MIN Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MIN_6_DQS3_1_DLY_MIN Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MIN_6_DQS3_0_DLY_MIN Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MIN_7 (DRAMC_NAO_BASE_ADDRESS + 0x0190)
    #define DQS_CAL_MIN_7_DQS3_7_DLY_MIN Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MIN_7_DQS3_6_DLY_MIN Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MIN_7_DQS3_5_DLY_MIN Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MIN_7_DQS3_4_DLY_MIN Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MAX_0 (DRAMC_NAO_BASE_ADDRESS + 0x0194)
    #define DQS_CAL_MAX_0_DQS0_3_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MAX_0_DQS0_2_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MAX_0_DQS0_1_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MAX_0_DQS0_0_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MAX_1 (DRAMC_NAO_BASE_ADDRESS + 0x0198)
    #define DQS_CAL_MAX_1_DQS0_7_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MAX_1_DQS0_6_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MAX_1_DQS0_5_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MAX_1_DQS0_4_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MAX_2 (DRAMC_NAO_BASE_ADDRESS + 0x019C)
    #define DQS_CAL_MAX_2_DQS1_3_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MAX_2_DQS1_2_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MAX_2_DQS1_1_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MAX_2_DQS1_0_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MAX_3 (DRAMC_NAO_BASE_ADDRESS + 0x01A0)
    #define DQS_CAL_MAX_3_DQS1_7_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MAX_3_DQS1_6_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MAX_3_DQS1_5_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MAX_3_DQS1_4_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MAX_4 (DRAMC_NAO_BASE_ADDRESS + 0x01A4)
    #define DQS_CAL_MAX_4_DQS2_3_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MAX_4_DQS2_2_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MAX_4_DQS2_1_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MAX_4_DQS2_0_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MAX_5 (DRAMC_NAO_BASE_ADDRESS + 0x01A8)
    #define DQS_CAL_MAX_5_DQS2_7_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MAX_5_DQS2_6_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MAX_5_DQS2_5_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MAX_5_DQS2_4_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MAX_6 (DRAMC_NAO_BASE_ADDRESS + 0x01AC)
    #define DQS_CAL_MAX_6_DQS3_3_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MAX_6_DQS3_2_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MAX_6_DQS3_1_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MAX_6_DQS3_0_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MAX_7 (DRAMC_NAO_BASE_ADDRESS + 0x01B0)
    #define DQS_CAL_MAX_7_DQS3_7_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MAX_7_DQS3_6_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MAX_7_DQS3_5_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MAX_7_DQS3_4_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQICAL0 (DRAMC_NAO_BASE_ADDRESS + 0x01B4)
    #define DQICAL0_DQ3_DLY_MAX Fld(7,24,AC_MSKB3)//[30:24]
    #define DQICAL0_DQ2_DLY_MAX Fld(7,16,AC_MSKB2)//[22:16]
    #define DQICAL0_DQ1_DLY_MAX Fld(7,8,AC_MSKB1)//[14:8]
    #define DQICAL0_DQ0_DLY_MAX Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_DQICAL1 (DRAMC_NAO_BASE_ADDRESS + 0x01B8)
    #define DQICAL1_DQS3_DLY_MIN Fld(7,24,AC_MSKB3)//[30:24]
    #define DQICAL1_DQS2_DLY_MIN Fld(7,16,AC_MSKB2)//[22:16]
    #define DQICAL1_DQS1_DLY_MIN Fld(7,8,AC_MSKB1)//[14:8]
    #define DQICAL1_DQS0_DLY_MIN Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_DQICAL2 (DRAMC_NAO_BASE_ADDRESS + 0x01BC)
    #define DQICAL2_DQS3_DLY_MAX Fld(7,24,AC_MSKB3)//[30:24]
    #define DQICAL2_DQS2_DLY_MAX Fld(7,16,AC_MSKB2)//[22:16]
    #define DQICAL2_DQS1_DLY_MAX Fld(7,8,AC_MSKB1)//[14:8]
    #define DQICAL2_DQS0_DLY_MAX Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_DQICAL3 (DRAMC_NAO_BASE_ADDRESS + 0x01C0)
    #define DQICAL3_DQS3_DLY_AVG Fld(7,24,AC_MSKB3)//[30:24]
    #define DQICAL3_DQS2_DLY_AVG Fld(7,16,AC_MSKB2)//[22:16]
    #define DQICAL3_DQS1_DLY_AVG Fld(7,8,AC_MSKB1)//[14:8]
    #define DQICAL3_DQS0_DLY_AVG Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS1 (DRAMC_NAO_BASE_ADDRESS + 0x0200)
    #define TESTCHIP_DMA_STATUS1_DMA_STATE Fld(4,4,AC_MSKB0)//[7:4]
    #define TESTCHIP_DMA_STATUS1_DMACMPERR Fld(1,3,AC_MSKB0)//[3:3]
    #define TESTCHIP_DMA_STATUS1_DMA_BUF_AVAIL Fld(1,2,AC_MSKB0)//[2:2]
    #define TESTCHIP_DMA_STATUS1_DMASTATUS Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS2 (DRAMC_NAO_BASE_ADDRESS + 0x0204)
    #define TESTCHIP_DMA_STATUS2_DMACMPERR_BIT Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS3 (DRAMC_NAO_BASE_ADDRESS + 0x0208)
    #define TESTCHIP_DMA_STATUS3_DMA_DATA_BUFFER0_31_0_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS4 (DRAMC_NAO_BASE_ADDRESS + 0x020C)
    #define TESTCHIP_DMA_STATUS4_DMA_DATA_BUFFER0_63_32_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS5 (DRAMC_NAO_BASE_ADDRESS + 0x0210)
    #define TESTCHIP_DMA_STATUS5_DMA_DATA_BUFFER0_95_64_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS6 (DRAMC_NAO_BASE_ADDRESS + 0x0214)
    #define TESTCHIP_DMA_STATUS6_DMA_DATA_BUFFER0_127_96_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS7 (DRAMC_NAO_BASE_ADDRESS + 0x0218)
    #define TESTCHIP_DMA_STATUS7_DMA_DATA_BUFFER1_31_0_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS8 (DRAMC_NAO_BASE_ADDRESS + 0x021C)
    #define TESTCHIP_DMA_STATUS8_DMA_DATA_BUFFER1_63_32_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS9 (DRAMC_NAO_BASE_ADDRESS + 0x0220)
    #define TESTCHIP_DMA_STATUS9_DMA_DATA_BUFFER1_95_64_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS10 (DRAMC_NAO_BASE_ADDRESS + 0x0224)
    #define TESTCHIP_DMA_STATUS10_DMA_DATA_BUFFE1_127_96_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS11 (DRAMC_NAO_BASE_ADDRESS + 0x0228)
    #define TESTCHIP_DMA_STATUS11_DMA_DATA_BUFFER2_31_0_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS12 (DRAMC_NAO_BASE_ADDRESS + 0x022C)
    #define TESTCHIP_DMA_STATUS12_DMA_DATA_BUFFER2_63_32_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS13 (DRAMC_NAO_BASE_ADDRESS + 0x0230)
    #define TESTCHIP_DMA_STATUS13_DMA_DATA_BUFFER2_95_64_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS14 (DRAMC_NAO_BASE_ADDRESS + 0x0234)
    #define TESTCHIP_DMA_STATUS14_DMA_DATA_BUFFER2_127_96_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS15 (DRAMC_NAO_BASE_ADDRESS + 0x0238)
    #define TESTCHIP_DMA_STATUS15_DMA_DATA_BUFFER3_31_0_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS16 (DRAMC_NAO_BASE_ADDRESS + 0x023C)
    #define TESTCHIP_DMA_STATUS16_DMA_DATA_BUFFER3_63_32_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS17 (DRAMC_NAO_BASE_ADDRESS + 0x0240)
    #define TESTCHIP_DMA_STATUS17_DMA_DATA_BUFFER3_95_64_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS18 (DRAMC_NAO_BASE_ADDRESS + 0x0244)
    #define TESTCHIP_DMA_STATUS18_DMA_DATA_BUFFER3_127_96_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS19 (DRAMC_NAO_BASE_ADDRESS + 0x0248)
    #define TESTCHIP_DMA_STATUS19_DMA_DATA_BUFFER4_31_0_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS20 (DRAMC_NAO_BASE_ADDRESS + 0x024C)
    #define TESTCHIP_DMA_STATUS20_DMA_DATA_BUFFER4_63_32_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS21 (DRAMC_NAO_BASE_ADDRESS + 0x0250)
    #define TESTCHIP_DMA_STATUS21_DMA_DATA_BUFFER4_95_64_ Fld(32,0,AC_FULLDW)//[31:0]

//Page AO_2
#define DRAMC_REG_TESTCHIP_DMA_STATUS22 (DRAMC_NAO_BASE_ADDRESS + 0x0254)
    #define TESTCHIP_DMA_STATUS22_DMA_DATA_BUFFER4_127_96_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS23 (DRAMC_NAO_BASE_ADDRESS + 0x0258)
    #define TESTCHIP_DMA_STATUS23_DMA_DATA_BUFFER5_31_0_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS24 (DRAMC_NAO_BASE_ADDRESS + 0x025C)
    #define TESTCHIP_DMA_STATUS24_DMA_DATA_BUFFER5_63_32_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS25 (DRAMC_NAO_BASE_ADDRESS + 0x0260)
    #define TESTCHIP_DMA_STATUS25_DMA_DATA_BUFFER5_95_64_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS26 (DRAMC_NAO_BASE_ADDRESS + 0x0264)
    #define TESTCHIP_DMA_STATUS26_DMA_DATA_BUFFER5_127_96_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS27 (DRAMC_NAO_BASE_ADDRESS + 0x0268)
    #define TESTCHIP_DMA_STATUS27_DMA_DATA_BUFFER6_31_0_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS28 (DRAMC_NAO_BASE_ADDRESS + 0x026C)
    #define TESTCHIP_DMA_STATUS28_DMA_DATA_BUFFER6_63_32_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS29 (DRAMC_NAO_BASE_ADDRESS + 0x0270)
    #define TESTCHIP_DMA_STATUS29_DMA_DATA_BUFFER6_95_64_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS30 (DRAMC_NAO_BASE_ADDRESS + 0x0274)
    #define TESTCHIP_DMA_STATUS30_DMA_DATA_BUFFER6_127_96_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS31 (DRAMC_NAO_BASE_ADDRESS + 0x0278)
    #define TESTCHIP_DMA_STATUS31_DMA_DATA_BUFFER7_31_0_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS32 (DRAMC_NAO_BASE_ADDRESS + 0x027C)
    #define TESTCHIP_DMA_STATUS32_DMA_DATA_BUFFER7_63_32_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS33 (DRAMC_NAO_BASE_ADDRESS + 0x0280)
    #define TESTCHIP_DMA_STATUS33_DMA_DATA_BUFFER7_95_64_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS34 (DRAMC_NAO_BASE_ADDRESS + 0x0284)
    #define TESTCHIP_DMA_STATUS34_DMA_DATA_BUFFER7_127_96_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_REFRESH_POP_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0300)
    #define REFRESH_POP_COUNTER_REFRESH_POP_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_FREERUN_26M_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0304)
    #define FREERUN_26M_COUNTER_FREERUN_26M_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DRAMC_IDLE_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0308)
    #define DRAMC_IDLE_COUNTER_DRAMC_IDLE_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_R2R_PAGE_HIT_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x030C)
    #define R2R_PAGE_HIT_COUNTER_R2R_PAGE_HIT_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_R2R_PAGE_MISS_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0310)
    #define R2R_PAGE_MISS_COUNTER_R2R_PAGE_MISS_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_R2R_INTERBANK_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0314)
    #define R2R_INTERBANK_COUNTER_R2R_INTERBANK_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_R2W_PAGE_HIT_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0318)
    #define R2W_PAGE_HIT_COUNTER_R2W_PAGE_HIT_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_R2W_PAGE_MISS_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x031C)
    #define R2W_PAGE_MISS_COUNTER_R2W_PAGE_MISS_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_R2W_INTERBANK_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0320)
    #define R2W_INTERBANK_COUNTER_R2W_INTERBANK_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_W2R_PAGE_HIT_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0324)
    #define W2R_PAGE_HIT_COUNTER_W2R_PAGE_HIT_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_W2R_PAGE_MISS_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0328)
    #define W2R_PAGE_MISS_COUNTER_W2R_PAGE_MISS_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_W2R_INTERBANK_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x032C)
    #define W2R_INTERBANK_COUNTER_W2R_INTERBANK_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_W2W_PAGE_HIT_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0330)
    #define W2W_PAGE_HIT_COUNTER_W2W_PAGE_HIT_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_W2W_PAGE_MISS_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0334)
    #define W2W_PAGE_MISS_COUNTER_W2W_PAGE_MISS_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_W2W_INTERBANK_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0338)
    #define W2W_INTERBANK_COUNTER_W2W_INTERBANK_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK0_PRE_STANDBY_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x033C)
    #define RK0_PRE_STANDBY_COUNTER_RK0_PRE_STANDBY_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK0_PRE_POWERDOWN_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0340)
    #define RK0_PRE_POWERDOWN_COUNTER_RK0_PRE_POWERDOWN_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK0_ACT_STANDBY_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0344)
    #define RK0_ACT_STANDBY_COUNTER_RK0_ACT_STANDBY_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK0_ACT_POWERDOWN_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0348)
    #define RK0_ACT_POWERDOWN_COUNTER_RK0_ACT_POWERDOWN_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK1_PRE_STANDBY_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x034C)
    #define RK1_PRE_STANDBY_COUNTER_RK1_PRE_STANDBY_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK1_PRE_POWERDOWN_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0350)
    #define RK1_PRE_POWERDOWN_COUNTER_RK1_PRE_POWERDOWN_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK1_ACT_STANDBY_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0354)
    #define RK1_ACT_STANDBY_COUNTER_RK1_ACT_STANDBY_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK1_ACT_POWERDOWN_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0358)
    #define RK1_ACT_POWERDOWN_COUNTER_RK1_ACT_POWERDOWN_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK2_PRE_STANDBY_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x035C)
    #define RK2_PRE_STANDBY_COUNTER_RK2_PRE_STANDBY_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK2_PRE_POWERDOWN_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0360)
    #define RK2_PRE_POWERDOWN_COUNTER_RK2_PRE_POWERDOWN_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK2_ACT_STANDBY_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0364)
    #define RK2_ACT_STANDBY_COUNTER_RK2_ACT_STANDBY_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK2_ACT_POWERDOWN_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0368)
    #define RK2_ACT_POWERDOWN_COUNTER_RK2_ACT_POWERDOWN_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQ0_TOGGLE_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x036C)
    #define DQ0_TOGGLE_COUNTER_DQ0_TOGGLE_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQ1_TOGGLE_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0370)
    #define DQ1_TOGGLE_COUNTER_DQ1_TOGGLE_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQ2_TOGGLE_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0374)
    #define DQ2_TOGGLE_COUNTER_DQ2_TOGGLE_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQ3_TOGGLE_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0378)
    #define DQ3_TOGGLE_COUNTER_DQ3_TOGGLE_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQ0_TOGGLE_COUNTER_R (DRAMC_NAO_BASE_ADDRESS + 0x037C)
    #define DQ0_TOGGLE_COUNTER_R_DQ0_TOGGLE_COUNTER_R Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQ1_TOGGLE_COUNTER_R (DRAMC_NAO_BASE_ADDRESS + 0x0380)
    #define DQ1_TOGGLE_COUNTER_R_DQ1_TOGGLE_COUNTER_R Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQ2_TOGGLE_COUNTER_R (DRAMC_NAO_BASE_ADDRESS + 0x0384)
    #define DQ2_TOGGLE_COUNTER_R_DQ2_TOGGLE_COUNTER_R Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQ3_TOGGLE_COUNTER_R (DRAMC_NAO_BASE_ADDRESS + 0x0388)
    #define DQ3_TOGGLE_COUNTER_R_DQ3_TOGGLE_COUNTER_R Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_READ_BYTES_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x038C)
    #define READ_BYTES_COUNTER_READ_BYTES_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_WRITE_BYTES_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0390)
    #define WRITE_BYTES_COUNTER_WRITE_BYTES_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQSSAMPLEV (DRAMC_NAO_BASE_ADDRESS + 0x0400)
    #define DQSSAMPLEV_PI_OVERFLOW Fld(4,12,AC_MSKB1)//[15:12]
    #define DQSSAMPLEV_SAMPLE_OUT1_DQS3 Fld(1,3,AC_MSKB0)//[3:3]
    #define DQSSAMPLEV_SAMPLE_OUT1_DQS2 Fld(1,2,AC_MSKB0)//[2:2]
    #define DQSSAMPLEV_SAMPLE_OUT1_DQS1 Fld(1,1,AC_MSKB0)//[1:1]
    #define DQSSAMPLEV_SAMPLE_OUT1_DQS0 Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_DQSGNWCNT0 (DRAMC_NAO_BASE_ADDRESS + 0x0408)
    #define DQSGNWCNT0_DQS1R_GATING_COUNTER Fld(8,24,AC_FULLB3)//[31:24]
    #define DQSGNWCNT0_DQS1F_GATING_COUNTER Fld(8,16,AC_FULLB2)//[23:16]
    #define DQSGNWCNT0_DQS0R_GATING_COUNTER Fld(8,8,AC_FULLB1)//[15:8]
    #define DQSGNWCNT0_DQS0F_GATING_COUNTER Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQSGNWCNT1 (DRAMC_NAO_BASE_ADDRESS + 0x040C)
    #define DQSGNWCNT1_DQS3R_GATING_COUNTER Fld(8,24,AC_FULLB3)//[31:24]
    #define DQSGNWCNT1_DQS3F_GATING_COUNTER Fld(8,16,AC_FULLB2)//[23:16]
    #define DQSGNWCNT1_DQS2R_GATING_COUNTER Fld(8,8,AC_FULLB1)//[15:8]
    #define DQSGNWCNT1_DQS2F_GATING_COUNTER Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQSGNWCNT2 (DRAMC_NAO_BASE_ADDRESS + 0x0410)
    #define DQSGNWCNT2_DQS0R_PRE_GATING_COUNTER Fld(8,24,AC_FULLB3)//[31:24]
    #define DQSGNWCNT2_DQS0F_PRE_GATING_COUNTER Fld(8,16,AC_FULLB2)//[23:16]
    #define DQSGNWCNT2_DQS0R_POS_GATING_COUNTER Fld(8,8,AC_FULLB1)//[15:8]
    #define DQSGNWCNT2_DQS0F_POS_GATING_COUNTER Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQSGNWCNT3 (DRAMC_NAO_BASE_ADDRESS + 0x0414)
    #define DQSGNWCNT3_DQS1R_PRE_GATING_COUNTER Fld(8,24,AC_FULLB3)//[31:24]
    #define DQSGNWCNT3_DQS1F_PRE_GATING_COUNTER Fld(8,16,AC_FULLB2)//[23:16]
    #define DQSGNWCNT3_DQS1R_POS_GATING_COUNTER Fld(8,8,AC_FULLB1)//[15:8]
    #define DQSGNWCNT3_DQS1F_POS_GATING_COUNTER Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQSGNWCNT4 (DRAMC_NAO_BASE_ADDRESS + 0x0418)
    #define DQSGNWCNT4_DQS2R_PRE_GATING_COUNTER Fld(8,24,AC_FULLB3)//[31:24]
    #define DQSGNWCNT4_DQS2F_PRE_GATING_COUNTER Fld(8,16,AC_FULLB2)//[23:16]
    #define DQSGNWCNT4_DQS2R_POS_GATING_COUNTER Fld(8,8,AC_FULLB1)//[15:8]
    #define DQSGNWCNT4_DQS2F_POS_GATING_COUNTER Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQSGNWCNT5 (DRAMC_NAO_BASE_ADDRESS + 0x041C)
    #define DQSGNWCNT5_DQS3R_PRE_GATING_COUNTER Fld(8,24,AC_FULLB3)//[31:24]
    #define DQSGNWCNT5_DQS3F_PRE_GATING_COUNTER Fld(8,16,AC_FULLB2)//[23:16]
    #define DQSGNWCNT5_DQS3R_POS_GATING_COUNTER Fld(8,8,AC_FULLB1)//[15:8]
    #define DQSGNWCNT5_DQS3F_POS_GATING_COUNTER Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_TOGGLE_CNT (DRAMC_NAO_BASE_ADDRESS + 0x0420)
    #define TOGGLE_CNT_TOGGLE_CNT Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQS0_ERR_CNT (DRAMC_NAO_BASE_ADDRESS + 0x0424)
    #define DQS0_ERR_CNT_DQS0_ERR_CNT Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQ_ERR_CNT0 (DRAMC_NAO_BASE_ADDRESS + 0x0428)
    #define DQ_ERR_CNT0_DQ_ERR_CNT0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQS1_ERR_CNT (DRAMC_NAO_BASE_ADDRESS + 0x042C)
    #define DQS1_ERR_CNT_DQS1_ERR_CNT Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQ_ERR_CNT1 (DRAMC_NAO_BASE_ADDRESS + 0x0430)
    #define DQ_ERR_CNT1_DQ_ERR_CNT1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQS2_ERR_CNT (DRAMC_NAO_BASE_ADDRESS + 0x0434)
    #define DQS2_ERR_CNT_DQS2_ERR_CNT Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQ_ERR_CNT2 (DRAMC_NAO_BASE_ADDRESS + 0x0438)
    #define DQ_ERR_CNT2_DQ_ERR_CNT2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQS3_ERR_CNT (DRAMC_NAO_BASE_ADDRESS + 0x043C)
    #define DQS3_ERR_CNT_DQS3_ERR_CNT Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQ_ERR_CNT3 (DRAMC_NAO_BASE_ADDRESS + 0x0440)
    #define DQ_ERR_CNT3_DQ_ERR_CNT3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_IORGCNT (DRAMC_NAO_BASE_ADDRESS + 0x0450)
    #define IORGCNT_IO_RING_COUNTER Fld(16,16,AC_FULLW32)//[31:16]
    #define IORGCNT_IO_RING_COUNTER_K Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_DQSG_RETRY_STATE (DRAMC_NAO_BASE_ADDRESS + 0x0454)
    #define DQSG_RETRY_STATE_DQSG_RETRY_4TH_ST Fld(8,24,AC_FULLB3)//[31:24]
    #define DQSG_RETRY_STATE_DQSG_RETRY_3RD_ST Fld(8,16,AC_FULLB2)//[23:16]
    #define DQSG_RETRY_STATE_DQSG_RETRY_2ND_ST Fld(8,8,AC_FULLB1)//[15:8]
    #define DQSG_RETRY_STATE_DQSG_RETRY_1ST_ST Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQSG_RETRY_STATE1 (DRAMC_NAO_BASE_ADDRESS + 0x0458)
    #define DQSG_RETRY_STATE1_DQSG_RETRY_5TH_ST Fld(8,24,AC_FULLB3)//[31:24]
    #define DQSG_RETRY_STATE1_R_MPDIV_SHU_GP_GATING_ERR Fld(3,19,AC_MSKB2)//[21:19]
    #define DQSG_RETRY_STATE1_R_OTHER_SHU_GP_GATING_ERR Fld(2,17,AC_MSKB2)//[18:17]
    #define DQSG_RETRY_STATE1_STB_GATING_ERR Fld(1,16,AC_MSKB2)//[16:16]
    #define DQSG_RETRY_STATE1_IMPCAL_P_ERROR Fld(1,9,AC_MSKB1)//[9:9]
    #define DQSG_RETRY_STATE1_IMPCAL_N_ERROR Fld(1,8,AC_MSKB1)//[8:8]
    #define DQSG_RETRY_STATE1_TDQSCK_DONE Fld(1,4,AC_MSKB0)//[4:4]
    #define DQSG_RETRY_STATE1_SELPH_RODTEN_USABLE Fld(1,1,AC_MSKB0)//[1:1]
    #define DQSG_RETRY_STATE1_RETRY_DONE_ALL Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_IMPCAL_STATUS1 (DRAMC_NAO_BASE_ADDRESS + 0x0460)
    #define IMPCAL_STATUS1_DRVPDQS_SAVE2 Fld(5,25,AC_MSKB3)//[29:25]
    #define IMPCAL_STATUS1_DRVNDQS_SAVE2 Fld(5,20,AC_MSKW32)//[24:20]
    #define IMPCAL_STATUS1_DRVPDQS_SAVE1 Fld(5,15,AC_MSKW21)//[19:15]
    #define IMPCAL_STATUS1_DRVNDQS_SAVE1 Fld(5,10,AC_MSKB1)//[14:10]
    #define IMPCAL_STATUS1_DRVPDQ_SAVE2 Fld(5,5,AC_MSKW10)//[9:5]
    #define IMPCAL_STATUS1_DRVNDQ_SAVE2 Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_IMPCAL_STATUS2 (DRAMC_NAO_BASE_ADDRESS + 0x0464)
    #define IMPCAL_STATUS2_DRVPDQ_SAVE1 Fld(5,25,AC_MSKB3)//[29:25]
    #define IMPCAL_STATUS2_DRVNDQ_SAVE1 Fld(5,20,AC_MSKW32)//[24:20]
    #define IMPCAL_STATUS2_DRVPCMD_SAVE2 Fld(5,15,AC_MSKW21)//[19:15]
    #define IMPCAL_STATUS2_DRVNCMD_SAVE2 Fld(5,10,AC_MSKB1)//[14:10]
    #define IMPCAL_STATUS2_DRVPCMD_SAVE1 Fld(5,5,AC_MSKW10)//[9:5]
    #define IMPCAL_STATUS2_DRVNCMD_SAVE1 Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_DQDRV_STATUS (DRAMC_NAO_BASE_ADDRESS + 0x0468)
    #define DQDRV_STATUS_DQDRV_STATUS Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_CMDDRV_STATUS (DRAMC_NAO_BASE_ADDRESS + 0x046C)
    #define CMDDRV_STATUS_CMDDRV_STATUS Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_CMDDRV1 (DRAMC_NAO_BASE_ADDRESS + 0x0470)
    #define CMDDRV1_CMDDRV1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_CMDDRV2 (DRAMC_NAO_BASE_ADDRESS + 0x0474)
    #define CMDDRV2_CMDDRV2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK0_DQSOSC_STATUS (DRAMC_NAO_BASE_ADDRESS + 0x0600)
    #define RK0_DQSOSC_STATUS_MR19_REG Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_DQSOSC_STATUS_MR18_REG Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_DQSOSC_DELTA (DRAMC_NAO_BASE_ADDRESS + 0x0604)
    #define RK0_DQSOSC_DELTA_DQSOSC_INT_RK0 Fld(1,19,AC_MSKB2)//[19:19]
    #define RK0_DQSOSC_DELTA_H_DQSOSCLSBR_REQ Fld(1,18,AC_MSKB2)//[18:18]
    #define RK0_DQSOSC_DELTA_DQSOCSR_RESPONSE Fld(1,17,AC_MSKB2)//[17:17]
    #define RK0_DQSOSC_DELTA_SIGN_RK0_DQSOSC_DELTA Fld(1,16,AC_MSKB2)//[16:16]
    #define RK0_DQSOSC_DELTA_ABS_RK0_DQSOSC_DELTA Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_DQSOSC_DELTA2 (DRAMC_NAO_BASE_ADDRESS + 0x0608)
    #define RK0_DQSOSC_DELTA2_SIGN_RK0_DQSOSC_B1_DELTA Fld(1,16,AC_MSKB2)//[16:16]
    #define RK0_DQSOSC_DELTA2_ABS_RK0_DQSOSC_B1_DELTA Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_CURRENT_TX_SETTING1 (DRAMC_NAO_BASE_ADDRESS + 0x0610)
    #define RK0_CURRENT_TX_SETTING1_REG_TX_DLY_DQM3_MOD Fld(3,28,AC_MSKB3)//[30:28]
    #define RK0_CURRENT_TX_SETTING1_REG_TX_DLY_DQM2_MOD Fld(3,24,AC_MSKB3)//[26:24]
    #define RK0_CURRENT_TX_SETTING1_REG_TX_DLY_DQM1_MOD Fld(3,20,AC_MSKB2)//[22:20]
    #define RK0_CURRENT_TX_SETTING1_REG_TX_DLY_DQM0_MOD Fld(3,16,AC_MSKB2)//[18:16]
    #define RK0_CURRENT_TX_SETTING1_REG_TX_DLY_DQ3_MOD Fld(3,12,AC_MSKB1)//[14:12]
    #define RK0_CURRENT_TX_SETTING1_REG_TX_DLY_DQ2_MOD Fld(3,8,AC_MSKB1)//[10:8]
    #define RK0_CURRENT_TX_SETTING1_REG_TX_DLY_DQ1_MOD Fld(3,4,AC_MSKB0)//[6:4]
    #define RK0_CURRENT_TX_SETTING1_REG_TX_DLY_DQ0_MOD Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_RK0_CURRENT_TX_SETTING2 (DRAMC_NAO_BASE_ADDRESS + 0x0614)
    #define RK0_CURRENT_TX_SETTING2_REG_DLY_DQM3_MOD Fld(3,28,AC_MSKB3)//[30:28]
    #define RK0_CURRENT_TX_SETTING2_REG_DLY_DQM2_MOD Fld(3,24,AC_MSKB3)//[26:24]
    #define RK0_CURRENT_TX_SETTING2_REG_DLY_DQM1_MOD Fld(3,20,AC_MSKB2)//[22:20]
    #define RK0_CURRENT_TX_SETTING2_REG_DLY_DQM0_MOD Fld(3,16,AC_MSKB2)//[18:16]
    #define RK0_CURRENT_TX_SETTING2_REG_DLY_DQ3_MOD Fld(3,12,AC_MSKB1)//[14:12]
    #define RK0_CURRENT_TX_SETTING2_REG_DLY_DQ2_MOD Fld(3,8,AC_MSKB1)//[10:8]
    #define RK0_CURRENT_TX_SETTING2_REG_DLY_DQ1_MOD Fld(3,4,AC_MSKB0)//[6:4]
    #define RK0_CURRENT_TX_SETTING2_REG_DLY_DQ0_MOD Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_RK0_CURRENT_TX_SETTING3 (DRAMC_NAO_BASE_ADDRESS + 0x0618)
    #define RK0_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_DQM3_MOD Fld(3,28,AC_MSKB3)//[30:28]
    #define RK0_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_DQM2_MOD Fld(3,24,AC_MSKB3)//[26:24]
    #define RK0_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_DQM1_MOD Fld(3,20,AC_MSKB2)//[22:20]
    #define RK0_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_DQM0_MOD Fld(3,16,AC_MSKB2)//[18:16]
    #define RK0_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_DQ3_MOD Fld(3,12,AC_MSKB1)//[14:12]
    #define RK0_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_DQ2_MOD Fld(3,8,AC_MSKB1)//[10:8]
    #define RK0_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_DQ1_MOD Fld(3,4,AC_MSKB0)//[6:4]
    #define RK0_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_DQ0_MOD Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_RK0_CURRENT_TX_SETTING4 (DRAMC_NAO_BASE_ADDRESS + 0x061C)
    #define RK0_CURRENT_TX_SETTING4_REG_DLY_OEN_DQM3_MOD Fld(3,28,AC_MSKB3)//[30:28]
    #define RK0_CURRENT_TX_SETTING4_REG_DLY_OEN_DQM2_MOD Fld(3,24,AC_MSKB3)//[26:24]
    #define RK0_CURRENT_TX_SETTING4_REG_DLY_OEN_DQM1_MOD Fld(3,20,AC_MSKB2)//[22:20]
    #define RK0_CURRENT_TX_SETTING4_REG_DLY_OEN_DQM0_MOD Fld(3,16,AC_MSKB2)//[18:16]
    #define RK0_CURRENT_TX_SETTING4_REG_DLY_OEN_DQ3_MOD Fld(3,12,AC_MSKB1)//[14:12]
    #define RK0_CURRENT_TX_SETTING4_REG_DLY_OEN_DQ2_MOD Fld(3,8,AC_MSKB1)//[10:8]
    #define RK0_CURRENT_TX_SETTING4_REG_DLY_OEN_DQ1_MOD Fld(3,4,AC_MSKB0)//[6:4]
    #define RK0_CURRENT_TX_SETTING4_REG_DLY_OEN_DQ0_MOD Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_RK0_DUMMY_RD_DATA0 (DRAMC_NAO_BASE_ADDRESS + 0x0620)
    #define RK0_DUMMY_RD_DATA0_DUMMY_RD_RK0_DATA0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK0_DUMMY_RD_DATA1 (DRAMC_NAO_BASE_ADDRESS + 0x0624)
    #define RK0_DUMMY_RD_DATA1_DUMMY_RD_RK0_DATA1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK0_DUMMY_RD_DATA2 (DRAMC_NAO_BASE_ADDRESS + 0x0628)
    #define RK0_DUMMY_RD_DATA2_DUMMY_RD_RK0_DATA2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK0_DUMMY_RD_DATA3 (DRAMC_NAO_BASE_ADDRESS + 0x062C)
    #define RK0_DUMMY_RD_DATA3_DUMMY_RD_RK0_DATA3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK0_DQSIENDLY (DRAMC_NAO_BASE_ADDRESS + 0x0640)
    #define RK0_DQSIENDLY_R0DQS3IENDLY Fld(7,24,AC_MSKB3)//[30:24]
    #define RK0_DQSIENDLY_R0DQS2IENDLY Fld(7,16,AC_MSKB2)//[22:16]
    #define RK0_DQSIENDLY_R0DQS1IENDLY Fld(7,8,AC_MSKB1)//[14:8]
    #define RK0_DQSIENDLY_R0DQS0IENDLY Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_RK0_DQSIENUIDLY (DRAMC_NAO_BASE_ADDRESS + 0x0644)
    #define RK0_DQSIENUIDLY_R0DQS3IENUIDLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RK0_DQSIENUIDLY_R0DQS2IENUIDLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RK0_DQSIENUIDLY_R0DQS1IENUIDLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RK0_DQSIENUIDLY_R0DQS0IENUIDLY Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK0_DQSIENUIDLY_P1 (DRAMC_NAO_BASE_ADDRESS + 0x0648)
    #define RK0_DQSIENUIDLY_P1_R0DQS3IENUIDLY_P1 Fld(6,24,AC_MSKB3)//[29:24]
    #define RK0_DQSIENUIDLY_P1_R0DQS2IENUIDLY_P1 Fld(6,16,AC_MSKB2)//[21:16]
    #define RK0_DQSIENUIDLY_P1_R0DQS1IENUIDLY_P1 Fld(6,8,AC_MSKB1)//[13:8]
    #define RK0_DQSIENUIDLY_P1_R0DQS0IENUIDLY_P1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK0_DQS_STBCALDEC_CNT1 (DRAMC_NAO_BASE_ADDRESS + 0x0650)
    #define RK0_DQS_STBCALDEC_CNT1_RK0_DQS1_STBCALDEC_CNT Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_DQS_STBCALDEC_CNT1_RK0_DQS0_STBCALDEC_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_DQS_STBCALDEC_CNT2 (DRAMC_NAO_BASE_ADDRESS + 0x0654)
    #define RK0_DQS_STBCALDEC_CNT2_RK0_DQS3_STBCALDEC_CNT Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_DQS_STBCALDEC_CNT2_RK0_DQS2_STBCALDEC_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_DQS_STBCALINC_CNT1 (DRAMC_NAO_BASE_ADDRESS + 0x0658)
    #define RK0_DQS_STBCALINC_CNT1_RK0_DQS1_STBCALINC_CNT Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_DQS_STBCALINC_CNT1_RK0_DQS0_STBCALINC_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_DQS_STBCALINC_CNT2 (DRAMC_NAO_BASE_ADDRESS + 0x065C)
    #define RK0_DQS_STBCALINC_CNT2_RK0_DQS3_STBCALINC_CNT Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_DQS_STBCALINC_CNT2_RK0_DQS2_STBCALINC_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_PI_DQ_CAL (DRAMC_NAO_BASE_ADDRESS + 0x0660)
    #define RK0_PI_DQ_CAL_PI_DQ_ADJ_RK0_B1_OVERFLOW Fld(1,30,AC_MSKB3)//[30:30]
    #define RK0_PI_DQ_CAL_PI_DQ_ADJ_RK0_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define RK0_PI_DQ_CAL_PI_DQ_ADJ_RK0_OVERFLOW Fld(1,22,AC_MSKB2)//[22:22]
    #define RK0_PI_DQ_CAL_PI_DQ_ADJ_RK0 Fld(6,16,AC_MSKB2)//[21:16]
    #define RK0_PI_DQ_CAL_RK0_ARPI_DQ_B1_CAL Fld(6,8,AC_MSKB1)//[13:8]
    #define RK0_PI_DQ_CAL_RK0_ARPI_DQ_B0_CAL Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK0_DQSG_RETRY_FLAG (DRAMC_NAO_BASE_ADDRESS + 0x0664)
    #define RK0_DQSG_RETRY_FLAG_RK0_RETRY_FAIL3 Fld(1,19,AC_MSKB2)//[19:19]
    #define RK0_DQSG_RETRY_FLAG_RK0_RETRY_FAIL2 Fld(1,18,AC_MSKB2)//[18:18]
    #define RK0_DQSG_RETRY_FLAG_RK0_RETRY_FAIL1 Fld(1,17,AC_MSKB2)//[17:17]
    #define RK0_DQSG_RETRY_FLAG_RK0_RETRY_FAIL0 Fld(1,16,AC_MSKB2)//[16:16]
    #define RK0_DQSG_RETRY_FLAG_RK0_RETRY_DONE3 Fld(1,3,AC_MSKB0)//[3:3]
    #define RK0_DQSG_RETRY_FLAG_RK0_RETRY_DONE2 Fld(1,2,AC_MSKB0)//[2:2]
    #define RK0_DQSG_RETRY_FLAG_RK0_RETRY_DONE1 Fld(1,1,AC_MSKB0)//[1:1]
    #define RK0_DQSG_RETRY_FLAG_RK0_RETRY_DONE0 Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_RK0_PI_DQM_CAL (DRAMC_NAO_BASE_ADDRESS + 0x0668)
    #define RK0_PI_DQM_CAL_RK0_ARPI_DQM_B1_CAL Fld(6,8,AC_MSKB1)//[13:8]
    #define RK0_PI_DQM_CAL_RK0_ARPI_DQM_B0_CAL Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK0_DQS0_STBCAL_CNT (DRAMC_NAO_BASE_ADDRESS + 0x0670)
    #define RK0_DQS0_STBCAL_CNT_R0_DQS0_STBCAL_CNT Fld(17,0,AC_MSKDW)//[16:0]
#define DRAMC_REG_RK0_DQS1_STBCAL_CNT (DRAMC_NAO_BASE_ADDRESS + 0x0674)
    #define RK0_DQS1_STBCAL_CNT_R0_DQS1_STBCAL_CNT Fld(17,0,AC_MSKDW)//[16:0]
#define DRAMC_REG_RK0_DQS2_STBCAL_CNT (DRAMC_NAO_BASE_ADDRESS + 0x0678)
    #define RK0_DQS2_STBCAL_CNT_R0_DQS2_STBCAL_CNT Fld(17,0,AC_MSKDW)//[16:0]
#define DRAMC_REG_RK0_DQS3_STBCAL_CNT (DRAMC_NAO_BASE_ADDRESS + 0x067C)
    #define RK0_DQS3_STBCAL_CNT_R0_DQS3_STBCAL_CNT Fld(17,0,AC_MSKDW)//[16:0]
#define DRAMC_REG_RK1_DQSOSC_STATUS (DRAMC_NAO_BASE_ADDRESS + 0x0700)
    #define RK1_DQSOSC_STATUS_MR19_REG_RK1 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_DQSOSC_STATUS_MR18_REG_RK1 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_DQSOSC_DELTA (DRAMC_NAO_BASE_ADDRESS + 0x0704)
    #define RK1_DQSOSC_DELTA_DQSOSC_INT_RK1 Fld(1,19,AC_MSKB2)//[19:19]
    #define RK1_DQSOSC_DELTA_H_DQSOSCLSBR_RK1_REQ Fld(1,18,AC_MSKB2)//[18:18]
    #define RK1_DQSOSC_DELTA_DQSOSCR_RK1_RESPONSE Fld(1,17,AC_MSKB2)//[17:17]
    #define RK1_DQSOSC_DELTA_SIGN_RK1_DQSOSC_DELTA Fld(1,16,AC_MSKB2)//[16:16]
    #define RK1_DQSOSC_DELTA_ABS_RK1_DQSOSC_DELTA Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_DQSOSC_DELTA2 (DRAMC_NAO_BASE_ADDRESS + 0x0708)
    #define RK1_DQSOSC_DELTA2_SIGN_RK1_DQSOSC_B1_DELTA Fld(1,16,AC_MSKB2)//[16:16]
    #define RK1_DQSOSC_DELTA2_ABS_RK1_DQSOSC_B1_DELTA Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_CURRENT_TX_SETTING1 (DRAMC_NAO_BASE_ADDRESS + 0x0710)
    #define RK1_CURRENT_TX_SETTING1_REG_TX_DLY_R1DQM3_MOD Fld(3,28,AC_MSKB3)//[30:28]
    #define RK1_CURRENT_TX_SETTING1_REG_TX_DLY_R1DQM2_MOD Fld(3,24,AC_MSKB3)//[26:24]
    #define RK1_CURRENT_TX_SETTING1_REG_TX_DLY_R1DQM1_MOD Fld(3,20,AC_MSKB2)//[22:20]
    #define RK1_CURRENT_TX_SETTING1_REG_TX_DLY_R1DQM0_MOD Fld(3,16,AC_MSKB2)//[18:16]
    #define RK1_CURRENT_TX_SETTING1_REG_TX_DLY_R1DQ3_MOD Fld(3,12,AC_MSKB1)//[14:12]
    #define RK1_CURRENT_TX_SETTING1_REG_TX_DLY_R1DQ2_MOD Fld(3,8,AC_MSKB1)//[10:8]
    #define RK1_CURRENT_TX_SETTING1_REG_TX_DLY_R1DQ1_MOD Fld(3,4,AC_MSKB0)//[6:4]
    #define RK1_CURRENT_TX_SETTING1_REG_TX_DLY_R1DQ0_MOD Fld(3,0,AC_MSKB0)//[2:0]

//Page AO_3
#define DRAMC_REG_RK1_CURRENT_TX_SETTING2 (DRAMC_NAO_BASE_ADDRESS + 0x0714)
    #define RK1_CURRENT_TX_SETTING2_REG_DLY_R1DQM3_MOD Fld(3,28,AC_MSKB3)//[30:28]
    #define RK1_CURRENT_TX_SETTING2_REG_DLY_R1DQM2_MOD Fld(3,24,AC_MSKB3)//[26:24]
    #define RK1_CURRENT_TX_SETTING2_REG_DLY_R1DQM1_MOD Fld(3,20,AC_MSKB2)//[22:20]
    #define RK1_CURRENT_TX_SETTING2_REG_DLY_R1DQM0_MOD Fld(3,16,AC_MSKB2)//[18:16]
    #define RK1_CURRENT_TX_SETTING2_REG_DLY_R1DQ3_MOD Fld(3,12,AC_MSKB1)//[14:12]
    #define RK1_CURRENT_TX_SETTING2_REG_DLY_R1DQ2_MOD Fld(3,8,AC_MSKB1)//[10:8]
    #define RK1_CURRENT_TX_SETTING2_REG_DLY_R1DQ1_MOD Fld(3,4,AC_MSKB0)//[6:4]
    #define RK1_CURRENT_TX_SETTING2_REG_DLY_R1DQ0_MOD Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_RK1_CURRENT_TX_SETTING3 (DRAMC_NAO_BASE_ADDRESS + 0x0718)
    #define RK1_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_R1DQM3_MOD Fld(3,28,AC_MSKB3)//[30:28]
    #define RK1_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_R1DQM2_MOD Fld(3,24,AC_MSKB3)//[26:24]
    #define RK1_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_R1DQM1_MOD Fld(3,20,AC_MSKB2)//[22:20]
    #define RK1_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_R1DQM0_MOD Fld(3,16,AC_MSKB2)//[18:16]
    #define RK1_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_R1DQ3_MOD Fld(3,12,AC_MSKB1)//[14:12]
    #define RK1_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_R1DQ2_MOD Fld(3,8,AC_MSKB1)//[10:8]
    #define RK1_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_R1DQ1_MOD Fld(3,4,AC_MSKB0)//[6:4]
    #define RK1_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_R1DQ0_MOD Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_RK1_CURRENT_TX_SETTING4 (DRAMC_NAO_BASE_ADDRESS + 0x071C)
    #define RK1_CURRENT_TX_SETTING4_REG_DLY_OEN_R1DQM3_MOD Fld(3,28,AC_MSKB3)//[30:28]
    #define RK1_CURRENT_TX_SETTING4_REG_DLY_OEN_R1DQM2_MOD Fld(3,24,AC_MSKB3)//[26:24]
    #define RK1_CURRENT_TX_SETTING4_REG_DLY_OEN_R1DQM1_MOD Fld(3,20,AC_MSKB2)//[22:20]
    #define RK1_CURRENT_TX_SETTING4_REG_DLY_OEN_R1DQM0_MOD Fld(3,16,AC_MSKB2)//[18:16]
    #define RK1_CURRENT_TX_SETTING4_REG_DLY_OEN_R1DQ3_MOD Fld(3,12,AC_MSKB1)//[14:12]
    #define RK1_CURRENT_TX_SETTING4_REG_DLY_OEN_R1DQ2_MOD Fld(3,8,AC_MSKB1)//[10:8]
    #define RK1_CURRENT_TX_SETTING4_REG_DLY_OEN_R1DQ1_MOD Fld(3,4,AC_MSKB0)//[6:4]
    #define RK1_CURRENT_TX_SETTING4_REG_DLY_OEN_R1DQ0_MOD Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_RK1_DUMMY_RD_DATA0 (DRAMC_NAO_BASE_ADDRESS + 0x0720)
    #define RK1_DUMMY_RD_DATA0_DUMMY_RD_RK1_DATA0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK1_DUMMY_RD_DATA1 (DRAMC_NAO_BASE_ADDRESS + 0x0724)
    #define RK1_DUMMY_RD_DATA1_DUMMY_RD_RK1_DATA1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK1_DUMMY_RD_DATA2 (DRAMC_NAO_BASE_ADDRESS + 0x0728)
    #define RK1_DUMMY_RD_DATA2_DUMMY_RD_RK1_DATA2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK1_DUMMY_RD_DATA3 (DRAMC_NAO_BASE_ADDRESS + 0x072C)
    #define RK1_DUMMY_RD_DATA3_DUMMY_RD_RK1_DATA3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK1_DQSIENDLY (DRAMC_NAO_BASE_ADDRESS + 0x0740)
    #define RK1_DQSIENDLY_R1DQS3IENDLY Fld(7,24,AC_MSKB3)//[30:24]
    #define RK1_DQSIENDLY_R1DQS2IENDLY Fld(7,16,AC_MSKB2)//[22:16]
    #define RK1_DQSIENDLY_R1DQS1IENDLY Fld(7,8,AC_MSKB1)//[14:8]
    #define RK1_DQSIENDLY_R1DQS0IENDLY Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_RK1_DQSIENUIDLY (DRAMC_NAO_BASE_ADDRESS + 0x0744)
    #define RK1_DQSIENUIDLY_R1DQS3IENUIDLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RK1_DQSIENUIDLY_R1DQS2IENUIDLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RK1_DQSIENUIDLY_R1DQS1IENUIDLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RK1_DQSIENUIDLY_R1DQS0IENUIDLY Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK1_DQSIENUIDLY_P1 (DRAMC_NAO_BASE_ADDRESS + 0x0748)
    #define RK1_DQSIENUIDLY_P1_R1DQS3IENUIDLY_P1 Fld(6,24,AC_MSKB3)//[29:24]
    #define RK1_DQSIENUIDLY_P1_R1DQS2IENUIDLY_P1 Fld(6,16,AC_MSKB2)//[21:16]
    #define RK1_DQSIENUIDLY_P1_R1DQS1IENUIDLY_P1 Fld(6,8,AC_MSKB1)//[13:8]
    #define RK1_DQSIENUIDLY_P1_R1DQS0IENUIDLY_P1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK1_DQS_STBCALDEC_CNT1 (DRAMC_NAO_BASE_ADDRESS + 0x0750)
    #define RK1_DQS_STBCALDEC_CNT1_RK1_DQS1_STBCALDEC_CNT Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_DQS_STBCALDEC_CNT1_RK1_DQS0_STBCALDEC_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_DQS_STBCALDEC_CNT2 (DRAMC_NAO_BASE_ADDRESS + 0x0754)
    #define RK1_DQS_STBCALDEC_CNT2_RK1_DQS3_STBCALDEC_CNT Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_DQS_STBCALDEC_CNT2_RK1_DQS2_STBCALDEC_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_DQS_STBCALINC_CNT1 (DRAMC_NAO_BASE_ADDRESS + 0x0758)
    #define RK1_DQS_STBCALINC_CNT1_RK1_DQS1_STBCALINC_CNT Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_DQS_STBCALINC_CNT1_RK1_DQS0_STBCALINC_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_DQS_STBCALINC_CNT2 (DRAMC_NAO_BASE_ADDRESS + 0x075C)
    #define RK1_DQS_STBCALINC_CNT2_RK1_DQS3_STBCALINC_CNT Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_DQS_STBCALINC_CNT2_RK1_DQS2_STBCALINC_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_PI_DQ_CAL (DRAMC_NAO_BASE_ADDRESS + 0x0760)
    #define RK1_PI_DQ_CAL_PI_DQ_ADJ_RK1_B1_FLOW Fld(1,30,AC_MSKB3)//[30:30]
    #define RK1_PI_DQ_CAL_PI_DQ_ADJ_RK1_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define RK1_PI_DQ_CAL_PI_DQ_ADJ_RK1_FLOW Fld(1,22,AC_MSKB2)//[22:22]
    #define RK1_PI_DQ_CAL_PI_DQ_ADJ_RK1 Fld(6,16,AC_MSKB2)//[21:16]
    #define RK1_PI_DQ_CAL_RK1_ARPI_DQ_B1_CAL Fld(6,8,AC_MSKB1)//[13:8]
    #define RK1_PI_DQ_CAL_RK1_ARPI_DQ_B0_CAL Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK1_DQSG_RETRY_FLAG (DRAMC_NAO_BASE_ADDRESS + 0x0764)
    #define RK1_DQSG_RETRY_FLAG_RK1_RETRY_FAIL3 Fld(1,19,AC_MSKB2)//[19:19]
    #define RK1_DQSG_RETRY_FLAG_RK1_RETRY_FAIL2 Fld(1,18,AC_MSKB2)//[18:18]
    #define RK1_DQSG_RETRY_FLAG_RK1_RETRY_FAIL1 Fld(1,17,AC_MSKB2)//[17:17]
    #define RK1_DQSG_RETRY_FLAG_RK1_RETRY_FAIL0 Fld(1,16,AC_MSKB2)//[16:16]
    #define RK1_DQSG_RETRY_FLAG_RK1_RETRY_DONE3 Fld(1,3,AC_MSKB0)//[3:3]
    #define RK1_DQSG_RETRY_FLAG_RK1_RETRY_DONE2 Fld(1,2,AC_MSKB0)//[2:2]
    #define RK1_DQSG_RETRY_FLAG_RK1_RETRY_DONE1 Fld(1,1,AC_MSKB0)//[1:1]
    #define RK1_DQSG_RETRY_FLAG_RK1_RETRY_DONE0 Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_RK1_PI_DQM_CAL (DRAMC_NAO_BASE_ADDRESS + 0x0768)
    #define RK1_PI_DQM_CAL_RK1_ARPI_DQM_B1_CAL Fld(6,8,AC_MSKB1)//[13:8]
    #define RK1_PI_DQM_CAL_RK1_ARPI_DQM_B0_CAL Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK1_DQS0_STBCAL_CNT (DRAMC_NAO_BASE_ADDRESS + 0x0770)
    #define RK1_DQS0_STBCAL_CNT_R1_DQS0_STBCAL_CNT Fld(17,0,AC_MSKDW)//[16:0]
#define DRAMC_REG_RK1_DQS1_STBCAL_CNT (DRAMC_NAO_BASE_ADDRESS + 0x0774)
    #define RK1_DQS1_STBCAL_CNT_R1_DQS1_STBCAL_CNT Fld(17,0,AC_MSKDW)//[16:0]
#define DRAMC_REG_RK1_DQS2_STBCAL_CNT (DRAMC_NAO_BASE_ADDRESS + 0x0778)
    #define RK1_DQS2_STBCAL_CNT_R1_DQS2_STBCAL_CNT Fld(17,0,AC_MSKDW)//[16:0]
#define DRAMC_REG_RK1_DQS3_STBCAL_CNT (DRAMC_NAO_BASE_ADDRESS + 0x077C)
    #define RK1_DQS3_STBCAL_CNT_R1_DQS3_STBCAL_CNT Fld(17,0,AC_MSKDW)//[16:0]
#define DRAMC_REG_RK2_DQSOSC_STATUS (DRAMC_NAO_BASE_ADDRESS + 0x0800)
    #define RK2_DQSOSC_STATUS_MR19_REG_RK2 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_DQSOSC_STATUS_MR18_REG_RK2 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_DQSOSC_DELTA (DRAMC_NAO_BASE_ADDRESS + 0x0804)
    #define RK2_DQSOSC_DELTA_DQSOSC_INT_RK2 Fld(1,19,AC_MSKB2)//[19:19]
    #define RK2_DQSOSC_DELTA_H_DQSOSCLSBR_RK2_REQ Fld(1,18,AC_MSKB2)//[18:18]
    #define RK2_DQSOSC_DELTA_DQSOSCR_RK2_RESPONSE Fld(1,17,AC_MSKB2)//[17:17]
    #define RK2_DQSOSC_DELTA_SIGN_RK2_DQSOSC_DELTA Fld(1,16,AC_MSKB2)//[16:16]
    #define RK2_DQSOSC_DELTA_ABS_RK2_DQSOSC_DELTA Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_DQSOSC_DELTA2 (DRAMC_NAO_BASE_ADDRESS + 0x0808)
    #define RK2_DQSOSC_DELTA2_SIGN_RK2_DQSOSC_B1_DELTA Fld(1,16,AC_MSKB2)//[16:16]
    #define RK2_DQSOSC_DELTA2_ABS_RK2_DQSOSC_B1_DELTA Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_CURRENT_TX_SETTING1 (DRAMC_NAO_BASE_ADDRESS + 0x0810)
    #define RK2_CURRENT_TX_SETTING1_REG_TX_DLY_R2DQM3_MOD Fld(3,28,AC_MSKB3)//[30:28]
    #define RK2_CURRENT_TX_SETTING1_REG_TX_DLY_R2DQM2_MOD Fld(3,24,AC_MSKB3)//[26:24]
    #define RK2_CURRENT_TX_SETTING1_REG_TX_DLY_R2DQM1_MOD Fld(3,20,AC_MSKB2)//[22:20]
    #define RK2_CURRENT_TX_SETTING1_REG_TX_DLY_R2DQM0_MOD Fld(3,16,AC_MSKB2)//[18:16]
    #define RK2_CURRENT_TX_SETTING1_REG_TX_DLY_R2DQ3_MOD Fld(3,12,AC_MSKB1)//[14:12]
    #define RK2_CURRENT_TX_SETTING1_REG_TX_DLY_R2DQ2_MOD Fld(3,8,AC_MSKB1)//[10:8]
    #define RK2_CURRENT_TX_SETTING1_REG_TX_DLY_R2DQ1_MOD Fld(3,4,AC_MSKB0)//[6:4]
    #define RK2_CURRENT_TX_SETTING1_REG_TX_DLY_R2DQ0_MOD Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_RK2_CURRENT_TX_SETTING2 (DRAMC_NAO_BASE_ADDRESS + 0x0814)
    #define RK2_CURRENT_TX_SETTING2_REG_DLY_R2DQM3_MOD Fld(3,28,AC_MSKB3)//[30:28]
    #define RK2_CURRENT_TX_SETTING2_REG_DLY_R2DQM2_MOD Fld(3,24,AC_MSKB3)//[26:24]
    #define RK2_CURRENT_TX_SETTING2_REG_DLY_R2DQM1_MOD Fld(3,20,AC_MSKB2)//[22:20]
    #define RK2_CURRENT_TX_SETTING2_REG_DLY_R2DQM0_MOD Fld(3,16,AC_MSKB2)//[18:16]
    #define RK2_CURRENT_TX_SETTING2_REG_DLY_R2DQ3_MOD Fld(3,12,AC_MSKB1)//[14:12]
    #define RK2_CURRENT_TX_SETTING2_REG_DLY_R2DQ2_MOD Fld(3,8,AC_MSKB1)//[10:8]
    #define RK2_CURRENT_TX_SETTING2_REG_DLY_R2DQ1_MOD Fld(3,4,AC_MSKB0)//[6:4]
    #define RK2_CURRENT_TX_SETTING2_REG_DLY_R2DQ0_MOD Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_RK2_CURRENT_TX_SETTING3 (DRAMC_NAO_BASE_ADDRESS + 0x0818)
    #define RK2_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_R2DQM3_MOD Fld(3,28,AC_MSKB3)//[30:28]
    #define RK2_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_R2DQM2_MOD Fld(3,24,AC_MSKB3)//[26:24]
    #define RK2_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_R2DQM1_MOD Fld(3,20,AC_MSKB2)//[22:20]
    #define RK2_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_R2DQM0_MOD Fld(3,16,AC_MSKB2)//[18:16]
    #define RK2_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_R2DQ3_MOD Fld(3,12,AC_MSKB1)//[14:12]
    #define RK2_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_R2DQ2_MOD Fld(3,8,AC_MSKB1)//[10:8]
    #define RK2_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_R2DQ1_MOD Fld(3,4,AC_MSKB0)//[6:4]
    #define RK2_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_R2DQ0_MOD Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_RK2_CURRENT_TX_SETTING4 (DRAMC_NAO_BASE_ADDRESS + 0x081C)
    #define RK2_CURRENT_TX_SETTING4_REG_DLY_OEN_R2DQM3_MOD Fld(3,28,AC_MSKB3)//[30:28]
    #define RK2_CURRENT_TX_SETTING4_REG_DLY_OEN_R2DQM2_MOD Fld(3,24,AC_MSKB3)//[26:24]
    #define RK2_CURRENT_TX_SETTING4_REG_DLY_OEN_R2DQM1_MOD Fld(3,20,AC_MSKB2)//[22:20]
    #define RK2_CURRENT_TX_SETTING4_REG_DLY_OEN_R2DQM0_MOD Fld(3,16,AC_MSKB2)//[18:16]
    #define RK2_CURRENT_TX_SETTING4_REG_DLY_OEN_R2DQ3_MOD Fld(3,12,AC_MSKB1)//[14:12]
    #define RK2_CURRENT_TX_SETTING4_REG_DLY_OEN_R2DQ2_MOD Fld(3,8,AC_MSKB1)//[10:8]
    #define RK2_CURRENT_TX_SETTING4_REG_DLY_OEN_R2DQ1_MOD Fld(3,4,AC_MSKB0)//[6:4]
    #define RK2_CURRENT_TX_SETTING4_REG_DLY_OEN_R2DQ0_MOD Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_RK2_DUMMY_RD_DATA0 (DRAMC_NAO_BASE_ADDRESS + 0x0820)
    #define RK2_DUMMY_RD_DATA0_DUMMY_RD_RK2_DATA0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK2_DUMMY_RD_DATA1 (DRAMC_NAO_BASE_ADDRESS + 0x0824)
    #define RK2_DUMMY_RD_DATA1_DUMMY_RD_RK2_DATA1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK2_DUMMY_RD_DATA2 (DRAMC_NAO_BASE_ADDRESS + 0x0828)
    #define RK2_DUMMY_RD_DATA2_DUMMY_RD_RK2_DATA2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK2_DUMMY_RD_DATA3 (DRAMC_NAO_BASE_ADDRESS + 0x082C)
    #define RK2_DUMMY_RD_DATA3_DUMMY_RD_RK2_DATA3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK2_DQSIENDLY (DRAMC_NAO_BASE_ADDRESS + 0x0840)
    #define RK2_DQSIENDLY_R2DQS3IENDLY Fld(7,24,AC_MSKB3)//[30:24]
    #define RK2_DQSIENDLY_R2DQS2IENDLY Fld(7,16,AC_MSKB2)//[22:16]
    #define RK2_DQSIENDLY_R2DQS1IENDLY Fld(7,8,AC_MSKB1)//[14:8]
    #define RK2_DQSIENDLY_R2DQS0IENDLY Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_RK2_DQSIENUIDLY (DRAMC_NAO_BASE_ADDRESS + 0x0844)
    #define RK2_DQSIENUIDLY_R2DQS3IENUIDLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RK2_DQSIENUIDLY_R2DQS2IENUIDLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RK2_DQSIENUIDLY_R2DQS1IENUIDLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RK2_DQSIENUIDLY_R2DQS0IENUIDLY Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK2_DQSIENUIDLY_P1 (DRAMC_NAO_BASE_ADDRESS + 0x0848)
    #define RK2_DQSIENUIDLY_P1_R2DQS3IENUIDLY_P1 Fld(6,24,AC_MSKB3)//[29:24]
    #define RK2_DQSIENUIDLY_P1_R2DQS2IENUIDLY_P1 Fld(6,16,AC_MSKB2)//[21:16]
    #define RK2_DQSIENUIDLY_P1_R2DQS1IENUIDLY_P1 Fld(6,8,AC_MSKB1)//[13:8]
    #define RK2_DQSIENUIDLY_P1_R2DQS0IENUIDLY_P1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK2_DQS_STBCALDEC_CNT1 (DRAMC_NAO_BASE_ADDRESS + 0x0850)
    #define RK2_DQS_STBCALDEC_CNT1_RK2_DQS1_STBCALDEC_CNT Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_DQS_STBCALDEC_CNT1_RK2_DQS0_STBCALDEC_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_DQS_STBCALDEC_CNT2 (DRAMC_NAO_BASE_ADDRESS + 0x0854)
    #define RK2_DQS_STBCALDEC_CNT2_RK2_DQS3_STBCALDEC_CNT Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_DQS_STBCALDEC_CNT2_RK2_DQS2_STBCALDEC_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_DQS_STBCALINC_CNT1 (DRAMC_NAO_BASE_ADDRESS + 0x0858)
    #define RK2_DQS_STBCALINC_CNT1_RK2_DQS1_STBCALINC_CNT Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_DQS_STBCALINC_CNT1_RK2_DQS0_STBCALINC_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_DQS_STBCALINC_CNT2 (DRAMC_NAO_BASE_ADDRESS + 0x085C)
    #define RK2_DQS_STBCALINC_CNT2_RK2_DQS3_STBCALINC_CNT Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_DQS_STBCALINC_CNT2_RK2_DQS2_STBCALINC_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_PI_DQ_CAL (DRAMC_NAO_BASE_ADDRESS + 0x0860)
    #define RK2_PI_DQ_CAL_PI_DQ_ADJ_RK2_B1_OVERFLOW Fld(1,30,AC_MSKB3)//[30:30]
    #define RK2_PI_DQ_CAL_PI_DQ_ADJ_RK2_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define RK2_PI_DQ_CAL_PI_DQ_ADJ_RK2_OVERFLOW Fld(1,22,AC_MSKB2)//[22:22]
    #define RK2_PI_DQ_CAL_PI_DQ_ADJ_RK2 Fld(6,16,AC_MSKB2)//[21:16]
    #define RK2_PI_DQ_CAL_RK2_ARPI_DQ_B1_CAL Fld(6,8,AC_MSKB1)//[13:8]
    #define RK2_PI_DQ_CAL_RK2_ARPI_DQ_B0_CAL Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK2_DQSG_RETRY_FLAG (DRAMC_NAO_BASE_ADDRESS + 0x0864)
    #define RK2_DQSG_RETRY_FLAG_RK2_RETRY_FAIL3 Fld(1,19,AC_MSKB2)//[19:19]
    #define RK2_DQSG_RETRY_FLAG_RK2_RETRY_FAIL2 Fld(1,18,AC_MSKB2)//[18:18]
    #define RK2_DQSG_RETRY_FLAG_RK2_RETRY_FAIL1 Fld(1,17,AC_MSKB2)//[17:17]
    #define RK2_DQSG_RETRY_FLAG_RK2_RETRY_FAIL0 Fld(1,16,AC_MSKB2)//[16:16]
    #define RK2_DQSG_RETRY_FLAG_RK2_RETRY_DONE3 Fld(1,3,AC_MSKB0)//[3:3]
    #define RK2_DQSG_RETRY_FLAG_RK2_RETRY_DONE2 Fld(1,2,AC_MSKB0)//[2:2]
    #define RK2_DQSG_RETRY_FLAG_RK2_RETRY_DONE1 Fld(1,1,AC_MSKB0)//[1:1]
    #define RK2_DQSG_RETRY_FLAG_RK2_RETRY_DONE0 Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_RK2_PI_DQM_CAL (DRAMC_NAO_BASE_ADDRESS + 0x0868)
    #define RK2_PI_DQM_CAL_RK2_ARPI_DQM_B1_CAL Fld(6,8,AC_MSKB1)//[13:8]
    #define RK2_PI_DQM_CAL_RK2_ARPI_DQM_B0_CAL Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK2_DQS0_STBCAL_CNT (DRAMC_NAO_BASE_ADDRESS + 0x0870)
    #define RK2_DQS0_STBCAL_CNT_R2_DQS0_STBCAL_CNT Fld(17,0,AC_MSKDW)//[16:0]
#define DRAMC_REG_RK2_DQS1_STBCAL_CNT (DRAMC_NAO_BASE_ADDRESS + 0x0874)
    #define RK2_DQS1_STBCAL_CNT_R2_DQS1_STBCAL_CNT Fld(17,0,AC_MSKDW)//[16:0]
#define DRAMC_REG_RK2_DQS2_STBCAL_CNT (DRAMC_NAO_BASE_ADDRESS + 0x0878)
    #define RK2_DQS2_STBCAL_CNT_R2_DQS2_STBCAL_CNT Fld(17,0,AC_MSKDW)//[16:0]
#define DRAMC_REG_RK2_DQS3_STBCAL_CNT (DRAMC_NAO_BASE_ADDRESS + 0x087C)
    #define RK2_DQS3_STBCAL_CNT_R2_DQS3_STBCAL_CNT Fld(17,0,AC_MSKDW)//[16:0]







///////////////////////// DRAMC AO Registers ////////////////////////////////
#define DRAMC_AO_BASE_ADDRESS Channel_A_DRAMC_AO_BASE_VIRTUAL

//Page AO_1
#define DRAMC_REG_DDRCONF0 (DRAMC_AO_BASE_ADDRESS + 0x0000)
    #define DDRCONF0_DRAMC_SW_RST Fld(1,31,AC_MSKB3)//[31:31]
    #define DDRCONF0_DDR3EN Fld(1,29,AC_MSKB3)//[29:29]
    #define DDRCONF0_DDR2EN Fld(1,28,AC_MSKB3)//[28:28]
    #define DDRCONF0_LPDDR4EN Fld(1,26,AC_MSKB3)//[26:26]
    #define DDRCONF0_LPDDR3EN Fld(1,25,AC_MSKB3)//[25:25]
    #define DDRCONF0_LPDDR2EN Fld(1,24,AC_MSKB3)//[24:24]
    #define DDRCONF0_GDDR3EN Fld(1,23,AC_MSKB2)//[23:23]
    #define DDRCONF0_DM4TO1MODE Fld(1,22,AC_MSKB2)//[22:22]
    #define DDRCONF0_DM16BITFULL Fld(1,21,AC_MSKB2)//[21:21]
    #define DDRCONF0_DM64BITEN Fld(1,20,AC_MSKB2)//[20:20]
    #define DDRCONF0_DQ4BMUX Fld(1,19,AC_MSKB2)//[19:19]
    #define DDRCONF0_DM16BITSWAP Fld(1,18,AC_MSKB2)//[18:18]
    #define DDRCONF0_DM16BPHSEL Fld(1,17,AC_MSKB2)//[17:17]
    #define DDRCONF0_GDDR3RST Fld(1,16,AC_MSKB2)//[16:16]
    #define DDRCONF0_BC4OTF Fld(1,15,AC_MSKB1)//[15:15]
    #define DDRCONF0_AG0MWR Fld(1,14,AC_MSKB1)//[14:14]
    #define DDRCONF0_BK8EN Fld(1,12,AC_MSKB1)//[12:12]
    #define DDRCONF0_APBL2 Fld(1,10,AC_MSKB1)//[10:10]
    #define DDRCONF0_DQSGCGM Fld(1,9,AC_MSKB1)//[9:9]
    #define DDRCONF0_RDQSIEN Fld(1,8,AC_MSKB1)//[8:8]
    #define DDRCONF0_DRAMEN Fld(1,7,AC_MSKB0)//[7:7]
    #define DDRCONF0_FIFOLEN Fld(2,4,AC_MSKB0)//[5:4]
    #define DDRCONF0_WDT_DBG_RST Fld(1,2,AC_MSKB0)//[2:2]
    #define DDRCONF0_DMSW_RST Fld(1,1,AC_MSKB0)//[1:1]
    #define DDRCONF0_RDATRST Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_DRAMCTRL (DRAMC_AO_BASE_ADDRESS + 0x0004)
    #define DRAMCTRL_REQQUE_MAXCNT_CHG Fld(1,27,AC_MSKB3)//[27:27]
    #define DRAMCTRL_REQQUE_THD_EN Fld(1,26,AC_MSKB3)//[26:26]
    #define DRAMCTRL_REQQUE_DEPTH_UPD Fld(1,25,AC_MSKB3)//[25:25]
    #define DRAMCTRL_FW2R Fld(1,24,AC_MSKB3)//[24:24]
    #define DRAMCTRL_TCMD Fld(3,20,AC_MSKB2)//[22:20]
    #define DRAMCTRL_PREALL_OPTION Fld(1,19,AC_MSKB2)//[19:19]
    #define DRAMCTRL_ZQCALL Fld(1,18,AC_MSKB2)//[18:18]
    #define DRAMCTRL_DMRCDRSV Fld(1,16,AC_MSKB2)//[16:16]
    #define DRAMCTRL_TMRRICHKDIS Fld(1,15,AC_MSKB1)//[15:15]
    #define DRAMCTRL_ALEBLOCK Fld(1,14,AC_MSKB1)//[14:14]
    #define DRAMCTRL_DYNMWREN Fld(1,13,AC_MSKB1)//[13:13]
    #define DRAMCTRL_ASYNCEN Fld(1,12,AC_MSKB1)//[12:12]
    #define DRAMCTRL_CHKFORPRE Fld(1,10,AC_MSKB1)//[10:10]
    #define DRAMCTRL_CLKWITRFC Fld(1,9,AC_MSKB1)//[9:9]
    #define DRAMCTRL_WDATRGO Fld(1,8,AC_MSKB1)//[8:8]
    #define DRAMCTRL_DPDRK_OPT Fld(1,5,AC_MSKB0)//[5:5]
    #define DRAMCTRL_TMRR2WDIS Fld(1,4,AC_MSKB0)//[4:4]
    #define DRAMCTRL_ADRBIT3DEC Fld(1,3,AC_MSKB0)//[3:3]
    #define DRAMCTRL_ADRDECEN Fld(1,2,AC_MSKB0)//[2:2]
    #define DRAMCTRL_ADRDECEN_TARKMODE Fld(1,1,AC_MSKB0)//[1:1]
    #define DRAMCTRL_CTOREQ_HPRI_OPT Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_MISCTL0 (DRAMC_AO_BASE_ADDRESS + 0x0008)
    #define MISCTL0_REFP_ARB_EN2 Fld(1,31,AC_MSKB3)//[31:31]
    #define MISCTL0_EMIPREEN Fld(1,27,AC_MSKB3)//[27:27]
    #define MISCTL0_REFP_ARB_EN Fld(1,26,AC_MSKB3)//[26:26]
    #define MISCTL0_REFA_ARB_EN Fld(1,25,AC_MSKB3)//[25:25]
    #define MISCTL0_PBC_ARB_EN Fld(1,24,AC_MSKB3)//[24:24]
    #define MISCTL0_PBC_ARB_E1T Fld(1,23,AC_MSKB2)//[23:23]
    #define MISCTL0_REORDER_MASK_E1T Fld(1,22,AC_MSKB2)//[22:22]
    #define MISCTL0_REFA_ARB_EN_OPTION Fld(1,21,AC_MSKB2)//[21:21]
    #define MISCTL0_REFA_ARB_EN2 Fld(1,19,AC_MSKB2)//[19:19]
    #define MISCTL0_PAGDIS Fld(1,17,AC_MSKB2)//[17:17]
    #define MISCTL0_IDLE_CNT_OPT Fld(1,16,AC_MSKB2)//[16:16]
    #define MISCTL0_R_DMCA_IDLE_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_PERFCTL0 (DRAMC_AO_BASE_ADDRESS + 0x000C)
    #define PERFCTL0_WRFIFOEN Fld(1,31,AC_MSKB3)//[31:31]
    #define PERFCTL0_RDFIFOEN Fld(1,30,AC_MSKB3)//[30:30]
    #define PERFCTL0_WRFIO_MODE2 Fld(1,27,AC_MSKB3)//[27:27]
    #define PERFCTL0_WRFIFO_OPT Fld(1,26,AC_MSKB3)//[26:26]
    #define PERFCTL0_RECORDER_MASK_OPT Fld(1,24,AC_MSKB3)//[24:24]
    #define PERFCTL0_SBR_MASK_OPT2 Fld(1,21,AC_MSKB2)//[21:21]
    #define PERFCTL0_SBR_MASK_OPT Fld(1,20,AC_MSKB2)//[20:20]
    #define PERFCTL0_REORDEREN Fld(1,19,AC_MSKB2)//[19:19]
    #define PERFCTL0_REORDER_MODE Fld(1,18,AC_MSKB2)//[18:18]
    #define PERFCTL0_MWHPRIEN Fld(1,17,AC_MSKB2)//[17:17]
    #define PERFCTL0_RWSPLIT Fld(1,15,AC_MSKB1)//[15:15]
    #define PERFCTL0_WFLUSHEN Fld(1,14,AC_MSKB1)//[14:14]
    #define PERFCTL0_RWHPRICTL Fld(1,13,AC_MSKB1)//[13:13]
    #define PERFCTL0_LASTCMDOPT Fld(1,12,AC_MSKB1)//[12:12]
    #define PERFCTL0_EMILLATEN Fld(1,11,AC_MSKB1)//[11:11]
    #define PERFCTL0_RWAGEEN Fld(1,10,AC_MSKB1)//[10:10]
    #define PERFCTL0_RWLLATEN Fld(1,9,AC_MSKB1)//[9:9]
    #define PERFCTL0_RWHPRIEN Fld(1,8,AC_MSKB1)//[8:8]
    #define PERFCTL0_RWOFOWNUM Fld(3,5,AC_MSKB0)//[7:5]
    #define PERFCTL0_RWOFOEN Fld(1,4,AC_MSKB0)//[4:4]
    #define PERFCTL0_AIDCHKEN Fld(1,3,AC_MSKB0)//[3:3]
    #define PERFCTL0_DISRDPHASE1 Fld(1,1,AC_MSKB0)//[1:1]
    #define PERFCTL0_DUALSCHEN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_ARBCTL (DRAMC_AO_BASE_ADDRESS + 0x0010)
    #define ARBCTL_RSV_DRAM_CBT Fld(1,13,AC_MSKB3)//[13:13]
    #define ARBCTL_RSV_DRAM_TYPE Fld(3,10,AC_MSKW32)//[12:10]
    #define ARBCTL_WDATACNTDIS Fld(1,9,AC_MSKB1)//[9:9]
    #define ARBCTL_RDATACNTDIS Fld(1,8,AC_MSKB1)//[8:8]
    #define ARBCTL_MAXPENDCNT Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_RSTMASK (DRAMC_AO_BASE_ADDRESS + 0x001C)
    #define RSTMASK_R_DMSHU_RDATRST_MASK Fld(1,31,AC_MSKB3)//[31:31]
    #define RSTMASK_PHY_SYNC_MASK Fld(1,30,AC_MSKB3)//[30:30]
    #define RSTMASK_DAT_SYNC_MASK Fld(1,29,AC_MSKB3)//[29:29]
    #define RSTMASK_GT_SYNC_MASK Fld(1,28,AC_MSKB3)//[28:28]
    #define RSTMASK_GTDMW_SYNC_MASK Fld(1,27,AC_MSKB3)//[27:27]
    #define RSTMASK_DVFS_SYNC_MASK Fld(1,26,AC_MSKB3)//[26:26]
    #define RSTMASK_GT_SYNC_MASK_FOR_PHY Fld(1,25,AC_MSKB3)//[25:25]
    #define RSTMASK_DVFS_SYNC_MASK_FOR_PHY Fld(1,24,AC_MSKB3)//[24:24]
    #define RSTMASK_RETRY_DATRST_MASK Fld(1,21,AC_MSKB2)//[21:21]
    #define RSTMASK_WDATITLV Fld(1,8,AC_MSKB1)//[8:8]
    #define RSTMASK_WDATKEY7 Fld(1,7,AC_MSKB0)//[7:7]
    #define RSTMASK_WDATKEY6 Fld(1,6,AC_MSKB0)//[6:6]
    #define RSTMASK_WDATKEY5 Fld(1,5,AC_MSKB0)//[5:5]
    #define RSTMASK_WDATKEY4 Fld(1,4,AC_MSKB0)//[4:4]
    #define RSTMASK_WDATKEY3 Fld(1,3,AC_MSKB0)//[3:3]
    #define RSTMASK_WDATKEY2 Fld(1,2,AC_MSKB0)//[2:2]
    #define RSTMASK_WDATKEY1 Fld(1,1,AC_MSKB0)//[1:1]
    #define RSTMASK_WDATKEY0 Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_PADCTRL (DRAMC_AO_BASE_ADDRESS + 0x0020)
    #define PADCTRL_PINMUX Fld(3,28,AC_MSKB3)//[30:28]
    #define PADCTRL_DISDQIEN Fld(4,20,AC_MSKB2)//[23:20]
    #define PADCTRL_FIXDQIEN Fld(4,16,AC_MSKB2)//[19:16]
    #define PADCTRL_DRAMOEN Fld(1,12,AC_MSKB1)//[12:12]
    #define PADCTRL_DISDMOEDIS Fld(1,8,AC_MSKB1)//[8:8]
    #define PADCTRL_DQIENLATEBEGIN Fld(1,3,AC_MSKB0)//[3:3]
    #define PADCTRL_DQIENQKEND Fld(2,0,AC_MSKB0)//[1:0]
#define DRAMC_REG_CKECTRL (DRAMC_AO_BASE_ADDRESS + 0x0024)
    #define CKECTRL_CKEON Fld(1,31,AC_MSKB3)//[31:31]
    #define CKECTRL_CKE_H2L_OPT Fld(1,29,AC_MSKB3)//[29:29]
    #define CKECTRL_CKEWAKE_SEL Fld(1,15,AC_MSKB1)//[15:15]
    #define CKECTRL_FASTWAKE_SEL Fld(1,14,AC_MSKB1)//[14:14]
    #define CKECTRL_CKETIMER_SEL Fld(1,13,AC_MSKB1)//[13:13]
    #define CKECTRL_CKEEXTEND Fld(1,12,AC_MSKB1)//[12:12]
    #define CKECTRL_CKE2RANK_OPT8 Fld(1,11,AC_MSKB1)//[11:11]
    #define CKECTRL_CKE2RANK_OPT7 Fld(1,10,AC_MSKB1)//[10:10]
    #define CKECTRL_CKE2RANK_OPT6 Fld(1,9,AC_MSKB1)//[9:9]
    #define CKECTRL_CKE2RANK_OPT5 Fld(1,8,AC_MSKB1)//[8:8]
    #define CKECTRL_CKEFIXOFF Fld(1,7,AC_MSKB0)//[7:7]
    #define CKECTRL_CKEFIXON Fld(1,6,AC_MSKB0)//[6:6]
    #define CKECTRL_CKE1FIXOFF Fld(1,5,AC_MSKB0)//[5:5]
    #define CKECTRL_CKE1FIXON Fld(1,4,AC_MSKB0)//[4:4]
    #define CKECTRL_CKE2FIXOFF Fld(1,3,AC_MSKB0)//[3:3]
    #define CKECTRL_CKE2FIXON Fld(1,2,AC_MSKB0)//[2:2]
    #define CKECTRL_CKE2RANK_OPT3 Fld(1,1,AC_MSKB0)//[1:1]
    #define CKECTRL_CKEBYCTL Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_RKCFG (DRAMC_AO_BASE_ADDRESS + 0x0034)
    #define RKCFG_RK2DPDX Fld(1,30,AC_MSKB3)//[30:30]
    #define RKCFG_RK1DPDX Fld(1,29,AC_MSKB3)//[29:29]
    #define RKCFG_RK0DPDX Fld(1,28,AC_MSKB3)//[28:28]
    #define RKCFG_RK2DPD Fld(1,26,AC_MSKB3)//[26:26]
    #define RKCFG_RK1DPD Fld(1,25,AC_MSKB3)//[25:25]
    #define RKCFG_RK0DPD Fld(1,24,AC_MSKB3)//[24:24]
    #define RKCFG_RK2SRF Fld(1,22,AC_MSKB2)//[22:22]
    #define RKCFG_RK1SRF Fld(1,21,AC_MSKB2)//[21:21]
    #define RKCFG_RK0SRF Fld(1,20,AC_MSKB2)//[20:20]
    #define RKCFG_DMCKEWAKE Fld(1,19,AC_MSKB2)//[19:19]
    #define RKCFG_RKSIZE Fld(3,16,AC_MSKB2)//[18:16]
    #define RKCFG_CKE2RANK_OPT Fld(1,15,AC_MSKB1)//[15:15]
    #define RKCFG_SHU2RKOPT Fld(1,14,AC_MSKB1)//[14:14]
    #define RKCFG_CS2RANK Fld(1,13,AC_MSKB1)//[13:13]
    #define RKCFG_CKE2RANK Fld(1,12,AC_MSKB1)//[12:12]
    #define RKCFG_DQSOSC2RK Fld(1,11,AC_MSKB1)//[11:11]
    #define RKCFG_MRS2RK Fld(1,10,AC_MSKB1)//[10:10]
    #define RKCFG_RANKRDY_OPT Fld(1,9,AC_MSKB1)//[9:9]
    #define RKCFG_DM3RANK Fld(1,8,AC_MSKB1)//[8:8]
    #define RKCFG_RKSWAP Fld(1,7,AC_MSKB0)//[7:7]
    #define RKCFG_RKMODE Fld(3,4,AC_MSKB0)//[6:4]
    #define RKCFG_TXRANKFIX Fld(1,3,AC_MSKB0)//[3:3]
    #define RKCFG_CKE2RANK_OPT2 Fld(1,2,AC_MSKB0)//[2:2]
    #define RKCFG_TXRANK Fld(2,0,AC_MSKB0)//[1:0]
#define DRAMC_REG_DRAMC_PD_CTRL (DRAMC_AO_BASE_ADDRESS + 0x0038)
    #define DRAMC_PD_CTRL_COMBCLKCTRL Fld(1,31,AC_MSKB3)//[31:31]
    #define DRAMC_PD_CTRL_PHYCLKDYNGEN Fld(1,30,AC_MSKB3)//[30:30]
    #define DRAMC_PD_CTRL_DISSTOP26M Fld(1,27,AC_MSKB3)//[27:27]
    #define DRAMC_PD_CTRL_MIOCKCTRLOFF Fld(1,26,AC_MSKB3)//[26:26]
    #define DRAMC_PD_CTRL_DQIEN_BUFFEN_OPT Fld(2,20,AC_MSKB2)//[21:20]
    #define DRAMC_PD_CTRL_RDPERIODON Fld(1,19,AC_MSKB2)//[19:19]
    #define DRAMC_PD_CTRL_COMB_DCM Fld(1,10,AC_MSKB1)//[10:10]
    #define DRAMC_PD_CTRL_DCMREF_OPT Fld(1,8,AC_MSKB1)//[8:8]
    #define DRAMC_PD_CTRL_COMBPHY_CLKENSAME Fld(1,5,AC_MSKB0)//[5:5]
    #define DRAMC_PD_CTRL_PHYCLK_REFWKEN Fld(1,4,AC_MSKB0)//[4:4]
    #define DRAMC_PD_CTRL_DCMENNOTRFC Fld(1,2,AC_MSKB0)//[2:2]
    #define DRAMC_PD_CTRL_DCMEN2 Fld(1,1,AC_MSKB0)//[1:1]
    #define DRAMC_PD_CTRL_DCMEN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_CLKAR (DRAMC_AO_BASE_ADDRESS + 0x003C)
    #define CLKAR_RDYCKAR Fld(1,31,AC_MSKB3)//[31:31]
    #define CLKAR_CMDCKAR Fld(1,30,AC_MSKB3)//[30:30]
    #define CLKAR_CALCKAR Fld(1,29,AC_MSKB3)//[29:29]
    #define CLKAR_SEQCLKRUN Fld(1,28,AC_MSKB3)//[28:28]
    #define CLKAR_REQQUECLKRUN Fld(1,27,AC_MSKB3)//[27:27]
    #define CLKAR_REFCLKRUN Fld(1,26,AC_MSKB3)//[26:26]
    #define CLKAR_DWCLKRUN Fld(1,25,AC_MSKB3)//[25:25]
    #define CLKAR_PHYGLUECLKRUN Fld(1,24,AC_MSKB3)//[24:24]
    #define CLKAR_TESTCLKRUN Fld(1,23,AC_MSKB2)//[23:23]
    #define CLKAR_SELPH_CG_DIS Fld(1,22,AC_MSKB2)//[22:22]
    #define CLKAR_SELPH_4LCG_DIS Fld(1,21,AC_MSKB2)//[21:21]
    #define CLKAR_BCLKAR Fld(1,20,AC_MSKB2)//[20:20]
    #define CLKAR_PSELAR Fld(1,19,AC_MSKB2)//[19:19]
    #define CLKAR_IDLE_OPT Fld(1,18,AC_MSKB2)//[18:18]
    #define CLKAR_SRF_CLKRUN Fld(1,17,AC_MSKB2)//[17:17]
    #define CLKAR_RDATCKAR Fld(1,16,AC_MSKB2)//[16:16]
    #define CLKAR_SELPH_CMD_CG_DIS Fld(1,15,AC_MSKB1)//[15:15]
    #define CLKAR_REQQUE_PACG_DIS Fld(15,0,AC_MSKW10)//[14:0]
#define DRAMC_REG_CLKCTRL (DRAMC_AO_BASE_ADDRESS + 0x0040)
    #define CLKCTRL_CLK_EN_1 Fld(1,29,AC_MSKB3)//[29:29]
    #define CLKCTRL_CLK_EN_0 Fld(1,28,AC_MSKB3)//[28:28]
    #define CLKCTRL_PSEL_CNT Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SELFREF_HWSAVE_FLAG (DRAMC_AO_BASE_ADDRESS + 0x0044)
    #define SELFREF_HWSAVE_FLAG_SELFREF_HWSAVE_FLAG_FROM_AO Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_SREFCTRL (DRAMC_AO_BASE_ADDRESS + 0x0048)
    #define SREFCTRL_SELFREF Fld(1,31,AC_MSKB3)//[31:31]
    #define SREFCTRL_SREF_HW_EN Fld(1,30,AC_MSKB3)//[30:30]
    #define SREFCTRL_SREFDLY Fld(4,24,AC_MSKB3)//[27:24]
    #define SREFCTRL_SREF2_OPTION Fld(1,22,AC_MSKB2)//[22:22]
    #define SREFCTRL_SREF3_OPTION1 Fld(1,21,AC_MSKB2)//[21:21]
    #define SREFCTRL_SREF3_OPTION Fld(1,20,AC_MSKB2)//[20:20]
    #define SREFCTRL_SRFPD_DIS Fld(1,16,AC_MSKB2)//[16:16]
    #define SREFCTRL_SCSM_CGAR Fld(1,15,AC_MSKB1)//[15:15]
    #define SREFCTRL_SCARB_SM_CGAR Fld(1,14,AC_MSKB1)//[14:14]
    #define SREFCTRL_RDDQSOSC_CGAR Fld(1,13,AC_MSKB1)//[13:13]
    #define SREFCTRL_HMRRSEL_CGAR Fld(1,12,AC_MSKB1)//[12:12]
#define DRAMC_REG_REFCTRL0 (DRAMC_AO_BASE_ADDRESS + 0x004C)
    #define REFCTRL0_REFBW_FREN Fld(1,31,AC_MSKB3)//[31:31]
    #define REFCTRL0_REFFRERUN Fld(1,30,AC_MSKB3)//[30:30]
    #define REFCTRL0_REFDIS Fld(1,29,AC_MSKB3)//[29:29]
    #define REFCTRL0_REFNA_OPT Fld(1,28,AC_MSKB3)//[28:28]
    #define REFCTRL0_REF_PREGATE_CNT Fld(4,24,AC_MSKB3)//[27:24]
    #define REFCTRL0_ADVREF_CNT Fld(4,20,AC_MSKB2)//[23:20]
    #define REFCTRL0_PBREFEN Fld(1,18,AC_MSKB2)//[18:18]
    #define REFCTRL0_PBREF_DISBYRATE Fld(1,17,AC_MSKB2)//[17:17]
    #define REFCTRL0_PBREF_DISBYREFNUM Fld(1,16,AC_MSKB2)//[16:16]
    #define REFCTRL0_DISBYREFNUM Fld(3,12,AC_MSKB1)//[14:12]
    #define REFCTRL0_REFMODE_MANUAL_TRIG Fld(1,11,AC_MSKB1)//[11:11]
    #define REFCTRL0_REFMODE_MANUAL Fld(1,10,AC_MSKB1)//[10:10]
    #define REFCTRL0_DMPGVLD_IG Fld(1,8,AC_MSKB1)//[8:8]
    #define REFCTRL0_REFOVERCNT_RST Fld(1,7,AC_MSKB0)//[7:7]
    #define REFCTRL0_RFRINTEN Fld(1,6,AC_MSKB0)//[6:6]
    #define REFCTRL0_RFRINTCTL Fld(1,5,AC_MSKB0)//[5:5]
    #define REFCTRL0_IMP_FREERUN_CLK Fld(1,3,AC_MSKB0)//[3:3]         //francis add
    #define REFCTRL0_DRVCGWREF Fld(1,2,AC_MSKB0)//[2:2]
    #define REFCTRL0_UPDBYWR Fld(1,1,AC_MSKB0)//[1:1]
    #define REFCTRL0_DLLFRZ Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_REFCTRL1 (DRAMC_AO_BASE_ADDRESS + 0x0050)
    #define REFCTRL1_REFRATE_MANUAL_RATE_TRIG Fld(1,31,AC_MSKB3)//[31:31]
    #define REFCTRL1_REFRATE_MANUAL Fld(3,28,AC_MSKB3)//[30:28]
    #define REFCTRL1_MPENDREF_CNT Fld(3,8,AC_MSKB1)//[10:8]
    #define REFCTRL1_PSEL_OPT1 Fld(1,6,AC_MSKB0)//[6:6]     //Jeremy add
    #define REFCTRL1_REF_QUE_AUTOSAVE_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REFCTRL1_PRE8REF Fld(1,4,AC_MSKB0)//[4:4]
    #define REFCTRL1_PSEL_OPT3 Fld(1,3,AC_MSKB0)//[3:3]     //Jeremy add
    #define REFCTRL1_PSEL_OPT2 Fld(1,2,AC_MSKB0)//[2:2]     //Jeremy add
    #define REFCTRL1_SREF_PRD_OPT Fld(1,1,AC_MSKB0)//[1:1]
    #define REFCTRL1_SLEFREF_AUTOSAVE_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_REFRATRE_FILTER (DRAMC_AO_BASE_ADDRESS + 0x0054)
    #define REFRATRE_FILTER_REFRATE_FILEN Fld(1,31,AC_MSKB3)//[31:31]
    #define REFRATRE_FILTER_REFRATE_FIL7 Fld(3,28,AC_MSKB3)//[30:28]
    #define REFRATRE_FILTER_REFRATE_FIL6 Fld(3,24,AC_MSKB3)//[26:24]
    #define REFRATRE_FILTER_PB2AB_OPT1 Fld(1,23,AC_MSKB2)//[23:23]
    #define REFRATRE_FILTER_REFRATE_FIL5 Fld(3,20,AC_MSKB2)//[22:20]
    #define REFRATRE_FILTER_REFRATE_FIL4 Fld(3,16,AC_MSKB2)//[18:16]
    #define REFRATRE_FILTER_PB2AB_OPT Fld(1,15,AC_MSKB1)//[15:15]
    #define REFRATRE_FILTER_REFRATE_FIL3 Fld(3,12,AC_MSKB1)//[14:12]
    #define REFRATRE_FILTER_REFRATE_FIL2 Fld(3,8,AC_MSKB1)//[10:8]
    #define REFRATRE_FILTER_REFRATE_FIL1 Fld(3,4,AC_MSKB0)//[6:4]
    #define REFRATRE_FILTER_REFRATE_FIL0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_ZQCS (DRAMC_AO_BASE_ADDRESS + 0x0058)
    #define ZQCS_ZQCSDUAL Fld(1,31,AC_MSKB3)//[31:31]
    #define ZQCS_ZQCSMASK Fld(1,30,AC_MSKB3)//[30:30]
    #define ZQCS_ZQCSAD Fld(8,8,AC_FULLB1)//[15:8]
    #define ZQCS_ZQCSOP Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_MRS (DRAMC_AO_BASE_ADDRESS + 0x005C)
    #define MRS_MPCRKEN Fld(1,31,AC_MSKB3)//[31:31]
    #define MRS_MPCRK Fld(2,28,AC_MSKB3)//[29:28]
    #define MRS_MRRRK Fld(2,26,AC_MSKB3)//[27:26]
    #define MRS_MRSRK Fld(2,24,AC_MSKB3)//[25:24]
    #define MRS_MRSBA Fld(3,21,AC_MSKB2)//[23:21]
    #define MRS_MRSMA Fld(13,8,AC_MSKW21)//[20:8]
    #define MRS_MRSOP Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_SPCMD (DRAMC_AO_BASE_ADDRESS + 0x0060)
    #define SPCMD_ACTEN Fld(1,12,AC_MSKB1)//[12:12]
    #define SPCMD_DQSOSCDISEN Fld(1,11,AC_MSKB1)//[11:11]
    #define SPCMD_DQSOSCENEN Fld(1,10,AC_MSKB1)//[10:10]
    #define SPCMD_DQSGCNTRST Fld(1,9,AC_MSKB1)//[9:9]
    #define SPCMD_DQSGCNTEN Fld(1,8,AC_MSKB1)//[8:8]
    #define SPCMD_RDDQCEN Fld(1,7,AC_MSKB0)//[7:7]
    #define SPCMD_ZQLATEN Fld(1,6,AC_MSKB0)//[6:6]
    #define SPCMD_TCMDEN Fld(1,5,AC_MSKB0)//[5:5]
    #define SPCMD_ZQCEN Fld(1,4,AC_MSKB0)//[4:4]
    #define SPCMD_AREFEN Fld(1,3,AC_MSKB0)//[3:3]
    #define SPCMD_PREAEN Fld(1,2,AC_MSKB0)//[2:2]
    #define SPCMD_MRREN Fld(1,1,AC_MSKB0)//[1:1]
    #define SPCMD_MRWEN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_SPCMDCTRL (DRAMC_AO_BASE_ADDRESS + 0x0064)
    #define SPCMDCTRL_ZQCSDISB Fld(1,31,AC_MSKB3)//[31:31]
    #define SPCMDCTRL_ZQCALDISB Fld(1,30,AC_MSKB3)//[30:30]
    #define SPCMDCTRL_REFRDIS Fld(1,29,AC_MSKB3)//[29:29]
    #define SPCMDCTRL_REFR_BLOCKEN Fld(1,28,AC_MSKB3)//[28:28]
    #define SPCMDCTRL_MRRREFUPD_B Fld(1,27,AC_MSKB3)//[27:27]
    #define SPCMDCTRL_CLR_EN Fld(1,26,AC_MSKB3)//[26:26]
    #define SPCMDCTRL_MRWWOPRA Fld(1,25,AC_MSKB3)//[25:25]
    #define SPCMDCTRL_SCPRE Fld(1,19,AC_MSKB2)//[19:19]
    #define SPCMDCTRL_RDDQCDIS Fld(1,11,AC_MSKB1)//[11:11]
    #define SPCMDCTRL_DPDWOSC Fld(1,7,AC_MSKB0)//[7:7]
    #define SPCMDCTRL_R_DMDVFSMRW_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define SPCMDCTRL_MRRSWUPD Fld(1,5,AC_MSKB0)//[5:5]
#define DRAMC_REG_PPR_CTRL (DRAMC_AO_BASE_ADDRESS + 0x0068)
    #define PPR_CTRL_ACTEN_ROW Fld(16,16,AC_FULLW32)//[31:16]
    #define PPR_CTRL_ACTEN_BK Fld(3,12,AC_MSKB1)//[14:12]
#define DRAMC_REG_MPC_OPTION (DRAMC_AO_BASE_ADDRESS + 0x006C)
    #define MPC_OPTION_MPCMAN_CAS2EN Fld(1,16,AC_MSKB2)//[16:16]
    #define MPC_OPTION_MPCMANEN Fld(1,15,AC_MSKB1)//[15:15]
    #define MPC_OPTION_MPCOP Fld(7,8,AC_MSKB1)//[14:8]
#define DRAMC_REG_REFQUE_CNT (DRAMC_AO_BASE_ADDRESS + 0x0070)
    #define REFQUE_CNT_REFRESH_QUEUE_CNT_FROM_AO Fld(4,0,AC_MSKB0)//[3:0]
#define DRAMC_REG_HW_MRR_FUN (DRAMC_AO_BASE_ADDRESS + 0x0074)
    #define HW_MRR_FUN_MRR_PUSH2POP_SEL Fld(3,20,AC_MSKB2)//[22:20]
    #define HW_MRR_FUN_MRR_PUSH2POP_ST_CLR Fld(1,18,AC_MSKB2)//[18:18]
    #define HW_MRR_FUN_MRR_PUSH2POP_CLR Fld(1,17,AC_MSKB2)//[17:17]
    #define HW_MRR_FUN_MRR_PUSH2POP_ENA Fld(1,16,AC_MSKB2)//[16:16]
    #define HW_MRR_FUN_TMRR_OE_OPT_DIS Fld(1,13,AC_MSKB1)//[13:13]
    #define HW_MRR_FUN_MRR_SPCMD_WAKE_DIS Fld(1,12,AC_MSKB1)//[12:12]
    #define HW_MRR_FUN_MRR_HW_HIPRI Fld(1,11,AC_MSKB1)//[11:11]
    #define HW_MRR_FUN_MRR_BLOCK_NOR_DIS Fld(1,10,AC_MSKB1)//[10:10]
    #define HW_MRR_FUN_MRR_REQNOPUSH_DIS Fld(1,9,AC_MSKB1)//[9:9]
    #define HW_MRR_FUN_BUFEN_RFC_OPT Fld(1,8,AC_MSKB1)//[8:8]
    #define HW_MRR_FUN_MANTMRR Fld(4,4,AC_MSKB0)//[7:4]
    #define HW_MRR_FUN_MANTMRR_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define HW_MRR_FUN_TRPMRR_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define HW_MRR_FUN_TRCDMRR_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define HW_MRR_FUN_TMRR_ENA Fld(1,0,AC_MSKB0)//[0:0]

//Page AO_2
#define DRAMC_REG_MRR_BIT_MUX1 (DRAMC_AO_BASE_ADDRESS + 0x0078)
    #define MRR_BIT_MUX1_MRR_BIT3_SEL Fld(5,24,AC_MSKB3)//[28:24]
    #define MRR_BIT_MUX1_MRR_BIT2_SEL Fld(5,16,AC_MSKB2)//[20:16]
    #define MRR_BIT_MUX1_MRR_BIT1_SEL Fld(5,8,AC_MSKB1)//[12:8]
    #define MRR_BIT_MUX1_MRR_BIT0_SEL Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_MRR_BIT_MUX2 (DRAMC_AO_BASE_ADDRESS + 0x007C)
    #define MRR_BIT_MUX2_MRR_BIT7_SEL Fld(5,24,AC_MSKB3)//[28:24]
    #define MRR_BIT_MUX2_MRR_BIT6_SEL Fld(5,16,AC_MSKB2)//[20:16]
    #define MRR_BIT_MUX2_MRR_BIT5_SEL Fld(5,8,AC_MSKB1)//[12:8]
    #define MRR_BIT_MUX2_MRR_BIT4_SEL Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_MRR_BIT_MUX3 (DRAMC_AO_BASE_ADDRESS + 0x0080)
    #define MRR_BIT_MUX3_MRR_BIT11_SEL Fld(5,24,AC_MSKB3)//[28:24]
    #define MRR_BIT_MUX3_MRR_BIT10_SEL Fld(5,16,AC_MSKB2)//[20:16]
    #define MRR_BIT_MUX3_MRR_BIT9_SEL Fld(5,8,AC_MSKB1)//[12:8]
    #define MRR_BIT_MUX3_MRR_BIT8_SEL Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_MRR_BIT_MUX4 (DRAMC_AO_BASE_ADDRESS + 0x0084)
    #define MRR_BIT_MUX4_MRR_BIT15_SEL Fld(5,24,AC_MSKB3)//[28:24]
    #define MRR_BIT_MUX4_MRR_BIT14_SEL Fld(5,16,AC_MSKB2)//[20:16]
    #define MRR_BIT_MUX4_MRR_BIT13_SEL Fld(5,8,AC_MSKB1)//[12:8]
    #define MRR_BIT_MUX4_MRR_BIT12_SEL Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_TEST2_0 (DRAMC_AO_BASE_ADDRESS + 0x0090)
    #define TEST2_0_TEST2_PAT0 Fld(8,8,AC_FULLB1)//[15:8]
    #define TEST2_0_TEST2_PAT1 Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_TEST2_1 (DRAMC_AO_BASE_ADDRESS + 0x0094)
    #define TEST2_1_TEST2_BASE Fld(28,4,AC_MSKDW)//[31:4]
#define DRAMC_REG_TEST2_2 (DRAMC_AO_BASE_ADDRESS + 0x0098)
    #define TEST2_2_TEST2_OFF Fld(28,4,AC_MSKDW)//[31:4]
#define DRAMC_REG_TEST2_3 (DRAMC_AO_BASE_ADDRESS + 0x009C)
    #define TEST2_3_TEST2W Fld(1,31,AC_MSKB3)//[31:31]
    #define TEST2_3_TEST2R Fld(1,30,AC_MSKB3)//[30:30]
    #define TEST2_3_TEST1 Fld(1,29,AC_MSKB3)//[29:29]
    #define TEST2_3_TEST2WREN2_HW_EN Fld(1,28,AC_MSKB3)//[28:28]
    #define TEST2_3_TESTLP Fld(1,27,AC_MSKB3)//[27:27]
    #define TEST2_3_TAHPRI_B Fld(1,26,AC_MSKB3)//[26:26]
    #define TEST2_3_TESTADR_SHIFT Fld(1,25,AC_MSKB3)//[25:25]
    #define TEST2_3_DMPAT32 Fld(1,24,AC_MSKB3)//[24:24]
    #define TEST2_3_MDQS Fld(1,23,AC_MSKB2)//[23:23]
    #define TEST2_3_DRDELSWSEL Fld(3,20,AC_MSKB2)//[22:20]
    #define TEST2_3_DRDELSWEN Fld(1,19,AC_MSKB2)//[19:19]
    #define TEST2_3_DQSUPDMODE Fld(1,14,AC_MSKB1)//[14:14]
    #define TEST2_3_MANUDQSUPD Fld(1,13,AC_MSKB1)//[13:13]
    #define TEST2_3_MANUDLLFRZ Fld(1,12,AC_MSKB1)//[12:12]
    #define TEST2_3_DQDLYAUTO Fld(1,11,AC_MSKB1)//[11:11]
    #define TEST2_3_DQSICALSTP Fld(3,8,AC_MSKB1)//[10:8]
    #define TEST2_3_TESTAUDPAT Fld(1,7,AC_MSKB0)//[7:7]
    #define TEST2_3_PSTWR2 Fld(1,6,AC_MSKB0)//[6:6]
    #define TEST2_3_DQSICALUPD Fld(1,5,AC_MSKB0)//[5:5]
    #define TEST2_3_DQSICALEN Fld(1,4,AC_MSKB0)//[4:4]
    #define TEST2_3_TESTCNT Fld(4,0,AC_MSKB0)//[3:0]
#define DRAMC_REG_TEST2_4 (DRAMC_AO_BASE_ADDRESS + 0x00A0)
    #define TEST2_4_TESTAGENT_DMYRD_OPT Fld(1,31,AC_MSKB3)//[31:31]
    #define TEST2_4_TESTAGENTRKSEL Fld(3,28,AC_MSKB3)//[30:28]
    #define TEST2_4_TESTAGENTRK Fld(2,24,AC_MSKB3)//[25:24]
    #define TEST2_4_NEGDQS Fld(1,23,AC_MSKB2)//[23:23]
    #define TEST2_4_DQCALDIS Fld(1,22,AC_MSKB2)//[22:22]
    #define TEST2_4_DISMASK Fld(1,20,AC_MSKB2)//[20:20]
    #define TEST2_4_TEST_REQ_LEN1 Fld(1,17,AC_MSKB2)//[17:17]
    #define TEST2_4_TESTXTALKPAT Fld(1,16,AC_MSKB2)//[16:16]
    #define TEST2_4_TESTAUDMODE Fld(1,15,AC_MSKB1)//[15:15]
    #define TEST2_4_TESTAUDBITINV Fld(1,14,AC_MSKB1)//[14:14]
    #define TEST2_4_TESTAUDINIT Fld(5,8,AC_MSKB1)//[12:8]
    #define TEST2_4_TESTSSOXTALKPAT Fld(1,7,AC_MSKB0)//[7:7]
    #define TEST2_4_TESTSSOPAT Fld(1,6,AC_MSKB0)//[6:6]
    #define TEST2_4_TEST2DISSCRAM Fld(1,5,AC_MSKB0)//[5:5]
    #define TEST2_4_TESTAUDINC Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_WDT_DBG_SIGNAL (DRAMC_AO_BASE_ADDRESS + 0x00A4)
    #define WDT_DBG_SIGNAL_LATCH_DRAMC_GATING_ERROR Fld(1,7,AC_MSKB0)//[7:7]
    #define WDT_DBG_SIGNAL_LATCH_RDWR_TEST_DLE_CNT_OK2 Fld(1,6,AC_MSKB0)//[6:6]
    #define WDT_DBG_SIGNAL_LATCH_RDWR_TEST_DM_CMP_ERR2 Fld(1,5,AC_MSKB0)//[5:5]
    #define WDT_DBG_SIGNAL_LATCH_RDWR_TEST_DM_CMP_CPT2 Fld(1,4,AC_MSKB0)//[4:4]
    #define WDT_DBG_SIGNAL_LATCH_RD_TEST_DLE_CNT_OK2 Fld(1,2,AC_MSKB0)//[2:2]
    #define WDT_DBG_SIGNAL_LATCH_RD_TEST_DM_CMP_ERR2 Fld(1,1,AC_MSKB0)//[1:1]
    #define WDT_DBG_SIGNAL_LATCH_RD_TEST_DM_CMP_CPT2 Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_LBTEST (DRAMC_AO_BASE_ADDRESS + 0x00AC)
    #define LBTEST_RDTGDATA Fld(1,31,AC_MSKB3)//[31:31]
    #define LBTEST_RDWRDATA Fld(1,30,AC_MSKB3)//[30:30]
    #define LBTEST_RDCOLADR Fld(1,29,AC_MSKB3)//[29:29]
    #define LBTEST_OCDADJ Fld(1,24,AC_MSKB3)//[24:24]
    #define LBTEST_OCDPAT Fld(8,16,AC_FULLB2)//[23:16]
    #define LBTEST_R_EXTLB_DRAMC_CONF_I Fld(5,8,AC_MSKB1)//[12:8]
    #define LBTEST_LBTEST_MODE Fld(1,5,AC_MSKB0)//[5:5]
    #define LBTEST_LBTEST Fld(1,4,AC_MSKB0)//[4:4]
    #define LBTEST_LBTEST_IGB3 Fld(1,3,AC_MSKB0)//[3:3]
    #define LBTEST_LBTEST_IGB2 Fld(1,2,AC_MSKB0)//[2:2]
    #define LBTEST_LBTEST_IGB1 Fld(1,1,AC_MSKB0)//[1:1]
    #define LBTEST_LBTEST_IGB0 Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_CATRAINING1 (DRAMC_AO_BASE_ADDRESS + 0x00B0)
    #define CATRAINING1_CATRAIN_INTV Fld(8,24,AC_FULLB3)//[31:24]
    #define CATRAINING1_CATRAINLAT Fld(4,20,AC_MSKB2)//[23:20]
    #define CATRAINING1_CATRAINCSEXT Fld(1,13,AC_MSKB1)//[13:13]
    #define CATRAINING1_CSTRAIN_OPTION Fld(1,6,AC_MSKB0)//[6:6]
    #define CATRAINING1_TESTCATRAIN Fld(1,5,AC_MSKB0)//[5:5]
    #define CATRAINING1_CATRAINMRS Fld(1,2,AC_MSKB0)//[2:2]
    #define CATRAINING1_CATRAINEN Fld(1,1,AC_MSKB0)//[1:1]
#define DRAMC_REG_CATRAINING2 (DRAMC_AO_BASE_ADDRESS + 0x00B4)
    #define CATRAINING2_CATRAINCA_Y Fld(16,16,AC_FULLW32)//[31:16]
    #define CATRAINING2_CATRAINCA Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_WRITE_LEV (DRAMC_AO_BASE_ADDRESS + 0x00BC)
    #define WRITE_LEV_DMVREFCA Fld(7,20,AC_MSKW32)//[26:20]
    #define WRITE_LEV_DQS_SEL Fld(4,16,AC_MSKB2)//[19:16]
    #define WRITE_LEV_DQSBY_G Fld(4,12,AC_MSKB1)//[15:12]
    #define WRITE_LEV_DQSBX_G Fld(4,8,AC_MSKB1)//[11:8]
    #define WRITE_LEV_DQS_WLEV Fld(1,7,AC_MSKB0)//[7:7]
    #define WRITE_LEV_DQS_OE_WLEV_OP Fld(1,6,AC_MSKB0)//[6:6]
    #define WRITE_LEV_CBTMASKDQSOE Fld(1,5,AC_MSKB0)//[5:5]
    #define WRITE_LEV_BTCBTFIXDQSOE Fld(1,4,AC_MSKB0)//[4:4]
    #define WRITE_LEV_BYTEMODECBTEN Fld(1,3,AC_MSKB0)//[3:3]
    #define WRITE_LEV_DDRPHY_COMB_CG_SEL Fld(1,2,AC_MSKB0)//[2:2]
    #define WRITE_LEV_WRITE_LEVEL_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_MR_GOLDEN (DRAMC_AO_BASE_ADDRESS + 0x00C0)
    #define MR_GOLDEN_MR32_GOLDEN Fld(8,24,AC_FULLB3)//[31:24]
    #define MR_GOLDEN_MR40_GOLDEN Fld(8,16,AC_FULLB2)//[23:16]
    #define MR_GOLDEN_MR15_GOLDEN Fld(8,8,AC_FULLB1)//[15:8]
    #define MR_GOLDEN_MR20_GOLDEN Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_SLP4_TESTMODE (DRAMC_AO_BASE_ADDRESS + 0x00C4)
    #define SLP4_TESTMODE_SPEC_MODE Fld(1,25,AC_MSKB3)//[25:25]
    #define SLP4_TESTMODE_STESTEN Fld(1,24,AC_MSKB3)//[24:24]
    #define SLP4_TESTMODE_CA5_TEST Fld(4,20,AC_MSKB2)//[23:20]
    #define SLP4_TESTMODE_CA4_TEST Fld(4,16,AC_MSKB2)//[19:16]
    #define SLP4_TESTMODE_CA3_TEST Fld(4,12,AC_MSKB1)//[15:12]
    #define SLP4_TESTMODE_CA2_TEST Fld(4,8,AC_MSKB1)//[11:8]
    #define SLP4_TESTMODE_CA1_TEST Fld(4,4,AC_MSKB0)//[7:4]
    #define SLP4_TESTMODE_CA0_TEST Fld(4,0,AC_MSKB0)//[3:0]
#define DRAMC_REG_DQSOSCR (DRAMC_AO_BASE_ADDRESS + 0x00C8)
    #define DQSOSCR_DQSOSC_CALEN Fld(1,31,AC_MSKB3)//[31:31]
    #define DQSOSCR_DQSOSCLOPAD Fld(1,30,AC_MSKB3)//[30:30]
    #define DQSOSCR_TXUPD_ABREF_OPT Fld(1,29,AC_MSKB3)//[29:29]
    #define DQSOSCR_DQSOSCENDIS Fld(1,28,AC_MSKB3)//[28:28]
    #define DQSOSCR_SREF_TXPI_RELOAD_OPT Fld(1,27,AC_MSKB3)//[27:27]
    #define DQSOSCR_RK0_BYTE_MODE Fld(1,26,AC_MSKB3)//[26:26]
    #define DQSOSCR_RK1_BYTE_MODE Fld(1,25,AC_MSKB3)//[25:25]
    #define DQSOSCR_DQSOSCRDIS Fld(1,24,AC_MSKB3)//[24:24]
    #define DQSOSCR_SREF_TXUI_RELOAD_OPT Fld(1,23,AC_MSKB2)//[23:23]
    #define DQSOSCR_DQS2DQ_SHU_HW_CAL_DIS Fld(1,22,AC_MSKB2)//[22:22]
    #define DQSOSCR_TXUPD_IDLE_OPT Fld(1,21,AC_MSKB2)//[21:21]
    #define DQSOSCR_TXUPD_ABREF_SEL Fld(2,19,AC_MSKB2)//[20:19]
    #define DQSOSCR_TXUPD_IDLE_SEL Fld(2,17,AC_MSKB2)//[18:17]
    #define DQSOSCR_DQS2DQ_UPD_MON_CNT_SEL Fld(2,15,AC_MSKW21)//[16:15]
    #define DQSOSCR_DQS2DQ_UPD_MON_OPT Fld(1,14,AC_MSKB1)//[14:14]
    #define DQSOSCR_TDQS2DQ_UPD_BLOCKING Fld(1,13,AC_MSKB1)//[13:13]
    #define DQSOSCR_DQS2DQ_UPD_BLOCK_CNT Fld(5,8,AC_MSKB1)//[12:8]
    #define DQSOSCR_ARUIDQ_SW Fld(1,7,AC_MSKB0)//[7:7]
    #define DQSOSCR_MANUTXUPD Fld(1,6,AC_MSKB0)//[6:6]
    #define DQSOSCR_TXUPDMODE Fld(1,5,AC_MSKB0)//[5:5]
    #define DQSOSCR_TXUPD_BLOCK_OPT Fld(1,4,AC_MSKB0)//[4:4]
    #define DQSOSCR_TXUPD_BLOCK_SEL Fld(2,2,AC_MSKB0)//[3:2]
    #define DQSOSCR_RK2_BYTE_MODE Fld(1,1,AC_MSKB0)//[1:1]
    #define DQSOSCR_DQSOSC_INTEN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_DUMMY_RD (DRAMC_AO_BASE_ADDRESS + 0x00D0)
    #define DUMMY_RD_DUMMY_RD_1_CNT5 Fld(1,31,AC_MSKB3)//[31:31]
    #define DUMMY_RD_DUMMY_RD_1_CNT4 Fld(1,30,AC_MSKB3)//[30:30]
    #define DUMMY_RD_DUMMY_RD_1_CNT3 Fld(1,29,AC_MSKB3)//[29:29]
    #define DUMMY_RD_DUMMY_RD_1_CNT2 Fld(1,28,AC_MSKB3)//[28:28]
    #define DUMMY_RD_DUMMY_RD_1_CNT1 Fld(1,27,AC_MSKB3)//[27:27]
    #define DUMMY_RD_DUMMY_RD_1_CNT0 Fld(1,26,AC_MSKB3)//[26:26]
    #define DUMMY_RD_DMY_RD_RX_TRACK Fld(1,25,AC_MSKB3)//[25:25]
    #define DUMMY_RD_DUMMY_RD_PA_OPT Fld(1,24,AC_MSKB3)//[24:24]
    #define DUMMY_RD_DQSG_DMYWR_EN Fld(1,23,AC_MSKB2)//[23:23]
    #define DUMMY_RD_DQSG_DMYRD_EN Fld(1,22,AC_MSKB2)//[22:22]
    #define DUMMY_RD_SREF_DMYRD_EN Fld(1,21,AC_MSKB2)//[21:21]
    #define DUMMY_RD_DUMMY_RD_EN Fld(1,20,AC_MSKB2)//[20:20]
    #define DUMMY_RD_DMYRD_IDLE_OPT Fld(1,19,AC_MSKB2)//[19:19]
    #define DUMMY_RD_DMYRD_INTV_SWITCH Fld(1,18,AC_MSKB2)//[18:18]
    #define DUMMY_RD_RANK_NUM Fld(2,16,AC_MSKB2)//[17:16]
    #define DUMMY_RD_DUMMY_RD_CNT7 Fld(1,15,AC_MSKB1)//[15:15]
    #define DUMMY_RD_DUMMY_RD_CNT6 Fld(1,14,AC_MSKB1)//[14:14]
    #define DUMMY_RD_DUMMY_RD_CNT5 Fld(1,13,AC_MSKB1)//[13:13]
    #define DUMMY_RD_DUMMY_RD_CNT4 Fld(1,12,AC_MSKB1)//[12:12]
    #define DUMMY_RD_DUMMY_RD_CNT3 Fld(1,11,AC_MSKB1)//[11:11]
    #define DUMMY_RD_DUMMY_RD_CNT2 Fld(1,10,AC_MSKB1)//[10:10]
    #define DUMMY_RD_DUMMY_RD_CNT1 Fld(1,9,AC_MSKB1)//[9:9]
    #define DUMMY_RD_DUMMY_RD_CNT0 Fld(1,8,AC_MSKB1)//[8:8]
    #define DUMMY_RD_DMY_RD_DBG Fld(1,7,AC_MSKB0)//[7:7]
    #define DUMMY_RD_DMY_WR_DBG Fld(1,6,AC_MSKB0)//[6:6]
    #define DUMMY_RD_DMYWR_LPRI_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define DUMMY_RD_DUMMY_RD_SW Fld(1,4,AC_MSKB0)//[4:4]
    #define DUMMY_RD_DUMMY_RD_1_CNT7 Fld(1,3,AC_MSKB0)//[3:3]
    #define DUMMY_RD_DUMMY_RD_1_CNT6 Fld(1,2,AC_MSKB0)//[2:2]
    #define DUMMY_RD_DMYRDOFOEN Fld(1,1,AC_MSKB0)//[1:1]
    #define DUMMY_RD_SREF_DMYRD_MASK Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_SHUCTRL (DRAMC_AO_BASE_ADDRESS + 0x00D4)
    #define SHUCTRL_DMSHU_DRAMC Fld(1,31,AC_MSKB3)//[31:31]
    #define SHUCTRL_DMSHU_LOW Fld(1,29,AC_MSKB3)//[29:29]
    #define SHUCTRL_R_OTHER_SHU_GP Fld(2,24,AC_MSKB3)//[25:24]
    #define SHUCTRL_R_MPDIV_SHU_GP Fld(3,20,AC_MSKB2)//[22:20]
    #define SHUCTRL_R_NEW_SHU_MUX_SPM Fld(1,19,AC_MSKB2)//[19:19]
    #define SHUCTRL_R_DRAMC_CHA Fld(1,17,AC_MSKB2)//[17:17]
    #define SHUCTRL_LPSM_BYPASS_B Fld(1,16,AC_MSKB2)//[16:16]
    #define SHUCTRL_DMSHU_CNT Fld(6,8,AC_MSKB1)//[13:8]
    #define SHUCTRL_SHU_PHYRST_SEL Fld(1,5,AC_MSKB0)//[5:5]
    #define SHUCTRL_VRCG_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define SHUCTRL_R_SHUFFLE_BLOCK_OPT Fld(2,0,AC_MSKB0)//[1:0]
#define DRAMC_REG_SHUCTRL1 (DRAMC_AO_BASE_ADDRESS + 0x00D8)
    #define SHUCTRL1_VRCGEN_PRDCNT Fld(8,24,AC_FULLB3)//[31:24]
    #define SHUCTRL1_CKFSPX_PRDCNT Fld(8,16,AC_FULLB2)//[23:16]
    #define SHUCTRL1_CKFSPE_PRDCNT Fld(8,8,AC_FULLB1)//[15:8]
    #define SHUCTRL1_FC_PRDCNT Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_SHUCTRL2 (DRAMC_AO_BASE_ADDRESS + 0x00DC)
    #define SHUCTRL2_DVFS_CKE_OPT Fld(1,30,AC_MSKB3)//[30:30]
    #define SHUCTRL2_SHU_CLK_MASK Fld(1,29,AC_MSKB3)//[29:29]
    #define SHUCTRL2_R_SHU_RESTORE Fld(1,28,AC_MSKB3)//[28:28]
    #define SHUCTRL2_MR13_SHU_EN Fld(1,25,AC_MSKB3)//[25:25]
    #define SHUCTRL2_HWSET_WLRL Fld(1,24,AC_MSKB3)//[24:24]
    #define SHUCTRL2_SHU_PERIOD_GO_ZERO_CNT Fld(8,16,AC_FULLB2)//[23:16]
    #define SHUCTRL2_R_DVFS_OPTION Fld(1,15,AC_MSKB1)//[15:15]
    #define SHUCTRL2_R_DVFS_PARK_N Fld(1,14,AC_MSKB1)//[14:14]
    #define SHUCTRL2_R_GATE_SHU_AHEAD Fld(1,13,AC_MSKB1)//[13:13]
    #define SHUCTRL2_R_DVFS_DLL_CHA Fld(1,12,AC_MSKB1)//[12:12]
    #define SHUCTRL2_R_DVFS_SREF_OPT Fld(1,8,AC_MSKB1)//[8:8]
    #define SHUCTRL2_R_DVFS_FSM_CLR Fld(1,7,AC_MSKB0)//[7:7]
    #define SHUCTRL2_R_DLL_IDLE Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHUCTRL3 (DRAMC_AO_BASE_ADDRESS + 0x00E0)
    #define SHUCTRL3_VRCGDIS_PRDCNT Fld(8,24,AC_FULLB3)//[31:24]
    #define SHUCTRL3_VRCGDISOP Fld(8,16,AC_FULLB2)//[23:16]
    #define SHUCTRL3_VRCGDIS_MRSMA Fld(13,0,AC_MSKW10)//[12:0]
#define DRAMC_REG_SHUSTATUS (DRAMC_AO_BASE_ADDRESS + 0x00E4)
    #define SHUSTATUS_MPDIV_SHU_GP Fld(3,4,AC_MSKB0)//[6:4]
    #define SHUSTATUS_SHUFFLE_LEVEL Fld(2,1,AC_MSKB0)//[2:1]     //francis add
    #define SHUSTATUS_SHUFFLE_START_LOW_THREE Fld(1,2,AC_MSKB0)//[2:2]
    #define SHUSTATUS_SHUFFLE_START_LOW Fld(1,1,AC_MSKB0)//[1:1]
    #define SHUSTATUS_SHUFFLE_END Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_STBCAL (DRAMC_AO_BASE_ADDRESS + 0x0200)
    #define STBCAL_DQSIENMODE Fld(1,31,AC_MSKB3)//[31:31]
    #define STBCAL_DQSIENMODE_SELPH Fld(1,30,AC_MSKB3)//[30:30]
    #define STBCAL_DQSIENCG_NORMAL_EN Fld(1,29,AC_MSKB3)//[29:29]
    #define STBCAL_DQSIENCG_CHG_EN Fld(1,28,AC_MSKB3)//[28:28]
    #define STBCAL_STB_DQIEN_IG Fld(1,27,AC_MSKB3)//[27:27]
    #define STBCAL_PICHGBLOCK_NORD Fld(1,26,AC_MSKB3)//[26:26]
    #define STBCAL_STBDLYOUT_OPT Fld(1,25,AC_MSKB3)//[25:25]
    #define STBCAL_STBCALEN Fld(1,24,AC_MSKB3)//[24:24]
    #define STBCAL_STBCAL2R Fld(1,23,AC_MSKB2)//[23:23]
    #define STBCAL_STB_SELPHYCALEN Fld(1,22,AC_MSKB2)//[22:22]
    #define STBCAL_REFUICHG Fld(1,21,AC_MSKB2)//[21:21]
    #define STBCAL_PICGEN Fld(1,20,AC_MSKB2)//[20:20]
    #define STBCAL_RKCHGMASKDIS Fld(1,19,AC_MSKB2)//[19:19]
    #define STBCAL_STBCNTRST Fld(1,18,AC_MSKB2)//[18:18]
    #define STBCAL_SREF_DQSGUPD Fld(1,17,AC_MSKB2)//[17:17]
    #define STBCAL_PHYVALID_IG Fld(1,16,AC_MSKB2)//[16:16]
    #define STBCAL_STBSTATE_OPT Fld(1,15,AC_MSKB1)//[15:15]
    #define STBCAL_CG_RKEN Fld(1,14,AC_MSKB1)//[14:14]
    #define STBCAL_STBUPDSTOP Fld(1,13,AC_MSKB1)//[13:13]
    #define STBCAL_STBDLELAST_FILTER Fld(1,12,AC_MSKB1)//[12:12]
    #define STBCAL_STBDLELAST_PULSE Fld(4,8,AC_MSKB1)//[11:8]
    #define STBCAL_FASTDQSGUPD Fld(1,7,AC_MSKB0)//[7:7]
    #define STBCAL_FASTDQSG2X Fld(1,6,AC_MSKB0)//[6:6]
    #define STBCAL_DLLFRZIDLE4XUPD Fld(1,5,AC_MSKB0)//[5:5]
    #define STBCAL_STBDLELAST_OPT Fld(1,4,AC_MSKB0)//[4:4]
    #define STBCAL_PIMASK_RKCHG_EXT Fld(3,1,AC_MSKB0)//[3:1]
    #define STBCAL_PIMASK_RKCHG_OPT Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_STBCAL1 (DRAMC_AO_BASE_ADDRESS + 0x0204)
    #define STBCAL1_STBCAL_FILTER Fld(16,16,AC_FULLW32)//[31:16]
    #define STBCAL1_STBCNT_SW_RST Fld(1,15,AC_MSKB1)//[15:15]
    #define STBCAL1_DQSERRCNT_DIS Fld(1,14,AC_MSKB1)//[14:14]
    #define STBCAL1_DLLFRZ_BLOCKLONG Fld(1,13,AC_MSKB1)//[13:13]
    #define STBCAL1_DLLFRZ_MON_PBREF_OPT Fld(1,12,AC_MSKB1)//[12:12]
    #define STBCAL1_STBCNT_LATCH_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define STBCAL1_STBENCMPEN Fld(1,10,AC_MSKB1)//[10:10]
    #define STBCAL1_STB_DLLFRZ_IG Fld(1,9,AC_MSKB1)//[9:9]
    #define STBCAL1_STB_FLAGCLR Fld(1,8,AC_MSKB1)//[8:8]
    #define STBCAL1_INPUTRXTRACK_BLOCK Fld(1,7,AC_MSKB0)//[7:7]
    #define STBCAL1_STB_SHIFT_DTCOUT_IG Fld(1,6,AC_MSKB0)//[6:6]
    #define STBCAL1_DQSIEN_7UI_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define STBCAL1_STBCNT_MODESEL Fld(1,4,AC_MSKB0)//[4:4]
    #define STBCAL1_IORGTIM Fld(4,0,AC_MSKB0)//[3:0]
#define DRAMC_REG_STBCAL_CG (DRAMC_AO_BASE_ADDRESS + 0x0208)
    #define STBCAL_CG_STB_UIDLYCG_IG Fld(1,1,AC_MSKB0)//[1:1]
    #define STBCAL_CG_STB_PIDLYCG_IG Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_EYESCAN (DRAMC_AO_BASE_ADDRESS + 0x020C)
    #define EYESCAN_STB_GERR_B23 Fld(1,31,AC_MSKB3)//[31:31]
    #define EYESCAN_STB_GERR_B01 Fld(1,30,AC_MSKB3)//[30:30]
    #define EYESCAN_STB_GERR_RST Fld(1,29,AC_MSKB3)//[29:29]
    #define EYESCAN_STB_GERRSTOP Fld(1,28,AC_MSKB3)//[28:28]
    #define EYESCAN_EYESCAN_DQS_SYNC_EN Fld(1,22,AC_MSKB2)//[22:22]
    #define EYESCAN_EYESCAN_NEW_DQ_SYNC_EN Fld(1,21,AC_MSKB2)//[21:21]
    #define EYESCAN_EYESCAN_DQ_SYNC_EN Fld(1,20,AC_MSKB2)//[20:20]
    #define EYESCAN_RX_DQ_EYE_SEL Fld(4,16,AC_MSKB2)//[19:16]
    #define EYESCAN_DCBLNCINS Fld(1,13,AC_MSKB1)//[13:13]
    #define EYESCAN_DCBLNCEN Fld(1,12,AC_MSKB1)//[12:12]
    #define EYESCAN_EYESCAN_TOG_OPT Fld(1,7,AC_MSKB0)//[7:7]
    #define EYESCAN_EYESCAN_CHK_OPT Fld(1,6,AC_MSKB0)//[6:6]
    #define EYESCAN_EYESCAN_RD_SEL_OPT Fld(1,4,AC_MSKB0)//[4:4]
    #define EYESCAN_RG_RX_MIOCK_JIT_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define EYESCAN_RG_RX_EYE_SCAN_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define EYESCAN_REG_SW_RST Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_DVFSDLL (DRAMC_AO_BASE_ADDRESS + 0x0210)
    #define DVFSDLL_DLL_IDLE_SHU4 Fld(6,24,AC_MSKB3)//[29:24]
    #define DVFSDLL_DLL_IDLE_SHU3 Fld(6,16,AC_MSKB2)//[21:16]
    #define DVFSDLL_DLL_IDLE_SHU2 Fld(6,8,AC_MSKB1)//[13:8]
    #define DVFSDLL_ENABLE_BYPASS_1ST_DLL Fld(1,1,AC_MSKB0)//[1:1]  //Lewis add
    #define DVFSDLL_DLL_LOCK_SHU_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_PRE_TDQSCK1 (DRAMC_AO_BASE_ADDRESS + 0x0218)
    #define PRE_TDQSCK1_TDQSCK_PRECAL_START Fld(1,27,AC_MSKB3)//[27:27]
    #define PRE_TDQSCK1_TDQSCK_PRECAL_HW Fld(1,26,AC_MSKB3)//[26:26]
    #define PRE_TDQSCK1_TDQSCK_REG_DVFS Fld(1,25,AC_MSKB3)//[25:25]
    #define PRE_TDQSCK1_TDQSCK_SW_SAVE Fld(1,24,AC_MSKB3)//[24:24]
    #define PRE_TDQSCK1_TDQSCK_SW_UP_CASE Fld(1,23,AC_MSKB2)//[23:23]
    #define PRE_TDQSCK1_TDQSCK_HW_SW_UP_SEL Fld(1,22,AC_MSKB2)//[22:22]
    #define PRE_TDQSCK1_SHU_PRELOAD_TX_HW Fld(1,19,AC_MSKB2)//[19:19]
    #define PRE_TDQSCK1_SHU_PRELOAD_TX_START Fld(1,18,AC_MSKB2)//[18:18]
    #define PRE_TDQSCK1_TXUIPI_CAL_CGAR Fld(1,17,AC_MSKB2)//[17:17]
    #define PRE_TDQSCK1_SW_UP_TX_NOW_CASE Fld(1,16,AC_MSKB2)//[16:16]
    #define PRE_TDQSCK1_FREQ_RATIO_TX_11 Fld(5,10,AC_MSKB1)//[14:10]
    #define PRE_TDQSCK1_FREQ_RATIO_TX_10 Fld(5,5,AC_MSKW10)//[9:5]
    #define PRE_TDQSCK1_FREQ_RATIO_TX_9 Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_PRE_TDQSCK2 (DRAMC_AO_BASE_ADDRESS + 0x021C)
    #define PRE_TDQSCK2_TDDQSCK_JUMP_RATIO0 Fld(8,24,AC_FULLB3)//[31:24]
    #define PRE_TDQSCK2_TDDQSCK_JUMP_RATIO1 Fld(8,16,AC_FULLB2)//[23:16]
    #define PRE_TDQSCK2_TDDQSCK_JUMP_RATIO2 Fld(8,8,AC_FULLB1)//[15:8]
    #define PRE_TDQSCK2_TDDQSCK_JUMP_RATIO3 Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_PRE_TDQSCK3 (DRAMC_AO_BASE_ADDRESS + 0x0220)
    #define PRE_TDQSCK3_TDDQSCK_JUMP_RATIO4 Fld(8,24,AC_FULLB3)//[31:24]
    #define PRE_TDQSCK3_TDDQSCK_JUMP_RATIO5 Fld(8,16,AC_FULLB2)//[23:16]
    #define PRE_TDQSCK3_TDDQSCK_JUMP_RATIO6 Fld(8,8,AC_FULLB1)//[15:8]
    #define PRE_TDQSCK3_TDDQSCK_JUMP_RATIO7 Fld(8,0,AC_FULLB0)//[7:0]

//Page AO_3
#define DRAMC_REG_PRE_TDQSCK4 (DRAMC_AO_BASE_ADDRESS + 0x0224)
    #define PRE_TDQSCK4_TDDQSCK_JUMP_RATIO8 Fld(8,24,AC_FULLB3)//[31:24]
    #define PRE_TDQSCK4_TDDQSCK_JUMP_RATIO9 Fld(8,16,AC_FULLB2)//[23:16]
    #define PRE_TDQSCK4_TDDQSCK_JUMP_RATIO10 Fld(8,8,AC_FULLB1)//[15:8]
    #define PRE_TDQSCK4_TDDQSCK_JUMP_RATIO11 Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_IMPCAL (DRAMC_AO_BASE_ADDRESS + 0x022C)
    #define IMPCAL_IMPCAL_HW Fld(1,31,AC_MSKB3)//[31:31]
    #define IMPCAL_IMPCAL_EN Fld(1,30,AC_MSKB3)//[30:30]
    #define IMPCAL_IMPCAL_SWVALUE_EN Fld(1,29,AC_MSKB3)//[29:29]
    #define IMPCAL_IMPCAL_CMP_DIREC Fld(2,27,AC_MSKB3)//[28:27]
    #define IMPCAL_IMPCAL_NEW_OLD_SL Fld(1,26,AC_MSKB3)//[26:26]
    #define IMPCAL_IMPCAL_IMPPDP Fld(1,25,AC_MSKB3)//[25:25]
    #define IMPCAL_IMPCAL_IMPPDN Fld(1,24,AC_MSKB3)//[24:24]
    #define IMPCAL_IMPCAL_CALI_EN Fld(1,23,AC_MSKB2)//[23:23]
    #define IMPCAL_IMPCAL_CALI_ENP Fld(1,22,AC_MSKB2)//[22:22]
    #define IMPCAL_IMPCAL_CALI_ENN Fld(1,21,AC_MSKB2)//[21:21]
    #define IMPCAL_IMPCAL_HW_SAVE_ENABLE Fld(1,20,AC_MSKB2)//[20:20]      //francis add    
    #define IMPCAL_IMPCAL_BYPASS_UPDATE_CA Fld(1,19,AC_MSKB2)//[19:19]      //francis add
#define DRAMC_REG_IMPEDAMCE_CTRL1 (DRAMC_AO_BASE_ADDRESS + 0x0230)
    #define IMPEDAMCE_CTRL1_DQS2_OFF_SUB Fld(2,30,AC_MSKB3)//[31:30]
    #define IMPEDAMCE_CTRL1_DQS1_OFF_SUB Fld(2,28,AC_MSKB3)//[29:28]
    #define IMPEDAMCE_CTRL1_DOS2_OFF Fld(10,10,AC_MSKW21)//[19:10]
    #define IMPEDAMCE_CTRL1_DQS1_OFF Fld(10,0,AC_MSKW10)//[9:0]
#define DRAMC_REG_IMPEDAMCE_CTRL2 (DRAMC_AO_BASE_ADDRESS + 0x0234)
    #define IMPEDAMCE_CTRL2_DQ2_OFF_SUB Fld(2,30,AC_MSKB3)//[31:30]
    #define IMPEDAMCE_CTRL2_DQ1_OFF_SUB Fld(2,28,AC_MSKB3)//[29:28]
    #define IMPEDAMCE_CTRL2_DQ2_OFF Fld(10,10,AC_MSKW21)//[19:10]
    #define IMPEDAMCE_CTRL2_DQ1_OFF Fld(10,0,AC_MSKW10)//[9:0]
#define DRAMC_REG_IMPEDAMCE_CTRL3 (DRAMC_AO_BASE_ADDRESS + 0x0238)
    #define IMPEDAMCE_CTRL3_CMD2_OFF_SUB Fld(2,30,AC_MSKB3)//[31:30]
    #define IMPEDAMCE_CTRL3_CMD1_OFF_SUB Fld(2,28,AC_MSKB3)//[29:28]
    #define IMPEDAMCE_CTRL3_CMD2_OFF Fld(10,10,AC_MSKW21)//[19:10]
    #define IMPEDAMCE_CTRL3_CMD1_OFF Fld(10,0,AC_MSKW10)//[9:0]
#define DRAMC_REG_IMPEDAMCE_CTRL4 (DRAMC_AO_BASE_ADDRESS + 0x023C)
    #define IMPEDAMCE_CTRL4_DQC2_OFF_SUB Fld(2,30,AC_MSKB3)//[31:30]
    #define IMPEDAMCE_CTRL4_DQC1_OFF_SUB Fld(2,28,AC_MSKB3)//[29:28]
    #define IMPEDAMCE_CTRL4_DQC2_OFF Fld(10,10,AC_MSKW21)//[19:10]
    #define IMPEDAMCE_CTRL4_DQC1_OFF Fld(10,0,AC_MSKW10)//[9:0]
#define DRAMC_REG_DRAMC_DBG_SEL1 (DRAMC_AO_BASE_ADDRESS + 0x0240)
    #define DRAMC_DBG_SEL1_DEBUG_SEL_1 Fld(16,16,AC_FULLW32)//[31:16]
    #define DRAMC_DBG_SEL1_DEBUG_SEL_0 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_DRAMC_DBG_SEL2 (DRAMC_AO_BASE_ADDRESS + 0x0244)
    #define DRAMC_DBG_SEL2_DEBUG_SEL_3 Fld(16,16,AC_FULLW32)//[31:16]
    #define DRAMC_DBG_SEL2_DEBUG_SEL_2 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_DQSOSC (DRAMC_AO_BASE_ADDRESS + 0x0300)
    #define RK0_DQSOSC_DQSOSC_RK0INTCLR Fld(1,31,AC_MSKB3)//[31:31]
    #define RK0_DQSOSC_DQSOSCR_RK0EN Fld(1,30,AC_MSKB3)//[30:30]
    #define RK0_DQSOSC_R_DMDQS2DQ_FILT_OPT Fld(1,29,AC_MSKB3)//[29:29]
#define DRAMC_REG_RK0_DUMMY_RD_WDATA0 (DRAMC_AO_BASE_ADDRESS + 0x0318)
    #define RK0_DUMMY_RD_WDATA0_DMY_RD_RK0_WDATA0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK0_DUMMY_RD_WDATA1 (DRAMC_AO_BASE_ADDRESS + 0x031C)
    #define RK0_DUMMY_RD_WDATA1_DMY_RD_RK0_WDATA1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK0_DUMMY_RD_WDATA2 (DRAMC_AO_BASE_ADDRESS + 0x0320)
    #define RK0_DUMMY_RD_WDATA2_DMY_RD_RK0_WDATA2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK0_DUMMY_RD_WDATA3 (DRAMC_AO_BASE_ADDRESS + 0x0324)
    #define RK0_DUMMY_RD_WDATA3_DMY_RD_RK0_WDATA3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK0_DUMMY_RD_ADR (DRAMC_AO_BASE_ADDRESS + 0x0328)
    #define RK0_DUMMY_RD_ADR_DMY_RD_RK0_LEN Fld(4,28,AC_MSKB3)//[31:28]
    #define RK0_DUMMY_RD_ADR_DMY_RD_RK0_COL_ADR Fld(11,17,AC_MSKW32)//[27:17]
    #define RK0_DUMMY_RD_ADR_DMY_RD_RK0_ROW_ADR Fld(17,0,AC_MSKDW)//[16:0]
#define DRAMC_REG_RK0_DUMMY_RD_BK (DRAMC_AO_BASE_ADDRESS + 0x032C)
    #define RK0_DUMMY_RD_BK_DMY_MRR_INTV1_OPT Fld(1,5,AC_MSKB0)//[5:5]
    #define RK0_DUMMY_RD_BK_DMY_MRR_INTV0_OPT Fld(1,4,AC_MSKB0)//[4:4]
    #define RK0_DUMMY_RD_BK_DMY_RD_RK0_BK Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_RK0_PRE_TDQSCK1 (DRAMC_AO_BASE_ADDRESS + 0x0330)
    #define RK0_PRE_TDQSCK1_TDQSCK_PIFREQ2_B0R0 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK0_PRE_TDQSCK1_TDQSCK_UIFREQ2_B0R0 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK0_PRE_TDQSCK1_TDQSCK_PIFREQ1_B0R0 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK0_PRE_TDQSCK1_TDQSCK_UIFREQ1_B0R0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK0_PRE_TDQSCK2 (DRAMC_AO_BASE_ADDRESS + 0x0334)
    #define RK0_PRE_TDQSCK2_TDQSCK_PIFREQ4_B0R0 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK0_PRE_TDQSCK2_TDQSCK_UIFREQ4_B0R0 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK0_PRE_TDQSCK2_TDQSCK_PIFREQ3_B0R0 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK0_PRE_TDQSCK2_TDQSCK_UIFREQ3_B0R0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK0_PRE_TDQSCK3 (DRAMC_AO_BASE_ADDRESS + 0x0338)
    #define RK0_PRE_TDQSCK3_TDQSCK_UIFREQ4_P1_B0R0 Fld(6,18,AC_MSKB2)//[23:18]
    #define RK0_PRE_TDQSCK3_TDQSCK_UIFREQ3_P1_B0R0 Fld(6,12,AC_MSKW21)//[17:12]
    #define RK0_PRE_TDQSCK3_TDQSCK_UIFREQ2_P1_B0R0 Fld(6,6,AC_MSKW10)//[11:6]
    #define RK0_PRE_TDQSCK3_TDQSCK_UIFREQ1_P1_B0R0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK0_PRE_TDQSCK4 (DRAMC_AO_BASE_ADDRESS + 0x033C)
    #define RK0_PRE_TDQSCK4_TDQSCK_PIFREQ2_B1R0 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK0_PRE_TDQSCK4_TDQSCK_UIFREQ2_B1R0 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK0_PRE_TDQSCK4_TDQSCK_PIFREQ1_B1R0 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK0_PRE_TDQSCK4_TDQSCK_UIFREQ1_B1R0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK0_PRE_TDQSCK5 (DRAMC_AO_BASE_ADDRESS + 0x0340)
    #define RK0_PRE_TDQSCK5_TDQSCK_PIFREQ4_B1R0 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK0_PRE_TDQSCK5_TDQSCK_UIFREQ4_B1R0 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK0_PRE_TDQSCK5_TDQSCK_PIFREQ3_B1R0 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK0_PRE_TDQSCK5_TDQSCK_UIFREQ3_B1R0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK0_PRE_TDQSCK6 (DRAMC_AO_BASE_ADDRESS + 0x0344)
    #define RK0_PRE_TDQSCK6_TDQSCK_UIFREQ4_P1_B1R0 Fld(6,18,AC_MSKB2)//[23:18]
    #define RK0_PRE_TDQSCK6_TDQSCK_UIFREQ3_P1_B1R0 Fld(6,12,AC_MSKW21)//[17:12]
    #define RK0_PRE_TDQSCK6_TDQSCK_UIFREQ2_P1_B1R0 Fld(6,6,AC_MSKW10)//[11:6]
    #define RK0_PRE_TDQSCK6_TDQSCK_UIFREQ1_P1_B1R0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK0_PRE_TDQSCK7 (DRAMC_AO_BASE_ADDRESS + 0x0348)
    #define RK0_PRE_TDQSCK7_TDQSCK_PIFREQ2_B2R0 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK0_PRE_TDQSCK7_TDQSCK_UIFREQ2_B2R0 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK0_PRE_TDQSCK7_TDQSCK_PIFREQ1_B2R0 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK0_PRE_TDQSCK7_TDQSCK_UIFREQ1_B2R0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK0_PRE_TDQSCK8 (DRAMC_AO_BASE_ADDRESS + 0x034C)
    #define RK0_PRE_TDQSCK8_TDQSCK_PIFREQ4_B2R0 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK0_PRE_TDQSCK8_TDQSCK_UIFREQ4_B2R0 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK0_PRE_TDQSCK8_TDQSCK_PIFREQ3_B2R0 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK0_PRE_TDQSCK8_TDQSCK_UIFREQ3_B2R0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK0_PRE_TDQSCK9 (DRAMC_AO_BASE_ADDRESS + 0x0350)
    #define RK0_PRE_TDQSCK9_TDQSCK_UIFREQ4_P1_B2R0 Fld(6,18,AC_MSKB2)//[23:18]
    #define RK0_PRE_TDQSCK9_TDQSCK_UIFREQ3_P1_B2R0 Fld(6,12,AC_MSKW21)//[17:12]
    #define RK0_PRE_TDQSCK9_TDQSCK_UIFREQ2_P1_B2R0 Fld(6,6,AC_MSKW10)//[11:6]
    #define RK0_PRE_TDQSCK9_TDQSCK_UIFREQ1_P1_B2R0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK0_PRE_TDQSCK10 (DRAMC_AO_BASE_ADDRESS + 0x0354)
    #define RK0_PRE_TDQSCK10_TDQSCK_PIFREQ2_B3R0 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK0_PRE_TDQSCK10_TDQSCK_UIFREQ2_B3R0 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK0_PRE_TDQSCK10_TDQSCK_PIFREQ1_B3R0 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK0_PRE_TDQSCK10_TDQSCK_UIFREQ1_B3R0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK0_PRE_TDQSCK11 (DRAMC_AO_BASE_ADDRESS + 0x0358)
    #define RK0_PRE_TDQSCK11_TDQSCK_PIFREQ4_B3R0 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK0_PRE_TDQSCK11_TDQSCK_UIFREQ4_B3R0 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK0_PRE_TDQSCK11_TDQSCK_PIFREQ3_B3R0 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK0_PRE_TDQSCK11_TDQSCK_UIFREQ3_B3R0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK0_PRE_TDQSCK12 (DRAMC_AO_BASE_ADDRESS + 0x035C)
    #define RK0_PRE_TDQSCK12_TDQSCK_UIFREQ4_P1_B3R0 Fld(6,18,AC_MSKB2)//[23:18]
    #define RK0_PRE_TDQSCK12_TDQSCK_UIFREQ3_P1_B3R0 Fld(6,12,AC_MSKW21)//[17:12]
    #define RK0_PRE_TDQSCK12_TDQSCK_UIFREQ2_P1_B3R0 Fld(6,6,AC_MSKW10)//[11:6]
    #define RK0_PRE_TDQSCK12_TDQSCK_UIFREQ1_P1_B3R0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK1_DQSOSC (DRAMC_AO_BASE_ADDRESS + 0x0400)
    #define RK1_DQSOSC_DQSOSC_RK1INTCLR Fld(1,31,AC_MSKB3)//[31:31]
    #define RK1_DQSOSC_DQSOSCR_RK1EN Fld(1,30,AC_MSKB3)//[30:30]
#define DRAMC_REG_RK1_DUMMY_RD_WDATA0 (DRAMC_AO_BASE_ADDRESS + 0x0418)
    #define RK1_DUMMY_RD_WDATA0_DMY_RD_RK1_WDATA0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK1_DUMMY_RD_WDATA1 (DRAMC_AO_BASE_ADDRESS + 0x041C)
    #define RK1_DUMMY_RD_WDATA1_DMY_RD_RK1_WDATA1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK1_DUMMY_RD_WDATA2 (DRAMC_AO_BASE_ADDRESS + 0x0420)
    #define RK1_DUMMY_RD_WDATA2_DMY_RD_RK1_WDATA2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK1_DUMMY_RD_WDATA3 (DRAMC_AO_BASE_ADDRESS + 0x0424)
    #define RK1_DUMMY_RD_WDATA3_DMY_RD_RK1_WDATA3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK1_DUMMY_RD_ADR (DRAMC_AO_BASE_ADDRESS + 0x0428)
    #define RK1_DUMMY_RD_ADR_DMY_RD_RK1_LEN Fld(4,28,AC_MSKB3)//[31:28]
    #define RK1_DUMMY_RD_ADR_DMY_RD_RK1_COL_ADR Fld(11,17,AC_MSKW32)//[27:17]
    #define RK1_DUMMY_RD_ADR_DMY_RD_RK1_ROW_ADR Fld(17,0,AC_MSKDW)//[16:0]
#define DRAMC_REG_RK1_DUMMY_RD_BK (DRAMC_AO_BASE_ADDRESS + 0x042C)
    #define RK1_DUMMY_RD_BK_DMY_RD_RK1_BK Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_RK1_PRE_TDQSCK1 (DRAMC_AO_BASE_ADDRESS + 0x0430)
    #define RK1_PRE_TDQSCK1_TDQSCK_PIFREQ2_B0R1 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK1_PRE_TDQSCK1_TDQSCK_UIFREQ2_B0R1 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK1_PRE_TDQSCK1_TDQSCK_PIFREQ1_B0R1 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK1_PRE_TDQSCK1_TDQSCK_UIFREQ1_B0R1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK1_PRE_TDQSCK2 (DRAMC_AO_BASE_ADDRESS + 0x0434)
    #define RK1_PRE_TDQSCK2_TDQSCK_PIFREQ4_B0R1 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK1_PRE_TDQSCK2_TDQSCK_UIFREQ4_B0R1 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK1_PRE_TDQSCK2_TDQSCK_PIFREQ3_B0R1 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK1_PRE_TDQSCK2_TDQSCK_UIFREQ3_B0R1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK1_PRE_TDQSCK3 (DRAMC_AO_BASE_ADDRESS + 0x0438)
    #define RK1_PRE_TDQSCK3_TDQSCK_UIFREQ4_P1_B0R1 Fld(6,18,AC_MSKB2)//[23:18]
    #define RK1_PRE_TDQSCK3_TDQSCK_UIFREQ3_P1_B0R1 Fld(6,12,AC_MSKW21)//[17:12]
    #define RK1_PRE_TDQSCK3_TDQSCK_UIFREQ2_P1_B0R1 Fld(6,6,AC_MSKW10)//[11:6]
    #define RK1_PRE_TDQSCK3_TDQSCK_UIFREQ1_P1_B0R1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK1_PRE_TDQSCK4 (DRAMC_AO_BASE_ADDRESS + 0x043C)
    #define RK1_PRE_TDQSCK4_TDQSCK_PIFREQ2_B1R1 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK1_PRE_TDQSCK4_TDQSCK_UIFREQ2_B1R1 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK1_PRE_TDQSCK4_TDQSCK_PIFREQ1_B1R1 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK1_PRE_TDQSCK4_TDQSCK_UIFREQ1_B1R1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK1_PRE_TDQSCK5 (DRAMC_AO_BASE_ADDRESS + 0x0440)
    #define RK1_PRE_TDQSCK5_TDQSCK_PIFREQ4_B1R1 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK1_PRE_TDQSCK5_TDQSCK_UIFREQ4_B1R1 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK1_PRE_TDQSCK5_TDQSCK_PIFREQ3_B1R1 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK1_PRE_TDQSCK5_TDQSCK_UIFREQ3_B1R1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK1_PRE_TDQSCK6 (DRAMC_AO_BASE_ADDRESS + 0x0444)
    #define RK1_PRE_TDQSCK6_TDQSCK_UIFREQ4_P1_B1R1 Fld(6,18,AC_MSKB2)//[23:18]
    #define RK1_PRE_TDQSCK6_TDQSCK_UIFREQ3_P1_B1R1 Fld(6,12,AC_MSKW21)//[17:12]
    #define RK1_PRE_TDQSCK6_TDQSCK_UIFREQ2_P1_B1R1 Fld(6,6,AC_MSKW10)//[11:6]
    #define RK1_PRE_TDQSCK6_TDQSCK_UIFREQ1_P1_B1R1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK1_PRE_TDQSCK7 (DRAMC_AO_BASE_ADDRESS + 0x0448)
    #define RK1_PRE_TDQSCK7_TDQSCK_PIFREQ2_B2R1 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK1_PRE_TDQSCK7_TDQSCK_UIFREQ2_B2R1 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK1_PRE_TDQSCK7_TDQSCK_PIFREQ1_B2R1 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK1_PRE_TDQSCK7_TDQSCK_UIFREQ1_B2R1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK1_PRE_TDQSCK8 (DRAMC_AO_BASE_ADDRESS + 0x044C)
    #define RK1_PRE_TDQSCK8_TDQSCK_PIFREQ4_B2R1 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK1_PRE_TDQSCK8_TDQSCK_UIFREQ4_B2R1 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK1_PRE_TDQSCK8_TDQSCK_PIFREQ3_B2R1 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK1_PRE_TDQSCK8_TDQSCK_UIFREQ3_B2R1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK1_PRE_TDQSCK9 (DRAMC_AO_BASE_ADDRESS + 0x0450)
    #define RK1_PRE_TDQSCK9_TDQSCK_UIFREQ4_P1_B2R1 Fld(6,18,AC_MSKB2)//[23:18]
    #define RK1_PRE_TDQSCK9_TDQSCK_UIFREQ3_P1_B2R1 Fld(6,12,AC_MSKW21)//[17:12]
    #define RK1_PRE_TDQSCK9_TDQSCK_UIFREQ2_P1_B2R1 Fld(6,6,AC_MSKW10)//[11:6]
    #define RK1_PRE_TDQSCK9_TDQSCK_UIFREQ1_P1_B2R1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK1_PRE_TDQSCK10 (DRAMC_AO_BASE_ADDRESS + 0x0454)
    #define RK1_PRE_TDQSCK10_TDQSCK_PIFREQ2_B3R1 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK1_PRE_TDQSCK10_TDQSCK_UIFREQ2_B3R1 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK1_PRE_TDQSCK10_TDQSCK_PIFREQ1_B3R1 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK1_PRE_TDQSCK10_TDQSCK_UIFREQ1_B3R1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK1_PRE_TDQSCK11 (DRAMC_AO_BASE_ADDRESS + 0x0458)
    #define RK1_PRE_TDQSCK11_TDQSCK_PIFREQ4_B3R1 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK1_PRE_TDQSCK11_TDQSCK_UIFREQ4_B3R1 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK1_PRE_TDQSCK11_TDQSCK_PIFREQ3_B3R1 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK1_PRE_TDQSCK11_TDQSCK_UIFREQ3_B3R1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK1_PRE_TDQSCK12 (DRAMC_AO_BASE_ADDRESS + 0x045C)
    #define RK1_PRE_TDQSCK12_TDQSCK_UIFREQ4_P1_B3R1 Fld(6,18,AC_MSKB2)//[23:18]
    #define RK1_PRE_TDQSCK12_TDQSCK_UIFREQ3_P1_B3R1 Fld(6,12,AC_MSKW21)//[17:12]
    #define RK1_PRE_TDQSCK12_TDQSCK_UIFREQ2_P1_B3R1 Fld(6,6,AC_MSKW10)//[11:6]
    #define RK1_PRE_TDQSCK12_TDQSCK_UIFREQ1_P1_B3R1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK2_DQSOSC (DRAMC_AO_BASE_ADDRESS + 0x0500)
    #define RK2_DQSOSC_DQSOSC_RK2INTCLR Fld(1,31,AC_MSKB3)//[31:31]
    #define RK2_DQSOSC_DQSOSCR_RK2EN Fld(1,30,AC_MSKB3)//[30:30]
    #define RK2_DQSOSC_FREQ_RATIO_TX_5 Fld(5,25,AC_MSKB3)//[29:25]
    #define RK2_DQSOSC_FREQ_RATIO_TX_4 Fld(5,20,AC_MSKW32)//[24:20]
    #define RK2_DQSOSC_FREQ_RATIO_TX_3 Fld(5,15,AC_MSKW21)//[19:15]
    #define RK2_DQSOSC_FREQ_RATIO_TX_2 Fld(5,10,AC_MSKB1)//[14:10]
    #define RK2_DQSOSC_FREQ_RATIO_TX_1 Fld(5,5,AC_MSKW10)//[9:5]
    #define RK2_DQSOSC_FREQ_RATIO_TX_0 Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_RK2_DUMMY_RD_WDATA0 (DRAMC_AO_BASE_ADDRESS + 0x0518)
    #define RK2_DUMMY_RD_WDATA0_DMY_RD_RK2_WDATA0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK2_DUMMY_RD_WDATA1 (DRAMC_AO_BASE_ADDRESS + 0x051C)
    #define RK2_DUMMY_RD_WDATA1_DMY_RD_RK2_WDATA1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK2_DUMMY_RD_WDATA2 (DRAMC_AO_BASE_ADDRESS + 0x0520)
    #define RK2_DUMMY_RD_WDATA2_DMY_RD_RK2_WDATA2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK2_DUMMY_RD_WDATA3 (DRAMC_AO_BASE_ADDRESS + 0x0524)
    #define RK2_DUMMY_RD_WDATA3_DMY_RD_RK2_WDATA3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK2_DUMMY_RD_ADR (DRAMC_AO_BASE_ADDRESS + 0x0528)
    #define RK2_DUMMY_RD_ADR_DMY_RD_RK2_LEN Fld(4,28,AC_MSKB3)//[31:28]
    #define RK2_DUMMY_RD_ADR_DMY_RD_RK2_COL_ADR Fld(11,17,AC_MSKW32)//[27:17]
    #define RK2_DUMMY_RD_ADR_DMY_RD_RK2_ROW_ADR Fld(17,0,AC_MSKDW)//[16:0]
#define DRAMC_REG_RK2_DUMMY_RD_BK (DRAMC_AO_BASE_ADDRESS + 0x052C)
    #define RK2_DUMMY_RD_BK_FREQ_RATIO_TX_8 Fld(5,13,AC_MSKW21)//[17:13]
    #define RK2_DUMMY_RD_BK_FREQ_RATIO_TX_7 Fld(5,8,AC_MSKB1)//[12:8]
    #define RK2_DUMMY_RD_BK_FREQ_RATIO_TX_6 Fld(5,3,AC_MSKB0)//[7:3]
    #define RK2_DUMMY_RD_BK_DMY_RD_RK2_BK Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_RK2_PRE_TDQSCK1 (DRAMC_AO_BASE_ADDRESS + 0x0530)
    #define RK2_PRE_TDQSCK1_TDQSCK_PIFREQ2_B0R2 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK2_PRE_TDQSCK1_TDQSCK_UIFREQ2_B0R2 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK2_PRE_TDQSCK1_TDQSCK_PIFREQ1_B0R2 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK2_PRE_TDQSCK1_TDQSCK_UIFREQ1_B0R2 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK2_PRE_TDQSCK2 (DRAMC_AO_BASE_ADDRESS + 0x0534)
    #define RK2_PRE_TDQSCK2_TDQSCK_PIFREQ4_B0R2 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK2_PRE_TDQSCK2_TDQSCK_UIFREQ4_B0R2 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK2_PRE_TDQSCK2_TDQSCK_PIFREQ3_B0R2 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK2_PRE_TDQSCK2_TDQSCK_UIFREQ3_B0R2 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK2_PRE_TDQSCK3 (DRAMC_AO_BASE_ADDRESS + 0x0538)
    #define RK2_PRE_TDQSCK3_TDQSCK_UIFREQ4_P1_B0R2 Fld(6,18,AC_MSKB2)//[23:18]
    #define RK2_PRE_TDQSCK3_TDQSCK_UIFREQ3_P1_B0R2 Fld(6,12,AC_MSKW21)//[17:12]
    #define RK2_PRE_TDQSCK3_TDQSCK_UIFREQ2_P1_B0R2 Fld(6,6,AC_MSKW10)//[11:6]
    #define RK2_PRE_TDQSCK3_TDQSCK_UIFREQ1_P1_B0R2 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK2_PRE_TDQSCK4 (DRAMC_AO_BASE_ADDRESS + 0x053C)
    #define RK2_PRE_TDQSCK4_TDQSCK_PIFREQ2_B1R2 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK2_PRE_TDQSCK4_TDQSCK_UIFREQ2_B1R2 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK2_PRE_TDQSCK4_TDQSCK_PIFREQ1_B1R2 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK2_PRE_TDQSCK4_TDQSCK_UIFREQ1_B1R2 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK2_PRE_TDQSCK5 (DRAMC_AO_BASE_ADDRESS + 0x0540)
    #define RK2_PRE_TDQSCK5_TDQSCK_PIFREQ4_B1R2 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK2_PRE_TDQSCK5_TDQSCK_UIFREQ4_B1R2 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK2_PRE_TDQSCK5_TDQSCK_PIFREQ3_B1R2 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK2_PRE_TDQSCK5_TDQSCK_UIFREQ3_B1R2 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK2_PRE_TDQSCK6 (DRAMC_AO_BASE_ADDRESS + 0x0544)
    #define RK2_PRE_TDQSCK6_TDQSCK_UIFREQ4_P1_B1R2 Fld(6,18,AC_MSKB2)//[23:18]
    #define RK2_PRE_TDQSCK6_TDQSCK_UIFREQ3_P1_B1R2 Fld(6,12,AC_MSKW21)//[17:12]
    #define RK2_PRE_TDQSCK6_TDQSCK_UIFREQ2_P1_B1R2 Fld(6,6,AC_MSKW10)//[11:6]
    #define RK2_PRE_TDQSCK6_TDQSCK_UIFREQ1_P1_B1R2 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK2_PRE_TDQSCK7 (DRAMC_AO_BASE_ADDRESS + 0x0548)
    #define RK2_PRE_TDQSCK7_TDQSCK_PIFREQ2_B2R2 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK2_PRE_TDQSCK7_TDQSCK_UIFREQ2_B2R2 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK2_PRE_TDQSCK7_TDQSCK_PIFREQ1_B2R2 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK2_PRE_TDQSCK7_TDQSCK_UIFREQ1_B2R2 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK2_PRE_TDQSCK8 (DRAMC_AO_BASE_ADDRESS + 0x054C)
    #define RK2_PRE_TDQSCK8_TDQSCK_PIFREQ4_B2R2 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK2_PRE_TDQSCK8_TDQSCK_UIFREQ4_B2R2 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK2_PRE_TDQSCK8_TDQSCK_PIFREQ3_B2R2 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK2_PRE_TDQSCK8_TDQSCK_UIFREQ3_B2R2 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK2_PRE_TDQSCK9 (DRAMC_AO_BASE_ADDRESS + 0x0550)
    #define RK2_PRE_TDQSCK9_TDQSCK_UIFREQ4_P1_B2R2 Fld(6,18,AC_MSKB2)//[23:18]
    #define RK2_PRE_TDQSCK9_TDQSCK_UIFREQ3_P1_B2R2 Fld(6,12,AC_MSKW21)//[17:12]
    #define RK2_PRE_TDQSCK9_TDQSCK_UIFREQ2_P1_B2R2 Fld(6,6,AC_MSKW10)//[11:6]
    #define RK2_PRE_TDQSCK9_TDQSCK_UIFREQ1_P1_B2R2 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK2_PRE_TDQSCK10 (DRAMC_AO_BASE_ADDRESS + 0x0554)
    #define RK2_PRE_TDQSCK10_TDQSCK_PIFREQ2_B3R2 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK2_PRE_TDQSCK10_TDQSCK_UIFREQ2_B3R2 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK2_PRE_TDQSCK10_TDQSCK_PIFREQ1_B3R2 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK2_PRE_TDQSCK10_TDQSCK_UIFREQ1_B3R2 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK2_PRE_TDQSCK11 (DRAMC_AO_BASE_ADDRESS + 0x0558)
    #define RK2_PRE_TDQSCK11_TDQSCK_PIFREQ4_B3R2 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK2_PRE_TDQSCK11_TDQSCK_UIFREQ4_B3R2 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK2_PRE_TDQSCK11_TDQSCK_PIFREQ3_B3R2 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK2_PRE_TDQSCK11_TDQSCK_UIFREQ3_B3R2 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK2_PRE_TDQSCK12 (DRAMC_AO_BASE_ADDRESS + 0x055C)
    #define RK2_PRE_TDQSCK12_TDQSCK_UIFREQ4_P1_B3R2 Fld(6,18,AC_MSKB2)//[23:18]
    #define RK2_PRE_TDQSCK12_TDQSCK_UIFREQ3_P1_B3R2 Fld(6,12,AC_MSKW21)//[17:12]
    #define RK2_PRE_TDQSCK12_TDQSCK_UIFREQ2_P1_B3R2 Fld(6,6,AC_MSKW10)//[11:6]
    #define RK2_PRE_TDQSCK12_TDQSCK_UIFREQ1_P1_B3R2 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU_ACTIM0 (DRAMC_AO_BASE_ADDRESS + 0x0800)
    #define SHU_ACTIM0_TRCD Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU_ACTIM0_TRRD Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU_ACTIM0_TWR Fld(5,8,AC_MSKB1)//[12:8]
    #define SHU_ACTIM0_TWTR Fld(4,0,AC_MSKB0)//[3:0]
#define DRAMC_REG_SHU_ACTIM1 (DRAMC_AO_BASE_ADDRESS + 0x0804)
    #define SHU_ACTIM1_TRC Fld(5,24,AC_MSKB3)//[28:24]
    #define SHU_ACTIM1_TRAS Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU_ACTIM1_TRP Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU_ACTIM1_TRPAB Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHU_ACTIM2 (DRAMC_AO_BASE_ADDRESS + 0x0808)
    #define SHU_ACTIM2_TFAW Fld(5,24,AC_MSKB3)//[28:24]
    #define SHU_ACTIM2_TR2W Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU_ACTIM2_TRTP Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU_ACTIM2_TXP Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHU_ACTIM3 (DRAMC_AO_BASE_ADDRESS + 0x080C)
    #define SHU_ACTIM3_TRFC Fld(8,16,AC_FULLB2)//[23:16]
    #define SHU_ACTIM3_TRFCPB Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_SHU_ACTIM4 (DRAMC_AO_BASE_ADDRESS + 0x0810)
    #define SHU_ACTIM4_TZQCS Fld(8,24,AC_FULLB3)//[31:24]
    #define SHU_ACTIM4_REFCNT_FR_CLK Fld(8,16,AC_FULLB2)//[23:16]
    #define SHU_ACTIM4_REFCNT Fld(8,8,AC_FULLB1)//[15:8]
    #define SHU_ACTIM4_TXREFCNT Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_SHU_ACTIM5 (DRAMC_AO_BASE_ADDRESS + 0x0814)
    #define SHU_ACTIM5_TMRR2W Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU_ACTIM5_TWTPD Fld(5,8,AC_MSKB1)//[12:8]
    #define SHU_ACTIM5_TR2PD Fld(5,0,AC_MSKB0)//[4:0]

//Page AO_4
#define DRAMC_REG_SHU_ACTIM_XRT (DRAMC_AO_BASE_ADDRESS + 0x081C)
    #define SHU_ACTIM_XRT_XRTW2W Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU_ACTIM_XRT_XRTW2R Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU_ACTIM_XRT_XRTR2W Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU_ACTIM_XRT_XRTR2R Fld(4,0,AC_MSKB0)//[3:0]
#define DRAMC_REG_SHU_AC_TIME_05T (DRAMC_AO_BASE_ADDRESS + 0x0820)
    #define SHU_AC_TIME_05T_XRTW2R_M05T Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU_AC_TIME_05T_XRTR2W_05T Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU_AC_TIME_05T_TWTR_M05T Fld(1,25,AC_MSKB3)//[25:25]
    #define SHU_AC_TIME_05T_TR2W_05T Fld(1,24,AC_MSKB3)//[24:24]
    #define SHU_AC_TIME_05T_TWTPD_M05T Fld(1,16,AC_MSKB2)//[16:16]
    #define SHU_AC_TIME_05T_TR2PD_05T Fld(1,15,AC_MSKB1)//[15:15]
    #define SHU_AC_TIME_05T_TFAW_05T Fld(1,13,AC_MSKB1)//[13:13]
    #define SHU_AC_TIME_05T_TRRD_05T Fld(1,12,AC_MSKB1)//[12:12]
    #define SHU_AC_TIME_05T_TWR_M05T Fld(1,10,AC_MSKB1)//[10:10]
    #define SHU_AC_TIME_05T_TRAS_05T Fld(1,9,AC_MSKB1)//[9:9]
    #define SHU_AC_TIME_05T_TRPAB_05T Fld(1,8,AC_MSKB1)//[8:8]
    #define SHU_AC_TIME_05T_TRP_05T Fld(1,7,AC_MSKB0)//[7:7]
    #define SHU_AC_TIME_05T_TRCD_05T Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU_AC_TIME_05T_TRTP_05T Fld(1,5,AC_MSKB0)//[5:5]
    #define SHU_AC_TIME_05T_TXP_05T Fld(1,4,AC_MSKB0)//[4:4]
    #define SHU_AC_TIME_05T_TRFC_05T Fld(1,2,AC_MSKB0)//[2:2]
    #define SHU_AC_TIME_05T_TRFCPB_05T Fld(1,1,AC_MSKB0)//[1:1]
    #define SHU_AC_TIME_05T_TRC_05T Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_SHU_AC_DERATING0 (DRAMC_AO_BASE_ADDRESS + 0x0824)
    #define SHU_AC_DERATING0_TRCD_DERATE Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU_AC_DERATING0_TRRD_DERATE Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU_AC_DERATING0_ACDERATEEN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_SHU_AC_DERATING1 (DRAMC_AO_BASE_ADDRESS + 0x0828)
    #define SHU_AC_DERATING1_TRC_DERATE Fld(5,24,AC_MSKB3)//[28:24]
    #define SHU_AC_DERATING1_TRAS_DERATE Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU_AC_DERATING1_TRP_DERATE Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU_AC_DERATING1_TRPAB_DERATE Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHU_AC_DERATING_05T (DRAMC_AO_BASE_ADDRESS + 0x0830)
    #define SHU_AC_DERATING_05T_TRRD_05T_DERATE Fld(1,12,AC_MSKB1)//[12:12]
    #define SHU_AC_DERATING_05T_TRAS_05T_DERATE Fld(1,9,AC_MSKB1)//[9:9]
    #define SHU_AC_DERATING_05T_TRPAB_05T_DERATE Fld(1,8,AC_MSKB1)//[8:8]
    #define SHU_AC_DERATING_05T_TRP_05T_DERATE Fld(1,7,AC_MSKB0)//[7:7]
    #define SHU_AC_DERATING_05T_TRCD_05T_DERATE Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU_AC_DERATING_05T_TRC_05T_DERATE Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_SHU_CONF0 (DRAMC_AO_BASE_ADDRESS + 0x0840)
    #define SHU_CONF0_MATYPE Fld(2,30,AC_MSKB3)//[31:30]
    #define SHU_CONF0_BL4 Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU_CONF0_BL2 Fld(1,28,AC_MSKB3)//[28:28]
    #define SHU_CONF0_CL2 Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU_CONF0_FDIV2 Fld(1,25,AC_MSKB3)//[25:25]
    #define SHU_CONF0_FREQDIV4 Fld(1,24,AC_MSKB3)//[24:24]
    #define SHU_CONF0_REQQUE_DEPTH Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU_CONF0_REFTHD Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU_CONF0_TRFCPBIG Fld(1,9,AC_MSKB1)//[9:9]
    #define SHU_CONF0_ADVPREEN Fld(1,7,AC_MSKB0)//[7:7]
    #define SHU_CONF0_ADVREFEN Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU_CONF0_DMPGTIM Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU_CONF1 (DRAMC_AO_BASE_ADDRESS + 0x0844)
    #define SHU_CONF1_TREFBWIG Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU_CONF1_DATLAT_DSEL_PHY Fld(5,26,AC_MSKB3)//[30:26]
    #define SHU_CONF1_REFBW_FR Fld(10,16,AC_MSKW32)//[25:16]
    #define SHU_CONF1_DATLAT_DSEL Fld(5,8,AC_MSKB1)//[12:8]
    #define SHU_CONF1_DATLAT Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_SHU_CONF2 (DRAMC_AO_BASE_ADDRESS + 0x0848)
    #define SHU_CONF2_FASTWAKE Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU_CONF2_DAREFEN Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU_CONF2_FASTWAKE2 Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU_CONF2_WPRE2T Fld(1,28,AC_MSKB3)//[28:28]
    #define SHU_CONF2_RA15TOCS1 Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU_CONF2_DQ16COM1 Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU_CONF2_DQCMD Fld(1,25,AC_MSKB3)//[25:25]
    #define SHU_CONF2_DCMDLYREF Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU_CONF2_FSPCHG_PRDCNT Fld(8,8,AC_FULLB1)//[15:8]
    #define SHU_CONF2_TCMDO1LAT Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_SHU_CONF3 (DRAMC_AO_BASE_ADDRESS + 0x084C)
    #define SHU_CONF3_REFRCNT Fld(9,16,AC_MSKW32)//[24:16]
    #define SHU_CONF3_ZQCSCNT Fld(9,0,AC_MSKW10)//[8:0]
#define DRAMC_REG_SHU_RANKCTL (DRAMC_AO_BASE_ADDRESS + 0x0858)
    #define SHU_RANKCTL_RANKINCTL_PHY Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU_RANKCTL_RANKINCTL_ROOT1 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU_RANKCTL_RANKINCTL Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU_RANKCTL_TXRANKINCTL_ROOT Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU_RANKCTL_TXRANKINCTL Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU_RANKCTL_DQSG_MODE Fld(1,8,AC_MSKB1)//[8:8]
    #define SHU_RANKCTL_PICGLAT Fld(3,4,AC_MSKB0)//[6:4]
    #define SHU_RANKCTL_DMSTBLAT Fld(2,0,AC_MSKB0)//[1:0]
#define DRAMC_REG_SHU_CKECTRL (DRAMC_AO_BASE_ADDRESS + 0x085C)
    #define SHU_CKECTRL_SREF_CK_DLY Fld(2,28,AC_MSKB3)//[29:28]
    #define SHU_CKECTRL_TCKESRX Fld(2,24,AC_MSKB3)//[25:24]
    #define SHU_CKECTRL_CKEPRD Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU_CKECTRL_CMDCKE Fld(3,16,AC_MSKB2)//[18:16]
#define DRAMC_REG_SHU_ODTCTRL (DRAMC_AO_BASE_ADDRESS + 0x0860)
    #define SHU_ODTCTRL_RODTE Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU_ODTCTRL_RODTE2 Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU_ODTCTRL_FIXRODT Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU_ODTCTRL_TWODT Fld(7,16,AC_MSKB2)//[22:16]
    #define SHU_ODTCTRL_RODT Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU_ODTCTRL_RODTENSTB_SELPH_CG_IG Fld(1,3,AC_MSKB0)//[3:3]
    #define SHU_ODTCTRL_RODTEN_SELPH_CG_IG Fld(1,2,AC_MSKB0)//[2:2]
    #define SHU_ODTCTRL_WOEN Fld(1,1,AC_MSKB0)//[1:1]
    #define SHU_ODTCTRL_ROEN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_SHU_IMPCAL1 (DRAMC_AO_BASE_ADDRESS + 0x0864)
    #define SHU_IMPCAL1_IMPCAL_CALICNT Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU_IMPCAL1_IMPCALCNT Fld(8,20,AC_MSKW32)//[27:20]
    #define SHU_IMPCAL1_IMPCAL_CALEN_CYCLE Fld(3,17,AC_MSKB2)//[19:17]
    #define SHU_IMPCAL1_IMPDRVN Fld(5,11,AC_MSKB1)//[15:11]
    #define SHU_IMPCAL1_IMPDRVP Fld(5,4,AC_MSKW10)//[8:4]
    #define SHU_IMPCAL1_IMPCAL_CHKCYCLE Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHU1_DQSOSC_PRD (DRAMC_AO_BASE_ADDRESS + 0x0868)
    #define SHU1_DQSOSC_PRD_DQSOSCTHRD_DEC Fld(8,24,AC_FULLB3)//[31:24]
    #define SHU1_DQSOSC_PRD_DQSOSCTHRD_INC Fld(8,16,AC_FULLB2)//[23:16]
    #define SHU1_DQSOSC_PRD_DQSOSC_PRDCNT Fld(10,0,AC_MSKW10)//[9:0]
#define DRAMC_REG_SHU_DQSOSCR (DRAMC_AO_BASE_ADDRESS + 0x086C)
    #define SHU_DQSOSCR_DQSOSC_DELTA Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU_DQSOSCR_DQSOSCRCNT Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_SHU_DQSOSCR2 (DRAMC_AO_BASE_ADDRESS + 0x0870)
    #define SHU_DQSOSCR2_DQSOSC_ADV_SEL Fld(2,16,AC_MSKB2)//[17:16]
    #define SHU_DQSOSCR2_DQSOSCENCNT Fld(9,0,AC_MSKW10)//[8:0]
#define DRAMC_REG_SHU_RODTENSTB (DRAMC_AO_BASE_ADDRESS + 0x0874)
    #define SHU_RODTENSTB_RODTENSTB_EXT Fld(8,8,AC_FULLB1)//[15:8]
    #define SHU_RODTENSTB_RODTENSTB_OFFSET Fld(6,2,AC_MSKB0)//[7:2]
    #define SHU_RODTENSTB_RODTEN_MCK_MODESEL Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_SHU_PIPE (DRAMC_AO_BASE_ADDRESS + 0x0878)
    #define SHU_PIPE_READ_START_EXTEND1 Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU_PIPE_DLE_LAST_EXTEND1 Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU_PIPE_READ_START_EXTEND2 Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU_PIPE_DLE_LAST_EXTEND2 Fld(1,28,AC_MSKB3)//[28:28]
    #define SHU_PIPE_READ_START_EXTEND3 Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU_PIPE_DLE_LAST_EXTEND3 Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU_PIPE_PHYPIPE3EN Fld(1,10,AC_MSKB1)//[10:10]
    #define SHU_PIPE_PHYPIPE2EN Fld(1,9,AC_MSKB1)//[9:9]
    #define SHU_PIPE_PHYPIPE1EN Fld(1,8,AC_MSKB1)//[8:8]
    #define SHU_PIPE_PHYRXRDSLPIPE3 Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU_PIPE_PHYRXRDSLPIPE2 Fld(1,5,AC_MSKB0)//[5:5]
    #define SHU_PIPE_PHYRXRDSLPIPE1 Fld(1,4,AC_MSKB0)//[4:4]
    #define SHU_PIPE_PHYRXPIPE3 Fld(1,2,AC_MSKB0)//[2:2]
    #define SHU_PIPE_PHYRXPIPE2 Fld(1,1,AC_MSKB0)//[1:1]
    #define SHU_PIPE_PHYRXPIPE1 Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_SHU_TEST1 (DRAMC_AO_BASE_ADDRESS + 0x087C)
    #define SHU_TEST1_DQSICALI_NEW Fld(1,23,AC_MSKB2)//[23:23]
    #define SHU_TEST1_DQSICALBLCOK_CNT Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU_TEST1_LATNORMPOP Fld(5,8,AC_MSKB1)//[12:8]
#define DRAMC_REG_SHU_SELPH_CA1 (DRAMC_AO_BASE_ADDRESS + 0x0880)
    #define SHU_SELPH_CA1_TXDLY_CS1 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHU_SELPH_CA1_TXDLY_RAS Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU_SELPH_CA1_TXDLY_CAS Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU_SELPH_CA1_TXDLY_WE Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU_SELPH_CA1_TXDLY_RESET Fld(3,12,AC_MSKB1)//[14:12]
    #define SHU_SELPH_CA1_TXDLY_ODT Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU_SELPH_CA1_TXDLY_CKE Fld(3,4,AC_MSKB0)//[6:4]
    #define SHU_SELPH_CA1_TXDLY_CS Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHU_SELPH_CA2 (DRAMC_AO_BASE_ADDRESS + 0x0884)
    #define SHU_SELPH_CA2_TXDLY_CKE1 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU_SELPH_CA2_TXDLY_CMD Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU_SELPH_CA2_TXDLY_BA2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU_SELPH_CA2_TXDLY_BA1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHU_SELPH_CA2_TXDLY_BA0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHU_SELPH_CA3 (DRAMC_AO_BASE_ADDRESS + 0x0888)
    #define SHU_SELPH_CA3_TXDLY_RA7 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHU_SELPH_CA3_TXDLY_RA6 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU_SELPH_CA3_TXDLY_RA5 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU_SELPH_CA3_TXDLY_RA4 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU_SELPH_CA3_TXDLY_RA3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHU_SELPH_CA3_TXDLY_RA2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU_SELPH_CA3_TXDLY_RA1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHU_SELPH_CA3_TXDLY_RA0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHU_SELPH_CA4 (DRAMC_AO_BASE_ADDRESS + 0x088C)
    #define SHU_SELPH_CA4_TXDLY_RA15 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHU_SELPH_CA4_TXDLY_RA14 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU_SELPH_CA4_TXDLY_RA13 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU_SELPH_CA4_TXDLY_RA12 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU_SELPH_CA4_TXDLY_RA11 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHU_SELPH_CA4_TXDLY_RA10 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU_SELPH_CA4_TXDLY_RA9 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHU_SELPH_CA4_TXDLY_RA8 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHU_SELPH_CA5 (DRAMC_AO_BASE_ADDRESS + 0x0890)
    #define SHU_SELPH_CA5_DLY_CS1 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHU_SELPH_CA5_DLY_RAS Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU_SELPH_CA5_DLY_CAS Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU_SELPH_CA5_DLY_WE Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU_SELPH_CA5_DLY_RESET Fld(3,12,AC_MSKB1)//[14:12]
    #define SHU_SELPH_CA5_DLY_ODT Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU_SELPH_CA5_DLY_CKE Fld(3,4,AC_MSKB0)//[6:4]
    #define SHU_SELPH_CA5_DLY_CS Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHU_SELPH_CA6 (DRAMC_AO_BASE_ADDRESS + 0x0894)
    #define SHU_SELPH_CA6_DLY_CKE1 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU_SELPH_CA6_DLY_BA2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU_SELPH_CA6_DLY_BA1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHU_SELPH_CA6_DLY_BA0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHU_SELPH_CA7 (DRAMC_AO_BASE_ADDRESS + 0x0898)
    #define SHU_SELPH_CA7_DLY_RA7 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHU_SELPH_CA7_DLY_RA6 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU_SELPH_CA7_DLY_RA5 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU_SELPH_CA7_DLY_RA4 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU_SELPH_CA7_DLY_RA3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHU_SELPH_CA7_DLY_RA2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU_SELPH_CA7_DLY_RA1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHU_SELPH_CA7_DLY_RA0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHU_SELPH_CA8 (DRAMC_AO_BASE_ADDRESS + 0x089C)
    #define SHU_SELPH_CA8_DLY_RA15 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHU_SELPH_CA8_DLY_RA14 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU_SELPH_CA8_DLY_RA13 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU_SELPH_CA8_DLY_RA12 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU_SELPH_CA8_DLY_RA11 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHU_SELPH_CA8_DLY_RA10 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU_SELPH_CA8_DLY_RA9 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHU_SELPH_CA8_DLY_RA8 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHU_SELPH_DQS0 (DRAMC_AO_BASE_ADDRESS + 0x08A0)
    #define SHU_SELPH_DQS0_TXDLY_OEN_DQS3 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHU_SELPH_DQS0_TXDLY_OEN_DQS2 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU_SELPH_DQS0_TXDLY_OEN_DQS1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU_SELPH_DQS0_TXDLY_OEN_DQS0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU_SELPH_DQS0_TXDLY_DQS3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHU_SELPH_DQS0_TXDLY_DQS2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU_SELPH_DQS0_TXDLY_DQS1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHU_SELPH_DQS0_TXDLY_DQS0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHU_SELPH_DQS1 (DRAMC_AO_BASE_ADDRESS + 0x08A4)
    #define SHU_SELPH_DQS1_DLY_OEN_DQS3 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHU_SELPH_DQS1_DLY_OEN_DQS2 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU_SELPH_DQS1_DLY_OEN_DQS1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU_SELPH_DQS1_DLY_OEN_DQS0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU_SELPH_DQS1_DLY_DQS3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHU_SELPH_DQS1_DLY_DQS2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU_SELPH_DQS1_DLY_DQS1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHU_SELPH_DQS1_DLY_DQS0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHU1_DRVING1 (DRAMC_AO_BASE_ADDRESS + 0x08A8)
    #define SHU1_DRVING1_DQSDRV2_DRVP Fld(5,25,AC_MSKB3)//[29:25]  //francis add
    #define SHU1_DRVING1_DQSDRV2 Fld(10,20,AC_MSKW32)//[29:20]
    #define SHU1_DRVING1_DQSDRV1_DRVP Fld(5,15,AC_MSKW21)//[19:15]  //Francis add
    #define SHU1_DRVING1_DQSDRV1 Fld(10,10,AC_MSKW21)//[19:10]
    #define SHU1_DRVING1_DQDRV2_DRVP Fld(5,5,AC_MSKW10)//[9:5]      //francis add
    #define SHU1_DRVING1_DQDRV2 Fld(10,0,AC_MSKW10)//[9:0]
#define DRAMC_REG_SHU1_DRVING2 (DRAMC_AO_BASE_ADDRESS + 0x08AC)
    #define SHU1_DRVING2_DQDRV1_DRVP Fld(5,25,AC_MSKB3)//[29:25]   //francis add
    #define SHU1_DRVING2_DQDRV1 Fld(10,20,AC_MSKW32)//[29:20]
    #define SHU1_DRVING2_CMDDRV2_DRVP Fld(5,15,AC_MSKW21)//[19:15]  //francis add
    #define SHU1_DRVING2_CMDDRV2 Fld(10,10,AC_MSKW21)//[19:10]
    #define SHU1_DRVING2_CMDDRV1_DRVP Fld(5,5,AC_MSKW10)//[9:5]     //francis add
    #define SHU1_DRVING2_CMDDRV1 Fld(10,0,AC_MSKW10)//[9:0]
#define DRAMC_REG_SHU1_DRVING3 (DRAMC_AO_BASE_ADDRESS + 0x08B0)
    #define SHU1_DRVING3_DQSODT2 Fld(10,20,AC_MSKW32)//[29:20]
    #define SHU1_DRVING3_DQSODT2_ODTN Fld(5,20,AC_MSKW32)//[25:20]  //francis add
    #define SHU1_DRVING3_DQSODT1 Fld(10,10,AC_MSKW21)//[19:10]
    #define SHU1_DRVING3_DQSODT1_ODTN Fld(5,10,AC_MSKB1)//[14:10]  //francis add
    #define SHU1_DRVING3_DQODT2 Fld(10,0,AC_MSKW10)//[9:0]
    #define SHU1_DRVING3_DQODT2_ODTN Fld(5,0,AC_MSKB0)//[4:0]      //francis add
#define DRAMC_REG_SHU1_DRVING4 (DRAMC_AO_BASE_ADDRESS + 0x08B4)
    #define SHU1_DRVING4_DQODT1 Fld(10,20,AC_MSKW32)//[29:20]
    #define SHU1_DRVING4_DQODT1_ODTN Fld(5,20,AC_MSKW32)//[24:20]   //francis add
    #define SHU1_DRVING4_CMDODT2 Fld(10,10,AC_MSKW21)//[19:10]
    #define SHU1_DRVING4_CMDODT2_ODTN Fld(5,10,AC_MSKB1)//[14:10]  //francis add
    #define SHU1_DRVING4_CMDODT1 Fld(10,0,AC_MSKW10)//[9:0]
    #define SHU1_DRVING4_CMDODT1_ODTN Fld(5,0,AC_MSKB0)//[4:0]     //francis add
#define DRAMC_REG_SHU1_DRVING5 (DRAMC_AO_BASE_ADDRESS + 0x08B8)
    #define SHU1_DRVING5_DQCDRV2 Fld(10,20,AC_MSKW32)//[29:20]
    #define SHU1_DRVING5_DQCDRV1 Fld(10,10,AC_MSKW21)//[19:10]
    #define SHU1_DRVING5_DQCODT2 Fld(10,0,AC_MSKW10)//[9:0]
#define DRAMC_REG_SHU1_DRVING6 (DRAMC_AO_BASE_ADDRESS + 0x08BC)
    #define SHU1_DRVING6_DQCODT1 Fld(10,20,AC_MSKW32)//[29:20]
#define DRAMC_REG_SHU1_WODT (DRAMC_AO_BASE_ADDRESS + 0x08C0)
    #define SHU1_WODT_WPST2T Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU1_WODT_TWPSTEXT Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU1_WODT_DBIWR Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU1_WODT_TXUPD_W2R_SEL Fld(3,14,AC_MSKW21)//[16:14]
    #define SHU1_WODT_TXUPD_SEL Fld(2,12,AC_MSKB1)//[13:12]
    #define SHU1_WODT_DQOE_OPT Fld(1,11,AC_MSKB1)//[11:11]
    #define SHU1_WODT_DQOE_CNT Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU1_WODT_WODTPDEN Fld(1,7,AC_MSKB0)//[7:7]
    #define SHU1_WODT_DISWODTE2 Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU1_WODT_DISWODTE Fld(1,5,AC_MSKB0)//[5:5]
    #define SHU1_WODT_WODTFIXOFF Fld(1,4,AC_MSKB0)//[4:4]
    #define SHU1_WODT_WODTFIX Fld(1,3,AC_MSKB0)//[3:3]
    #define SHU1_WODT_DISWODT Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHU1_DQSG (DRAMC_AO_BASE_ADDRESS + 0x08C4)
    #define SHU1_DQSG_DQSINCTL_PRE_SEL Fld(1,16,AC_MSKB2)//[16:16]
    #define SHU1_DQSG_STB_UPDMASKCYC Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU1_DQSG_STB_UPDMASK_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define SHU1_DQSG_R_RSTBCNT_LATCH_OPT Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU1_DQSG_DLLFRZWROPT Fld(2,4,AC_MSKB0)//[5:4]
    #define SHU1_DQSG_DLLFRZRFCOPT Fld(2,0,AC_MSKB0)//[1:0]
#define DRAMC_REG_SHU_SCINTV (DRAMC_AO_BASE_ADDRESS + 0x08C8)
    #define SHU_SCINTV_DQS2DQ_FILT_PITHRD Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_SCINTV_DQS2DQ_SHU_PITHRD Fld(6,18,AC_MSKB2)//[23:18]
    #define SHU_SCINTV_MRW_INTV Fld(5,13,AC_MSKW21)//[17:13]
    #define SHU_SCINTV_RDDQC_INTV Fld(2,11,AC_MSKB1)//[12:11]
    #define SHU_SCINTV_SCINTV Fld(5,6,AC_MSKW10)//[10:6]
    #define SHU_SCINTV_TZQLAT Fld(5,1,AC_MSKB0)//[5:1]
    #define SHU_SCINTV_ODTREN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_SHU_MISC (DRAMC_AO_BASE_ADDRESS + 0x08CC)
    #define SHU_MISC_PREA_INTV Fld(5,12,AC_MSKW21)//[16:12]
    #define SHU_MISC_NORMPOP_LEN Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU_MISC_CKEHCMD Fld(2,4,AC_MSKB0)//[5:4]
    #define SHU_MISC_REQQUE_MAXCNT Fld(4,0,AC_MSKB0)//[3:0]
#define DRAMC_REG_SHU_DQS2DQ_TX (DRAMC_AO_BASE_ADDRESS + 0x08D0)
    #define SHU_DQS2DQ_TX_DBIWR_SHUFFLE_PRE Fld(1,5,AC_MSKB0)//[5:5]
    #define SHU_DQS2DQ_TX_OE2DQ_OFFSET Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_SHU_HWSET_MR2 (DRAMC_AO_BASE_ADDRESS + 0x08D4)
    #define SHU_HWSET_MR2_HWSET_MR2_OP Fld(8,16,AC_FULLB2)//[23:16]
    #define SHU_HWSET_MR2_HWSET_MR2_MRSMA Fld(13,0,AC_MSKW10)//[12:0]
#define DRAMC_REG_SHU_HWSET_MR13 (DRAMC_AO_BASE_ADDRESS + 0x08D8)
    #define SHU_HWSET_MR13_HWSET_MR13_OP Fld(8,16,AC_FULLB2)//[23:16]
    #define SHU_HWSET_MR13_HWSET_MR13_MRSMA Fld(13,0,AC_MSKW10)//[12:0]
#define DRAMC_REG_SHU_HWSET_VRCG (DRAMC_AO_BASE_ADDRESS + 0x08DC)
    #define SHU_HWSET_VRCG_HWSET_VRCG_OP Fld(8,16,AC_FULLB2)//[23:16]
    #define SHU_HWSET_VRCG_HWSET_VRCG_MRSMA Fld(13,0,AC_MSKW10)//[12:0]
#define DRAMC_REG_SHURK0_DQSCTL (DRAMC_AO_BASE_ADDRESS + 0x0A00)
    #define SHURK0_DQSCTL_DQSINCTL Fld(4,0,AC_MSKB0)//[3:0]
#define DRAMC_REG_SHURK0_DQSIEN (DRAMC_AO_BASE_ADDRESS + 0x0A04)
    #define SHURK0_DQSIEN_R0DQS3IEN Fld(7,24,AC_MSKB3)//[30:24]
    #define SHURK0_DQSIEN_R0DQS2IEN Fld(7,16,AC_MSKB2)//[22:16]
    #define SHURK0_DQSIEN_R0DQS1IEN Fld(7,8,AC_MSKB1)//[14:8]
    #define SHURK0_DQSIEN_R0DQS0IEN Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_SHURK0_DQSCAL (DRAMC_AO_BASE_ADDRESS + 0x0A08)
    #define SHURK0_DQSCAL_R0DQSIENHLMTEN Fld(1,15,AC_MSKB1)//[15:15]
    #define SHURK0_DQSCAL_R0DQSIENHLMT Fld(7,8,AC_MSKB1)//[14:8]
    #define SHURK0_DQSCAL_R0DQSIENLLMTEN Fld(1,7,AC_MSKB0)//[7:7]
    #define SHURK0_DQSCAL_R0DQSIENLLMT Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_SHU1RK0_PI (DRAMC_AO_BASE_ADDRESS + 0x0A0C)
    #define SHU1RK0_PI_RK0_ARPI_DQM_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1RK0_PI_RK0_ARPI_DQM_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1RK0_PI_RK0_ARPI_DQ_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1RK0_PI_RK0_ARPI_DQ_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU1RK0_DQSOSC (DRAMC_AO_BASE_ADDRESS + 0x0A10)
    #define SHU1RK0_DQSOSC_DQSOSC_BASE_RK0_B1 Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU1RK0_DQSOSC_DQSOSC_BASE_RK0 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_SHURK0_SELPH_ODTEN0 (DRAMC_AO_BASE_ADDRESS + 0x0A1C)
    #define SHURK0_SELPH_ODTEN0_TXDLY_B3_RODTEN_P1 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK0_SELPH_ODTEN0_TXDLY_B3_RODTEN Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK0_SELPH_ODTEN0_TXDLY_B2_RODTEN_P1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK0_SELPH_ODTEN0_TXDLY_B2_RODTEN Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK0_SELPH_ODTEN0_TXDLY_B1_RODTEN_P1 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK0_SELPH_ODTEN0_TXDLY_B1_RODTEN Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK0_SELPH_ODTEN0_TXDLY_B0_RODTEN_P1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK0_SELPH_ODTEN0_TXDLY_B0_RODTEN Fld(3,0,AC_MSKB0)//[2:0]

//Page AO_5
#define DRAMC_REG_SHURK0_SELPH_ODTEN1 (DRAMC_AO_BASE_ADDRESS + 0x0A20)
    #define SHURK0_SELPH_ODTEN1_DLY_B3_RODTEN_P1 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK0_SELPH_ODTEN1_DLY_B3_RODTEN Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK0_SELPH_ODTEN1_DLY_B2_RODTEN_P1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK0_SELPH_ODTEN1_DLY_B2_RODTEN Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK0_SELPH_ODTEN1_DLY_B1_RODTEN_P1 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK0_SELPH_ODTEN1_DLY_B1_RODTEN Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK0_SELPH_ODTEN1_DLY_B0_RODTEN_P1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK0_SELPH_ODTEN1_DLY_B0_RODTEN Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHURK0_SELPH_DQSG0 (DRAMC_AO_BASE_ADDRESS + 0x0A24)
    #define SHURK0_SELPH_DQSG0_TX_DLY_DQS3_GATED_P1 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK0_SELPH_DQSG0_TX_DLY_DQS3_GATED Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK0_SELPH_DQSG0_TX_DLY_DQS2_GATED_P1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK0_SELPH_DQSG0_TX_DLY_DQS2_GATED Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK0_SELPH_DQSG0_TX_DLY_DQS1_GATED_P1 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK0_SELPH_DQSG0_TX_DLY_DQS1_GATED Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK0_SELPH_DQSG0_TX_DLY_DQS0_GATED_P1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK0_SELPH_DQSG0_TX_DLY_DQS0_GATED Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHURK0_SELPH_DQSG1 (DRAMC_AO_BASE_ADDRESS + 0x0A28)
    #define SHURK0_SELPH_DQSG1_REG_DLY_DQS3_GATED_P1 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK0_SELPH_DQSG1_REG_DLY_DQS3_GATED Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK0_SELPH_DQSG1_REG_DLY_DQS2_GATED_P1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK0_SELPH_DQSG1_REG_DLY_DQS2_GATED Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK0_SELPH_DQSG1_REG_DLY_DQS1_GATED_P1 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK0_SELPH_DQSG1_REG_DLY_DQS1_GATED Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK0_SELPH_DQSG1_REG_DLY_DQS0_GATED_P1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK0_SELPH_DQSG1_REG_DLY_DQS0_GATED Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHURK0_SELPH_DQ0 (DRAMC_AO_BASE_ADDRESS + 0x0A2C)
    #define SHURK0_SELPH_DQ0_TXDLY_OEN_DQ3 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK0_SELPH_DQ0_TXDLY_OEN_DQ2 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK0_SELPH_DQ0_TXDLY_OEN_DQ1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK0_SELPH_DQ0_TXDLY_OEN_DQ0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK0_SELPH_DQ0_TXDLY_DQ3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK0_SELPH_DQ0_TXDLY_DQ2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK0_SELPH_DQ0_TXDLY_DQ1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK0_SELPH_DQ0_TXDLY_DQ0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHURK0_SELPH_DQ1 (DRAMC_AO_BASE_ADDRESS + 0x0A30)
    #define SHURK0_SELPH_DQ1_TXDLY_OEN_DQM3 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK0_SELPH_DQ1_TXDLY_OEN_DQM2 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK0_SELPH_DQ1_TXDLY_OEN_DQM1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK0_SELPH_DQ1_TXDLY_OEN_DQM0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK0_SELPH_DQ1_TXDLY_DQM3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK0_SELPH_DQ1_TXDLY_DQM2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK0_SELPH_DQ1_TXDLY_DQM1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK0_SELPH_DQ1_TXDLY_DQM0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHURK0_SELPH_DQ2 (DRAMC_AO_BASE_ADDRESS + 0x0A34)
    #define SHURK0_SELPH_DQ2_DLY_OEN_DQ3 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK0_SELPH_DQ2_DLY_OEN_DQ2 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK0_SELPH_DQ2_DLY_OEN_DQ1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK0_SELPH_DQ2_DLY_OEN_DQ0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK0_SELPH_DQ2_DLY_DQ3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK0_SELPH_DQ2_DLY_DQ2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK0_SELPH_DQ2_DLY_DQ1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK0_SELPH_DQ2_DLY_DQ0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHURK0_SELPH_DQ3 (DRAMC_AO_BASE_ADDRESS + 0x0A38)
    #define SHURK0_SELPH_DQ3_DLY_OEN_DQM3 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK0_SELPH_DQ3_DLY_OEN_DQM2 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK0_SELPH_DQ3_DLY_OEN_DQM1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK0_SELPH_DQ3_DLY_OEN_DQM0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK0_SELPH_DQ3_DLY_DQM3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK0_SELPH_DQ3_DLY_DQM2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK0_SELPH_DQ3_DLY_DQM1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK0_SELPH_DQ3_DLY_DQM0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHU1RK0_DQS2DQ_CAL1 (DRAMC_AO_BASE_ADDRESS + 0x0A40)
    #define SHU1RK0_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHU1RK0_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHU1RK0_DQS2DQ_CAL2 (DRAMC_AO_BASE_ADDRESS + 0x0A44)
    #define SHU1RK0_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHU1RK0_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHU1RK0_DQS2DQ_CAL3 (DRAMC_AO_BASE_ADDRESS + 0x0A48)
    #define SHU1RK0_DQS2DQ_CAL3_BOOT_TARG_UI_RK0_OEN_DQ1_B4TO0 Fld(5,17,AC_MSKB2)//[21:17]
    #define SHU1RK0_DQS2DQ_CAL3_BOOT_TARG_UI_RK0_OEN_DQ0_B4TO0 Fld(5,12,AC_MSKW21)//[16:12]
    #define SHU1RK0_DQS2DQ_CAL3_BOOT_TARG_UI_RK0_OEN_DQ1 Fld(6,6,AC_MSKW10)//[11:6]
    #define SHU1RK0_DQS2DQ_CAL3_BOOT_TARG_UI_RK0_OEN_DQ0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU1RK0_DQS2DQ_CAL4 (DRAMC_AO_BASE_ADDRESS + 0x0A4C)
    #define SHU1RK0_DQS2DQ_CAL4_BOOT_TARG_UI_RK0_OEN_DQM1_B4TO0 Fld(5,17,AC_MSKB2)//[21:17]
    #define SHU1RK0_DQS2DQ_CAL4_BOOT_TARG_UI_RK0_OEN_DQM0_B4TO0 Fld(5,12,AC_MSKW21)//[16:12]
    #define SHU1RK0_DQS2DQ_CAL4_BOOT_TARG_UI_RK0_OEN_DQM1 Fld(6,6,AC_MSKW10)//[11:6]
    #define SHU1RK0_DQS2DQ_CAL4_BOOT_TARG_UI_RK0_OEN_DQM0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU1RK0_DQS2DQ_CAL5 (DRAMC_AO_BASE_ADDRESS + 0x0A50)
    #define SHU1RK0_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHU1RK0_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHURK1_DQSCTL (DRAMC_AO_BASE_ADDRESS + 0x0B00)
    #define SHURK1_DQSCTL_R1DQSINCTL Fld(4,0,AC_MSKB0)//[3:0]
#define DRAMC_REG_SHURK1_DQSIEN (DRAMC_AO_BASE_ADDRESS + 0x0B04)
    #define SHURK1_DQSIEN_R1DQS3IEN Fld(7,24,AC_MSKB3)//[30:24]
    #define SHURK1_DQSIEN_R1DQS2IEN Fld(7,16,AC_MSKB2)//[22:16]
    #define SHURK1_DQSIEN_R1DQS1IEN Fld(7,8,AC_MSKB1)//[14:8]
    #define SHURK1_DQSIEN_R1DQS0IEN Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_SHURK1_DQSCAL (DRAMC_AO_BASE_ADDRESS + 0x0B08)
    #define SHURK1_DQSCAL_R1DQSIENHLMTEN Fld(1,15,AC_MSKB1)//[15:15]
    #define SHURK1_DQSCAL_R1DQSIENHLMT Fld(7,8,AC_MSKB1)//[14:8]
    #define SHURK1_DQSCAL_R1DQSIENLLMTEN Fld(1,7,AC_MSKB0)//[7:7]
    #define SHURK1_DQSCAL_R1DQSIENLLMT Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_SHU1RK1_PI (DRAMC_AO_BASE_ADDRESS + 0x0B0C)
    #define SHU1RK1_PI_RK1_ARPI_DQM_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1RK1_PI_RK1_ARPI_DQM_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1RK1_PI_RK1_ARPI_DQ_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1RK1_PI_RK1_ARPI_DQ_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU1RK1_DQSOSC (DRAMC_AO_BASE_ADDRESS + 0x0B10)
    #define SHU1RK1_DQSOSC_DQSOSC_BASE_RK1_B1 Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU1RK1_DQSOSC_DQSOSC_BASE_RK1 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_SHURK1_SELPH_ODTEN0 (DRAMC_AO_BASE_ADDRESS + 0x0B1C)
    #define SHURK1_SELPH_ODTEN0_TXDLY_B3_R1RODTEN_P1 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK1_SELPH_ODTEN0_TXDLY_B3_R1RODTEN Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK1_SELPH_ODTEN0_TXDLY_B2_R1RODTEN_P1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK1_SELPH_ODTEN0_TXDLY_B2_R1RODTEN Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK1_SELPH_ODTEN0_TXDLY_B1_R1RODTEN_P1 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK1_SELPH_ODTEN0_TXDLY_B1_R1RODTEN Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK1_SELPH_ODTEN0_TXDLY_B0_R1RODTEN_P1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK1_SELPH_ODTEN0_TXDLY_B0_R1RODTEN Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHURK1_SELPH_ODTEN1 (DRAMC_AO_BASE_ADDRESS + 0x0B20)
    #define SHURK1_SELPH_ODTEN1_DLY_B3_R1RODTEN_P1 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK1_SELPH_ODTEN1_DLY_B3_R1RODTEN Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK1_SELPH_ODTEN1_DLY_B2_R1RODTEN_P1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK1_SELPH_ODTEN1_DLY_B2_R1RODTEN Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK1_SELPH_ODTEN1_DLY_B1_R1RODTEN_P1 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK1_SELPH_ODTEN1_DLY_B1_R1RODTEN Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK1_SELPH_ODTEN1_DLY_B0_R1RODTEN_P1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK1_SELPH_ODTEN1_DLY_B0_R1RODTEN Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHURK1_SELPH_DQSG0 (DRAMC_AO_BASE_ADDRESS + 0x0B24)
    #define SHURK1_SELPH_DQSG0_TX_DLY_R1DQS3_GATED_P1 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK1_SELPH_DQSG0_TX_DLY_R1DQS3_GATED Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK1_SELPH_DQSG0_TX_DLY_R1DQS2_GATED_P1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK1_SELPH_DQSG0_TX_DLY_R1DQS2_GATED Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK1_SELPH_DQSG0_TX_DLY_R1DQS1_GATED_P1 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK1_SELPH_DQSG0_TX_DLY_R1DQS1_GATED Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK1_SELPH_DQSG0_TX_DLY_R1DQS0_GATED_P1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK1_SELPH_DQSG0_TX_DLY_R1DQS0_GATED Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHURK1_SELPH_DQSG1 (DRAMC_AO_BASE_ADDRESS + 0x0B28)
    #define SHURK1_SELPH_DQSG1_REG_DLY_R1DQS3_GATED_P1 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK1_SELPH_DQSG1_REG_DLY_R1DQS3_GATED Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK1_SELPH_DQSG1_REG_DLY_R1DQS2_GATED_P1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK1_SELPH_DQSG1_REG_DLY_R1DQS2_GATED Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK1_SELPH_DQSG1_REG_DLY_R1DQS1_GATED_P1 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK1_SELPH_DQSG1_REG_DLY_R1DQS1_GATED Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK1_SELPH_DQSG1_REG_DLY_R1DQS0_GATED_P1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK1_SELPH_DQSG1_REG_DLY_R1DQS0_GATED Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHURK1_SELPH_DQ0 (DRAMC_AO_BASE_ADDRESS + 0x0B2C)
    #define SHURK1_SELPH_DQ0_TX_DLY_R1OEN_DQ3 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK1_SELPH_DQ0_TX_DLY_R1OEN_DQ2 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK1_SELPH_DQ0_TX_DLY_R1OEN_DQ1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK1_SELPH_DQ0_TX_DLY_R1OEN_DQ0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK1_SELPH_DQ0_TX_DLY_R1DQ3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK1_SELPH_DQ0_TX_DLY_R1DQ2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK1_SELPH_DQ0_TX_DLY_R1DQ1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK1_SELPH_DQ0_TX_DLY_R1DQ0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHURK1_SELPH_DQ1 (DRAMC_AO_BASE_ADDRESS + 0x0B30)
    #define SHURK1_SELPH_DQ1_TX_DLY_R1OEN_DQM3 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK1_SELPH_DQ1_TX_DLY_R1OEN_DQM2 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK1_SELPH_DQ1_TX_DLY_R1OEN_DQM1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK1_SELPH_DQ1_TX_DLY_R1OEN_DQM0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK1_SELPH_DQ1_TX_DLY_R1DQM3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK1_SELPH_DQ1_TX_DLY_R1DQM2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK1_SELPH_DQ1_TX_DLY_R1DQM1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK1_SELPH_DQ1_TX_DLY_R1DQM0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHURK1_SELPH_DQ2 (DRAMC_AO_BASE_ADDRESS + 0x0B34)
    #define SHURK1_SELPH_DQ2_DLY_R1OEN_DQ3 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK1_SELPH_DQ2_DLY_R1OEN_DQ2 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK1_SELPH_DQ2_DLY_R1OEN_DQ1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK1_SELPH_DQ2_DLY_R1OEN_DQ0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK1_SELPH_DQ2_DLY_R1DQ3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK1_SELPH_DQ2_DLY_R1DQ2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK1_SELPH_DQ2_DLY_R1DQ1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK1_SELPH_DQ2_DLY_R1DQ0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHURK1_SELPH_DQ3 (DRAMC_AO_BASE_ADDRESS + 0x0B38)
    #define SHURK1_SELPH_DQ3_DLY_R1OEN_DQM3 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK1_SELPH_DQ3_DLY_R1OEN_DQM2 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK1_SELPH_DQ3_DLY_R1OEN_DQM1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK1_SELPH_DQ3_DLY_R1OEN_DQM0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK1_SELPH_DQ3_DLY_R1DQM3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK1_SELPH_DQ3_DLY_R1DQM2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK1_SELPH_DQ3_DLY_R1DQM1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK1_SELPH_DQ3_DLY_R1DQM0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHU1RK1_DQS2DQ_CAL1 (DRAMC_AO_BASE_ADDRESS + 0x0B40)
    #define SHU1RK1_DQS2DQ_CAL1_BOOT_ORIG_UI_RK1_DQ1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHU1RK1_DQS2DQ_CAL1_BOOT_ORIG_UI_RK1_DQ0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHU1RK1_DQS2DQ_CAL2 (DRAMC_AO_BASE_ADDRESS + 0x0B44)
    #define SHU1RK1_DQS2DQ_CAL2_BOOT_TARG_UI_RK1_DQ1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHU1RK1_DQS2DQ_CAL2_BOOT_TARG_UI_RK1_DQ0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHU1RK1_DQS2DQ_CAL3 (DRAMC_AO_BASE_ADDRESS + 0x0B48)
    #define SHU1RK1_DQS2DQ_CAL3_BOOT_TARG_UI_RK1_OEN_DQ1_B4TO0 Fld(5,17,AC_MSKB2)//[21:17]
    #define SHU1RK1_DQS2DQ_CAL3_BOOT_TARG_UI_RK1_OEN_DQ0_B4TO0 Fld(5,12,AC_MSKW21)//[16:12]
    #define SHU1RK1_DQS2DQ_CAL3_BOOT_TARG_UI_RK1_OEN_DQ1 Fld(6,6,AC_MSKW10)//[11:6]
    #define SHU1RK1_DQS2DQ_CAL3_BOOT_TARG_UI_RK1_OEN_DQ0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU1RK1_DQS2DQ_CAL4 (DRAMC_AO_BASE_ADDRESS + 0x0B4C)
    #define SHU1RK1_DQS2DQ_CAL4_BOOT_TARG_UI_RK1_OEN_DQM1_B4TO0 Fld(5,17,AC_MSKB2)//[21:17]
    #define SHU1RK1_DQS2DQ_CAL4_BOOT_TARG_UI_RK1_OEN_DQM0_B4TO0 Fld(5,12,AC_MSKW21)//[16:12]
    #define SHU1RK1_DQS2DQ_CAL4_BOOT_TARG_UI_RK1_OEN_DQM1 Fld(6,6,AC_MSKW10)//[11:6]
    #define SHU1RK1_DQS2DQ_CAL4_BOOT_TARG_UI_RK1_OEN_DQM0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU1RK1_DQS2DQ_CAL5 (DRAMC_AO_BASE_ADDRESS + 0x0B50)
    #define SHU1RK1_DQS2DQ_CAL5_BOOT_TARG_UI_RK1_DQM1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHU1RK1_DQS2DQ_CAL5_BOOT_TARG_UI_RK1_DQM0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHURK2_DQSCTL (DRAMC_AO_BASE_ADDRESS + 0x0C00)
    #define SHURK2_DQSCTL_R2DQSINCTL Fld(4,0,AC_MSKB0)//[3:0]
#define DRAMC_REG_SHURK2_DQSIEN (DRAMC_AO_BASE_ADDRESS + 0x0C04)
    #define SHURK2_DQSIEN_R2DQS3IEN Fld(7,24,AC_MSKB3)//[30:24]
    #define SHURK2_DQSIEN_R2DQS2IEN Fld(7,16,AC_MSKB2)//[22:16]
    #define SHURK2_DQSIEN_R2DQS1IEN Fld(7,8,AC_MSKB1)//[14:8]
    #define SHURK2_DQSIEN_R2DQS0IEN Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_SHURK2_DQSCAL (DRAMC_AO_BASE_ADDRESS + 0x0C08)
    #define SHURK2_DQSCAL_R2DQSIENHLMTEN Fld(1,15,AC_MSKB1)//[15:15]
    #define SHURK2_DQSCAL_R2DQSIENHLMT Fld(7,8,AC_MSKB1)//[14:8]
    #define SHURK2_DQSCAL_R2DQSIENLLMTEN Fld(1,7,AC_MSKB0)//[7:7]
    #define SHURK2_DQSCAL_R2DQSIENLLMT Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_SHU1RK2_PI (DRAMC_AO_BASE_ADDRESS + 0x0C0C)
    #define SHU1RK2_PI_RK2_ARPI_DQM_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1RK2_PI_RK2_ARPI_DQM_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1RK2_PI_RK2_ARPI_DQ_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1RK2_PI_RK2_ARPI_DQ_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU1RK2_DQSOSC (DRAMC_AO_BASE_ADDRESS + 0x0C10)
    #define SHU1RK2_DQSOSC_DQSOSC_BASE_RK2_B1 Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU1RK2_DQSOSC_DQSOSC_BASE_RK2 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_SHURK2_SELPH_ODTEN0 (DRAMC_AO_BASE_ADDRESS + 0x0C1C)
    #define SHURK2_SELPH_ODTEN0_TXDLY_B3_R2RODTEN_P1 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK2_SELPH_ODTEN0_TXDLY_B3_R2RODTEN Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK2_SELPH_ODTEN0_TXDLY_B2_R2RODTEN_P1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK2_SELPH_ODTEN0_TXDLY_B2_R2RODTEN Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK2_SELPH_ODTEN0_TXDLY_B1_R2RODTEN_P1 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK2_SELPH_ODTEN0_TXDLY_B1_R2RODTEN Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK2_SELPH_ODTEN0_TXDLY_B0_R2RODTEN_P1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK2_SELPH_ODTEN0_TXDLY_B0_R2RODTEN Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHURK2_SELPH_ODTEN1 (DRAMC_AO_BASE_ADDRESS + 0x0C20)
    #define SHURK2_SELPH_ODTEN1_DLY_B3_R2RODTEN_P1 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK2_SELPH_ODTEN1_DLY_B3_R2RODTEN Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK2_SELPH_ODTEN1_DLY_B2_R2RODTEN_P1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK2_SELPH_ODTEN1_DLY_B2_R2RODTEN Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK2_SELPH_ODTEN1_DLY_B1_R2RODTEN_P1 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK2_SELPH_ODTEN1_DLY_B1_R2RODTEN Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK2_SELPH_ODTEN1_DLY_B0_R2RODTEN_P1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK2_SELPH_ODTEN1_DLY_B0_R2RODTEN Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHURK2_SELPH_DQSG0 (DRAMC_AO_BASE_ADDRESS + 0x0C24)
    #define SHURK2_SELPH_DQSG0_TX_DLY_R2DQS3_GATED_P1 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK2_SELPH_DQSG0_TX_DLY_R2DQS3_GATED Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK2_SELPH_DQSG0_TX_DLY_R2DQS2_GATED_P1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK2_SELPH_DQSG0_TX_DLY_R2DQS2_GATED Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK2_SELPH_DQSG0_TX_DLY_R2DQS1_GATED_P1 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK2_SELPH_DQSG0_TX_DLY_R2DQS1_GATED Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK2_SELPH_DQSG0_TX_DLY_R2DQS0_GATED_P1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK2_SELPH_DQSG0_TX_DLY_R2DQS0_GATED Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHURK2_SELPH_DQSG1 (DRAMC_AO_BASE_ADDRESS + 0x0C28)
    #define SHURK2_SELPH_DQSG1_REG_DLY_R2DQS3_GATED_P1 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK2_SELPH_DQSG1_REG_DLY_R2DQS3_GATED Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK2_SELPH_DQSG1_REG_DLY_R2DQS2_GATED_P1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK2_SELPH_DQSG1_REG_DLY_R2DQS2_GATED Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK2_SELPH_DQSG1_REG_DLY_R2DQS1_GATED_P1 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK2_SELPH_DQSG1_REG_DLY_R2DQS1_GATED Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK2_SELPH_DQSG1_REG_DLY_R2DQS0_GATED_P1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK2_SELPH_DQSG1_REG_DLY_R2DQS0_GATED Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHURK2_SELPH_DQ0 (DRAMC_AO_BASE_ADDRESS + 0x0C2C)
    #define SHURK2_SELPH_DQ0_TX_DLY_R2OEN_DQ3 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK2_SELPH_DQ0_TX_DLY_R2OEN_DQ2 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK2_SELPH_DQ0_TX_DLY_R2OEN_DQ1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK2_SELPH_DQ0_TX_DLY_R2OEN_DQ0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK2_SELPH_DQ0_TX_DLY_R2DQ3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK2_SELPH_DQ0_TX_DLY_R2DQ2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK2_SELPH_DQ0_TX_DLY_R2DQ1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK2_SELPH_DQ0_TX_DLY_R2DQ0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHURK2_SELPH_DQ1 (DRAMC_AO_BASE_ADDRESS + 0x0C30)
    #define SHURK2_SELPH_DQ1_TX_DLY_R2OEN_DQM3 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK2_SELPH_DQ1_TX_DLY_R2OEN_DQM2 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK2_SELPH_DQ1_TX_DLY_R2OEN_DQM1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK2_SELPH_DQ1_TX_DLY_R2OEN_DQM0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK2_SELPH_DQ1_TX_DLY_R2DQM3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK2_SELPH_DQ1_TX_DLY_R2DQM2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK2_SELPH_DQ1_TX_DLY_R2DQM1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK2_SELPH_DQ1_TX_DLY_R2DQM0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHURK2_SELPH_DQ2 (DRAMC_AO_BASE_ADDRESS + 0x0C34)
    #define SHURK2_SELPH_DQ2_DLY_R2OEN_DQ3 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK2_SELPH_DQ2_DLY_R2OEN_DQ2 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK2_SELPH_DQ2_DLY_R2OEN_DQ1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK2_SELPH_DQ2_DLY_R2OEN_DQ0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK2_SELPH_DQ2_DLY_R2DQ3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK2_SELPH_DQ2_DLY_R2DQ2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK2_SELPH_DQ2_DLY_R2DQ1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK2_SELPH_DQ2_DLY_R2DQ0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHURK2_SELPH_DQ3 (DRAMC_AO_BASE_ADDRESS + 0x0C38)
    #define SHURK2_SELPH_DQ3_DLY_R2OEN_DQM3 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK2_SELPH_DQ3_DLY_R2OEN_DQM2 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK2_SELPH_DQ3_DLY_R2OEN_DQM1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK2_SELPH_DQ3_DLY_R2OEN_DQM0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK2_SELPH_DQ3_DLY_R2DQM3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK2_SELPH_DQ3_DLY_R2DQM2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK2_SELPH_DQ3_DLY_R2DQM1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK2_SELPH_DQ3_DLY_R2DQM0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHU1RK2_DQS2DQ_CAL1 (DRAMC_AO_BASE_ADDRESS + 0x0C40)
    #define SHU1RK2_DQS2DQ_CAL1_BOOT_ORIG_UI_RK2_DQ1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHU1RK2_DQS2DQ_CAL1_BOOT_ORIG_UI_RK2_DQ0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHU1RK2_DQS2DQ_CAL2 (DRAMC_AO_BASE_ADDRESS + 0x0C44)
    #define SHU1RK2_DQS2DQ_CAL2_BOOT_TARG_UI_RK2_DQ1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHU1RK2_DQS2DQ_CAL2_BOOT_TARG_UI_RK2_DQ0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHU1RK2_DQS2DQ_CAL3 (DRAMC_AO_BASE_ADDRESS + 0x0C48)
    #define SHU1RK2_DQS2DQ_CAL3_BOOT_TARG_UI_RK2_OEN_DQ1 Fld(6,6,AC_MSKW10)//[11:6]
    #define SHU1RK2_DQS2DQ_CAL3_BOOT_TARG_UI_RK2_OEN_DQ0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU1RK2_DQS2DQ_CAL4 (DRAMC_AO_BASE_ADDRESS + 0x0C4C)
    #define SHU1RK2_DQS2DQ_CAL4_BOOT_TARG_UI_RK2_OEN_DQM1 Fld(6,6,AC_MSKW10)//[11:6]
    #define SHU1RK2_DQS2DQ_CAL4_BOOT_TARG_UI_RK2_OEN_DQM0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU1RK2_DQS2DQ_CAL5 (DRAMC_AO_BASE_ADDRESS + 0x0C50)
    #define SHU1RK2_DQS2DQ_CAL5_BOOT_TARG_UI_RK2_DQM1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHU1RK2_DQS2DQ_CAL5_BOOT_TARG_UI_RK2_DQM0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHU_DQSG_RETRY (DRAMC_AO_BASE_ADDRESS + 0x0C54)
    #define SHU_DQSG_RETRY_R_RETRY_USE_BURST_MDOE Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU_DQSG_RETRY_R_RETRY_STBEN_RESET_MSK Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU_DQSG_RETRY_R_RETRY_PA_DSIABLE Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU_DQSG_RETRY_R_RETRY_RANKSEL_FROM_PHY Fld(1,28,AC_MSKB3)//[28:28]
    #define SHU_DQSG_RETRY_R_RETRY_ROUND_NUM Fld(2,24,AC_MSKB3)//[25:24]
    #define SHU_DQSG_RETRY_R_RDY_SEL_DLE Fld(1,21,AC_MSKB2)//[21:21]
    #define SHU_DQSG_RETRY_R_RETRY_ALE_BLOCK_MASK Fld(1,20,AC_MSKB2)//[20:20]
    #define SHU_DQSG_RETRY_R_DQBUG_BYTE_SEL Fld(2,18,AC_MSKB2)//[19:18]
    #define SHU_DQSG_RETRY_R_DQBUG_RANK_SEL Fld(2,16,AC_MSKB2)//[17:16]
    #define SHU_DQSG_RETRY_R_RETRY_CMP_DATA Fld(1,15,AC_MSKB1)//[15:15]
    #define SHU_DQSG_RETRY_R_XSR_RETRY_SPM_MODE Fld(1,14,AC_MSKB1)//[14:14]
    #define SHU_DQSG_RETRY_R_XSR_DQSG_RETRY_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define SHU_DQSG_RETRY_R_STBENCMP_ALLBYTE Fld(1,12,AC_MSKB1)//[12:12]
    #define SHU_DQSG_RETRY_R_DQSIENLAT Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU_DQSG_RETRY_R_DM4BYTE Fld(1,7,AC_MSKB0)//[7:7]
    #define SHU_DQSG_RETRY_R_RETRY_SAV_MSK Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU_DQSG_RETRY_R_RETRY_1RANK Fld(1,5,AC_MSKB0)//[5:5]
    #define SHU_DQSG_RETRY_R_RETRY_3TIMES Fld(1,4,AC_MSKB0)//[4:4]
    #define SHU_DQSG_RETRY_R_RETRY_ONCE Fld(1,3,AC_MSKB0)//[3:3]
    #define SHU_DQSG_RETRY_R_DDR1866_PLUS Fld(1,2,AC_MSKB0)//[2:2]
    #define SHU_DQSG_RETRY_R_DQSG_RETRY_SW_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define SHU_DQSG_RETRY_R_DQSGRETRY_SW_RESET Fld(1,0,AC_MSKB0)//[0:0]

//Page AO_6
#define DRAMC_REG_SHU2_ACTIM0 (DRAMC_AO_BASE_ADDRESS + 0x0E00)
    #define SHU2_ACTIM0_SHU2_ACTIM0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2_ACTIM1 (DRAMC_AO_BASE_ADDRESS + 0x0E04)
    #define SHU2_ACTIM1_SHU2_ACTIM1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2_ACTIM2 (DRAMC_AO_BASE_ADDRESS + 0x0E08)
    #define SHU2_ACTIM2_SHU2_ACTIM2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2_ACTIM3 (DRAMC_AO_BASE_ADDRESS + 0x0E0C)
    #define SHU2_ACTIM3_SHU2_ACTIM3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2_ACTIM4 (DRAMC_AO_BASE_ADDRESS + 0x0E10)
    #define SHU2_ACTIM4_SHU2_ACTIM4 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2_ACTIM5 (DRAMC_AO_BASE_ADDRESS + 0x0E14)
    #define SHU2_ACTIM5_SHU2_ACTIM5 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2_ACTIM_XRT (DRAMC_AO_BASE_ADDRESS + 0x0E1C)
    #define SHU2_ACTIM_XRT_SHU2_ACTIM_XRT Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2_AC_TIME_05T (DRAMC_AO_BASE_ADDRESS + 0x0E20)
    #define SHU2_AC_TIME_05T_SHU2_AC_TIME_05T Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2_AC_DERATING0 (DRAMC_AO_BASE_ADDRESS + 0x0E24)
    #define SHU2_AC_DERATING0_SHU2_AC_DERATING0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2_AC_DERATING1 (DRAMC_AO_BASE_ADDRESS + 0x0E28)
    #define SHU2_AC_DERATING1_SHU2_AC_DERATING1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2_AC_DERATING_05T (DRAMC_AO_BASE_ADDRESS + 0x0E30)
    #define SHU2_AC_DERATING_05T_SHU2_AC_DERATING_05T Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2_CONF0 (DRAMC_AO_BASE_ADDRESS + 0x0E40)
    #define SHU2_CONF0_SHU2_CONF0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2_CONF1 (DRAMC_AO_BASE_ADDRESS + 0x0E44)
    #define SHU2_CONF1_SHU2_CONF1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2_CONF2 (DRAMC_AO_BASE_ADDRESS + 0x0E48)
    #define SHU2_CONF2_SHU2_CONF2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2_CONF3 (DRAMC_AO_BASE_ADDRESS + 0x0E4C)
    #define SHU2_CONF3_SHU2_CONF3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2_RANKCTL (DRAMC_AO_BASE_ADDRESS + 0x0E58)
    #define SHU2_RANKCTL_SHU2_RANKCTL Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2_CKECTRL (DRAMC_AO_BASE_ADDRESS + 0x0E5C)
    #define SHU2_CKECTRL_SHU2_CKECTRL Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2_ODTCTRL (DRAMC_AO_BASE_ADDRESS + 0x0E60)
    #define SHU2_ODTCTRL_SHU2_ODTCTRL Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2_IMPCAL1 (DRAMC_AO_BASE_ADDRESS + 0x0E64)
    #define SHU2_IMPCAL1_SHU2_IMPCAL1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2_DQSOSC_PRD (DRAMC_AO_BASE_ADDRESS + 0x0E68)
    #define SHU2_DQSOSC_PRD_DQSOSCTHRD_DEC Fld(8,24,AC_FULLB3)//[31:24]
    #define SHU2_DQSOSC_PRD_DQSOSCTHRD_INC Fld(8,16,AC_FULLB2)//[23:16]
    #define SHU2_DQSOSC_PRD_DQSOSC_PRDCNT Fld(10,0,AC_MSKW10)//[9:0]
#define DRAMC_REG_SHU2_DQSOSCR (DRAMC_AO_BASE_ADDRESS + 0x0E6C)
    #define SHU2_DQSOSCR_SHU2_DQSOSCR Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2_DQSOSCR2 (DRAMC_AO_BASE_ADDRESS + 0x0E70)
    #define SHU2_DQSOSCR2_SHU2_DQSOSCR2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2_RODTENSTB (DRAMC_AO_BASE_ADDRESS + 0x0E74)
    #define SHU2_RODTENSTB_SHU2_RODTENSTB Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2_PIPE (DRAMC_AO_BASE_ADDRESS + 0x0E78)
    #define SHU2_PIPE_SHU2_PIPE Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2_TEST1 (DRAMC_AO_BASE_ADDRESS + 0x0E7C)
    #define SHU2_TEST1_SHU2_TEST1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2_SELPH_CA1 (DRAMC_AO_BASE_ADDRESS + 0x0E80)
    #define SHU2_SELPH_CA1_SHU2_SELPH_CA1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2_SELPH_CA2 (DRAMC_AO_BASE_ADDRESS + 0x0E84)
    #define SHU2_SELPH_CA2_SHU2_SELPH_CA2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2_SELPH_CA3 (DRAMC_AO_BASE_ADDRESS + 0x0E88)
    #define SHU2_SELPH_CA3_SHU2_SELPH_CA3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2_SELPH_CA4 (DRAMC_AO_BASE_ADDRESS + 0x0E8C)
    #define SHU2_SELPH_CA4_SHU2_SELPH_CA4 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2_SELPH_CA5 (DRAMC_AO_BASE_ADDRESS + 0x0E90)
    #define SHU2_SELPH_CA5_SHU2_SELPH_CA5 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2_SELPH_CA6 (DRAMC_AO_BASE_ADDRESS + 0x0E94)
    #define SHU2_SELPH_CA6_SHU2_SELPH_CA6 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2_SELPH_CA7 (DRAMC_AO_BASE_ADDRESS + 0x0E98)
    #define SHU2_SELPH_CA7_SHU2_SELPH_CA7 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2_SELPH_CA8 (DRAMC_AO_BASE_ADDRESS + 0x0E9C)
    #define SHU2_SELPH_CA8_SHU2_SELPH_CA8 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2_SELPH_DQS0 (DRAMC_AO_BASE_ADDRESS + 0x0EA0)
    #define SHU2_SELPH_DQS0_SHU2_SELPH_DQS0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2_SELPH_DQS1 (DRAMC_AO_BASE_ADDRESS + 0x0EA4)
    #define SHU2_SELPH_DQS1_SHU2_SELPH_DQS1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2_DRVING1 (DRAMC_AO_BASE_ADDRESS + 0x0EA8)
    #define SHU2_DRVING1_DQSDRV2 Fld(10,20,AC_MSKW32)//[29:20]
    #define SHU2_DRVING1_DQSDRV1 Fld(10,10,AC_MSKW21)//[19:10]
    #define SHU2_DRVING1_DQDRV2 Fld(10,0,AC_MSKW10)//[9:0]
#define DRAMC_REG_SHU2_DRVING2 (DRAMC_AO_BASE_ADDRESS + 0x0EAC)
    #define SHU2_DRVING2_DQDRV1 Fld(10,20,AC_MSKW32)//[29:20]
    #define SHU2_DRVING2_CMDDRV2 Fld(10,10,AC_MSKW21)//[19:10]
    #define SHU2_DRVING2_CMDDRV1 Fld(10,0,AC_MSKW10)//[9:0]
#define DRAMC_REG_SHU2_DRVING3 (DRAMC_AO_BASE_ADDRESS + 0x0EB0)
    #define SHU2_DRVING3_DQSODT2 Fld(10,20,AC_MSKW32)//[29:20]
    #define SHU2_DRVING3_DQSODT1 Fld(10,10,AC_MSKW21)//[19:10]
    #define SHU2_DRVING3_DQODT2 Fld(10,0,AC_MSKW10)//[9:0]
#define DRAMC_REG_SHU2_DRVING4 (DRAMC_AO_BASE_ADDRESS + 0x0EB4)
    #define SHU2_DRVING4_DQODT1 Fld(10,20,AC_MSKW32)//[29:20]
    #define SHU2_DRVING4_CMDODT2 Fld(10,10,AC_MSKW21)//[19:10]
    #define SHU2_DRVING4_CMDODT1 Fld(10,0,AC_MSKW10)//[9:0]
#define DRAMC_REG_SHU2_DRVING5 (DRAMC_AO_BASE_ADDRESS + 0x0EB8)
    #define SHU2_DRVING5_DQCDRV2 Fld(10,20,AC_MSKW32)//[29:20]
    #define SHU2_DRVING5_DQCDRV1 Fld(10,10,AC_MSKW21)//[19:10]
    #define SHU2_DRVING5_DQCODT2 Fld(10,0,AC_MSKW10)//[9:0]
#define DRAMC_REG_SHU2_DRVING6 (DRAMC_AO_BASE_ADDRESS + 0x0EBC)
    #define SHU2_DRVING6_DQCODT1 Fld(10,20,AC_MSKW32)//[29:20]
#define DRAMC_REG_SHU2_WODT (DRAMC_AO_BASE_ADDRESS + 0x0EC0)
    #define SHU2_WODT_SHU2_WODT Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2_DQSG (DRAMC_AO_BASE_ADDRESS + 0x0EC4)
    #define SHU2_DQSG_STB_UPDMASKCYC Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU2_DQSG_STB_UPDMASK_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define SHU2_DQSG_R_RSTBCNT_LATCH_OPT Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU2_DQSG_DLLFRZWROPT Fld(2,4,AC_MSKB0)//[5:4]
    #define SHU2_DQSG_DLLFRZRFCOPT Fld(2,0,AC_MSKB0)//[1:0]
#define DRAMC_REG_SHU2_SCINTV (DRAMC_AO_BASE_ADDRESS + 0x0EC8)
    #define SHU2_SCINTV_DQS2DQ_SHU_PITHRD Fld(6,18,AC_MSKB2)//[23:18]
    #define SHU2_SCINTV_MRW_INTV Fld(5,13,AC_MSKW21)//[17:13]
    #define SHU2_SCINTV_RDDQC_INTV Fld(2,11,AC_MSKB1)//[12:11]
    #define SHU2_SCINTV_SCINTV Fld(5,6,AC_MSKW10)//[10:6]
    #define SHU2_SCINTV_TZQLAT Fld(5,1,AC_MSKB0)//[5:1]
    #define SHU2_SCINTV_ODTREN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_SHU2_MISC (DRAMC_AO_BASE_ADDRESS + 0x0ECC)
    #define SHU2_MISC_SHU2_MISC Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2_DQS2DQ_TX (DRAMC_AO_BASE_ADDRESS + 0x0ED0)
    #define SHU2_DQS2DQ_TX_FREQ_RATIO_TX Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_SHU2_HWSET_MR2 (DRAMC_AO_BASE_ADDRESS + 0x0ED4)
    #define SHU2_HWSET_MR2_HWSET_MR2_OP Fld(8,16,AC_FULLB2)//[23:16]
    #define SHU2_HWSET_MR2_HWSET_MR2_MRSMA Fld(13,0,AC_MSKW10)//[12:0]
#define DRAMC_REG_SHU2_HWSET_MR13 (DRAMC_AO_BASE_ADDRESS + 0x0ED8)
    #define SHU2_HWSET_MR13_HWSET_MR13_OP Fld(8,16,AC_FULLB2)//[23:16]
    #define SHU2_HWSET_MR13_HWSET_MR13_MRSMA Fld(13,0,AC_MSKW10)//[12:0]
#define DRAMC_REG_SHU2_HWSET_VRCG (DRAMC_AO_BASE_ADDRESS + 0x0EDC)
    #define SHU2_HWSET_VRCG_HWSET_VRCG_OP Fld(8,16,AC_FULLB2)//[23:16]
    #define SHU2_HWSET_VRCG_HWSET_VRCG_MRSMA Fld(13,0,AC_MSKW10)//[12:0]
#define DRAMC_REG_SHU2RK0_DQSCTL (DRAMC_AO_BASE_ADDRESS + 0x1000)
    #define SHU2RK0_DQSCTL_SHU2RK0_DQSCTL Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2RK0_DQSIEN (DRAMC_AO_BASE_ADDRESS + 0x1004)
    #define SHU2RK0_DQSIEN_SHU2RK0_DQSIEN Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2RK0_DQSCAL (DRAMC_AO_BASE_ADDRESS + 0x1008)
    #define SHU2RK0_DQSCAL_SHU2RK0_DQSCAL Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2RK0_PI (DRAMC_AO_BASE_ADDRESS + 0x100C)
    #define SHU2RK0_PI_RK0_ARPI_DQM_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2RK0_PI_RK0_ARPI_DQM_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2RK0_PI_RK0_ARPI_DQ_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2RK0_PI_RK0_ARPI_DQ_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU2RK0_DQSOSC (DRAMC_AO_BASE_ADDRESS + 0x1010)
    #define SHU2RK0_DQSOSC_DQSOSC_BASE_RK0_B1 Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU2RK0_DQSOSC_DQSOSC_BASE_RK0 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_SHU2RK0_SELPH_ODTEN0 (DRAMC_AO_BASE_ADDRESS + 0x101C)
    #define SHU2RK0_SELPH_ODTEN0_SHU2RK0_SELPH_ODTEN0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2RK0_SELPH_ODTEN1 (DRAMC_AO_BASE_ADDRESS + 0x1020)
    #define SHU2RK0_SELPH_ODTEN1_SHU2RK0_SELPH_ODTEN1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2RK0_SELPH_DQSG0 (DRAMC_AO_BASE_ADDRESS + 0x1024)
    #define SHU2RK0_SELPH_DQSG0_SHU2RK0_SELPH_DQSG0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2RK0_SELPH_DQSG1 (DRAMC_AO_BASE_ADDRESS + 0x1028)
    #define SHU2RK0_SELPH_DQSG1_SHU2RK0_SELPH_DQSG1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2RK0_SELPH_DQ0 (DRAMC_AO_BASE_ADDRESS + 0x102C)
    #define SHU2RK0_SELPH_DQ0_SHU2RK0_SELPH_DQ0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2RK0_SELPH_DQ1 (DRAMC_AO_BASE_ADDRESS + 0x1030)
    #define SHU2RK0_SELPH_DQ1_SHU2RK0_SELPH_DQ1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2RK0_SELPH_DQ2 (DRAMC_AO_BASE_ADDRESS + 0x1034)
    #define SHU2RK0_SELPH_DQ2_SHU2RK0_SELPH_DQ2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2RK0_SELPH_DQ3 (DRAMC_AO_BASE_ADDRESS + 0x1038)
    #define SHU2RK0_SELPH_DQ3_SHU2RK0_SELPH_DQ3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2RK0_DQS2DQ_CAL1 (DRAMC_AO_BASE_ADDRESS + 0x1040)
    #define SHU2RK0_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHU2RK0_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHU2RK0_DQS2DQ_CAL2 (DRAMC_AO_BASE_ADDRESS + 0x1044)
    #define SHU2RK0_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHU2RK0_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHU2RK0_DQS2DQ_CAL3 (DRAMC_AO_BASE_ADDRESS + 0x1048)
    #define SHU2RK0_DQS2DQ_CAL3_BOOT_TARG_UI_RK0_OEN_DQ1 Fld(6,6,AC_MSKW10)//[11:6]
    #define SHU2RK0_DQS2DQ_CAL3_BOOT_TARG_UI_RK0_OEN_DQ0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU2RK0_DQS2DQ_CAL4 (DRAMC_AO_BASE_ADDRESS + 0x104C)
    #define SHU2RK0_DQS2DQ_CAL4_BOOT_TARG_UI_RK0_OEN_DQM1 Fld(6,6,AC_MSKW10)//[11:6]
    #define SHU2RK0_DQS2DQ_CAL4_BOOT_TARG_UI_RK0_OEN_DQM0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU2RK0_DQS2DQ_CAL5 (DRAMC_AO_BASE_ADDRESS + 0x1050)
    #define SHU2RK0_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHU2RK0_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHU2RK1_DQSCTL (DRAMC_AO_BASE_ADDRESS + 0x1100)
    #define SHU2RK1_DQSCTL_SHU2RK1_DQSCTL Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2RK1_DQSIEN (DRAMC_AO_BASE_ADDRESS + 0x1104)
    #define SHU2RK1_DQSIEN_SHU2RK1_DQSIEN Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2RK1_DQSCAL (DRAMC_AO_BASE_ADDRESS + 0x1108)
    #define SHU2RK1_DQSCAL_SHU2RK1_DQSCAL Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2RK1_PI (DRAMC_AO_BASE_ADDRESS + 0x110C)
    #define SHU2RK1_PI_RK1_ARPI_DQM_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2RK1_PI_RK1_ARPI_DQM_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2RK1_PI_RK1_ARPI_DQ_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2RK1_PI_RK1_ARPI_DQ_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU2RK1_DQSOSC (DRAMC_AO_BASE_ADDRESS + 0x1110)
    #define SHU2RK1_DQSOSC_DQSOSC_BASE_RK1_B1 Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU2RK1_DQSOSC_DQSOSC_BASE_RK1 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_SHU2RK1_SELPH_ODTEN0 (DRAMC_AO_BASE_ADDRESS + 0x111C)
    #define SHU2RK1_SELPH_ODTEN0_SHU2RK1_SELPH_ODTEN0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2RK1_SELPH_ODTEN1 (DRAMC_AO_BASE_ADDRESS + 0x1120)
    #define SHU2RK1_SELPH_ODTEN1_SHU2RK1_SELPH_ODTEN1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2RK1_SELPH_DQSG0 (DRAMC_AO_BASE_ADDRESS + 0x1124)
    #define SHU2RK1_SELPH_DQSG0_SHU2RK1_SELPH_DQSG0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2RK1_SELPH_DQSG1 (DRAMC_AO_BASE_ADDRESS + 0x1128)
    #define SHU2RK1_SELPH_DQSG1_SHU2RK1_SELPH_DQSG1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2RK1_SELPH_DQ0 (DRAMC_AO_BASE_ADDRESS + 0x112C)
    #define SHU2RK1_SELPH_DQ0_SHU2RK1_SELPH_DQ0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2RK1_SELPH_DQ1 (DRAMC_AO_BASE_ADDRESS + 0x1130)
    #define SHU2RK1_SELPH_DQ1_SHU2RK1_SELPH_DQ1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2RK1_SELPH_DQ2 (DRAMC_AO_BASE_ADDRESS + 0x1134)
    #define SHU2RK1_SELPH_DQ2_SHU2RK1_SELPH_DQ2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2RK1_SELPH_DQ3 (DRAMC_AO_BASE_ADDRESS + 0x1138)
    #define SHU2RK1_SELPH_DQ3_SHU2RK1_SELPH_DQ3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2RK1_DQS2DQ_CAL1 (DRAMC_AO_BASE_ADDRESS + 0x1140)
    #define SHU2RK1_DQS2DQ_CAL1_BOOT_ORIG_UI_RK1_DQ1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHU2RK1_DQS2DQ_CAL1_BOOT_ORIG_UI_RK1_DQ0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHU2RK1_DQS2DQ_CAL2 (DRAMC_AO_BASE_ADDRESS + 0x1144)
    #define SHU2RK1_DQS2DQ_CAL2_BOOT_TARG_UI_RK1_DQ1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHU2RK1_DQS2DQ_CAL2_BOOT_TARG_UI_RK1_DQ0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHU2RK1_DQS2DQ_CAL3 (DRAMC_AO_BASE_ADDRESS + 0x1148)
    #define SHU2RK1_DQS2DQ_CAL3_BOOT_TARG_UI_RK1_OEN_DQ1 Fld(6,6,AC_MSKW10)//[11:6]
    #define SHU2RK1_DQS2DQ_CAL3_BOOT_TARG_UI_RK1_OEN_DQ0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU2RK1_DQS2DQ_CAL4 (DRAMC_AO_BASE_ADDRESS + 0x114C)
    #define SHU2RK1_DQS2DQ_CAL4_BOOT_TARG_UI_RK1_OEN_DQM1 Fld(6,6,AC_MSKW10)//[11:6]
    #define SHU2RK1_DQS2DQ_CAL4_BOOT_TARG_UI_RK1_OEN_DQM0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU2RK1_DQS2DQ_CAL5 (DRAMC_AO_BASE_ADDRESS + 0x1150)
    #define SHU2RK1_DQS2DQ_CAL5_BOOT_TARG_UI_RK1_DQM1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHU2RK1_DQS2DQ_CAL5_BOOT_TARG_UI_RK1_DQM0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHU2RK2_DQSCTL (DRAMC_AO_BASE_ADDRESS + 0x1200)
    #define SHU2RK2_DQSCTL_SHU2RK2_DQSCTL Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2RK2_DQSIEN (DRAMC_AO_BASE_ADDRESS + 0x1204)
    #define SHU2RK2_DQSIEN_SHU2RK2_DQSIEN Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2RK2_DQSCAL (DRAMC_AO_BASE_ADDRESS + 0x1208)
    #define SHU2RK2_DQSCAL_SHU2RK2_DQSCAL Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2RK2_PI (DRAMC_AO_BASE_ADDRESS + 0x120C)
    #define SHU2RK2_PI_RK2_ARPI_DQM_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2RK2_PI_RK2_ARPI_DQM_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2RK2_PI_RK2_ARPI_DQ_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2RK2_PI_RK2_ARPI_DQ_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU2RK2_DQSOSC (DRAMC_AO_BASE_ADDRESS + 0x1210)
    #define SHU2RK2_DQSOSC_DQSOSC_BASE_RK2_B1 Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU2RK2_DQSOSC_DQSOSC_BASE_RK2 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_SHU2RK2_SELPH_ODTEN0 (DRAMC_AO_BASE_ADDRESS + 0x121C)
    #define SHU2RK2_SELPH_ODTEN0_SHU2RK2_SELPH_ODTEN0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2RK2_SELPH_ODTEN1 (DRAMC_AO_BASE_ADDRESS + 0x1220)
    #define SHU2RK2_SELPH_ODTEN1_SHU2RK2_SELPH_ODTEN1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2RK2_SELPH_DQSG0 (DRAMC_AO_BASE_ADDRESS + 0x1224)
    #define SHU2RK2_SELPH_DQSG0_SHU2RK2_SELPH_DQSG0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2RK2_SELPH_DQSG1 (DRAMC_AO_BASE_ADDRESS + 0x1228)
    #define SHU2RK2_SELPH_DQSG1_SHU2RK2_SELPH_DQSG1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2RK2_SELPH_DQ0 (DRAMC_AO_BASE_ADDRESS + 0x122C)
    #define SHU2RK2_SELPH_DQ0_SHU2RK2_SELPH_DQ0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2RK2_SELPH_DQ1 (DRAMC_AO_BASE_ADDRESS + 0x1230)
    #define SHU2RK2_SELPH_DQ1_SHU2RK2_SELPH_DQ1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2RK2_SELPH_DQ2 (DRAMC_AO_BASE_ADDRESS + 0x1234)
    #define SHU2RK2_SELPH_DQ2_SHU2RK2_SELPH_DQ2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2RK2_SELPH_DQ3 (DRAMC_AO_BASE_ADDRESS + 0x1238)
    #define SHU2RK2_SELPH_DQ3_SHU2RK2_SELPH_DQ3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU2RK2_DQS2DQ_CAL1 (DRAMC_AO_BASE_ADDRESS + 0x1240)
    #define SHU2RK2_DQS2DQ_CAL1_BOOT_ORIG_UI_RK2_DQ1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHU2RK2_DQS2DQ_CAL1_BOOT_ORIG_UI_RK2_DQ0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHU2RK2_DQS2DQ_CAL2 (DRAMC_AO_BASE_ADDRESS + 0x1244)
    #define SHU2RK2_DQS2DQ_CAL2_BOOT_TARG_UI_RK2_DQ1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHU2RK2_DQS2DQ_CAL2_BOOT_TARG_UI_RK2_DQ0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHU2RK2_DQS2DQ_CAL3 (DRAMC_AO_BASE_ADDRESS + 0x1248)
    #define SHU2RK2_DQS2DQ_CAL3_BOOT_TARG_UI_RK2_OEN_DQ1 Fld(6,6,AC_MSKW10)//[11:6]
    #define SHU2RK2_DQS2DQ_CAL3_BOOT_TARG_UI_RK2_OEN_DQ0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU2RK2_DQS2DQ_CAL4 (DRAMC_AO_BASE_ADDRESS + 0x124C)
    #define SHU2RK2_DQS2DQ_CAL4_BOOT_TARG_UI_RK2_OEN_DQM1 Fld(6,6,AC_MSKW10)//[11:6]
    #define SHU2RK2_DQS2DQ_CAL4_BOOT_TARG_UI_RK2_OEN_DQM0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU2RK2_DQS2DQ_CAL5 (DRAMC_AO_BASE_ADDRESS + 0x1250)
    #define SHU2RK2_DQS2DQ_CAL5_BOOT_TARG_UI_RK2_DQM1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHU2RK2_DQS2DQ_CAL5_BOOT_TARG_UI_RK2_DQM0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHU2_DQSG_RETRY (DRAMC_AO_BASE_ADDRESS + 0x1254)
    #define SHU2_DQSG_RETRY_SHU2_DQSG_RETRY Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3_ACTIM0 (DRAMC_AO_BASE_ADDRESS + 0x1400)
    #define SHU3_ACTIM0_SHU3_ACTIM0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3_ACTIM1 (DRAMC_AO_BASE_ADDRESS + 0x1404)
    #define SHU3_ACTIM1_SHU3_ACTIM1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3_ACTIM2 (DRAMC_AO_BASE_ADDRESS + 0x1408)
    #define SHU3_ACTIM2_SHU3_ACTIM2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3_ACTIM3 (DRAMC_AO_BASE_ADDRESS + 0x140C)
    #define SHU3_ACTIM3_SHU3_ACTIM3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3_ACTIM4 (DRAMC_AO_BASE_ADDRESS + 0x1410)
    #define SHU3_ACTIM4_SHU3_ACTIM4 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3_ACTIM5 (DRAMC_AO_BASE_ADDRESS + 0x1414)
    #define SHU3_ACTIM5_SHU3_ACTIM5 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3_ACTIM_XRT (DRAMC_AO_BASE_ADDRESS + 0x141C)
    #define SHU3_ACTIM_XRT_SHU3_ACTIM_XRT Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3_AC_TIME_05T (DRAMC_AO_BASE_ADDRESS + 0x1420)
    #define SHU3_AC_TIME_05T_SHU3_AC_TIME_05T Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3_AC_DERATING0 (DRAMC_AO_BASE_ADDRESS + 0x1424)
    #define SHU3_AC_DERATING0_SHU3_AC_DERATING0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3_AC_DERATING1 (DRAMC_AO_BASE_ADDRESS + 0x1428)
    #define SHU3_AC_DERATING1_SHU3_AC_DERATING1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3_AC_DERATING_05T (DRAMC_AO_BASE_ADDRESS + 0x1430)
    #define SHU3_AC_DERATING_05T_SHU3_AC_DERATING_05T Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3_CONF0 (DRAMC_AO_BASE_ADDRESS + 0x1440)
    #define SHU3_CONF0_SHU3_CONF0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3_CONF1 (DRAMC_AO_BASE_ADDRESS + 0x1444)
    #define SHU3_CONF1_SHU3_CONF1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3_CONF2 (DRAMC_AO_BASE_ADDRESS + 0x1448)
    #define SHU3_CONF2_SHU3_CONF2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3_CONF3 (DRAMC_AO_BASE_ADDRESS + 0x144C)
    #define SHU3_CONF3_SHU3_CONF3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3_RANKCTL (DRAMC_AO_BASE_ADDRESS + 0x1458)
    #define SHU3_RANKCTL_SHU3_RANKCTL Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3_CKECTRL (DRAMC_AO_BASE_ADDRESS + 0x145C)
    #define SHU3_CKECTRL_SHU3_CKECTRL Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3_ODTCTRL (DRAMC_AO_BASE_ADDRESS + 0x1460)
    #define SHU3_ODTCTRL_SHU3_ODTCTRL Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3_IMPCAL1 (DRAMC_AO_BASE_ADDRESS + 0x1464)
    #define SHU3_IMPCAL1_SHU3_IMPCAL1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3_DQSOSC_PRD (DRAMC_AO_BASE_ADDRESS + 0x1468)
    #define SHU3_DQSOSC_PRD_DQSOSCTHRD_DEC Fld(8,24,AC_FULLB3)//[31:24]
    #define SHU3_DQSOSC_PRD_DQSOSCTHRD_INC Fld(8,16,AC_FULLB2)//[23:16]
    #define SHU3_DQSOSC_PRD_DQSOSC_PRDCNT Fld(10,0,AC_MSKW10)//[9:0]
#define DRAMC_REG_SHU3_DQSOSCR (DRAMC_AO_BASE_ADDRESS + 0x146C)
    #define SHU3_DQSOSCR_SHU3_DQSOSCR Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3_DQSOSCR2 (DRAMC_AO_BASE_ADDRESS + 0x1470)
    #define SHU3_DQSOSCR2_SHU3_DQSOSCR2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3_RODTENSTB (DRAMC_AO_BASE_ADDRESS + 0x1474)
    #define SHU3_RODTENSTB_SHU3_RODTENSTB Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3_PIPE (DRAMC_AO_BASE_ADDRESS + 0x1478)
    #define SHU3_PIPE_SHU3_PIPE Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3_TEST1 (DRAMC_AO_BASE_ADDRESS + 0x147C)
    #define SHU3_TEST1_SHU3_TEST1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3_SELPH_CA1 (DRAMC_AO_BASE_ADDRESS + 0x1480)
    #define SHU3_SELPH_CA1_SHU3_SELPH_CA1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3_SELPH_CA2 (DRAMC_AO_BASE_ADDRESS + 0x1484)
    #define SHU3_SELPH_CA2_SHU3_SELPH_CA2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3_SELPH_CA3 (DRAMC_AO_BASE_ADDRESS + 0x1488)
    #define SHU3_SELPH_CA3_SHU3_SELPH_CA3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3_SELPH_CA4 (DRAMC_AO_BASE_ADDRESS + 0x148C)
    #define SHU3_SELPH_CA4_SHU3_SELPH_CA4 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3_SELPH_CA5 (DRAMC_AO_BASE_ADDRESS + 0x1490)
    #define SHU3_SELPH_CA5_SHU3_SELPH_CA5 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3_SELPH_CA6 (DRAMC_AO_BASE_ADDRESS + 0x1494)
    #define SHU3_SELPH_CA6_SHU3_SELPH_CA6 Fld(32,0,AC_FULLDW)//[31:0]

//Page AO_7
#define DRAMC_REG_SHU3_SELPH_CA7 (DRAMC_AO_BASE_ADDRESS + 0x1498)
    #define SHU3_SELPH_CA7_SHU3_SELPH_CA7 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3_SELPH_CA8 (DRAMC_AO_BASE_ADDRESS + 0x149C)
    #define SHU3_SELPH_CA8_SHU3_SELPH_CA8 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3_SELPH_DQS0 (DRAMC_AO_BASE_ADDRESS + 0x14A0)
    #define SHU3_SELPH_DQS0_SHU3_SELPH_DQS0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3_SELPH_DQS1 (DRAMC_AO_BASE_ADDRESS + 0x14A4)
    #define SHU3_SELPH_DQS1_SHU3_SELPH_DQS1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3_DRVING1 (DRAMC_AO_BASE_ADDRESS + 0x14A8)
    #define SHU3_DRVING1_DQSDRV2 Fld(10,20,AC_MSKW32)//[29:20]
    #define SHU3_DRVING1_DQSDRV1 Fld(10,10,AC_MSKW21)//[19:10]
    #define SHU3_DRVING1_DQDRV2 Fld(10,0,AC_MSKW10)//[9:0]
#define DRAMC_REG_SHU3_DRVING2 (DRAMC_AO_BASE_ADDRESS + 0x14AC)
    #define SHU3_DRVING2_DQDRV1 Fld(10,20,AC_MSKW32)//[29:20]
    #define SHU3_DRVING2_CMDDRV2 Fld(10,10,AC_MSKW21)//[19:10]
    #define SHU3_DRVING2_CMDDRV1 Fld(10,0,AC_MSKW10)//[9:0]
#define DRAMC_REG_SHU3_DRVING3 (DRAMC_AO_BASE_ADDRESS + 0x14B0)
    #define SHU3_DRVING3_DQSODT2 Fld(10,20,AC_MSKW32)//[29:20]
    #define SHU3_DRVING3_DQSODT1 Fld(10,10,AC_MSKW21)//[19:10]
    #define SHU3_DRVING3_DQODT2 Fld(10,0,AC_MSKW10)//[9:0]
#define DRAMC_REG_SHU3_DRVING4 (DRAMC_AO_BASE_ADDRESS + 0x14B4)
    #define SHU3_DRVING4_DQODT1 Fld(10,20,AC_MSKW32)//[29:20]
    #define SHU3_DRVING4_CMDODT2 Fld(10,10,AC_MSKW21)//[19:10]
    #define SHU3_DRVING4_CMDODT1 Fld(10,0,AC_MSKW10)//[9:0]
#define DRAMC_REG_SHU3_DRVING5 (DRAMC_AO_BASE_ADDRESS + 0x14B8)
    #define SHU3_DRVING5_DQCDRV2 Fld(10,20,AC_MSKW32)//[29:20]
    #define SHU3_DRVING5_DQCDRV1 Fld(10,10,AC_MSKW21)//[19:10]
    #define SHU3_DRVING5_DQCODT2 Fld(10,0,AC_MSKW10)//[9:0]
#define DRAMC_REG_SHU3_DRVING6 (DRAMC_AO_BASE_ADDRESS + 0x14BC)
    #define SHU3_DRVING6_DQCODT1 Fld(10,20,AC_MSKW32)//[29:20]
#define DRAMC_REG_SHU3_WODT (DRAMC_AO_BASE_ADDRESS + 0x14C0)
    #define SHU3_WODT_SHU3_WODT Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3_DQSG (DRAMC_AO_BASE_ADDRESS + 0x14C4)
    #define SHU3_DQSG_STB_UPDMASKCYC Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU3_DQSG_STB_UPDMASK_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define SHU3_DQSG_R_RSTBCNT_LATCH_OPT Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU3_DQSG_DLLFRZWROPT Fld(2,4,AC_MSKB0)//[5:4]
    #define SHU3_DQSG_DLLFRZRFCOPT Fld(2,0,AC_MSKB0)//[1:0]
#define DRAMC_REG_SHU3_SCINTV (DRAMC_AO_BASE_ADDRESS + 0x14C8)
    #define SHU3_SCINTV_DQS2DQ_SHU_PITHRD Fld(6,18,AC_MSKB2)//[23:18]
    #define SHU3_SCINTV_MRW_INTV Fld(5,13,AC_MSKW21)//[17:13]
    #define SHU3_SCINTV_RDDQC_INTV Fld(2,11,AC_MSKB1)//[12:11]
    #define SHU3_SCINTV_SCINTV Fld(5,6,AC_MSKW10)//[10:6]
    #define SHU3_SCINTV_TZQLAT Fld(5,1,AC_MSKB0)//[5:1]
    #define SHU3_SCINTV_ODTREN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_SHU3_MISC (DRAMC_AO_BASE_ADDRESS + 0x14CC)
    #define SHU3_MISC_SHU3_MISC Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3_DQS2DQ_TX (DRAMC_AO_BASE_ADDRESS + 0x14D0)
    #define SHU3_DQS2DQ_TX_FREQ_RATIO_TX Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_SHU3_HWSET_MR2 (DRAMC_AO_BASE_ADDRESS + 0x14D4)
    #define SHU3_HWSET_MR2_HWSET_MR2_OP Fld(8,16,AC_FULLB2)//[23:16]
    #define SHU3_HWSET_MR2_HWSET_MR2_MRSMA Fld(13,0,AC_MSKW10)//[12:0]
#define DRAMC_REG_SHU3_HWSET_MR13 (DRAMC_AO_BASE_ADDRESS + 0x14D8)
    #define SHU3_HWSET_MR13_HWSET_MR13_OP Fld(8,16,AC_FULLB2)//[23:16]
    #define SHU3_HWSET_MR13_HWSET_MR13_MRSMA Fld(13,0,AC_MSKW10)//[12:0]
#define DRAMC_REG_SHU3_HWSET_VRCG (DRAMC_AO_BASE_ADDRESS + 0x14DC)
    #define SHU3_HWSET_VRCG_HWSET_VRCG_OP Fld(8,16,AC_FULLB2)//[23:16]
    #define SHU3_HWSET_VRCG_HWSET_VRCG_MRSMA Fld(13,0,AC_MSKW10)//[12:0]
#define DRAMC_REG_SHU3RK0_DQSCTL (DRAMC_AO_BASE_ADDRESS + 0x1600)
    #define SHU3RK0_DQSCTL_SHU3RK0_DQSCTL Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3RK0_DQSIEN (DRAMC_AO_BASE_ADDRESS + 0x1604)
    #define SHU3RK0_DQSIEN_SHU3RK0_DQSIEN Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3RK0_DQSCAL (DRAMC_AO_BASE_ADDRESS + 0x1608)
    #define SHU3RK0_DQSCAL_SHU3RK0_DQSCAL Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3RK0_PI (DRAMC_AO_BASE_ADDRESS + 0x160C)
    #define SHU3RK0_PI_RK0_ARPI_DQM_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3RK0_PI_RK0_ARPI_DQM_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3RK0_PI_RK0_ARPI_DQ_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3RK0_PI_RK0_ARPI_DQ_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU3RK0_DQSOSC (DRAMC_AO_BASE_ADDRESS + 0x1610)
    #define SHU3RK0_DQSOSC_DQSOSC_BASE_RK0_B1 Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU3RK0_DQSOSC_DQSOSC_BASE_RK0 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_SHU3RK0_SELPH_ODTEN0 (DRAMC_AO_BASE_ADDRESS + 0x161C)
    #define SHU3RK0_SELPH_ODTEN0_SHU3RK0_SELPH_ODTEN0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3RK0_SELPH_ODTEN1 (DRAMC_AO_BASE_ADDRESS + 0x1620)
    #define SHU3RK0_SELPH_ODTEN1_SHU3RK0_SELPH_ODTEN1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3RK0_SELPH_DQSG0 (DRAMC_AO_BASE_ADDRESS + 0x1624)
    #define SHU3RK0_SELPH_DQSG0_SHU3RK0_SELPH_DQSG0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3RK0_SELPH_DQSG1 (DRAMC_AO_BASE_ADDRESS + 0x1628)
    #define SHU3RK0_SELPH_DQSG1_SHU3RK0_SELPH_DQSG1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3RK0_SELPH_DQ0 (DRAMC_AO_BASE_ADDRESS + 0x162C)
    #define SHU3RK0_SELPH_DQ0_SHU3RK0_SELPH_DQ0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3RK0_SELPH_DQ1 (DRAMC_AO_BASE_ADDRESS + 0x1630)
    #define SHU3RK0_SELPH_DQ1_SHU3RK0_SELPH_DQ1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3RK0_SELPH_DQ2 (DRAMC_AO_BASE_ADDRESS + 0x1634)
    #define SHU3RK0_SELPH_DQ2_SHU3RK0_SELPH_DQ2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3RK0_SELPH_DQ3 (DRAMC_AO_BASE_ADDRESS + 0x1638)
    #define SHU3RK0_SELPH_DQ3_SHU3RK0_SELPH_DQ3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3RK0_DQS2DQ_CAL1 (DRAMC_AO_BASE_ADDRESS + 0x1640)
    #define SHU3RK0_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHU3RK0_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHU3RK0_DQS2DQ_CAL2 (DRAMC_AO_BASE_ADDRESS + 0x1644)
    #define SHU3RK0_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHU3RK0_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHU3RK0_DQS2DQ_CAL3 (DRAMC_AO_BASE_ADDRESS + 0x1648)
    #define SHU3RK0_DQS2DQ_CAL3_BOOT_TARG_UI_RK0_OEN_DQ1 Fld(6,6,AC_MSKW10)//[11:6]
    #define SHU3RK0_DQS2DQ_CAL3_BOOT_TARG_UI_RK0_OEN_DQ0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU3RK0_DQS2DQ_CAL4 (DRAMC_AO_BASE_ADDRESS + 0x164C)
    #define SHU3RK0_DQS2DQ_CAL4_BOOT_TARG_UI_RK0_OEN_DQM1 Fld(6,6,AC_MSKW10)//[11:6]
    #define SHU3RK0_DQS2DQ_CAL4_BOOT_TARG_UI_RK0_OEN_DQM0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU3RK0_DQS2DQ_CAL5 (DRAMC_AO_BASE_ADDRESS + 0x1650)
    #define SHU3RK0_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHU3RK0_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHU3RK1_DQSCTL (DRAMC_AO_BASE_ADDRESS + 0x1700)
    #define SHU3RK1_DQSCTL_SHU3RK1_DQSCTL Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3RK1_DQSIEN (DRAMC_AO_BASE_ADDRESS + 0x1704)
    #define SHU3RK1_DQSIEN_SHU3RK1_DQSIEN Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3RK1_DQSCAL (DRAMC_AO_BASE_ADDRESS + 0x1708)
    #define SHU3RK1_DQSCAL_SHU3RK1_DQSCAL Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3RK1_PI (DRAMC_AO_BASE_ADDRESS + 0x170C)
    #define SHU3RK1_PI_RK1_ARPI_DQM_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3RK1_PI_RK1_ARPI_DQM_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3RK1_PI_RK1_ARPI_DQ_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3RK1_PI_RK1_ARPI_DQ_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU3RK1_DQSOSC (DRAMC_AO_BASE_ADDRESS + 0x1710)
    #define SHU3RK1_DQSOSC_DQSOSC_BASE_RK1_B1 Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU3RK1_DQSOSC_DQSOSC_BASE_RK1 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_SHU3RK1_SELPH_ODTEN0 (DRAMC_AO_BASE_ADDRESS + 0x171C)
    #define SHU3RK1_SELPH_ODTEN0_SHU3RK1_SELPH_ODTEN0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3RK1_SELPH_ODTEN1 (DRAMC_AO_BASE_ADDRESS + 0x1720)
    #define SHU3RK1_SELPH_ODTEN1_SHU3RK1_SELPH_ODTEN1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3RK1_SELPH_DQSG0 (DRAMC_AO_BASE_ADDRESS + 0x1724)
    #define SHU3RK1_SELPH_DQSG0_SHU3RK1_SELPH_DQSG0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3RK1_SELPH_DQSG1 (DRAMC_AO_BASE_ADDRESS + 0x1728)
    #define SHU3RK1_SELPH_DQSG1_SHU3RK1_SELPH_DQSG1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3RK1_SELPH_DQ0 (DRAMC_AO_BASE_ADDRESS + 0x172C)
    #define SHU3RK1_SELPH_DQ0_SHU3RK1_SELPH_DQ0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3RK1_SELPH_DQ1 (DRAMC_AO_BASE_ADDRESS + 0x1730)
    #define SHU3RK1_SELPH_DQ1_SHU3RK1_SELPH_DQ1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3RK1_SELPH_DQ2 (DRAMC_AO_BASE_ADDRESS + 0x1734)
    #define SHU3RK1_SELPH_DQ2_SHU3RK1_SELPH_DQ2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3RK1_SELPH_DQ3 (DRAMC_AO_BASE_ADDRESS + 0x1738)
    #define SHU3RK1_SELPH_DQ3_SHU3RK1_SELPH_DQ3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3RK1_DQS2DQ_CAL1 (DRAMC_AO_BASE_ADDRESS + 0x1740)
    #define SHU3RK1_DQS2DQ_CAL1_BOOT_ORIG_UI_RK1_DQ1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHU3RK1_DQS2DQ_CAL1_BOOT_ORIG_UI_RK1_DQ0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHU3RK1_DQS2DQ_CAL2 (DRAMC_AO_BASE_ADDRESS + 0x1744)
    #define SHU3RK1_DQS2DQ_CAL2_BOOT_TARG_UI_RK1_DQ1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHU3RK1_DQS2DQ_CAL2_BOOT_TARG_UI_RK1_DQ0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHU3RK1_DQS2DQ_CAL3 (DRAMC_AO_BASE_ADDRESS + 0x1748)
    #define SHU3RK1_DQS2DQ_CAL3_BOOT_TARG_UI_RK1_OEN_DQ1 Fld(6,6,AC_MSKW10)//[11:6]
    #define SHU3RK1_DQS2DQ_CAL3_BOOT_TARG_UI_RK1_OEN_DQ0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU3RK1_DQS2DQ_CAL4 (DRAMC_AO_BASE_ADDRESS + 0x174C)
    #define SHU3RK1_DQS2DQ_CAL4_BOOT_TARG_UI_RK1_OEN_DQM1 Fld(6,6,AC_MSKW10)//[11:6]
    #define SHU3RK1_DQS2DQ_CAL4_BOOT_TARG_UI_RK1_OEN_DQM0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU3RK1_DQS2DQ_CAL5 (DRAMC_AO_BASE_ADDRESS + 0x1750)
    #define SHU3RK1_DQS2DQ_CAL5_BOOT_TARG_UI_RK1_DQM1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHU3RK1_DQS2DQ_CAL5_BOOT_TARG_UI_RK1_DQM0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHU3RK2_DQSCTL (DRAMC_AO_BASE_ADDRESS + 0x1800)
    #define SHU3RK2_DQSCTL_SHU3RK2_DQSCTL Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3RK2_DQSIEN (DRAMC_AO_BASE_ADDRESS + 0x1804)
    #define SHU3RK2_DQSIEN_SHU3RK2_DQSIEN Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3RK2_DQSCAL (DRAMC_AO_BASE_ADDRESS + 0x1808)
    #define SHU3RK2_DQSCAL_SHU3RK2_DQSCAL Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3RK2_PI (DRAMC_AO_BASE_ADDRESS + 0x180C)
    #define SHU3RK2_PI_RK2_ARPI_DQM_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3RK2_PI_RK2_ARPI_DQM_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3RK2_PI_RK2_ARPI_DQ_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3RK2_PI_RK2_ARPI_DQ_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU3RK2_DQSOSC (DRAMC_AO_BASE_ADDRESS + 0x1810)
    #define SHU3RK2_DQSOSC_DQSOSC_BASE_RK2_B1 Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU3RK2_DQSOSC_DQSOSC_BASE_RK2 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_SHU3RK2_SELPH_ODTEN0 (DRAMC_AO_BASE_ADDRESS + 0x181C)
    #define SHU3RK2_SELPH_ODTEN0_SHU3RK2_SELPH_ODTEN0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3RK2_SELPH_ODTEN1 (DRAMC_AO_BASE_ADDRESS + 0x1820)
    #define SHU3RK2_SELPH_ODTEN1_SHU3RK2_SELPH_ODTEN1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3RK2_SELPH_DQSG0 (DRAMC_AO_BASE_ADDRESS + 0x1824)
    #define SHU3RK2_SELPH_DQSG0_SHU3RK2_SELPH_DQSG0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3RK2_SELPH_DQSG1 (DRAMC_AO_BASE_ADDRESS + 0x1828)
    #define SHU3RK2_SELPH_DQSG1_SHU3RK2_SELPH_DQSG1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3RK2_SELPH_DQ0 (DRAMC_AO_BASE_ADDRESS + 0x182C)
    #define SHU3RK2_SELPH_DQ0_SHU3RK2_SELPH_DQ0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3RK2_SELPH_DQ1 (DRAMC_AO_BASE_ADDRESS + 0x1830)
    #define SHU3RK2_SELPH_DQ1_SHU3RK2_SELPH_DQ1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3RK2_SELPH_DQ2 (DRAMC_AO_BASE_ADDRESS + 0x1834)
    #define SHU3RK2_SELPH_DQ2_SHU3RK2_SELPH_DQ2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3RK2_SELPH_DQ3 (DRAMC_AO_BASE_ADDRESS + 0x1838)
    #define SHU3RK2_SELPH_DQ3_SHU3RK2_SELPH_DQ3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU3RK2_DQS2DQ_CAL1 (DRAMC_AO_BASE_ADDRESS + 0x1840)
    #define SHU3RK2_DQS2DQ_CAL1_BOOT_ORIG_UI_RK2_DQ1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHU3RK2_DQS2DQ_CAL1_BOOT_ORIG_UI_RK2_DQ0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHU3RK2_DQS2DQ_CAL2 (DRAMC_AO_BASE_ADDRESS + 0x1844)
    #define SHU3RK2_DQS2DQ_CAL2_BOOT_TARG_UI_RK2_DQ1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHU3RK2_DQS2DQ_CAL2_BOOT_TARG_UI_RK2_DQ0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHU3RK2_DQS2DQ_CAL3 (DRAMC_AO_BASE_ADDRESS + 0x1848)
    #define SHU3RK2_DQS2DQ_CAL3_BOOT_TARG_UI_RK2_OEN_DQ1 Fld(6,6,AC_MSKW10)//[11:6]
    #define SHU3RK2_DQS2DQ_CAL3_BOOT_TARG_UI_RK2_OEN_DQ0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU3RK2_DQS2DQ_CAL4 (DRAMC_AO_BASE_ADDRESS + 0x184C)
    #define SHU3RK2_DQS2DQ_CAL4_BOOT_TARG_UI_RK2_OEN_DQM1 Fld(6,6,AC_MSKW10)//[11:6]
    #define SHU3RK2_DQS2DQ_CAL4_BOOT_TARG_UI_RK2_OEN_DQM0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU3RK2_DQS2DQ_CAL5 (DRAMC_AO_BASE_ADDRESS + 0x1850)
    #define SHU3RK2_DQS2DQ_CAL5_BOOT_TARG_UI_RK2_DQM1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHU3RK2_DQS2DQ_CAL5_BOOT_TARG_UI_RK2_DQM0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHU3_DQSG_RETRY (DRAMC_AO_BASE_ADDRESS + 0x1854)
    #define SHU3_DQSG_RETRY_SHU3_DQSG_RETRY Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4_ACTIM0 (DRAMC_AO_BASE_ADDRESS + 0x1A00)
    #define SHU4_ACTIM0_SHU4_ACTIM0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4_ACTIM1 (DRAMC_AO_BASE_ADDRESS + 0x1A04)
    #define SHU4_ACTIM1_SHU4_ACTIM1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4_ACTIM2 (DRAMC_AO_BASE_ADDRESS + 0x1A08)
    #define SHU4_ACTIM2_SHU4_ACTIM2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4_ACTIM3 (DRAMC_AO_BASE_ADDRESS + 0x1A0C)
    #define SHU4_ACTIM3_SHU4_ACTIM3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4_ACTIM4 (DRAMC_AO_BASE_ADDRESS + 0x1A10)
    #define SHU4_ACTIM4_SHU4_ACTIM4 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4_ACTIM5 (DRAMC_AO_BASE_ADDRESS + 0x1A14)
    #define SHU4_ACTIM5_SHU4_ACTIM5 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4_ACTIM_XRT (DRAMC_AO_BASE_ADDRESS + 0x1A1C)
    #define SHU4_ACTIM_XRT_SHU4_ACTIM_XRT Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4_AC_TIME_05T (DRAMC_AO_BASE_ADDRESS + 0x1A20)
    #define SHU4_AC_TIME_05T_SHU4_AC_TIME_05T Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4_AC_DERATING0 (DRAMC_AO_BASE_ADDRESS + 0x1A24)
    #define SHU4_AC_DERATING0_SHU4_AC_DERATING0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4_AC_DERATING1 (DRAMC_AO_BASE_ADDRESS + 0x1A28)
    #define SHU4_AC_DERATING1_SHU4_AC_DERATING1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4_AC_DERATING_05T (DRAMC_AO_BASE_ADDRESS + 0x1A30)
    #define SHU4_AC_DERATING_05T_SHU4_AC_DERATING_05T Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4_CONF0 (DRAMC_AO_BASE_ADDRESS + 0x1A40)
    #define SHU4_CONF0_SHU4_CONF0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4_CONF1 (DRAMC_AO_BASE_ADDRESS + 0x1A44)
    #define SHU4_CONF1_SHU4_CONF1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4_CONF2 (DRAMC_AO_BASE_ADDRESS + 0x1A48)
    #define SHU4_CONF2_SHU4_CONF2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4_CONF3 (DRAMC_AO_BASE_ADDRESS + 0x1A4C)
    #define SHU4_CONF3_SHU4_CONF3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4_RANKCTL (DRAMC_AO_BASE_ADDRESS + 0x1A58)
    #define SHU4_RANKCTL_SHU4_RANKCTL Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4_CKECTRL (DRAMC_AO_BASE_ADDRESS + 0x1A5C)
    #define SHU4_CKECTRL_SHU4_CKECTRL Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4_ODTCTRL (DRAMC_AO_BASE_ADDRESS + 0x1A60)
    #define SHU4_ODTCTRL_SHU4_ODTCTRL Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4_IMPCAL1 (DRAMC_AO_BASE_ADDRESS + 0x1A64)
    #define SHU4_IMPCAL1_SHU4_IMPCAL1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4_DQSOSC_PRD (DRAMC_AO_BASE_ADDRESS + 0x1A68)
    #define SHU4_DQSOSC_PRD_DQSOSCTHRD_DEC Fld(8,24,AC_FULLB3)//[31:24]
    #define SHU4_DQSOSC_PRD_DQSOSCTHRD_INC Fld(8,16,AC_FULLB2)//[23:16]
    #define SHU4_DQSOSC_PRD_DQSOSC_PRDCNT Fld(10,0,AC_MSKW10)//[9:0]
#define DRAMC_REG_SHU4_DQSOSCR (DRAMC_AO_BASE_ADDRESS + 0x1A6C)
    #define SHU4_DQSOSCR_SHU4_DQSOSCR Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4_DQSOSCR2 (DRAMC_AO_BASE_ADDRESS + 0x1A70)
    #define SHU4_DQSOSCR2_SHU4_DQSOSCR2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4_RODTENSTB (DRAMC_AO_BASE_ADDRESS + 0x1A74)
    #define SHU4_RODTENSTB_SHU4_RODTENSTB Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4_PIPE (DRAMC_AO_BASE_ADDRESS + 0x1A78)
    #define SHU4_PIPE_SHU4_PIPE Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4_TEST1 (DRAMC_AO_BASE_ADDRESS + 0x1A7C)
    #define SHU4_TEST1_SHU4_TEST1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4_SELPH_CA1 (DRAMC_AO_BASE_ADDRESS + 0x1A80)
    #define SHU4_SELPH_CA1_SHU4_SELPH_CA1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4_SELPH_CA2 (DRAMC_AO_BASE_ADDRESS + 0x1A84)
    #define SHU4_SELPH_CA2_SHU4_SELPH_CA2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4_SELPH_CA3 (DRAMC_AO_BASE_ADDRESS + 0x1A88)
    #define SHU4_SELPH_CA3_SHU4_SELPH_CA3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4_SELPH_CA4 (DRAMC_AO_BASE_ADDRESS + 0x1A8C)
    #define SHU4_SELPH_CA4_SHU4_SELPH_CA4 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4_SELPH_CA5 (DRAMC_AO_BASE_ADDRESS + 0x1A90)
    #define SHU4_SELPH_CA5_SHU4_SELPH_CA5 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4_SELPH_CA6 (DRAMC_AO_BASE_ADDRESS + 0x1A94)
    #define SHU4_SELPH_CA6_SHU4_SELPH_CA6 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4_SELPH_CA7 (DRAMC_AO_BASE_ADDRESS + 0x1A98)
    #define SHU4_SELPH_CA7_SHU4_SELPH_CA7 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4_SELPH_CA8 (DRAMC_AO_BASE_ADDRESS + 0x1A9C)
    #define SHU4_SELPH_CA8_SHU4_SELPH_CA8 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4_SELPH_DQS0 (DRAMC_AO_BASE_ADDRESS + 0x1AA0)
    #define SHU4_SELPH_DQS0_SHU4_SELPH_DQS0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4_SELPH_DQS1 (DRAMC_AO_BASE_ADDRESS + 0x1AA4)
    #define SHU4_SELPH_DQS1_SHU4_SELPH_DQS1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4_DRVING1 (DRAMC_AO_BASE_ADDRESS + 0x1AA8)
    #define SHU4_DRVING1_DQSDRV2 Fld(10,20,AC_MSKW32)//[29:20]
    #define SHU4_DRVING1_DQSDRV1 Fld(10,10,AC_MSKW21)//[19:10]
    #define SHU4_DRVING1_DQDRV2 Fld(10,0,AC_MSKW10)//[9:0]
#define DRAMC_REG_SHU4_DRVING2 (DRAMC_AO_BASE_ADDRESS + 0x1AAC)
    #define SHU4_DRVING2_DQDRV1 Fld(10,20,AC_MSKW32)//[29:20]
    #define SHU4_DRVING2_CMDDRV2 Fld(10,10,AC_MSKW21)//[19:10]
    #define SHU4_DRVING2_CMDDRV1 Fld(10,0,AC_MSKW10)//[9:0]
#define DRAMC_REG_SHU4_DRVING3 (DRAMC_AO_BASE_ADDRESS + 0x1AB0)
    #define SHU4_DRVING3_DQSODT2 Fld(10,20,AC_MSKW32)//[29:20]
    #define SHU4_DRVING3_DQSODT1 Fld(10,10,AC_MSKW21)//[19:10]
    #define SHU4_DRVING3_DQODT2 Fld(10,0,AC_MSKW10)//[9:0]
#define DRAMC_REG_SHU4_DRVING4 (DRAMC_AO_BASE_ADDRESS + 0x1AB4)
    #define SHU4_DRVING4_DQODT1 Fld(10,20,AC_MSKW32)//[29:20]
    #define SHU4_DRVING4_CMDODT2 Fld(10,10,AC_MSKW21)//[19:10]
    #define SHU4_DRVING4_CMDODT1 Fld(10,0,AC_MSKW10)//[9:0]
#define DRAMC_REG_SHU4_DRVING5 (DRAMC_AO_BASE_ADDRESS + 0x1AB8)
    #define SHU4_DRVING5_DQCDRV2 Fld(10,20,AC_MSKW32)//[29:20]
    #define SHU4_DRVING5_DQCDRV1 Fld(10,10,AC_MSKW21)//[19:10]
    #define SHU4_DRVING5_DQCODT2 Fld(10,0,AC_MSKW10)//[9:0]
#define DRAMC_REG_SHU4_DRVING6 (DRAMC_AO_BASE_ADDRESS + 0x1ABC)
    #define SHU4_DRVING6_DQCODT1 Fld(10,20,AC_MSKW32)//[29:20]
#define DRAMC_REG_SHU4_WODT (DRAMC_AO_BASE_ADDRESS + 0x1AC0)
    #define SHU4_WODT_SHU4_WODT Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4_DQSG (DRAMC_AO_BASE_ADDRESS + 0x1AC4)
    #define SHU4_DQSG_STB_UPDMASKCYC Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU4_DQSG_STB_UPDMASK_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define SHU4_DQSG_R_RSTBCNT_LATCH_OPT Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU4_DQSG_DLLFRZWROPT Fld(2,4,AC_MSKB0)//[5:4]
    #define SHU4_DQSG_DLLFRZRFCOPT Fld(2,0,AC_MSKB0)//[1:0]
#define DRAMC_REG_SHU4_SCINTV (DRAMC_AO_BASE_ADDRESS + 0x1AC8)
    #define SHU4_SCINTV_DQS2DQ_SHU_PITHRD Fld(6,18,AC_MSKB2)//[23:18]
    #define SHU4_SCINTV_MRW_INTV Fld(5,13,AC_MSKW21)//[17:13]
    #define SHU4_SCINTV_RDDQC_INTV Fld(2,11,AC_MSKB1)//[12:11]
    #define SHU4_SCINTV_SCINTV Fld(5,6,AC_MSKW10)//[10:6]
    #define SHU4_SCINTV_TZQLAT Fld(5,1,AC_MSKB0)//[5:1]
    #define SHU4_SCINTV_ODTREN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_SHU4_MISC (DRAMC_AO_BASE_ADDRESS + 0x1ACC)
    #define SHU4_MISC_SHU4_MISC Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4_DQS2DQ_TX (DRAMC_AO_BASE_ADDRESS + 0x1AD0)
    #define SHU4_DQS2DQ_TX_FREQ_RATIO_TX Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_SHU4_HWSET_MR2 (DRAMC_AO_BASE_ADDRESS + 0x1AD4)
    #define SHU4_HWSET_MR2_HWSET_MR2_OP Fld(8,16,AC_FULLB2)//[23:16]
    #define SHU4_HWSET_MR2_HWSET_MR2_MRSMA Fld(13,0,AC_MSKW10)//[12:0]
#define DRAMC_REG_SHU4_HWSET_MR13 (DRAMC_AO_BASE_ADDRESS + 0x1AD8)
    #define SHU4_HWSET_MR13_HWSET_MR13_OP Fld(8,16,AC_FULLB2)//[23:16]
    #define SHU4_HWSET_MR13_HWSET_MR13_MRSMA Fld(13,0,AC_MSKW10)//[12:0]
#define DRAMC_REG_SHU4_HWSET_VRCG (DRAMC_AO_BASE_ADDRESS + 0x1ADC)
    #define SHU4_HWSET_VRCG_HWSET_VRCG_OP Fld(8,16,AC_FULLB2)//[23:16]
    #define SHU4_HWSET_VRCG_HWSET_VRCG_MRSMA Fld(13,0,AC_MSKW10)//[12:0]
#define DRAMC_REG_SHU4RK0_DQSCTL (DRAMC_AO_BASE_ADDRESS + 0x1C00)
    #define SHU4RK0_DQSCTL_SHU4RK0_DQSCTL Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4RK0_DQSIEN (DRAMC_AO_BASE_ADDRESS + 0x1C04)
    #define SHU4RK0_DQSIEN_SHU4RK0_DQSIEN Fld(32,0,AC_FULLDW)//[31:0]

//Page AO_8
#define DRAMC_REG_SHU4RK0_DQSCAL (DRAMC_AO_BASE_ADDRESS + 0x1C08)
    #define SHU4RK0_DQSCAL_SHU4RK0_DQSCAL Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4RK0_PI (DRAMC_AO_BASE_ADDRESS + 0x1C0C)
    #define SHU4RK0_PI_RK0_ARPI_DQM_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4RK0_PI_RK0_ARPI_DQM_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4RK0_PI_RK0_ARPI_DQ_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4RK0_PI_RK0_ARPI_DQ_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU4RK0_DQSOSC (DRAMC_AO_BASE_ADDRESS + 0x1C10)
    #define SHU4RK0_DQSOSC_DQSOSC_BASE_RK0_B1 Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU4RK0_DQSOSC_DQSOSC_BASE_RK0 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_SHU4RK0_SELPH_ODTEN0 (DRAMC_AO_BASE_ADDRESS + 0x1C1C)
    #define SHU4RK0_SELPH_ODTEN0_SHU4RK0_SELPH_ODTEN0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4RK0_SELPH_ODTEN1 (DRAMC_AO_BASE_ADDRESS + 0x1C20)
    #define SHU4RK0_SELPH_ODTEN1_SHU4RK0_SELPH_ODTEN1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4RK0_SELPH_DQSG0 (DRAMC_AO_BASE_ADDRESS + 0x1C24)
    #define SHU4RK0_SELPH_DQSG0_SHU4RK0_SELPH_DQSG0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4RK0_SELPH_DQSG1 (DRAMC_AO_BASE_ADDRESS + 0x1C28)
    #define SHU4RK0_SELPH_DQSG1_SHU4RK0_SELPH_DQSG1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4RK0_SELPH_DQ0 (DRAMC_AO_BASE_ADDRESS + 0x1C2C)
    #define SHU4RK0_SELPH_DQ0_SHU4RK0_SELPH_DQ0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4RK0_SELPH_DQ1 (DRAMC_AO_BASE_ADDRESS + 0x1C30)
    #define SHU4RK0_SELPH_DQ1_SHU4RK0_SELPH_DQ1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4RK0_SELPH_DQ2 (DRAMC_AO_BASE_ADDRESS + 0x1C34)
    #define SHU4RK0_SELPH_DQ2_SHU4RK0_SELPH_DQ2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4RK0_SELPH_DQ3 (DRAMC_AO_BASE_ADDRESS + 0x1C38)
    #define SHU4RK0_SELPH_DQ3_SHU4RK0_SELPH_DQ3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4RK0_DQS2DQ_CAL1 (DRAMC_AO_BASE_ADDRESS + 0x1C40)
    #define SHU4RK0_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHU4RK0_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHU4RK0_DQS2DQ_CAL2 (DRAMC_AO_BASE_ADDRESS + 0x1C44)
    #define SHU4RK0_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHU4RK0_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHU4RK0_DQS2DQ_CAL3 (DRAMC_AO_BASE_ADDRESS + 0x1C48)
    #define SHU4RK0_DQS2DQ_CAL3_BOOT_TARG_UI_RK0_OEN_DQ1 Fld(6,6,AC_MSKW10)//[11:6]
    #define SHU4RK0_DQS2DQ_CAL3_BOOT_TARG_UI_RK0_OEN_DQ0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU4RK0_DQS2DQ_CAL4 (DRAMC_AO_BASE_ADDRESS + 0x1C4C)
    #define SHU4RK0_DQS2DQ_CAL4_BOOT_TARG_UI_RK0_OEN_DQM1 Fld(6,6,AC_MSKW10)//[11:6]
    #define SHU4RK0_DQS2DQ_CAL4_BOOT_TARG_UI_RK0_OEN_DQM0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU4RK0_DQS2DQ_CAL5 (DRAMC_AO_BASE_ADDRESS + 0x1C50)
    #define SHU4RK0_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHU4RK0_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHU4RK1_DQSCTL (DRAMC_AO_BASE_ADDRESS + 0x1D00)
    #define SHU4RK1_DQSCTL_SHU4RK1_DQSCTL Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4RK1_DQSIEN (DRAMC_AO_BASE_ADDRESS + 0x1D04)
    #define SHU4RK1_DQSIEN_SHU4RK1_DQSIEN Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4RK1_DQSCAL (DRAMC_AO_BASE_ADDRESS + 0x1D08)
    #define SHU4RK1_DQSCAL_SHU4RK1_DQSCAL Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4RK1_PI (DRAMC_AO_BASE_ADDRESS + 0x1D0C)
    #define SHU4RK1_PI_RK1_ARPI_DQM_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4RK1_PI_RK1_ARPI_DQM_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4RK1_PI_RK1_ARPI_DQ_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4RK1_PI_RK1_ARPI_DQ_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU4RK1_DQSOSC (DRAMC_AO_BASE_ADDRESS + 0x1D10)
    #define SHU4RK1_DQSOSC_DQSOSC_BASE_RK1_B1 Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU4RK1_DQSOSC_DQSOSC_BASE_RK1 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_SHU4RK1_SELPH_ODTEN0 (DRAMC_AO_BASE_ADDRESS + 0x1D1C)
    #define SHU4RK1_SELPH_ODTEN0_SHU4RK1_SELPH_ODTEN0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4RK1_SELPH_ODTEN1 (DRAMC_AO_BASE_ADDRESS + 0x1D20)
    #define SHU4RK1_SELPH_ODTEN1_SHU4RK1_SELPH_ODTEN1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4RK1_SELPH_DQSG0 (DRAMC_AO_BASE_ADDRESS + 0x1D24)
    #define SHU4RK1_SELPH_DQSG0_SHU4RK1_SELPH_DQSG0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4RK1_SELPH_DQSG1 (DRAMC_AO_BASE_ADDRESS + 0x1D28)
    #define SHU4RK1_SELPH_DQSG1_SHU4RK1_SELPH_DQSG1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4RK1_SELPH_DQ0 (DRAMC_AO_BASE_ADDRESS + 0x1D2C)
    #define SHU4RK1_SELPH_DQ0_SHU4RK1_SELPH_DQ0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4RK1_SELPH_DQ1 (DRAMC_AO_BASE_ADDRESS + 0x1D30)
    #define SHU4RK1_SELPH_DQ1_SHU4RK1_SELPH_DQ1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4RK1_SELPH_DQ2 (DRAMC_AO_BASE_ADDRESS + 0x1D34)
    #define SHU4RK1_SELPH_DQ2_SHU4RK1_SELPH_DQ2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4RK1_SELPH_DQ3 (DRAMC_AO_BASE_ADDRESS + 0x1D38)
    #define SHU4RK1_SELPH_DQ3_SHU4RK1_SELPH_DQ3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4RK1_DQS2DQ_CAL1 (DRAMC_AO_BASE_ADDRESS + 0x1D40)
    #define SHU4RK1_DQS2DQ_CAL1_BOOT_ORIG_UI_RK1_DQ1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHU4RK1_DQS2DQ_CAL1_BOOT_ORIG_UI_RK1_DQ0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHU4RK1_DQS2DQ_CAL2 (DRAMC_AO_BASE_ADDRESS + 0x1D44)
    #define SHU4RK1_DQS2DQ_CAL2_BOOT_TARG_UI_RK1_DQ1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHU4RK1_DQS2DQ_CAL2_BOOT_TARG_UI_RK1_DQ0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHU4RK1_DQS2DQ_CAL3 (DRAMC_AO_BASE_ADDRESS + 0x1D48)
    #define SHU4RK1_DQS2DQ_CAL3_BOOT_TARG_UI_RK1_OEN_DQ1 Fld(6,6,AC_MSKW10)//[11:6]
    #define SHU4RK1_DQS2DQ_CAL3_BOOT_TARG_UI_RK1_OEN_DQ0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU4RK1_DQS2DQ_CAL4 (DRAMC_AO_BASE_ADDRESS + 0x1D4C)
    #define SHU4RK1_DQS2DQ_CAL4_BOOT_TARG_UI_RK1_OEN_DQM1 Fld(6,6,AC_MSKW10)//[11:6]
    #define SHU4RK1_DQS2DQ_CAL4_BOOT_TARG_UI_RK1_OEN_DQM0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU4RK1_DQS2DQ_CAL5 (DRAMC_AO_BASE_ADDRESS + 0x1D50)
    #define SHU4RK1_DQS2DQ_CAL5_BOOT_TARG_UI_RK1_DQM1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHU4RK1_DQS2DQ_CAL5_BOOT_TARG_UI_RK1_DQM0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHU4RK2_DQSCTL (DRAMC_AO_BASE_ADDRESS + 0x1E00)
    #define SHU4RK2_DQSCTL_SHU4RK2_DQSCTL Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4RK2_DQSIEN (DRAMC_AO_BASE_ADDRESS + 0x1E04)
    #define SHU4RK2_DQSIEN_SHU4RK2_DQSIEN Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4RK2_DQSCAL (DRAMC_AO_BASE_ADDRESS + 0x1E08)
    #define SHU4RK2_DQSCAL_SHU4RK2_DQSCAL Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4RK2_PI (DRAMC_AO_BASE_ADDRESS + 0x1E0C)
    #define SHU4RK2_PI_RK2_ARPI_DQM_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4RK2_PI_RK2_ARPI_DQM_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4RK2_PI_RK2_ARPI_DQ_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4RK2_PI_RK2_ARPI_DQ_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU4RK2_DQSOSC (DRAMC_AO_BASE_ADDRESS + 0x1E10)
    #define SHU4RK2_DQSOSC_DQSOSC_BASE_RK2_B1 Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU4RK2_DQSOSC_DQSOSC_BASE_RK2 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_SHU4RK2_SELPH_ODTEN0 (DRAMC_AO_BASE_ADDRESS + 0x1E1C)
    #define SHU4RK2_SELPH_ODTEN0_SHU4RK2_SELPH_ODTEN0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4RK2_SELPH_ODTEN1 (DRAMC_AO_BASE_ADDRESS + 0x1E20)
    #define SHU4RK2_SELPH_ODTEN1_SHU4RK2_SELPH_ODTEN1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4RK2_SELPH_DQSG0 (DRAMC_AO_BASE_ADDRESS + 0x1E24)
    #define SHU4RK2_SELPH_DQSG0_SHU4RK2_SELPH_DQSG0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4RK2_SELPH_DQSG1 (DRAMC_AO_BASE_ADDRESS + 0x1E28)
    #define SHU4RK2_SELPH_DQSG1_SHU4RK2_SELPH_DQSG1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4RK2_SELPH_DQ0 (DRAMC_AO_BASE_ADDRESS + 0x1E2C)
    #define SHU4RK2_SELPH_DQ0_SHU4RK2_SELPH_DQ0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4RK2_SELPH_DQ1 (DRAMC_AO_BASE_ADDRESS + 0x1E30)
    #define SHU4RK2_SELPH_DQ1_SHU4RK2_SELPH_DQ1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4RK2_SELPH_DQ2 (DRAMC_AO_BASE_ADDRESS + 0x1E34)
    #define SHU4RK2_SELPH_DQ2_SHU4RK2_SELPH_DQ2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4RK2_SELPH_DQ3 (DRAMC_AO_BASE_ADDRESS + 0x1E38)
    #define SHU4RK2_SELPH_DQ3_SHU4RK2_SELPH_DQ3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHU4RK2_DQS2DQ_CAL1 (DRAMC_AO_BASE_ADDRESS + 0x1E40)
    #define SHU4RK2_DQS2DQ_CAL1_BOOT_ORIG_UI_RK2_DQ1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHU4RK2_DQS2DQ_CAL1_BOOT_ORIG_UI_RK2_DQ0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHU4RK2_DQS2DQ_CAL2 (DRAMC_AO_BASE_ADDRESS + 0x1E44)
    #define SHU4RK2_DQS2DQ_CAL2_BOOT_TARG_UI_RK2_DQ1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHU4RK2_DQS2DQ_CAL2_BOOT_TARG_UI_RK2_DQ0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHU4RK2_DQS2DQ_CAL3 (DRAMC_AO_BASE_ADDRESS + 0x1E48)
    #define SHU4RK2_DQS2DQ_CAL3_BOOT_TARG_UI_RK2_OEN_DQ1 Fld(6,6,AC_MSKW10)//[11:6]
    #define SHU4RK2_DQS2DQ_CAL3_BOOT_TARG_UI_RK2_OEN_DQ0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU4RK2_DQS2DQ_CAL4 (DRAMC_AO_BASE_ADDRESS + 0x1E4C)
    #define SHU4RK2_DQS2DQ_CAL4_BOOT_TARG_UI_RK2_OEN_DQM1 Fld(6,6,AC_MSKW10)//[11:6]
    #define SHU4RK2_DQS2DQ_CAL4_BOOT_TARG_UI_RK2_OEN_DQM0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU4RK2_DQS2DQ_CAL5 (DRAMC_AO_BASE_ADDRESS + 0x1E50)
    #define SHU4RK2_DQS2DQ_CAL5_BOOT_TARG_UI_RK2_DQM1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHU4RK2_DQS2DQ_CAL5_BOOT_TARG_UI_RK2_DQM0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHU4_DQSG_RETRY (DRAMC_AO_BASE_ADDRESS + 0x1E54)
    #define SHU4_DQSG_RETRY_SHU4_DQSG_RETRY Fld(32,0,AC_FULLDW)//[31:0]












///////////////////////// DDRPHY Registers ////////////////////////////////
#define DDRPHY_BASE_ADDR Channel_A_PHY_BASE_VIRTUAL

//Page AO_1
#define DDRPHY_PLL1 (DDRPHY_BASE_ADDR + 0x0000)
    #define PLL1_RG_RPHYPLL_EN Fld(1,31,AC_MSKB3)//[31:31]
#define DDRPHY_PLL2 (DDRPHY_BASE_ADDR + 0x0004)
    #define PLL2_RG_RCLRPLL_EN Fld(1,31,AC_MSKB3)//[31:31]
#define DDRPHY_PLL3 (DDRPHY_BASE_ADDR + 0x0008)
    #define PLL3_RG_RPHYPLL_TST_SEL Fld(4,8,AC_MSKB1)//[11:8]
    #define PLL3_RG_RPHYPLL_TSTLVROD_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define PLL3_RG_RPHYPLL_TST_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define PLL3_RG_RPHYPLL_TSTCK_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define PLL3_RG_RPHYPLL_TSTFM_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define PLL3_RG_RPHYPLL_TSTOD_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define PLL3_RG_RPHYPLL_TSTOP_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_PLL4 (DDRPHY_BASE_ADDR + 0x000C)
    #define PLL4_RESERVED_0C Fld(1,24,AC_MSKB3)//[24:24]
    #define PLL4_RG_RPHYPLL_ADA_MCK2X_EN Fld(1,23,AC_MSKB2)//[23:23]
    #define PLL4_RG_RPHYPLL_ADA_MCK8X_EN Fld(1,22,AC_MSKB2)//[22:22]
    #define PLL4_RG_RPHYPLL_AD_MCK8X_EN Fld(1,21,AC_MSKB2)//[21:21]
    #define PLL4_RG_RPHYPLL_SER_MODE Fld(1,20,AC_MSKB2)//[20:20]
    #define PLL4_PLL4_RFU Fld(1,19,AC_MSKB2)//[19:19]
    #define PLL4_RG_RPHYPLL_MCK8X_SEL Fld(1,18,AC_MSKB2)//[18:18]
    #define PLL4_RG_RPHYPLL_ATPG_EN Fld(1,17,AC_MSKB2)//[17:17]
    #define PLL4_RG_RPHYPLL_RESETB Fld(1,16,AC_MSKB2)//[16:16]
#define DDRPHY_SSC_SHU1_PLL5 (DDRPHY_BASE_ADDR + 0x0010)
    #define SSC_SHU1_PLL5_RG_RPHYPLL_SDM_SSC_PRD Fld(16,16,AC_FULLW32)//[31:16]
    #define SSC_SHU1_PLL5_RG_RPHYPLL_SDM_SSC_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define SSC_SHU1_PLL5_RG_RPHYPLL_SDM_SSC_PH_INIT Fld(1,1,AC_MSKB0)//[1:1]
    #define SSC_SHU1_PLL5_RG_RPHYPLL_SDM_HREN Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SSC_SHU1_PLL6 (DDRPHY_BASE_ADDR + 0x0014)
    #define SSC_SHU1_PLL6_RG_RPHYPLL_SDM_SSC_DELTA1 Fld(16,16,AC_FULLW32)//[31:16]
    #define SSC_SHU1_PLL6_RG_RPHYPLL_SDM_SSC_DELTA Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_SSC_SHU1_PLL7 (DDRPHY_BASE_ADDR + 0x0018)
    #define SSC_SHU1_PLL7_RG_RCLRPLL_SDM_SSC_PRD Fld(16,16,AC_FULLW32)//[31:16]
    #define SSC_SHU1_PLL7_RG_RCLRPLL_SDM_SSC_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define SSC_SHU1_PLL7_RG_RCLRPLL_SDM_SSC_PH_INIT Fld(1,1,AC_MSKB0)//[1:1]
    #define SSC_SHU1_PLL7_RG_RCLRPLL_SDM_HREN Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SSC_SHU1_PLL8 (DDRPHY_BASE_ADDR + 0x001C)
    #define SSC_SHU1_PLL8_RG_RCLRPLL_SDM_SSC_DELTA1 Fld(16,16,AC_FULLW32)//[31:16]
    #define SSC_SHU1_PLL8_RG_RCLRPLL_SDM_SSC_DELTA Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_SSC_SHU2_PLL5 (DDRPHY_BASE_ADDR + 0x0040)
    #define SSC_SHU2_PLL5_RG_RPHYPLL_SDM_SSC_PRD Fld(16,16,AC_FULLW32)//[31:16]
    #define SSC_SHU2_PLL5_RG_RPHYPLL_SDM_SSC_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define SSC_SHU2_PLL5_RG_RPHYPLL_SDM_SSC_PH_INIT Fld(1,1,AC_MSKB0)//[1:1]
    #define SSC_SHU2_PLL5_RG_RPHYPLL_SDM_HREN Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SSC_SHU2_PLL6 (DDRPHY_BASE_ADDR + 0x0044)
    #define SSC_SHU2_PLL6_RG_RPHYPLL_SDM_SSC_DELTA1 Fld(16,16,AC_FULLW32)//[31:16]
    #define SSC_SHU2_PLL6_RG_RPHYPLL_SDM_SSC_DELTA Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_SSC_SHU2_PLL7 (DDRPHY_BASE_ADDR + 0x0048)
    #define SSC_SHU2_PLL7_RG_RCLRPLL_SDM_SSC_PRD Fld(16,16,AC_FULLW32)//[31:16]
    #define SSC_SHU2_PLL7_RG_RCLRPLL_SDM_SSC_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define SSC_SHU2_PLL7_RG_RCLRPLL_SDM_SSC_PH_INIT Fld(1,1,AC_MSKB0)//[1:1]
    #define SSC_SHU2_PLL7_RG_RCLRPLL_SDM_HREN Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SSC_SHU2_PLL8 (DDRPHY_BASE_ADDR + 0x004C)
    #define SSC_SHU2_PLL8_RG_RCLRPLL_SDM_SSC_DELTA1 Fld(16,16,AC_FULLW32)//[31:16]
    #define SSC_SHU2_PLL8_RG_RCLRPLL_SDM_SSC_DELTA Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_SSC_SHU3_PLL5 (DDRPHY_BASE_ADDR + 0x0050)
    #define SSC_SHU3_PLL5_RG_RPHYPLL_SDM_SSC_PRD Fld(16,16,AC_FULLW32)//[31:16]
    #define SSC_SHU3_PLL5_RG_RPHYPLL_SDM_SSC_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define SSC_SHU3_PLL5_RG_RPHYPLL_SDM_SSC_PH_INIT Fld(1,1,AC_MSKB0)//[1:1]
    #define SSC_SHU3_PLL5_RG_RPHYPLL_SDM_HREN Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SSC_SHU3_PLL6 (DDRPHY_BASE_ADDR + 0x0054)
    #define SSC_SHU3_PLL6_RG_RPHYPLL_SDM_SSC_DELTA1 Fld(16,16,AC_FULLW32)//[31:16]
    #define SSC_SHU3_PLL6_RG_RPHYPLL_SDM_SSC_DELTA Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_SSC_SHU3_PLL7 (DDRPHY_BASE_ADDR + 0x0058)
    #define SSC_SHU3_PLL7_RG_RCLRPLL_SDM_SSC_PRD Fld(16,16,AC_FULLW32)//[31:16]
    #define SSC_SHU3_PLL7_RG_RCLRPLL_SDM_SSC_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define SSC_SHU3_PLL7_RG_RCLRPLL_SDM_SSC_PH_INIT Fld(1,1,AC_MSKB0)//[1:1]
    #define SSC_SHU3_PLL7_RG_RCLRPLL_SDM_HREN Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SSC_SHU3_PLL8 (DDRPHY_BASE_ADDR + 0x005C)
    #define SSC_SHU3_PLL8_RG_RCLRPLL_SDM_SSC_DELTA1 Fld(16,16,AC_FULLW32)//[31:16]
    #define SSC_SHU3_PLL8_RG_RCLRPLL_SDM_SSC_DELTA Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_SSC_SHU4_PLL5 (DDRPHY_BASE_ADDR + 0x0060)
    #define SSC_SHU4_PLL5_RG_RPHYPLL_SDM_SSC_PRD Fld(16,16,AC_FULLW32)//[31:16]
    #define SSC_SHU4_PLL5_RG_RPHYPLL_SDM_SSC_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define SSC_SHU4_PLL5_RG_RPHYPLL_SDM_SSC_PH_INIT Fld(1,1,AC_MSKB0)//[1:1]
    #define SSC_SHU4_PLL5_RG_RPHYPLL_SDM_HREN Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SSC_SHU4_PLL6 (DDRPHY_BASE_ADDR + 0x0064)
    #define SSC_SHU4_PLL6_RG_RPHYPLL_SDM_SSC_DELTA1 Fld(16,16,AC_FULLW32)//[31:16]
    #define SSC_SHU4_PLL6_RG_RPHYPLL_SDM_SSC_DELTA Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_SSC_SHU4_PLL7 (DDRPHY_BASE_ADDR + 0x0068)
    #define SSC_SHU4_PLL7_RG_RCLRPLL_SDM_SSC_PRD Fld(16,16,AC_FULLW32)//[31:16]
    #define SSC_SHU4_PLL7_RG_RCLRPLL_SDM_SSC_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define SSC_SHU4_PLL7_RG_RCLRPLL_SDM_SSC_PH_INIT Fld(1,1,AC_MSKB0)//[1:1]
    #define SSC_SHU4_PLL7_RG_RCLRPLL_SDM_HREN Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SSC_SHU4_PLL8 (DDRPHY_BASE_ADDR + 0x006C)
    #define SSC_SHU4_PLL8_RG_RCLRPLL_SDM_SSC_DELTA1 Fld(16,16,AC_FULLW32)//[31:16]
    #define SSC_SHU4_PLL8_RG_RCLRPLL_SDM_SSC_DELTA Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_B0_DLL_ARPI0 (DDRPHY_BASE_ADDR + 0x0080)
    #define B0_DLL_ARPI0_RG_ARPI_MCK8X_SEL_B0 Fld(1,6,AC_MSKB0)//[6:6]
    #define B0_DLL_ARPI0_RG_ARPI_LS_SEL_B0 Fld(1,5,AC_MSKB0)//[5:5]
    #define B0_DLL_ARPI0_RG_ARPI_LS_EN_B0 Fld(1,4,AC_MSKB0)//[4:4]
    #define B0_DLL_ARPI0_RG_ARPI_RESETB_B0 Fld(1,3,AC_MSKB0)//[3:3]
    #define B0_DLL_ARPI0_RG_ARDLL_PD_CK_SEL_B0 Fld(1,2,AC_MSKB0)//[2:2]
    #define B0_DLL_ARPI0_RG_ARMCTLPLL_CK_SEL_B0 Fld(1,1,AC_MSKB0)//[1:1]
    #define B0_DLL_ARPI0_RG_ARDLL_FASTPJ_CK_SEL_B0 Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_B0_DLL_ARPI1 (DDRPHY_BASE_ADDR + 0x0084)
    #define B0_DLL_ARPI1_RG_ARPI_SET_UPDN_B0 Fld(3,28,AC_MSKB3)//[30:28]
    #define B0_DLL_ARPI1_RG_ARPISM_MCK_SEL_B0 Fld(1,21,AC_MSKB2)//[21:21]
    #define B0_DLL_ARPI1_RG_ARPI_MCTL_JUMP_EN_B0 Fld(1,19,AC_MSKB2)//[19:19]
    #define B0_DLL_ARPI1_RG_ARPI_FB_JUMP_EN_B0 Fld(1,17,AC_MSKB2)//[17:17]
    #define B0_DLL_ARPI1_RG_ARPI_DQS_JUMP_EN_B0 Fld(1,15,AC_MSKB1)//[15:15]
    #define B0_DLL_ARPI1_RG_ARPI_DQM_JUMP_EN_B0 Fld(1,14,AC_MSKB1)//[14:14]
    #define B0_DLL_ARPI1_RG_ARPI_DQ_JUMP_EN_B0 Fld(1,13,AC_MSKB1)//[13:13]
    #define B0_DLL_ARPI1_RG_ARPI_DQSIEN_JUMP_EN_B0 Fld(1,11,AC_MSKB1)//[11:11]
    #define B0_DLL_ARPI1_RG_ARPI_OFFSET_DQSIEN_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_B0_DLL_ARPI2 (DDRPHY_BASE_ADDR + 0x0088)
    #define B0_DLL_ARPI2_RG_ARPI_CG_MCK_B0 Fld(1,31,AC_MSKB3)//[31:31]
    #define B0_DLL_ARPI2_RG_ARPI_CG_MCK_FB2DLL_B0 Fld(1,27,AC_MSKB3)//[27:27]
    #define B0_DLL_ARPI2_RG_ARPI_CG_MCTL_B0 Fld(1,19,AC_MSKB2)//[19:19]
    #define B0_DLL_ARPI2_RG_ARPI_CG_FB_B0 Fld(1,17,AC_MSKB2)//[17:17]
    #define B0_DLL_ARPI2_RG_ARPI_CG_DQS_B0 Fld(1,15,AC_MSKB1)//[15:15]
    #define B0_DLL_ARPI2_RG_ARPI_CG_DQM_B0 Fld(1,14,AC_MSKB1)//[14:14]
    #define B0_DLL_ARPI2_RG_ARPI_CG_DQ_B0 Fld(1,13,AC_MSKB1)//[13:13]
    #define B0_DLL_ARPI2_RG_ARPI_CG_DQSIEN_B0 Fld(1,11,AC_MSKB1)//[11:11]
    #define B0_DLL_ARPI2_RG_ARPI_MPDIV_CG_B0 Fld(1,10,AC_MSKB1)//[10:10]
#define DDRPHY_B0_DLL_ARPI3 (DDRPHY_BASE_ADDR + 0x008C)
    #define B0_DLL_ARPI3_RG_ARPI_MCTL_EN_B0 Fld(1,19,AC_MSKB2)//[19:19]
    #define B0_DLL_ARPI3_RG_ARPI_FB_EN_B0 Fld(1,17,AC_MSKB2)//[17:17]
    #define B0_DLL_ARPI3_RG_ARPI_DQS_EN_B0 Fld(1,15,AC_MSKB1)//[15:15]
    #define B0_DLL_ARPI3_RG_ARPI_DQM_EN_B0 Fld(1,14,AC_MSKB1)//[14:14]
    #define B0_DLL_ARPI3_RG_ARPI_DQ_EN_B0 Fld(1,13,AC_MSKB1)//[13:13]
    #define B0_DLL_ARPI3_RG_ARPI_DQSIEN_EN_B0 Fld(1,11,AC_MSKB1)//[11:11]
#define DDRPHY_B0_DLL_ARPI4 (DDRPHY_BASE_ADDR + 0x0090)
    #define B0_DLL_ARPI4_RG_ARPI_BYPASS_MCTL_B0 Fld(1,19,AC_MSKB2)//[19:19]
    #define B0_DLL_ARPI4_RG_ARPI_BYPASS_FB_B0 Fld(1,17,AC_MSKB2)//[17:17]
    #define B0_DLL_ARPI4_RG_ARPI_BYPASS_DQS_B0 Fld(1,15,AC_MSKB1)//[15:15]
    #define B0_DLL_ARPI4_RG_ARPI_BYPASS_DQM_B0 Fld(1,14,AC_MSKB1)//[14:14]
    #define B0_DLL_ARPI4_RG_ARPI_BYPASS_DQ_B0 Fld(1,13,AC_MSKB1)//[13:13]
    #define B0_DLL_ARPI4_RG_ARPI_BYPASS_DQSIEN_B0 Fld(1,11,AC_MSKB1)//[11:11]
#define DDRPHY_B0_DLL_ARPI5 (DDRPHY_BASE_ADDR + 0x0094)
    #define B0_DLL_ARPI5_RG_ARDLL_PHDET_OUT_SEL_B0 Fld(1,31,AC_MSKB3)//[31:31]
    #define B0_DLL_ARPI5_RG_ARDLL_PHDET_IN_SWAP_B0 Fld(1,30,AC_MSKB3)//[30:30]
    #define B0_DLL_ARPI5_RG_ARDLL_FJ_OUT_MODE_B0 Fld(1,26,AC_MSKB3)//[26:26]
    #define B0_DLL_ARPI5_RG_ARDLL_FJ_OUT_MODE_SEL_B0 Fld(1,25,AC_MSKB3)//[25:25]
    #define B0_DLL_ARPI5_RG_ARDLL_GAIN_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define B0_DLL_ARPI5_RG_ARDLL_IDLECNT_B0 Fld(4,16,AC_MSKB2)//[19:16]
    #define B0_DLL_ARPI5_RG_ARDLL_P_GAIN_B0 Fld(4,12,AC_MSKB1)//[15:12]
    #define B0_DLL_ARPI5_RG_ARDLL_PHDET_EN_B0 Fld(1,11,AC_MSKB1)//[11:11]
    #define B0_DLL_ARPI5_RG_ARDLL_PHJUMP_EN_B0 Fld(1,10,AC_MSKB1)//[10:10]
    #define B0_DLL_ARPI5_RG_ARDLL_PHDIV_B0 Fld(1,9,AC_MSKB1)//[9:9]
    #define B0_DLL_ARPI5_RG_ARDLL_DIV_DEC_B0 Fld(1,8,AC_MSKB1)//[8:8]
    #define B0_DLL_ARPI5_RG_ARDLL_MON_SEL_B0 Fld(4,4,AC_MSKB0)//[7:4]
    #define B0_DLL_ARPI5_RG_ARDLL_DIV_MCTL_B0 Fld(2,2,AC_MSKB0)//[3:2]
#define DDRPHY_B0_DQ0 (DDRPHY_BASE_ADDR + 0x0098)
    #define B0_DQ0_RG_RX_ARDQ7_OFFC_B0 Fld(4,28,AC_MSKB3)//[31:28]
    #define B0_DQ0_RG_RX_ARDQ6_OFFC_B0 Fld(4,24,AC_MSKB3)//[27:24]
    #define B0_DQ0_RG_RX_ARDQ5_OFFC_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define B0_DQ0_RG_RX_ARDQ4_OFFC_B0 Fld(4,16,AC_MSKB2)//[19:16]
    #define B0_DQ0_RG_RX_ARDQ3_OFFC_B0 Fld(4,12,AC_MSKB1)//[15:12]
    #define B0_DQ0_RG_RX_ARDQ2_OFFC_B0 Fld(4,8,AC_MSKB1)//[11:8]
    #define B0_DQ0_RG_RX_ARDQ1_OFFC_B0 Fld(4,4,AC_MSKB0)//[7:4]
    #define B0_DQ0_RG_RX_ARDQ0_OFFC_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_B0_DQ1 (DDRPHY_BASE_ADDR + 0x009C)
    #define B0_DQ1_RG_RX_ARDQM0_OFFC_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_B0_DQ2 (DDRPHY_BASE_ADDR + 0x00A0)
    #define B0_DQ2_RG_TX_ARDQ_OE_DIS_B0 Fld(1,21,AC_MSKB2)//[21:21]
    #define B0_DQ2_RG_TX_ARDQ_ODTEN_DIS_B0 Fld(1,20,AC_MSKB2)//[20:20]
    #define B0_DQ2_RG_TX_ARDQM0_OE_DIS Fld(1,19,AC_MSKB2)//[19:19]
    #define B0_DQ2_RG_TX_ARDQM0_ODTEN_DIS Fld(1,18,AC_MSKB2)//[18:18]
    #define B0_DQ2_RG_TX_ARDQS0_OE_DIS Fld(1,17,AC_MSKB2)//[17:17]
    #define B0_DQ2_RG_TX_ARDQS0_ODTEN_DIS Fld(1,16,AC_MSKB2)//[16:16]
#define DDRPHY_B0_DQ3 (DDRPHY_BASE_ADDR + 0x00A4)
    #define B0_DQ3_RG_RX_ARDQS0_SWAP_EN_B0 Fld(1,15,AC_MSKB1)//[15:15]
    #define B0_DQ3_RG_RX_ARDQ_OFFC_EN_B0 Fld(1,11,AC_MSKB1)//[11:11]
    #define B0_DQ3_RG_RX_ARDQ_STBENCMP_EN_B0 Fld(1,10,AC_MSKB1)//[10:10]
    #define B0_DQ3_RG_RX_ARDQS0_DQSIENMODE Fld(1,9,AC_MSKB1)//[9:9]
    #define B0_DQ3_RG_RX_ARDQS0_STBEN_RESETB Fld(1,8,AC_MSKB1)//[8:8]
    #define B0_DQ3_RG_RX_ARDQ_IN_BUFF_EN_B0 Fld(1,7,AC_MSKB0)//[7:7]
    #define B0_DQ3_RG_RX_ARDQM0_IN_BUFF_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define B0_DQ3_RG_RX_ARDQS0_IN_BUFF_EN_B0 Fld(1,5,AC_MSKB0)//[5:5]
    #define B0_DQ3_RG_RX_ARDQ_STBEN_RESETB_B0 Fld(1,4,AC_MSKB0)//[4:4]
    #define B0_DQ3_RG_ARDQ_RESETB_B0 Fld(1,3,AC_MSKB0)//[3:3]
    #define B0_DQ3_RG_TX_ARDQ_EN_B0 Fld(1,2,AC_MSKB0)//[2:2]
    #define B0_DQ3_RG_RX_ARDQ_SMT_EN_B0 Fld(1,1,AC_MSKB0)//[1:1]
    #define B0_DQ3_RG_ARDQ_ATPG_EN_B0 Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_B0_DQ4 (DDRPHY_BASE_ADDR + 0x00A8)
    #define B0_DQ4_RG_RX_ARDQ_EYE_R_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define B0_DQ4_RG_RX_ARDQ_EYE_F_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define B0_DQ4_RG_RX_ARDQS_EYE_R_DLY_B0 Fld(7,8,AC_MSKB1)//[14:8]
    #define B0_DQ4_RG_RX_ARDQS_EYE_F_DLY_B0 Fld(7,0,AC_MSKB0)//[6:0]
#define DDRPHY_B0_DQ5 (DDRPHY_BASE_ADDR + 0x00AC)
    #define B0_DQ5_RG_RX_ARDQS0_DVS_EN_B0 Fld(1,31,AC_MSKB3)//[31:31]
    #define B0_DQ5_RG_RX_ARDQ_EYE_STBEN_RESETB_B0 Fld(1,25,AC_MSKB3)//[25:25]
    #define B0_DQ5_RG_RX_ARDQ_EYE_EN_B0 Fld(1,24,AC_MSKB3)//[24:24]
    #define B0_DQ5_RG_RX_ARDQ_EYE_SEL_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define B0_DQ5_RG_RX_ARDQ_EYE_VREF_EN_B0 Fld(1,17,AC_MSKB2)//[17:17]
    #define B0_DQ5_RG_RX_ARDQ_VREF_EN_B0 Fld(1,16,AC_MSKB2)//[16:16]
    #define B0_DQ5_RG_RX_ARDQ_EYE_VREF_SEL_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define B0_DQ5_B0_DQ5_RFU Fld(8,0,AC_FULLB0)//[7:0]
#define DDRPHY_B0_DQ6 (DDRPHY_BASE_ADDR + 0x00B0)
    #define B0_DQ6_RG_RX_ARDQ_DMRANK_OUTSEL_B0 Fld(1,31,AC_MSKB3)//[31:31]
    #define B0_DQ6_RG_RX_ARDQ_EYE_OE_GATE_EN_B0 Fld(1,28,AC_MSKB3)//[28:28]
    #define B0_DQ6_RG_RX_ARDQ_EYE_DLY_DQS_BYPASS_B0 Fld(1,24,AC_MSKB3)//[24:24]
    #define B0_DQ6_RG_TX_ARDQ_DDR3_SEL_B0 Fld(1,19,AC_MSKB2)//[19:19]
    #define B0_DQ6_RG_RX_ARDQ_DDR3_SEL_B0 Fld(1,18,AC_MSKB2)//[18:18]
    #define B0_DQ6_RG_TX_ARDQ_DDR4_SEL_B0 Fld(1,17,AC_MSKB2)//[17:17]
    #define B0_DQ6_RG_RX_ARDQ_DDR4_SEL_B0 Fld(1,16,AC_MSKB2)//[16:16]
    #define B0_DQ6_RG_RX_ARDQ_BIAS_VREF_SEL_B0 Fld(2,14,AC_MSKB1)//[15:14]
    #define B0_DQ6_RG_RX_ARDQ_BIAS_EN_B0 Fld(1,12,AC_MSKB1)//[12:12]
    #define B0_DQ6_RG_RX_ARDQ_JM_SEL_B0 Fld(1,11,AC_MSKB1)//[11:11]
    #define B0_DQ6_RG_RX_ARDQ_O1_SEL_B0 Fld(1,9,AC_MSKB1)//[9:9]
    #define B0_DQ6_RG_RX_ARDQ_LPBK_EN_B0 Fld(1,8,AC_MSKB1)//[8:8]
    #define B0_DQ6_RG_RX_ARDQ_OP_BIAS_SW_EN_B0 Fld(1,7,AC_MSKB0)//[7:7]
    #define B0_DQ6_RG_RX_ARDQ_RES_BIAS_EN_B0 Fld(1,6,AC_MSKB0)//[6:6]
    #define B0_DQ6_RG_RX_ARDQ_RPRE_TOG_EN_B0 Fld(1,5,AC_MSKB0)//[5:5]
    #define B0_DQ6_RG_TX_ARDQ_SER_MODE_B0 Fld(1,4,AC_MSKB0)//[4:4]
    #define B0_DQ6_RG_TX_ARDQ_ODTEN_EXT_DIS_B0 Fld(1,3,AC_MSKB0)//[3:3]
    #define B0_DQ6_RG_TX_ARDQ_OE_EXT_DIS_B0 Fld(1,2,AC_MSKB0)//[2:2]
    #define B0_DQ6_RG_RX_ARDQ_BIAS_PS_B0 Fld(2,0,AC_MSKB0)//[1:0]
#define DDRPHY_B0_DQ7 (DDRPHY_BASE_ADDR + 0x00B4)
    #define B0_DQ7_RG_TX_ARDQ_PULL_UP_B0 Fld(1,7,AC_MSKB0)//[7:7]
    #define B0_DQ7_RG_TX_ARDQ_PULL_DN_B0 Fld(1,6,AC_MSKB0)//[6:6]
    #define B0_DQ7_RG_TX_ARDQM0_PULL_UP_B0 Fld(1,5,AC_MSKB0)//[5:5]
    #define B0_DQ7_RG_TX_ARDQM0_PULL_DN_B0 Fld(1,4,AC_MSKB0)//[4:4]
    #define B0_DQ7_RG_TX_ARDQS0_PULL_UP_B0 Fld(1,3,AC_MSKB0)//[3:3]
    #define B0_DQ7_RG_TX_ARDQS0_PULL_DN_B0 Fld(1,2,AC_MSKB0)//[2:2]
    #define B0_DQ7_RG_TX_ARDQS0B_PULL_UP_B0 Fld(1,1,AC_MSKB0)//[1:1]
    #define B0_DQ7_RG_TX_ARDQS0B_PULL_DN_B0 Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_B0_DQ8 (DDRPHY_BASE_ADDR + 0x00B8)
    #define B0_DQ8_RG_TX_ARDQ_CAP_DET_B0 Fld(1,2,AC_MSKB0)//[2:2]
    #define B0_DQ8_RG_TX_ARDQ_EN_CAP_LP4P_B0 Fld(1,1,AC_MSKB0)//[1:1]
    #define B0_DQ8_RG_TX_ARDQ_EN_LP4P_B0 Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_B0_TX_MCK (DDRPHY_BASE_ADDR + 0x00D0)
    #define B0_TX_MCK_R_DM_TX_MCK_FRUN_B0 Fld(10,0,AC_MSKW10)//[9:0]
#define DDRPHY_B1_DLL_ARPI0 (DDRPHY_BASE_ADDR + 0x0100)
    #define B1_DLL_ARPI0_RG_ARPI_MCK8X_SEL_B1 Fld(1,6,AC_MSKB0)//[6:6]
    #define B1_DLL_ARPI0_RG_ARPI_LS_SEL_B1 Fld(1,5,AC_MSKB0)//[5:5]
    #define B1_DLL_ARPI0_RG_ARPI_LS_EN_B1 Fld(1,4,AC_MSKB0)//[4:4]
    #define B1_DLL_ARPI0_RG_ARPI_RESETB_B1 Fld(1,3,AC_MSKB0)//[3:3]
    #define B1_DLL_ARPI0_RG_ARDLL_PD_CK_SEL_B1 Fld(1,2,AC_MSKB0)//[2:2]
    #define B1_DLL_ARPI0_RG_ARMCTLPLL_CK_SEL_B1 Fld(1,1,AC_MSKB0)//[1:1]
    #define B1_DLL_ARPI0_RG_ARDLL_FASTPJ_CK_SEL_B1 Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_B1_DLL_ARPI1 (DDRPHY_BASE_ADDR + 0x0104)
    #define B1_DLL_ARPI1_RG_ARPI_SET_UPDN_B1 Fld(3,28,AC_MSKB3)//[30:28]
    #define B1_DLL_ARPI1_RG_ARPISM_MCK_SEL_B1 Fld(1,21,AC_MSKB2)//[21:21]
    #define B1_DLL_ARPI1_RG_ARPI_MCTL_JUMP_EN_B1 Fld(1,19,AC_MSKB2)//[19:19]
    #define B1_DLL_ARPI1_RG_ARPI_FB_JUMP_EN_B1 Fld(1,17,AC_MSKB2)//[17:17]
    #define B1_DLL_ARPI1_RG_ARPI_DQS_JUMP_EN_B1 Fld(1,15,AC_MSKB1)//[15:15]
    #define B1_DLL_ARPI1_RG_ARPI_DQM_JUMP_EN_B1 Fld(1,14,AC_MSKB1)//[14:14]
    #define B1_DLL_ARPI1_RG_ARPI_DQ_JUMP_EN_B1 Fld(1,13,AC_MSKB1)//[13:13]
    #define B1_DLL_ARPI1_RG_ARPI_DQSIEN_JUMP_EN_B1 Fld(1,11,AC_MSKB1)//[11:11]
    #define B1_DLL_ARPI1_RG_ARPI_OFFSET_DQSIEN_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_B1_DLL_ARPI2 (DDRPHY_BASE_ADDR + 0x0108)
    #define B1_DLL_ARPI2_RG_ARPI_CG_MCK_B1 Fld(1,31,AC_MSKB3)//[31:31]
    #define B1_DLL_ARPI2_RG_ARPI_CG_MCK_FB2DLL_B1 Fld(1,27,AC_MSKB3)//[27:27]
    #define B1_DLL_ARPI2_RG_ARPI_CG_MCTL_B1 Fld(1,19,AC_MSKB2)//[19:19]
    #define B1_DLL_ARPI2_RG_ARPI_CG_FB_B1 Fld(1,17,AC_MSKB2)//[17:17]
    #define B1_DLL_ARPI2_RG_ARPI_CG_DQS_B1 Fld(1,15,AC_MSKB1)//[15:15]
    #define B1_DLL_ARPI2_RG_ARPI_CG_DQM_B1 Fld(1,14,AC_MSKB1)//[14:14]
    #define B1_DLL_ARPI2_RG_ARPI_CG_DQ_B1 Fld(1,13,AC_MSKB1)//[13:13]
    #define B1_DLL_ARPI2_RG_ARPI_CG_DQSIEN_B1 Fld(1,11,AC_MSKB1)//[11:11]
    #define B1_DLL_ARPI2_RG_ARPI_MPDIV_CG_B1 Fld(1,10,AC_MSKB1)//[10:10]
#define DDRPHY_B1_DLL_ARPI3 (DDRPHY_BASE_ADDR + 0x010C)
    #define B1_DLL_ARPI3_RG_ARPI_MCTL_EN_B1 Fld(1,19,AC_MSKB2)//[19:19]
    #define B1_DLL_ARPI3_RG_ARPI_FB_EN_B1 Fld(1,17,AC_MSKB2)//[17:17]
    #define B1_DLL_ARPI3_RG_ARPI_DQS_EN_B1 Fld(1,15,AC_MSKB1)//[15:15]
    #define B1_DLL_ARPI3_RG_ARPI_DQM_EN_B1 Fld(1,14,AC_MSKB1)//[14:14]
    #define B1_DLL_ARPI3_RG_ARPI_DQ_EN_B1 Fld(1,13,AC_MSKB1)//[13:13]
    #define B1_DLL_ARPI3_RG_ARPI_DQSIEN_EN_B1 Fld(1,11,AC_MSKB1)//[11:11]
#define DDRPHY_B1_DLL_ARPI4 (DDRPHY_BASE_ADDR + 0x0110)
    #define B1_DLL_ARPI4_RG_ARPI_BYPASS_MCTL_B1 Fld(1,19,AC_MSKB2)//[19:19]
    #define B1_DLL_ARPI4_RG_ARPI_BYPASS_FB_B1 Fld(1,17,AC_MSKB2)//[17:17]
    #define B1_DLL_ARPI4_RG_ARPI_BYPASS_DQS_B1 Fld(1,15,AC_MSKB1)//[15:15]
    #define B1_DLL_ARPI4_RG_ARPI_BYPASS_DQM_B1 Fld(1,14,AC_MSKB1)//[14:14]
    #define B1_DLL_ARPI4_RG_ARPI_BYPASS_DQ_B1 Fld(1,13,AC_MSKB1)//[13:13]
    #define B1_DLL_ARPI4_RG_ARPI_BYPASS_DQSIEN_B1 Fld(1,11,AC_MSKB1)//[11:11]
#define DDRPHY_B1_DLL_ARPI5 (DDRPHY_BASE_ADDR + 0x0114)
    #define B1_DLL_ARPI5_RG_ARDLL_PHDET_OUT_SEL_B1 Fld(1,31,AC_MSKB3)//[31:31]
    #define B1_DLL_ARPI5_RG_ARDLL_PHDET_IN_SWAP_B1 Fld(1,30,AC_MSKB3)//[30:30]
    #define B1_DLL_ARPI5_RG_ARDLL_FJ_OUT_MODE_B1 Fld(1,26,AC_MSKB3)//[26:26]
    #define B1_DLL_ARPI5_RG_ARDLL_FJ_OUT_MODE_SEL_B1 Fld(1,25,AC_MSKB3)//[25:25]
    #define B1_DLL_ARPI5_RG_ARDLL_GAIN_B1 Fld(4,20,AC_MSKB2)//[23:20]
    #define B1_DLL_ARPI5_RG_ARDLL_IDLECNT_B1 Fld(4,16,AC_MSKB2)//[19:16]
    #define B1_DLL_ARPI5_RG_ARDLL_P_GAIN_B1 Fld(4,12,AC_MSKB1)//[15:12]
    #define B1_DLL_ARPI5_RG_ARDLL_PHDET_EN_B1 Fld(1,11,AC_MSKB1)//[11:11]
    #define B1_DLL_ARPI5_RG_ARDLL_PHJUMP_EN_B1 Fld(1,10,AC_MSKB1)//[10:10]
    #define B1_DLL_ARPI5_RG_ARDLL_PHDIV_B1 Fld(1,9,AC_MSKB1)//[9:9]
    #define B1_DLL_ARPI5_RG_ARDLL_DIV_DEC_B1 Fld(1,8,AC_MSKB1)//[8:8]
    #define B1_DLL_ARPI5_RG_ARDLL_MON_SEL_B1 Fld(4,4,AC_MSKB0)//[7:4]
    #define B1_DLL_ARPI5_RG_ARDLL_DIV_MCTL_B1 Fld(2,2,AC_MSKB0)//[3:2]
#define DDRPHY_B1_DQ0 (DDRPHY_BASE_ADDR + 0x0118)
    #define B1_DQ0_RG_RX_ARDQ7_OFFC_B1 Fld(4,28,AC_MSKB3)//[31:28]
    #define B1_DQ0_RG_RX_ARDQ6_OFFC_B1 Fld(4,24,AC_MSKB3)//[27:24]
    #define B1_DQ0_RG_RX_ARDQ5_OFFC_B1 Fld(4,20,AC_MSKB2)//[23:20]
    #define B1_DQ0_RG_RX_ARDQ4_OFFC_B1 Fld(4,16,AC_MSKB2)//[19:16]
    #define B1_DQ0_RG_RX_ARDQ3_OFFC_B1 Fld(4,12,AC_MSKB1)//[15:12]
    #define B1_DQ0_RG_RX_ARDQ2_OFFC_B1 Fld(4,8,AC_MSKB1)//[11:8]
    #define B1_DQ0_RG_RX_ARDQ1_OFFC_B1 Fld(4,4,AC_MSKB0)//[7:4]
    #define B1_DQ0_RG_RX_ARDQ0_OFFC_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_B1_DQ1 (DDRPHY_BASE_ADDR + 0x011C)
    #define B1_DQ1_RG_RX_ARDQM0_OFFC_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_B1_DQ2 (DDRPHY_BASE_ADDR + 0x0120)
    #define B1_DQ2_RG_TX_ARDQ_OE_DIS_B1 Fld(1,21,AC_MSKB2)//[21:21]
    #define B1_DQ2_RG_TX_ARDQ_ODTEN_DIS_B1 Fld(1,20,AC_MSKB2)//[20:20]
    #define B1_DQ2_RG_TX_ARDQM1_OE_DIS Fld(1,19,AC_MSKB2)//[19:19]
    #define B1_DQ2_RG_TX_ARDQM1_ODTEN_DIS Fld(1,18,AC_MSKB2)//[18:18]
    #define B1_DQ2_RG_TX_ARDQS1_OE_DIS Fld(1,17,AC_MSKB2)//[17:17]
    #define B1_DQ2_RG_TX_ARDQS1_ODTEN_DIS Fld(1,16,AC_MSKB2)//[16:16]
#define DDRPHY_B1_DQ3 (DDRPHY_BASE_ADDR + 0x0124)
    #define B1_DQ3_RG_RX_ARDQS0_SWAP_EN_B1 Fld(1,15,AC_MSKB1)//[15:15]
    #define B1_DQ3_RG_RX_ARDQ_OFFC_EN_B1 Fld(1,11,AC_MSKB1)//[11:11]
    #define B1_DQ3_RG_RX_ARDQ_STBENCMP_EN_B1 Fld(1,10,AC_MSKB1)//[10:10]
    #define B1_DQ3_RG_RX_ARDQS1_DQSIENMODE Fld(1,9,AC_MSKB1)//[9:9]
    #define B1_DQ3_RG_RX_ARDQS1_STBEN_RESETB Fld(1,8,AC_MSKB1)//[8:8]
    #define B1_DQ3_RG_RX_ARDQ_IN_BUFF_EN_B1 Fld(1,7,AC_MSKB0)//[7:7]
    #define B1_DQ3_RG_RX_ARDQM1_IN_BUFF_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define B1_DQ3_RG_RX_ARDQS1_IN_BUFF_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define B1_DQ3_RG_RX_ARDQ_STBEN_RESETB_B1 Fld(1,4,AC_MSKB0)//[4:4]
    #define B1_DQ3_RG_ARDQ_RESETB_B1 Fld(1,3,AC_MSKB0)//[3:3]
    #define B1_DQ3_RG_TX_ARDQ_EN_B1 Fld(1,2,AC_MSKB0)//[2:2]
    #define B1_DQ3_RG_RX_ARDQ_SMT_EN_B1 Fld(1,1,AC_MSKB0)//[1:1]
    #define B1_DQ3_RG_ARDQ_ATPG_EN_B1 Fld(1,0,AC_MSKB0)//[0:0]

//Page AO_2
#define DDRPHY_B1_DQ4 (DDRPHY_BASE_ADDR + 0x0128)
    #define B1_DQ4_RG_RX_ARDQ_EYE_R_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define B1_DQ4_RG_RX_ARDQ_EYE_F_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define B1_DQ4_RG_RX_ARDQS_EYE_R_DLY_B1 Fld(7,8,AC_MSKB1)//[14:8]
    #define B1_DQ4_RG_RX_ARDQS_EYE_F_DLY_B1 Fld(7,0,AC_MSKB0)//[6:0]
#define DDRPHY_B1_DQ5 (DDRPHY_BASE_ADDR + 0x012C)
    #define B1_DQ5_RG_RX_ARDQS0_DVS_EN_B1 Fld(1,31,AC_MSKB3)//[31:31]
    #define B1_DQ5_RG_RX_ARDQ_EYE_STBEN_RESETB_B1 Fld(1,25,AC_MSKB3)//[25:25]
    #define B1_DQ5_RG_RX_ARDQ_EYE_EN_B1 Fld(1,24,AC_MSKB3)//[24:24]
    #define B1_DQ5_RG_RX_ARDQ_EYE_SEL_B1 Fld(4,20,AC_MSKB2)//[23:20]
    #define B1_DQ5_RG_RX_ARDQ_EYE_VREF_EN_B1 Fld(1,17,AC_MSKB2)//[17:17]
    #define B1_DQ5_RG_RX_ARDQ_VREF_EN_B1 Fld(1,16,AC_MSKB2)//[16:16]
    #define B1_DQ5_RG_RX_ARDQ_EYE_VREF_SEL_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define B1_DQ5_B1_DQ5_RFU Fld(8,0,AC_FULLB0)//[7:0]
#define DDRPHY_B1_DQ6 (DDRPHY_BASE_ADDR + 0x0130)
    #define B1_DQ6_RG_RX_ARDQ_DMRANK_OUTSEL_B1 Fld(1,31,AC_MSKB3)//[31:31]
    #define B1_DQ6_RG_RX_ARDQ_EYE_OE_GATE_EN_B1 Fld(1,28,AC_MSKB3)//[28:28]
    #define B1_DQ6_RG_RX_ARDQ_EYE_DLY_DQS_BYPASS_B1 Fld(1,24,AC_MSKB3)//[24:24]
    #define B1_DQ6_RG_TX_ARDQ_DDR3_SEL_B1 Fld(1,19,AC_MSKB2)//[19:19]
    #define B1_DQ6_RG_RX_ARDQ_DDR3_SEL_B1 Fld(1,18,AC_MSKB2)//[18:18]
    #define B1_DQ6_RG_TX_ARDQ_DDR4_SEL_B1 Fld(1,17,AC_MSKB2)//[17:17]
    #define B1_DQ6_RG_RX_ARDQ_DDR4_SEL_B1 Fld(1,16,AC_MSKB2)//[16:16]
    #define B1_DQ6_RG_RX_ARDQ_BIAS_VREF_SEL_B1 Fld(2,14,AC_MSKB1)//[15:14]
    #define B1_DQ6_RG_RX_ARDQ_BIAS_EN_B1 Fld(1,12,AC_MSKB1)//[12:12]
    #define B1_DQ6_RG_RX_ARDQ_JM_SEL_B1 Fld(1,11,AC_MSKB1)//[11:11]
    #define B1_DQ6_RG_RX_ARDQ_O1_SEL_B1 Fld(1,9,AC_MSKB1)//[9:9]
    #define B1_DQ6_RG_RX_ARDQ_LPBK_EN_B1 Fld(1,8,AC_MSKB1)//[8:8]
    #define B1_DQ6_RG_RX_ARDQ_OP_BIAS_SW_EN_B1 Fld(1,7,AC_MSKB0)//[7:7]
    #define B1_DQ6_RG_RX_ARDQ_RES_BIAS_EN_B1 Fld(1,6,AC_MSKB0)//[6:6]
    #define B1_DQ6_RG_RX_ARDQ_RPRE_TOG_EN_B1 Fld(1,5,AC_MSKB0)//[5:5]
    #define B1_DQ6_RG_TX_ARDQ_SER_MODE_B1 Fld(1,4,AC_MSKB0)//[4:4]
    #define B1_DQ6_RG_TX_ARDQ_ODTEN_EXT_DIS_B1 Fld(1,3,AC_MSKB0)//[3:3]
    #define B1_DQ6_RG_TX_ARDQ_OE_EXT_DIS_B1 Fld(1,2,AC_MSKB0)//[2:2]
    #define B1_DQ6_RG_RX_ARDQ_BIAS_PS_B1 Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_B1_DQ7 (DDRPHY_BASE_ADDR + 0x0134)
    #define B1_DQ7_RG_TX_ARDQ_PULL_UP_B1 Fld(1,7,AC_MSKB0)//[7:7]
    #define B1_DQ7_RG_TX_ARDQ_PULL_DN_B1 Fld(1,6,AC_MSKB0)//[6:6]
    #define B1_DQ7_RG_TX_ARDQM0_PULL_UP_B1 Fld(1,5,AC_MSKB0)//[5:5]
    #define B1_DQ7_RG_TX_ARDQM0_PULL_DN_B1 Fld(1,4,AC_MSKB0)//[4:4]
    #define B1_DQ7_RG_TX_ARDQS0_PULL_UP_B1 Fld(1,3,AC_MSKB0)//[3:3]
    #define B1_DQ7_RG_TX_ARDQS0_PULL_DN_B1 Fld(1,2,AC_MSKB0)//[2:2]
    #define B1_DQ7_RG_TX_ARDQS0B_PULL_UP_B1 Fld(1,1,AC_MSKB0)//[1:1]
    #define B1_DQ7_RG_TX_ARDQS0B_PULL_DN_B1 Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_B1_DQ8 (DDRPHY_BASE_ADDR + 0x0138)
    #define B1_DQ8_RG_TX_ARDQ_CAP_DET_B1 Fld(1,2,AC_MSKB0)//[2:2]
    #define B1_DQ8_RG_TX_ARDQ_EN_CAP_LP4P_B1 Fld(1,1,AC_MSKB0)//[1:1]
    #define B1_DQ8_RG_TX_ARDQ_EN_LP4P_B1 Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_B1_TX_MCK (DDRPHY_BASE_ADDR + 0x0150)
    #define B1_TX_MCK_R_DM_TX_MCK_FRUN_B1 Fld(10,0,AC_MSKW10)//[9:0]
#define DDRPHY_CA_DLL_ARPI0 (DDRPHY_BASE_ADDR + 0x0180)
    #define CA_DLL_ARPI0_RG_ARPI_MCK8X_SEL_CA Fld(1,6,AC_MSKB0)//[6:6]
    #define CA_DLL_ARPI0_RG_ARPI_LS_SEL_CA Fld(1,5,AC_MSKB0)//[5:5]
    #define CA_DLL_ARPI0_RG_ARPI_LS_EN_CA Fld(1,4,AC_MSKB0)//[4:4]
    #define CA_DLL_ARPI0_RG_ARPI_RESETB_CA Fld(1,3,AC_MSKB0)//[3:3]
    #define CA_DLL_ARPI0_RG_ARDLL_PD_CK_SEL_CA Fld(1,2,AC_MSKB0)//[2:2]
    #define CA_DLL_ARPI0_RG_ARMCTLPLL_CK_SEL_CA Fld(1,1,AC_MSKB0)//[1:1]
    #define CA_DLL_ARPI0_RG_ARDLL_FASTPJ_CK_SEL_CA Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_CA_DLL_ARPI1 (DDRPHY_BASE_ADDR + 0x0184)
    #define CA_DLL_ARPI1_RG_ARPI_SET_UPDN_CA Fld(3,28,AC_MSKB3)//[30:28]
    #define CA_DLL_ARPI1_RG_ARPISM_MCK_SEL_CA Fld(1,21,AC_MSKB2)//[21:21]
    #define CA_DLL_ARPI1_RG_ARPI_MCTL_JUMP_EN_CA Fld(1,19,AC_MSKB2)//[19:19]
    #define CA_DLL_ARPI1_RG_ARPI_FB_JUMP_EN_CA Fld(1,17,AC_MSKB2)//[17:17]
    #define CA_DLL_ARPI1_RG_ARPI_CS_JUMP_EN Fld(1,16,AC_MSKB2)//[16:16]
    #define CA_DLL_ARPI1_RG_ARPI_CLK_JUMP_EN Fld(1,15,AC_MSKB1)//[15:15]
    #define CA_DLL_ARPI1_RG_ARPI_CMD_JUMP_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define CA_DLL_ARPI1_RG_ARPI_CLKIEN_JUMP_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define CA_DLL_ARPI1_RG_ARPI_OFFSET_CLKIEN Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_CA_DLL_ARPI2 (DDRPHY_BASE_ADDR + 0x0188)
    #define CA_DLL_ARPI2_RG_ARPI_CG_MCK_CA Fld(1,31,AC_MSKB3)//[31:31]
    #define CA_DLL_ARPI2_RG_ARPI_CG_MCK_FB2DLL_CA Fld(1,27,AC_MSKB3)//[27:27]
    #define CA_DLL_ARPI2_RG_ARPI_CG_MCTL_CA Fld(1,19,AC_MSKB2)//[19:19]
    #define CA_DLL_ARPI2_RG_ARRPI_CG_FB_CA Fld(1,17,AC_MSKB2)//[17:17]
    #define CA_DLL_ARPI2_RG_ARPI_CG_CS Fld(1,16,AC_MSKB2)//[16:16]
    #define CA_DLL_ARPI2_RG_ARPI_CG_CLK Fld(1,15,AC_MSKB1)//[15:15]
    #define CA_DLL_ARPI2_RG_ARPI_CG_CMD Fld(1,13,AC_MSKB1)//[13:13]
    #define CA_DLL_ARPI2_RG_ARPI_CG_CLKIEN Fld(1,11,AC_MSKB1)//[11:11]
    #define CA_DLL_ARPI2_RG_ARPI_MPDIV_CG_CA Fld(1,10,AC_MSKB1)//[10:10]
#define DDRPHY_CA_DLL_ARPI3 (DDRPHY_BASE_ADDR + 0x018C)
    #define CA_DLL_ARPI3_RG_ARPI_MCTL_EN_CA Fld(1,19,AC_MSKB2)//[19:19]
    #define CA_DLL_ARPI3_RG_ARPI_FB_EN_CA Fld(1,17,AC_MSKB2)//[17:17]
    #define CA_DLL_ARPI3_RG_ARPI_CS_EN Fld(1,16,AC_MSKB2)//[16:16]
    #define CA_DLL_ARPI3_RG_ARPI_CLK_EN Fld(1,15,AC_MSKB1)//[15:15]
    #define CA_DLL_ARPI3_RG_ARPI_CMD_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define CA_DLL_ARPI3_RG_ARPI_CLKIEN_EN Fld(1,11,AC_MSKB1)//[11:11]
#define DDRPHY_CA_DLL_ARPI4 (DDRPHY_BASE_ADDR + 0x0190)
    #define CA_DLL_ARPI4_RG_ARPI_BYPASS_MCTL_CA Fld(1,19,AC_MSKB2)//[19:19]
    #define CA_DLL_ARPI4_RG_ARPI_BYPASS_FB_CA Fld(1,17,AC_MSKB2)//[17:17]
    #define CA_DLL_ARPI4_RG_ARPI_BYPASS_CS Fld(1,16,AC_MSKB2)//[16:16]
    #define CA_DLL_ARPI4_RG_ARPI_BYPASS_CLK Fld(1,15,AC_MSKB1)//[15:15]
    #define CA_DLL_ARPI4_RG_ARPI_BYPASS_CMD Fld(1,13,AC_MSKB1)//[13:13]
    #define CA_DLL_ARPI4_RG_ARPI_BYPASS_CLKIEN Fld(1,11,AC_MSKB1)//[11:11]
#define DDRPHY_CA_DLL_ARPI5 (DDRPHY_BASE_ADDR + 0x0194)
    #define CA_DLL_ARPI5_RG_ARDLL_PHDET_OUT_SEL_CA Fld(1,31,AC_MSKB3)//[31:31]
    #define CA_DLL_ARPI5_RG_ARDLL_PHDET_IN_SWAP_CA Fld(1,30,AC_MSKB3)//[30:30]
    #define CA_DLL_ARPI5_RG_ARDLL_FJ_OUT_MODE_CA Fld(1,26,AC_MSKB3)//[26:26]
    #define CA_DLL_ARPI5_RG_ARDLL_FJ_OUT_MODE_SEL_CA Fld(1,25,AC_MSKB3)//[25:25]
    #define CA_DLL_ARPI5_RG_ARDLL_GAIN_CA Fld(4,20,AC_MSKB2)//[23:20]
    #define CA_DLL_ARPI5_RG_ARDLL_IDLECNT_CA Fld(4,16,AC_MSKB2)//[19:16]
    #define CA_DLL_ARPI5_RG_ARDLL_P_GAIN_CA Fld(4,12,AC_MSKB1)//[15:12]
    #define CA_DLL_ARPI5_RG_ARDLL_PHDET_EN_CA Fld(1,11,AC_MSKB1)//[11:11]
    #define CA_DLL_ARPI5_RG_ARDLL_PHJUMP_EN_CA Fld(1,10,AC_MSKB1)//[10:10]
    #define CA_DLL_ARPI5_RG_ARDLL_PHDIV_CA Fld(1,9,AC_MSKB1)//[9:9]
    #define CA_DLL_ARPI5_RG_ARDLL_DIV_DEC_CA Fld(1,8,AC_MSKB1)//[8:8]
    #define CA_DLL_ARPI5_RG_ARDLL_MON_SEL_CA Fld(4,4,AC_MSKB0)//[7:4]
    #define CA_DLL_ARPI5_RG_ARDLL_DIV_MCTL_CA Fld(2,2,AC_MSKB0)//[3:2]
#define DDRPHY_CA_CMD0 (DDRPHY_BASE_ADDR + 0x0198)
    #define CA_CMD0_RG_RX_ARCA5_OFFC Fld(4,20,AC_MSKB2)//[23:20]
    #define CA_CMD0_RG_RX_ARCA4_OFFC Fld(4,16,AC_MSKB2)//[19:16]
    #define CA_CMD0_RG_RX_ARCA3_OFFC Fld(4,12,AC_MSKB1)//[15:12]
    #define CA_CMD0_RG_RX_ARCA2_OFFC Fld(4,8,AC_MSKB1)//[11:8]
    #define CA_CMD0_RG_RX_ARCA1_OFFC Fld(4,4,AC_MSKB0)//[7:4]
    #define CA_CMD0_RG_RX_ARCA0_OFFC Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_CA_CMD1 (DDRPHY_BASE_ADDR + 0x019C)
    #define CA_CMD1_RG_RX_ARCKE2_OFFC Fld(4,20,AC_MSKB2)//[23:20]
    #define CA_CMD1_RG_RX_ARCKE1_OFFC Fld(4,16,AC_MSKB2)//[19:16]
    #define CA_CMD1_RG_RX_ARCKE0_OFFC Fld(4,12,AC_MSKB1)//[15:12]
    #define CA_CMD1_RG_RX_ARCS2_OFFC Fld(4,8,AC_MSKB1)//[11:8]
    #define CA_CMD1_RG_RX_ARCS1_OFFC Fld(4,4,AC_MSKB0)//[7:4]
    #define CA_CMD1_RG_RX_ARCS0_OFFC Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_CA_CMD2 (DDRPHY_BASE_ADDR + 0x01A0)
    #define CA_CMD2_RG_TX_ARCMD_OE_DIS Fld(1,21,AC_MSKB2)//[21:21]
    #define CA_CMD2_RG_TX_ARCMD_ODTEN_DIS Fld(1,20,AC_MSKB2)//[20:20]
    #define CA_CMD2_RG_TX_ARCLK_OE_DIS Fld(1,17,AC_MSKB2)//[17:17]
    #define CA_CMD2_RG_TX_ARCLK_ODTEN_DIS Fld(1,16,AC_MSKB2)//[16:16]
#define DDRPHY_CA_CMD3 (DDRPHY_BASE_ADDR + 0x01A4)
    #define CA_CMD3_RG_RX_ARCLK_SWAP_EN Fld(1,15,AC_MSKB1)//[15:15]
    #define CA_CMD3_RG_RX_ARCMD_OFFC_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define CA_CMD3_RG_RX_ARCMD_STBENCMP_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define CA_CMD3_RG_RX_ARCLK_DQSIENMODE Fld(1,9,AC_MSKB1)//[9:9]
    #define CA_CMD3_RG_RX_ARCLK_STBEN_RESETB Fld(1,8,AC_MSKB1)//[8:8]
    #define CA_CMD3_RG_RX_ARCMD_IN_BUFF_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define CA_CMD3_RG_RX_ARCLK_IN_BUFF_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define CA_CMD3_RG_RX_ARCMD_STBEN_RESETB Fld(1,4,AC_MSKB0)//[4:4]
    #define CA_CMD3_RG_ARCMD_RESETB Fld(1,3,AC_MSKB0)//[3:3]
    #define CA_CMD3_RG_TX_ARCMD_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define CA_CMD3_RG_RX_ARCMD_SMT_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define CA_CMD3_RG_ARCMD_ATPG_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_CA_CMD4 (DDRPHY_BASE_ADDR + 0x01A8)
    #define CA_CMD4_RG_RX_ARCMD_EYE_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define CA_CMD4_RG_RX_ARCMD_EYE_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define CA_CMD4_RG_RX_ARCLK_EYE_R_DLY Fld(7,8,AC_MSKB1)//[14:8]
    #define CA_CMD4_RG_RX_ARCLK_EYE_F_DLY Fld(7,0,AC_MSKB0)//[6:0]
#define DDRPHY_CA_CMD5 (DDRPHY_BASE_ADDR + 0x01AC)
    #define CA_CMD5_RG_RX_ARCLK_DVS_EN Fld(1,31,AC_MSKB3)//[31:31]
    #define CA_CMD5_RG_RX_ARCMD_EYE_STBEN_RESETB Fld(1,25,AC_MSKB3)//[25:25]
    #define CA_CMD5_RG_RX_ARCMD_EYE_EN Fld(1,24,AC_MSKB3)//[24:24]
    #define CA_CMD5_RG_RX_ARCMD_EYE_SEL Fld(4,20,AC_MSKB2)//[23:20]
    #define CA_CMD5_RG_RX_ARCMD_EYE_VREF_EN Fld(1,17,AC_MSKB2)//[17:17]
    #define CA_CMD5_RG_RX_ARCMD_VREF_EN Fld(1,16,AC_MSKB2)//[16:16]
    #define CA_CMD5_RG_RX_ARCMD_EYE_VREF_SEL Fld(6,8,AC_MSKB1)//[13:8]
#define DDRPHY_CA_CMD6 (DDRPHY_BASE_ADDR + 0x01B0)
    #define CA_CMD6_RG_RX_ARCMD_DMRANK_OUTSEL Fld(1,31,AC_MSKB3)//[31:31]
    #define CA_CMD6_RG_RX_ARCMD_EYE_OE_GATE_EN Fld(1,28,AC_MSKB3)//[28:28]
    #define CA_CMD6_RG_RX_ARCMD_EYE_DLY_DQS_BYPASS Fld(1,24,AC_MSKB3)//[24:24]
    #define CA_CMD6_RG_TX_ARCMD_DDR3_SEL Fld(1,19,AC_MSKB2)//[19:19]
    #define CA_CMD6_RG_RX_ARCMD_DDR3_SEL Fld(1,18,AC_MSKB2)//[18:18]
    #define CA_CMD6_RG_TX_ARCMD_DDR4_SEL Fld(1,17,AC_MSKB2)//[17:17]
    #define CA_CMD6_RG_RX_ARCMD_DDR4_SEL Fld(1,16,AC_MSKB2)//[16:16]
    #define CA_CMD6_RG_RX_ARCMD_BIAS_VREF_SEL Fld(2,14,AC_MSKB1)//[15:14]
    #define CA_CMD6_RG_RX_ARCMD_BIAS_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define CA_CMD6_RG_RX_ARCMD_JM_SEL Fld(1,11,AC_MSKB1)//[11:11]
    #define CA_CMD6_RG_RX_ARCMD_O1_SEL Fld(1,9,AC_MSKB1)//[9:9]
    #define CA_CMD6_RG_RX_ARCMD_LPBK_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define CA_CMD6_RG_RX_ARCMD_OP_BIAS_SW_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define CA_CMD6_RG_RX_ARCMD_RES_BIAS_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define CA_CMD6_RG_RX_ARCMD_RPRE_TOG_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define CA_CMD6_RG_TX_ARCMD_SER_MODE Fld(1,4,AC_MSKB0)//[4:4]
    #define CA_CMD6_RG_TX_ARCMD_ODTEN_EXT_DIS Fld(1,3,AC_MSKB0)//[3:3]
    #define CA_CMD6_RG_TX_ARCMD_OE_EXT_DIS Fld(1,2,AC_MSKB0)//[2:2]
    #define CA_CMD6_RG_RX_ARCMD_BIAS_PS Fld(2,0,AC_MSKB0)//[1:0]
#define DDRPHY_CA_CMD7 (DDRPHY_BASE_ADDR + 0x01B4)
    #define CA_CMD7_RG_TX_ARCMD_PULL_UP Fld(1,7,AC_MSKB0)//[7:7]
    #define CA_CMD7_RG_TX_ARCMD_PULL_DN Fld(1,6,AC_MSKB0)//[6:6]
    #define CA_CMD7_RG_TX_ARCS_PULL_UP Fld(1,5,AC_MSKB0)//[5:5]
    #define CA_CMD7_RG_TX_ARCS_PULL_DN Fld(1,4,AC_MSKB0)//[4:4]
    #define CA_CMD7_RG_TX_ARCLK_PULL_UP Fld(1,3,AC_MSKB0)//[3:3]
    #define CA_CMD7_RG_TX_ARCLK_PULL_DN Fld(1,2,AC_MSKB0)//[2:2]
    #define CA_CMD7_RG_TX_ARCLKB_PULL_UP Fld(1,1,AC_MSKB0)//[1:1]
    #define CA_CMD7_RG_TX_ARCLKB_PULL_DN Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_CA_CMD8 (DDRPHY_BASE_ADDR + 0x01B8)
    #define CA_CMD8_RG_TX_RRESETB_PULL_UP Fld(1,21,AC_MSKB2)//[21:21]
    #define CA_CMD8_RG_TX_RRESETB_PULL_DN Fld(1,20,AC_MSKB2)//[20:20]
    #define CA_CMD8_RG_TX_RRESETB_DDR3_SEL Fld(1,19,AC_MSKB2)//[19:19]
    #define CA_CMD8_RG_TX_RRESETB_DDR4_SEL Fld(1,18,AC_MSKB2)//[18:18]
    #define CA_CMD8_RG_TX_RRESETB_SCAN_IN_EN Fld(1,17,AC_MSKB2)//[17:17]
    #define CA_CMD8_RG_RX_RRESETB_SMT_EN Fld(1,16,AC_MSKB2)//[16:16]
    #define CA_CMD8_RG_RRESETB_DRVN Fld(5,8,AC_MSKB1)//[12:8]
    #define CA_CMD8_RG_RRESETB_DRVP Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_CA_CMD9 (DDRPHY_BASE_ADDR + 0x01BC)
    #define CA_CMD9_RG_TX_ARCMD_CAP_DET Fld(1,2,AC_MSKB0)//[2:2]
    #define CA_CMD9_RG_TX_ARCMD_EN_CAP_LP4P Fld(1,1,AC_MSKB0)//[1:1]
    #define CA_CMD9_RG_TX_ARCMD_EN_LP4P Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_CA_TX_MCK (DDRPHY_BASE_ADDR + 0x01D0)
    #define CA_TX_MCK_R_DM_TX_MCK_FRUN_CA Fld(13,0,AC_MSKW10)//[12:0]
#define DDRPHY_MISC_EXTLB0 (DDRPHY_BASE_ADDR + 0x0200)
    #define MISC_EXTLB0_R_EXTLB_LFSR_INI_0 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB0_R_EXTLB_LFSR_INI_1 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB1 (DDRPHY_BASE_ADDR + 0x0204)
    #define MISC_EXTLB1_R_EXTLB_LFSR_INI_2 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB1_R_EXTLB_LFSR_INI_3 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB2 (DDRPHY_BASE_ADDR + 0x0208)
    #define MISC_EXTLB2_R_EXTLB_LFSR_INI_4 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB2_R_EXTLB_LFSR_INI_5 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB3 (DDRPHY_BASE_ADDR + 0x020C)
    #define MISC_EXTLB3_R_EXTLB_LFSR_INI_6 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB3_R_EXTLB_LFSR_INI_7 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB4 (DDRPHY_BASE_ADDR + 0x0210)
    #define MISC_EXTLB4_R_EXTLB_LFSR_INI_8 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB4_R_EXTLB_LFSR_INI_9 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB5 (DDRPHY_BASE_ADDR + 0x0214)
    #define MISC_EXTLB5_R_EXTLB_LFSR_INI_10 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB5_R_EXTLB_LFSR_INI_11 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB6 (DDRPHY_BASE_ADDR + 0x0218)
    #define MISC_EXTLB6_R_EXTLB_LFSR_INI_12 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB6_R_EXTLB_LFSR_INI_13 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB7 (DDRPHY_BASE_ADDR + 0x021C)
    #define MISC_EXTLB7_R_EXTLB_LFSR_INI_14 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB7_R_EXTLB_LFSR_INI_15 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB8 (DDRPHY_BASE_ADDR + 0x0220)
    #define MISC_EXTLB8_R_EXTLB_LFSR_INI_16 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB8_R_EXTLB_LFSR_INI_17 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB9 (DDRPHY_BASE_ADDR + 0x0224)
    #define MISC_EXTLB9_R_EXTLB_LFSR_INI_18 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB9_R_EXTLB_LFSR_INI_19 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB10 (DDRPHY_BASE_ADDR + 0x0228)
    #define MISC_EXTLB10_R_EXTLB_LFSR_INI_20 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB10_R_EXTLB_LFSR_INI_21 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB11 (DDRPHY_BASE_ADDR + 0x022C)
    #define MISC_EXTLB11_R_EXTLB_LFSR_INI_22 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB11_R_EXTLB_LFSR_INI_23 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB12 (DDRPHY_BASE_ADDR + 0x0230)
    #define MISC_EXTLB12_R_EXTLB_LFSR_INI_24 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB12_R_EXTLB_LFSR_INI_25 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB13 (DDRPHY_BASE_ADDR + 0x0234)
    #define MISC_EXTLB13_R_EXTLB_LFSR_INI_26 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB13_R_EXTLB_LFSR_INI_27 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB14 (DDRPHY_BASE_ADDR + 0x0238)
    #define MISC_EXTLB14_R_EXTLB_LFSR_INI_28 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB14_R_EXTLB_LFSR_INI_29 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB15 (DDRPHY_BASE_ADDR + 0x023C)
    #define MISC_EXTLB15_R_EXTLB_LFSR_INI_30 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_EXTLB16 (DDRPHY_BASE_ADDR + 0x0240)
    #define MISC_EXTLB16_R_EXTLB_LFSR_TAP Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB16_R_EXTLB_OE_DQB0_ON Fld(1,16,AC_MSKB2)//[16:16]
    #define MISC_EXTLB16_R_EXTLB_OE_DQM0_ON Fld(1,17,AC_MSKB2)//[17:17]
    #define MISC_EXTLB16_R_EXTLB_OE_DQS0_ON Fld(1,18,AC_MSKB2)//[18:18]
    #define MISC_EXTLB16_R_EXTLB_OE_DQB1_ON Fld(1,19,AC_MSKB2)//[19:19]
    #define MISC_EXTLB16_R_EXTLB_OE_DQM1_ON Fld(1,20,AC_MSKB2)//[20:20]
    #define MISC_EXTLB16_R_EXTLB_OE_DQS1_ON Fld(1,21,AC_MSKB2)//[21:21]
    #define MISC_EXTLB16_R_EXTLB_ODTEN_DQB0_ON Fld(1,22,AC_MSKB2)//[22:22]
    #define MISC_EXTLB16_R_EXTLB_ODTEN_DQM0_ON Fld(1,23,AC_MSKB2)//[23:23]
    #define MISC_EXTLB16_R_EXTLB_ODTEN_DQS0_ON Fld(1,24,AC_MSKB3)//[24:24]
    #define MISC_EXTLB16_R_EXTLB_ODTEN_DQB1_ON Fld(1,25,AC_MSKB3)//[25:25]
    #define MISC_EXTLB16_R_EXTLB_ODTEN_DQM1_ON Fld(1,26,AC_MSKB3)//[26:26]
    #define MISC_EXTLB16_R_EXTLB_ODTEN_DQS1_ON Fld(1,27,AC_MSKB3)//[27:27]
#define DDRPHY_MISC_EXTLB17 (DDRPHY_BASE_ADDR + 0x0244)
    #define MISC_EXTLB17_R_EXTLB Fld(1,0,AC_MSKB0)//[0:0]
    #define MISC_EXTLB17_R_EXTLB_RX_SWRST Fld(1,1,AC_MSKB0)//[1:1]
    #define MISC_EXTLB17_R_EXTLB_TX_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define MISC_EXTLB17_R_EXTLB_TX_EN_OTHERCH_SEL Fld(1,3,AC_MSKB0)//[3:3]
    #define MISC_EXTLB17_R_INTLB_ARCLK_MUXSEL Fld(1,4,AC_MSKB0)//[4:4]
    #define MISC_EXTLB17_R_INTLB_DRDF_CA_MUXSEL Fld(1,5,AC_MSKB0)//[5:5]
    #define MISC_EXTLB17_R_EXTLB_TX_PRE_ON Fld(1,7,AC_MSKB0)//[7:7]
    #define MISC_EXTLB17_R_EXTLB_RX_LENGTH_M1 Fld(24,8,AC_MSKDW)//[31:8]
#define DDRPHY_MISC_EXTLB18 (DDRPHY_BASE_ADDR + 0x0248)
    #define MISC_EXTLB18_R_OTH_TX_TRIG_SRC_SEL Fld(4,20,AC_MSKB2)//[23:20]
    #define MISC_EXTLB18_R_TX_TRIG_SRC_SEL Fld(4,16,AC_MSKB2)//[19:16]
    #define MISC_EXTLB18_R_LPBK_CA_RX_MODE Fld(1,9,AC_MSKB1)//[9:9]
    #define MISC_EXTLB18_R_LPBK_DQ_RX_MODE Fld(1,8,AC_MSKB1)//[8:8]
    #define MISC_EXTLB18_R_LPBK_CA_TX_MODE Fld(1,5,AC_MSKB0)//[5:5]
    #define MISC_EXTLB18_R_LPBK_DQ_TX_MODE Fld(1,4,AC_MSKB0)//[4:4]
    #define MISC_EXTLB18_R_OTH_TX_EN_SRC_SEL Fld(1,1,AC_MSKB0)//[1:1]
    #define MISC_EXTLB18_R_TX_EN_SRC_SEL Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_MISC_EXTLB19 (DDRPHY_BASE_ADDR + 0x024C)
    #define MISC_EXTLB19_R_EXTLB_DBG_SEL Fld(5,16,AC_MSKB2)//[20:16]
    #define MISC_EXTLB19_R_EXTLB_XTALK_ENABLE Fld(1,2,AC_MSKB0)//[2:2]
    #define MISC_EXTLB19_R_EXTLB_SSO_ENABLE Fld(1,1,AC_MSKB0)//[1:1]
    #define MISC_EXTLB19_R_EXTLB_LFSR_ENABLE Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_MISC_EXTLB20 (DDRPHY_BASE_ADDR + 0x0250)
    #define MISC_EXTLB20_R_XTALK_TX_07_TOG_CYCLE Fld(4,28,AC_MSKB3)//[31:28]
    #define MISC_EXTLB20_R_XTALK_TX_06_TOG_CYCLE Fld(4,24,AC_MSKB3)//[27:24]
    #define MISC_EXTLB20_R_XTALK_TX_05_TOG_CYCLE Fld(4,20,AC_MSKB2)//[23:20]
    #define MISC_EXTLB20_R_XTALK_TX_04_TOG_CYCLE Fld(4,16,AC_MSKB2)//[19:16]
    #define MISC_EXTLB20_R_XTALK_TX_03_TOG_CYCLE Fld(4,12,AC_MSKB1)//[15:12]
    #define MISC_EXTLB20_R_XTALK_TX_02_TOG_CYCLE Fld(4,8,AC_MSKB1)//[11:8]
    #define MISC_EXTLB20_R_XTALK_TX_01_TOG_CYCLE Fld(4,4,AC_MSKB0)//[7:4]
    #define MISC_EXTLB20_R_XTALK_TX_00_TOG_CYCLE Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_MISC_EXTLB21 (DDRPHY_BASE_ADDR + 0x0254)
    #define MISC_EXTLB21_R_XTALK_TX_15_TOG_CYCLE Fld(4,28,AC_MSKB3)//[31:28]
    #define MISC_EXTLB21_R_XTALK_TX_14_TOG_CYCLE Fld(4,24,AC_MSKB3)//[27:24]
    #define MISC_EXTLB21_R_XTALK_TX_13_TOG_CYCLE Fld(4,20,AC_MSKB2)//[23:20]
    #define MISC_EXTLB21_R_XTALK_TX_12_TOG_CYCLE Fld(4,16,AC_MSKB2)//[19:16]
    #define MISC_EXTLB21_R_XTALK_TX_11_TOG_CYCLE Fld(4,12,AC_MSKB1)//[15:12]
    #define MISC_EXTLB21_R_XTALK_TX_10_TOG_CYCLE Fld(4,8,AC_MSKB1)//[11:8]
    #define MISC_EXTLB21_R_XTALK_TX_09_TOG_CYCLE Fld(4,4,AC_MSKB0)//[7:4]
    #define MISC_EXTLB21_R_XTALK_TX_08_TOG_CYCLE Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_MISC_EXTLB22 (DDRPHY_BASE_ADDR + 0x0258)
    #define MISC_EXTLB22_R_XTALK_TX_23_TOG_CYCLE Fld(4,28,AC_MSKB3)//[31:28]
    #define MISC_EXTLB22_R_XTALK_TX_22_TOG_CYCLE Fld(4,24,AC_MSKB3)//[27:24]
    #define MISC_EXTLB22_R_XTALK_TX_21_TOG_CYCLE Fld(4,20,AC_MSKB2)//[23:20]
    #define MISC_EXTLB22_R_XTALK_TX_20_TOG_CYCLE Fld(4,16,AC_MSKB2)//[19:16]
    #define MISC_EXTLB22_R_XTALK_TX_19_TOG_CYCLE Fld(4,12,AC_MSKB1)//[15:12]
    #define MISC_EXTLB22_R_XTALK_TX_18_TOG_CYCLE Fld(4,8,AC_MSKB1)//[11:8]
    #define MISC_EXTLB22_R_XTALK_TX_17_TOG_CYCLE Fld(4,4,AC_MSKB0)//[7:4]
    #define MISC_EXTLB22_R_XTALK_TX_16_TOG_CYCLE Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_MISC_EXTLB23 (DDRPHY_BASE_ADDR + 0x025C)
    #define MISC_EXTLB23_R_XTALK_TX_31_TOG_CYCLE Fld(4,28,AC_MSKB3)//[31:28]
    #define MISC_EXTLB23_R_XTALK_TX_30_TOG_CYCLE Fld(4,24,AC_MSKB3)//[27:24]
    #define MISC_EXTLB23_R_XTALK_TX_29_TOG_CYCLE Fld(4,20,AC_MSKB2)//[23:20]
    #define MISC_EXTLB23_R_XTALK_TX_28_TOG_CYCLE Fld(4,16,AC_MSKB2)//[19:16]
    #define MISC_EXTLB23_R_XTALK_TX_27_TOG_CYCLE Fld(4,12,AC_MSKB1)//[15:12]
    #define MISC_EXTLB23_R_XTALK_TX_26_TOG_CYCLE Fld(4,8,AC_MSKB1)//[11:8]
    #define MISC_EXTLB23_R_XTALK_TX_25_TOG_CYCLE Fld(4,4,AC_MSKB0)//[7:4]
    #define MISC_EXTLB23_R_XTALK_TX_24_TOG_CYCLE Fld(4,0,AC_MSKB0)//[3:0]

//Page AO_3
#define DDRPHY_MISC_VREF_CTRL (DDRPHY_BASE_ADDR + 0x0264)
    #define MISC_VREF_CTRL_RG_RVREF_VREF_EN Fld(1,31,AC_MSKB3)//[31:31]
    #define MISC_VREF_CTRL_RG_RVREF_SEL_CMD Fld(6,24,AC_MSKB3)//[29:24]
    #define MISC_VREF_CTRL_RG_RVREF_DDR3_SEL Fld(1,23,AC_MSKB2)//[23:23]
    #define MISC_VREF_CTRL_RG_RVREF_DDR4_SEL Fld(1,22,AC_MSKB2)//[22:22]
    #define MISC_VREF_CTRL_RG_RVREF_SEL_DQ Fld(6,16,AC_MSKB2)//[21:16]
#define DDRPHY_MISC_IMP_CTRL0 (DDRPHY_BASE_ADDR + 0x0268)
    #define MISC_IMP_CTRL0_RG_RIMP_VREF_SEL Fld(6,16,AC_MSKB2)//[21:16]
    #define MISC_IMP_CTRL0_RG_RIMP_DDR3_SEL Fld(1,6,AC_MSKB0)//[6:6]
    #define MISC_IMP_CTRL0_RG_RIMP_DDR4_SEL Fld(1,5,AC_MSKB0)//[5:5]
    #define MISC_IMP_CTRL0_RG_IMP_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define MISC_IMP_CTRL0_RG_IMP_OCD_PUCMP_EN Fld(1,3,AC_MSKB0)//[3:3]
#define DDRPHY_MISC_IMP_CTRL1 (DDRPHY_BASE_ADDR + 0x026C)
    #define MISC_IMP_CTRL1_RG_RIMP_DRVN Fld(5,24,AC_MSKB3)//[28:24]
    #define MISC_IMP_CTRL1_RG_RIMP_DRVP Fld(5,16,AC_MSKB2)//[20:16]
    #define MISC_IMP_CTRL1_RG_RIMP_REV Fld(8,8,AC_FULLB1)//[15:8]
    #define MISC_IMP_CTRL1_RG_RIMP_VREF_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define MISC_IMP_CTRL1_RG_RIMP_PRE_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define MISC_IMP_CTRL1_RG_RIMP_ODT_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define MISC_IMP_CTRL1_RG_RIMP_BIAS_EN Fld(1,4,AC_MSKB0)//[4:4]
#define DDRPHY_MISC_SHU_OPT (DDRPHY_BASE_ADDR + 0x0270)
    #define MISC_SHU_OPT_R_CA_SHU_PHDET_SPM_EN Fld(2,18,AC_MSKB2)//[19:18]
    #define MISC_SHU_OPT_R_CA_SHU_PHY_GATING_RESETB_SPM_EN Fld(1,16,AC_MSKB2)//[16:16]
    #define MISC_SHU_OPT_R_DQB1_SHU_PHDET_SPM_EN Fld(2,10,AC_MSKB1)//[11:10]
    #define MISC_SHU_OPT_R_DQB1_SHU_PHY_GATING_RESETB_SPM_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define MISC_SHU_OPT_R_DQB0_SHU_PHDET_SPM_EN Fld(2,2,AC_MSKB0)//[3:2]
    #define MISC_SHU_OPT_R_DQB0_SHU_PHY_GATING_RESETB_SPM_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_MISC_SPM_CTRL0 (DDRPHY_BASE_ADDR + 0x0274)
    #define MISC_SPM_CTRL0_PHY_SPM_CTL0 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_SPM_CTRL1 (DDRPHY_BASE_ADDR + 0x0278)
    #define MISC_SPM_CTRL1_PHY_SPM_CTL1 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_SPM_CTRL2 (DDRPHY_BASE_ADDR + 0x027C)
    #define MISC_SPM_CTRL2_PHY_SPM_CTL2 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_SPM_CTRL3 (DDRPHY_BASE_ADDR + 0x0280)
    #define MISC_SPM_CTRL3_PHY_SPM_CTL3 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_CG_CTRL0 (DDRPHY_BASE_ADDR + 0x0284)
    #define MISC_CG_CTRL0_CLK_MEM_DFS_CFG Fld(32,0,AC_FULLDW)//[31:0]
    #define MISC_CG_CTRL0_RG_APB_CLK_FREQ_MSK_DIS Fld(1,29,AC_MSKB3)//[29:29]
    #define MISC_CG_CTRL0_RG_DA_RREF_CK_SEL Fld(1,28,AC_MSKB3)//[28:28]
    #define MISC_CG_CTRL0_RG_CG_INFRA_OFF_DISABLE Fld(1,19,AC_MSKB2)//[19:19]
    #define MISC_CG_CTRL0_RG_CG_IDLE_SYNC_EN Fld(1,18,AC_MSKB2)//[18:18]
    #define MISC_CG_CTRL0_RG_CG_RX_COMB1_OFF_DISABLE Fld(1,17,AC_MSKB2)//[17:17]
    #define MISC_CG_CTRL0_RG_CG_RX_COMB0_OFF_DISABLE Fld(1,16,AC_MSKB2)//[16:16]
    #define MISC_CG_CTRL0_RG_CG_RX_CMD_OFF_DISABLE Fld(1,15,AC_MSKB1)//[15:15]
    #define MISC_CG_CTRL0_RG_CG_COMB1_OFF_DISABLE Fld(1,14,AC_MSKB1)//[14:14]
    #define MISC_CG_CTRL0_RG_CG_COMB0_OFF_DISABLE Fld(1,13,AC_MSKB1)//[13:13]
    #define MISC_CG_CTRL0_RG_CG_CMD_OFF_DISABLE Fld(1,12,AC_MSKB1)//[12:12]
    #define MISC_CG_CTRL0_RG_CG_COMB_OFF_DISABLE Fld(1,11,AC_MSKB1)//[11:11]
    #define MISC_CG_CTRL0_RG_CG_PHY_OFF_DIABLE Fld(1,10,AC_MSKB1)//[10:10]
    #define MISC_CG_CTRL0_RG_CG_DRAMC_OFF_DISABLE Fld(1,9,AC_MSKB1)//[9:9]
    #define MISC_CG_CTRL0_RG_CG_EMI_OFF_DISABLE Fld(1,8,AC_MSKB1)//[8:8]
    #define MISC_CG_CTRL0_CLK_MEM_INV Fld(1,6,AC_MSKB0)//[6:6]
    #define MISC_CG_CTRL0_CLK_MEM_SEL Fld(2,4,AC_MSKB0)//[5:4]
    #define MISC_CG_CTRL0_W_CHG_MEM Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_MISC_CG_CTRL1 (DDRPHY_BASE_ADDR + 0x0288)
    #define MISC_CG_CTRL1_R_DVS_DIV4_CG_CTRL Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_CG_CTRL2 (DDRPHY_BASE_ADDR + 0x028C)
    #define MISC_CG_CTRL2_RG_MEM_DCM_CTL Fld(32,0,AC_FULLDW)//[31:0]
    #define MISC_CG_CTRL2_RG_MEM_DCM_CG_OFF_DISABLE Fld(1,31,AC_MSKB3)//[31:31]
    #define MISC_CG_CTRL2_RG_PIPE0_CG_OFF_DISABLE Fld(1,29,AC_MSKB3)//[29:29]
    #define MISC_CG_CTRL2_RG_PHY_CG_OFF_DISABLE Fld(1,28,AC_MSKB3)//[28:28]
    #define MISC_CG_CTRL2_RG_MEM_DCM_FORCE_OFF Fld(1,26,AC_MSKB3)//[26:26]
    #define MISC_CG_CTRL2_RG_MEM_DCM_IDLE_FSEL Fld(5,21,AC_MSKW32)//[25:21]
    #define MISC_CG_CTRL2_RG_MEM_DCM_FSEL Fld(5,16,AC_MSKB2)//[20:16]
    #define MISC_CG_CTRL2_RG_MEM_DCM_DBC_CNT Fld(7,9,AC_MSKB1)//[15:9]
    #define MISC_CG_CTRL2_RG_MEM_DCM_DBC_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define MISC_CG_CTRL2_RG_MEM_DCM_DCM_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define MISC_CG_CTRL2_RG_MEM_DCM_FORCE_ON Fld(1,6,AC_MSKB0)//[6:6]
    #define MISC_CG_CTRL2_RG_MEM_DCM_APB_SEL Fld(5,1,AC_MSKB0)//[5:1]
    #define MISC_CG_CTRL2_RG_MEM_DCM_APB_TOG Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_MISC_CG_CTRL3 (DDRPHY_BASE_ADDR + 0x0290)
    #define MISC_CG_CTRL3_R_LBK_CG_CTRL Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_CG_CTRL4 (DDRPHY_BASE_ADDR + 0x0294)
    #define MISC_CG_CTRL4_R_PHY_MCK_CG_CTRL Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_CG_CTRL5 (DDRPHY_BASE_ADDR + 0x0298)
    #define MISC_CG_CTRL5_PHY_CG_CTRL_TMP Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_CTRL0 (DDRPHY_BASE_ADDR + 0x029C)
    #define MISC_CTRL0_R_STBENCMP_DIV4CK_EN Fld(1,31,AC_MSKB3)//[31:31]
    #define MISC_CTRL0_R_CLKIEN_DIV4_CK_CG_CTRL Fld(1,30,AC_MSKB3)//[30:30]
    #define MISC_CTRL0_R_DQS1IEN_DIV4_CK_CG_CTRL Fld(1,29,AC_MSKB3)//[29:29]
    #define MISC_CTRL0_R_DQS0IEN_DIV4_CK_CG_CTRL Fld(1,28,AC_MSKB3)//[28:28]
    #define MISC_CTRL0_R_DMSTBENCMP_RK_FIFO_EN Fld(1,26,AC_MSKB3)//[26:26]
    #define MISC_CTRL0_R_DMSTBENCMP_FIFO_EN Fld(1,25,AC_MSKB3)//[25:25]
    #define MISC_CTRL0_R_DMDQSIEN_FIFO_EN Fld(1,24,AC_MSKB3)//[24:24]
    #define MISC_CTRL0_R_DMDQSIEN_VALID_LAT Fld(3,21,AC_MSKB2)//[23:21]
    #define MISC_CTRL0_R_DMDQSIEN_RDSEL_LAT Fld(3,18,AC_MSKB2)//[20:18]
    #define MISC_CTRL0_R_DMDQSIEN_DEPTH_HALF Fld(1,16,AC_MSKB2)//[16:16]
    #define MISC_CTRL0_R_DMVALID_DLY Fld(3,13,AC_MSKB1)//[15:13]
    #define MISC_CTRL0_R_DMVALID_NARROW_IG Fld(1,12,AC_MSKB1)//[12:12]
    #define MISC_CTRL0_R_DMVALID_DLY_OPT Fld(1,11,AC_MSKB1)//[11:11]
    #define MISC_CTRL0_R_DMSTBEN_OUTSEL Fld(1,9,AC_MSKB1)//[9:9]
    #define MISC_CTRL0_R_DMSTBEN_SYNCOPT Fld(1,8,AC_MSKB1)//[8:8]
    #define MISC_CTRL0_R_DMDQSIEN_OUTSEL Fld(4,4,AC_MSKB0)//[7:4]
    #define MISC_CTRL0_R_DMDQSIEN_SYNCOPT Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_MISC_CTRL1 (DDRPHY_BASE_ADDR + 0x02A0)
    #define MISC_CTRL1_R_DMDA_RRESETB_E Fld(1,31,AC_MSKB3)//[31:31]
    #define MISC_CTRL1_R_HWSAVE_MODE_ENA Fld(1,30,AC_MSKB3)//[30:30]
    #define MISC_CTRL1_R_DMODTDISOE_C Fld(1,29,AC_MSKB3)//[29:29]
    #define MISC_CTRL1_R_DMODTDISOE_B Fld(1,28,AC_MSKB3)//[28:28]
    #define MISC_CTRL1_R_DMODTDISOE_A Fld(1,27,AC_MSKB3)//[27:27]
    #define MISC_CTRL1_R_WL_DOWNSP Fld(1,26,AC_MSKB3)//[26:26]
    #define MISC_CTRL1_R_DMSTBENCMP_RK_OPT Fld(1,25,AC_MSKB3)//[25:25]
    #define MISC_CTRL1_R_DMDQSIENCG_EN Fld(1,24,AC_MSKB3)//[24:24]
    #define MISC_CTRL1_R_DMDRAMCLKEN1 Fld(4,20,AC_MSKB2)//[23:20]
    #define MISC_CTRL1_R_DMDRAMCLKEN0 Fld(4,16,AC_MSKB2)//[19:16]
    #define MISC_CTRL1_R_DMMUXCA_SEC Fld(1,14,AC_MSKB1)//[14:14]
    #define MISC_CTRL1_R_DMMUXBYTE1_SEC Fld(1,13,AC_MSKB1)//[13:13]
    #define MISC_CTRL1_R_DMMUXBYTE0_SEC Fld(1,12,AC_MSKB1)//[12:12]
    #define MISC_CTRL1_CK_BFE_DCM_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define MISC_CTRL1_R_DMPINMUX Fld(2,8,AC_MSKB1)//[9:8]
    #define MISC_CTRL1_R_DMARPIDQ_SW Fld(1,7,AC_MSKB0)//[7:7]
    #define MISC_CTRL1_R_DMMUXCA Fld(1,6,AC_MSKB0)//[6:6]
    #define MISC_CTRL1_R_DMMCTLPLL_CKSEL Fld(2,4,AC_MSKB0)//[5:4]
    #define MISC_CTRL1_R_DM_TX_ARCMD_OE Fld(1,3,AC_MSKB0)//[3:3]
    #define MISC_CTRL1_R_DM_TX_ARCLK_OE Fld(1,2,AC_MSKB0)//[2:2]
    #define MISC_CTRL1_R_DMPHYRST Fld(1,1,AC_MSKB0)//[1:1]
    #define MISC_CTRL1_R_DMDQMDBI Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_MISC_CTRL2 (DDRPHY_BASE_ADDR + 0x02A4)
    #define MISC_CTRL2_PLL_SHU_GP2 Fld(2,2,AC_MSKB0)//[3:2]      //francis add
    #define MISC_CTRL2_PLL_SHU_GP Fld(2,0,AC_MSKB0)//[1:0]
#define DDRPHY_MISC_CTRL3 (DDRPHY_BASE_ADDR + 0x02A8)
    #define MISC_CTRL3_DRAM_CLK_NEW_DQ_EN_SEL Fld(4,28,AC_MSKB3)//[31:28]
    #define MISC_CTRL3_DDRPHY_MCK_MPDIV_CG_DQ_SEL Fld(2,24,AC_MSKB3)//[25:24]
    #define MISC_CTRL3_R_DDRPHY_COMB_CG_IG Fld(1,23,AC_MSKB2)//[23:23]
    #define MISC_CTRL3_ARPI_CG_MCTL_DQ_OPT Fld(1,22,AC_MSKB2)//[22:22]
    #define MISC_CTRL3_ARPI_CG_MCK_DQ_OPT Fld(1,21,AC_MSKB2)//[21:21]
    #define MISC_CTRL3_ARPI_MPDIV_CG_DQ_OPT Fld(1,20,AC_MSKB2)//[20:20]
    #define MISC_CTRL3_ARPI_CG_DQS_OPT Fld(2,18,AC_MSKB2)//[19:18]
    #define MISC_CTRL3_ARPI_CG_DQ_OPT Fld(2,16,AC_MSKB2)//[17:16]
    #define MISC_CTRL3_DRAM_CLK_NEW_CA_EN_SEL Fld(4,12,AC_MSKB1)//[15:12]
    #define MISC_CTRL3_DDRPHY_MCK_MPDIV_CG_CA_SEL Fld(2,8,AC_MSKB1)//[9:8]
    #define MISC_CTRL3_ARPI_CG_MCTL_CA_OPT Fld(1,6,AC_MSKB0)//[6:6]
    #define MISC_CTRL3_ARPI_CG_MCK_CA_OPT Fld(1,5,AC_MSKB0)//[5:5]
    #define MISC_CTRL3_ARPI_MPDIV_CG_CA_OPT Fld(1,4,AC_MSKB0)//[4:4]
    #define MISC_CTRL3_ARPI_CG_CLK_OPT Fld(2,2,AC_MSKB0)//[3:2]
    #define MISC_CTRL3_ARPI_CG_CMD_OPT Fld(2,0,AC_MSKB0)//[1:0]
#define DDRPHY_MISC_CTRL4 (DDRPHY_BASE_ADDR + 0x02AC)
    #define MISC_CTRL4_RG_PW_CON_CHA_0 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_CTRL5 (DDRPHY_BASE_ADDR + 0x02B0)
    #define MISC_CTRL5_RG_PW_CON_CHA_1 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_EXTLB_RX0 (DDRPHY_BASE_ADDR + 0x02B4)
    #define MISC_EXTLB_RX0_R_EXTLB_LFSR_RX_INI_0 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB_RX0_R_EXTLB_LFSR_RX_INI_1 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB_RX1 (DDRPHY_BASE_ADDR + 0x02B8)
    #define MISC_EXTLB_RX1_R_EXTLB_LFSR_RX_INI_2 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB_RX1_R_EXTLB_LFSR_RX_INI_3 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB_RX2 (DDRPHY_BASE_ADDR + 0x02BC)
    #define MISC_EXTLB_RX2_R_EXTLB_LFSR_RX_INI_4 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB_RX2_R_EXTLB_LFSR_RX_INI_5 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB_RX3 (DDRPHY_BASE_ADDR + 0x02C0)
    #define MISC_EXTLB_RX3_R_EXTLB_LFSR_RX_INI_6 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB_RX3_R_EXTLB_LFSR_RX_INI_7 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB_RX4 (DDRPHY_BASE_ADDR + 0x02C4)
    #define MISC_EXTLB_RX4_R_EXTLB_LFSR_RX_INI_8 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB_RX4_R_EXTLB_LFSR_RX_INI_9 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB_RX5 (DDRPHY_BASE_ADDR + 0x02C8)
    #define MISC_EXTLB_RX5_R_EXTLB_LFSR_RX_INI_10 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB_RX5_R_EXTLB_LFSR_RX_INI_11 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB_RX6 (DDRPHY_BASE_ADDR + 0x02CC)
    #define MISC_EXTLB_RX6_R_EXTLB_LFSR_RX_INI_12 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB_RX6_R_EXTLB_LFSR_RX_INI_13 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB_RX7 (DDRPHY_BASE_ADDR + 0x02D0)
    #define MISC_EXTLB_RX7_R_EXTLB_LFSR_RX_INI_14 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB_RX7_R_EXTLB_LFSR_RX_INI_15 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB_RX8 (DDRPHY_BASE_ADDR + 0x02D4)
    #define MISC_EXTLB_RX8_R_EXTLB_LFSR_RX_INI_16 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB_RX8_R_EXTLB_LFSR_RX_INI_17 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB_RX9 (DDRPHY_BASE_ADDR + 0x02D8)
    #define MISC_EXTLB_RX9_R_EXTLB_LFSR_RX_INI_18 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB_RX9_R_EXTLB_LFSR_RX_INI_19 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB_RX10 (DDRPHY_BASE_ADDR + 0x02DC)
    #define MISC_EXTLB_RX10_R_EXTLB_LFSR_RX_INI_20 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB_RX10_R_EXTLB_LFSR_RX_INI_21 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB_RX11 (DDRPHY_BASE_ADDR + 0x02E0)
    #define MISC_EXTLB_RX11_R_EXTLB_LFSR_RX_INI_22 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB_RX11_R_EXTLB_LFSR_RX_INI_23 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB_RX12 (DDRPHY_BASE_ADDR + 0x02E4)
    #define MISC_EXTLB_RX12_R_EXTLB_LFSR_RX_INI_24 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB_RX12_R_EXTLB_LFSR_RX_INI_25 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB_RX13 (DDRPHY_BASE_ADDR + 0x02E8)
    #define MISC_EXTLB_RX13_R_EXTLB_LFSR_RX_INI_26 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB_RX13_R_EXTLB_LFSR_RX_INI_27 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB_RX14 (DDRPHY_BASE_ADDR + 0x02EC)
    #define MISC_EXTLB_RX14_R_EXTLB_LFSR_RX_INI_28 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB_RX14_R_EXTLB_LFSR_RX_INI_29 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB_RX15 (DDRPHY_BASE_ADDR + 0x02F0)
    #define MISC_EXTLB_RX15_R_EXTLB_LFSR_RX_INI_30 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_EXTLB_RX16 (DDRPHY_BASE_ADDR + 0x02F4)
    #define MISC_EXTLB_RX16_R_EXTLB_RX_GATE_DELSEL_CA Fld(7,16,AC_MSKB2)//[22:16]
    #define MISC_EXTLB_RX16_R_EXTLB_RX_GATE_DELSEL_DQB1 Fld(7,8,AC_MSKB1)//[14:8]
    #define MISC_EXTLB_RX16_R_EXTLB_RX_GATE_DELSEL_DQB0 Fld(7,0,AC_MSKB0)//[6:0]
#define DDRPHY_MISC_EXTLB_RX17 (DDRPHY_BASE_ADDR + 0x02F8)
    #define MISC_EXTLB_RX17_R_XTALK_RX_07_TOG_CYCLE Fld(4,28,AC_MSKB3)//[31:28]
    #define MISC_EXTLB_RX17_R_XTALK_RX_06_TOG_CYCLE Fld(4,24,AC_MSKB3)//[27:24]
    #define MISC_EXTLB_RX17_R_XTALK_RX_05_TOG_CYCLE Fld(4,20,AC_MSKB2)//[23:20]
    #define MISC_EXTLB_RX17_R_XTALK_RX_04_TOG_CYCLE Fld(4,16,AC_MSKB2)//[19:16]
    #define MISC_EXTLB_RX17_R_XTALK_RX_03_TOG_CYCLE Fld(4,12,AC_MSKB1)//[15:12]
    #define MISC_EXTLB_RX17_R_XTALK_RX_02_TOG_CYCLE Fld(4,8,AC_MSKB1)//[11:8]
    #define MISC_EXTLB_RX17_R_XTALK_RX_01_TOG_CYCLE Fld(4,4,AC_MSKB0)//[7:4]
    #define MISC_EXTLB_RX17_R_XTALK_RX_00_TOG_CYCLE Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_MISC_EXTLB_RX18 (DDRPHY_BASE_ADDR + 0x02FC)
    #define MISC_EXTLB_RX18_R_XTALK_RX_15_TOG_CYCLE Fld(4,28,AC_MSKB3)//[31:28]
    #define MISC_EXTLB_RX18_R_XTALK_RX_14_TOG_CYCLE Fld(4,24,AC_MSKB3)//[27:24]
    #define MISC_EXTLB_RX18_R_XTALK_RX_13_TOG_CYCLE Fld(4,20,AC_MSKB2)//[23:20]
    #define MISC_EXTLB_RX18_R_XTALK_RX_12_TOG_CYCLE Fld(4,16,AC_MSKB2)//[19:16]
    #define MISC_EXTLB_RX18_R_XTALK_RX_11_TOG_CYCLE Fld(4,12,AC_MSKB1)//[15:12]
    #define MISC_EXTLB_RX18_R_XTALK_RX_10_TOG_CYCLE Fld(4,8,AC_MSKB1)//[11:8]
    #define MISC_EXTLB_RX18_R_XTALK_RX_09_TOG_CYCLE Fld(4,4,AC_MSKB0)//[7:4]
    #define MISC_EXTLB_RX18_R_XTALK_RX_08_TOG_CYCLE Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_MISC_EXTLB_RX19 (DDRPHY_BASE_ADDR + 0x0300)
    #define MISC_EXTLB_RX19_R_XTALK_RX_23_TOG_CYCLE Fld(4,28,AC_MSKB3)//[31:28]
    #define MISC_EXTLB_RX19_R_XTALK_RX_22_TOG_CYCLE Fld(4,24,AC_MSKB3)//[27:24]
    #define MISC_EXTLB_RX19_R_XTALK_RX_21_TOG_CYCLE Fld(4,20,AC_MSKB2)//[23:20]
    #define MISC_EXTLB_RX19_R_XTALK_RX_20_TOG_CYCLE Fld(4,16,AC_MSKB2)//[19:16]
    #define MISC_EXTLB_RX19_R_XTALK_RX_19_TOG_CYCLE Fld(4,12,AC_MSKB1)//[15:12]
    #define MISC_EXTLB_RX19_R_XTALK_RX_18_TOG_CYCLE Fld(4,8,AC_MSKB1)//[11:8]
    #define MISC_EXTLB_RX19_R_XTALK_RX_17_TOG_CYCLE Fld(4,4,AC_MSKB0)//[7:4]
    #define MISC_EXTLB_RX19_R_XTALK_RX_16_TOG_CYCLE Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_MISC_EXTLB_RX20 (DDRPHY_BASE_ADDR + 0x0304)
    #define MISC_EXTLB_RX20_R_XTALK_RX_31_TOG_CYCLE Fld(4,28,AC_MSKB3)//[31:28]
    #define MISC_EXTLB_RX20_R_XTALK_RX_30_TOG_CYCLE Fld(4,24,AC_MSKB3)//[27:24]
    #define MISC_EXTLB_RX20_R_XTALK_RX_29_TOG_CYCLE Fld(4,20,AC_MSKB2)//[23:20]
    #define MISC_EXTLB_RX20_R_XTALK_RX_28_TOG_CYCLE Fld(4,16,AC_MSKB2)//[19:16]
    #define MISC_EXTLB_RX20_R_XTALK_RX_27_TOG_CYCLE Fld(4,12,AC_MSKB1)//[15:12]
    #define MISC_EXTLB_RX20_R_XTALK_RX_26_TOG_CYCLE Fld(4,8,AC_MSKB1)//[11:8]
    #define MISC_EXTLB_RX20_R_XTALK_RX_25_TOG_CYCLE Fld(4,4,AC_MSKB0)//[7:4]
    #define MISC_EXTLB_RX20_R_XTALK_RX_24_TOG_CYCLE Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO0 (DDRPHY_BASE_ADDR + 0x0400)
    #define MISC_DQ_RXDLY_TRRO0_DVS_RKX_BX_SW_LEAD_CNT_OUT_B0 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_DQ_RXDLY_TRRO0_DVS_RKX_BX_SW_LAG_CNT_OUT_B0 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO1 (DDRPHY_BASE_ADDR + 0x0404)
    #define MISC_DQ_RXDLY_TRRO1_DVS_RKX_BX_SW_LEAD_CNT_OUT_B1 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_DQ_RXDLY_TRRO1_DVS_RKX_BX_SW_LAG_CNT_OUT_B1 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO2 (DDRPHY_BASE_ADDR + 0x0408)
    #define MISC_DQ_RXDLY_TRRO2_DVS_RKX_BX_SW_LEAD_CNT_OUT_B2 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_DQ_RXDLY_TRRO2_DVS_RKX_BX_SW_LAG_CNT_OUT_B2 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO3 (DDRPHY_BASE_ADDR + 0x040C)
    #define MISC_DQ_RXDLY_TRRO3_DVS_RKX_BX_SW_LEAD_CNT_OUT_B3 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_DQ_RXDLY_TRRO3_DVS_RKX_BX_SW_LAG_CNT_OUT_B3 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO4 (DDRPHY_BASE_ADDR + 0x0410)
    #define MISC_DQ_RXDLY_TRRO4_DVS_RKX_BX_SW_LEAD_CNT_OUT_B4 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_DQ_RXDLY_TRRO4_DVS_RKX_BX_SW_LAG_CNT_OUT_B4 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO5 (DDRPHY_BASE_ADDR + 0x0414)
    #define MISC_DQ_RXDLY_TRRO5_DVS_RKX_BX_SW_LEAD_CNT_OUT_B5 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_DQ_RXDLY_TRRO5_DVS_RKX_BX_SW_LAG_CNT_OUT_B5 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO6 (DDRPHY_BASE_ADDR + 0x0418)
    #define MISC_DQ_RXDLY_TRRO6_DVS_RKX_BX_SW_LEAD_CNT_OUT_B6 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_DQ_RXDLY_TRRO6_DVS_RKX_BX_SW_LAG_CNT_OUT_B6 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO7 (DDRPHY_BASE_ADDR + 0x041C)
    #define MISC_DQ_RXDLY_TRRO7_DVS_RKX_BX_SW_LEAD_CNT_OUT_B7 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_DQ_RXDLY_TRRO7_DVS_RKX_BX_SW_LAG_CNT_OUT_B7 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO8 (DDRPHY_BASE_ADDR + 0x0420)
    #define MISC_DQ_RXDLY_TRRO8_DVS_RKX_BX_SW_LEAD_CNT_OUT_DQM0 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_DQ_RXDLY_TRRO8_DVS_RKX_BX_SW_LAG_CNT_OUT_DQM0 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO9 (DDRPHY_BASE_ADDR + 0x0424)
    #define MISC_DQ_RXDLY_TRRO9_DVS_RKX_BX_LEAD_LAG_CNT_OUT_B0 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_DQ_RXDLY_TRRO9_DVS_RKX_BX_LEAD_LAG_CNT_OUT_B1 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO10 (DDRPHY_BASE_ADDR + 0x0428)
    #define MISC_DQ_RXDLY_TRRO10_DVS_RKX_BX_LEAD_LAG_CNT_OUT_B2 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_DQ_RXDLY_TRRO10_DVS_RKX_BX_LEAD_LAG_CNT_OUT_B3 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO11 (DDRPHY_BASE_ADDR + 0x042C)
    #define MISC_DQ_RXDLY_TRRO11_DVS_RKX_BX_LEAD_LAG_CNT_OUT_B4 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_DQ_RXDLY_TRRO11_DVS_RKX_BX_LEAD_LAG_CNT_OUT_B5 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO12 (DDRPHY_BASE_ADDR + 0x0430)
    #define MISC_DQ_RXDLY_TRRO12_DVS_RKX_BX_LEAD_LAG_CNT_OUT_B6 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_DQ_RXDLY_TRRO12_DVS_RKX_BX_LEAD_LAG_CNT_OUT_B7 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO13 (DDRPHY_BASE_ADDR + 0x0434)
    #define MISC_DQ_RXDLY_TRRO13_DVS_RKX_BX_LEAD_LAG_CNT_OUT_DQM0 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO14 (DDRPHY_BASE_ADDR + 0x0438)
    #define MISC_DQ_RXDLY_TRRO14_RESERVED_438 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO15 (DDRPHY_BASE_ADDR + 0x043C)
    #define MISC_DQ_RXDLY_TRRO15_PBYTE_LEADLAG_STUCK_CA Fld(1,27,AC_MSKB3)//[27:27]
    #define MISC_DQ_RXDLY_TRRO15_PBYTE_LEADLAG_STUCK_B1 Fld(1,25,AC_MSKB3)//[25:25]
    #define MISC_DQ_RXDLY_TRRO15_PBYTE_LEADLAG_STUCK_B0 Fld(1,24,AC_MSKB3)//[24:24]
    #define MISC_DQ_RXDLY_TRRO15_DVS_RK2_B1_SW_UP_DONE Fld(1,20,AC_MSKB2)//[20:20]
    #define MISC_DQ_RXDLY_TRRO15_DVS_RK2_B0_SW_UP_DONE Fld(1,16,AC_MSKB2)//[16:16]
    #define MISC_DQ_RXDLY_TRRO15_DVS_RK1_B1_SW_UP_DONE Fld(1,12,AC_MSKB1)//[12:12]
    #define MISC_DQ_RXDLY_TRRO15_DVS_RK1_B0_SW_UP_DONE Fld(1,8,AC_MSKB1)//[8:8]
    #define MISC_DQ_RXDLY_TRRO15_DVS_RK0_B1_SW_UP_DONE Fld(1,4,AC_MSKB0)//[4:4]
    #define MISC_DQ_RXDLY_TRRO15_DVS_RK0_B0_SW_UP_DONE Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO16 (DDRPHY_BASE_ADDR + 0x0440)
    #define MISC_DQ_RXDLY_TRRO16_DVS_RKX_BX_TH_CNT_OUT_B1 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_DQ_RXDLY_TRRO16_DVS_RKX_BX_TH_CNT_OUT_B0 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO17 (DDRPHY_BASE_ADDR + 0x0444)
    #define MISC_DQ_RXDLY_TRRO17_DVS_RKX_BX_TH_CNT_OUT_B3 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_DQ_RXDLY_TRRO17_DVS_RKX_BX_TH_CNT_OUT_B2 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO18 (DDRPHY_BASE_ADDR + 0x0448)
    #define MISC_DQ_RXDLY_TRRO18_DVS_RKX_BX_TH_CNT_OUT_B5 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_DQ_RXDLY_TRRO18_DVS_RKX_BX_TH_CNT_OUT_B4 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO19 (DDRPHY_BASE_ADDR + 0x044C)
    #define MISC_DQ_RXDLY_TRRO19_DVS_RKX_BX_TH_CNT_OUT_B7 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_DQ_RXDLY_TRRO19_DVS_RKX_BX_TH_CNT_OUT_B6 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO20 (DDRPHY_BASE_ADDR + 0x0450)
    #define MISC_DQ_RXDLY_TRRO20_DVS_RKX_BX_TH_CNT_OUT_DQM0 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO21 (DDRPHY_BASE_ADDR + 0x0454)
    #define MISC_DQ_RXDLY_TRRO21_DVS_RKX_BX_TH_CNT_OUT_DQM0_16 Fld(1,16,AC_MSKB2)//[16:16]
    #define MISC_DQ_RXDLY_TRRO21_DVS_RKX_BX_TH_CNT_OUT_B7_16 Fld(1,14,AC_MSKB1)//[14:14]
    #define MISC_DQ_RXDLY_TRRO21_DVS_RKX_BX_TH_CNT_OUT_B6_16 Fld(1,12,AC_MSKB1)//[12:12]
    #define MISC_DQ_RXDLY_TRRO21_DVS_RKX_BX_TH_CNT_OUT_B5_16 Fld(1,10,AC_MSKB1)//[10:10]
    #define MISC_DQ_RXDLY_TRRO21_DVS_RKX_BX_TH_CNT_OUT_B4_16 Fld(1,8,AC_MSKB1)//[8:8]
    #define MISC_DQ_RXDLY_TRRO21_DVS_RKX_BX_TH_CNT_OUT_B3_16 Fld(1,6,AC_MSKB0)//[6:6]
    #define MISC_DQ_RXDLY_TRRO21_DVS_RKX_BX_TH_CNT_OUT_B2_16 Fld(1,4,AC_MSKB0)//[4:4]
    #define MISC_DQ_RXDLY_TRRO21_DVS_RKX_BX_TH_CNT_OUT_B1_16 Fld(1,2,AC_MSKB0)//[2:2]
    #define MISC_DQ_RXDLY_TRRO21_DVS_RKX_BX_TH_CNT_OUT_B0_16 Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO22 (DDRPHY_BASE_ADDR + 0x0458)
    #define MISC_DQ_RXDLY_TRRO22_DA_RK0_DQS1_R_DLY Fld(7,24,AC_MSKB3)//[30:24]
    #define MISC_DQ_RXDLY_TRRO22_DA_RK0_DQX_B1_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define MISC_DQ_RXDLY_TRRO22_DA_RK0_DQS0_R_DLY Fld(7,8,AC_MSKB1)//[14:8]
    #define MISC_DQ_RXDLY_TRRO22_DA_RK0_DQX_B0_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO23 (DDRPHY_BASE_ADDR + 0x045C)
    #define MISC_DQ_RXDLY_TRRO23_DA_RK1_DQS1_R_DLY Fld(7,24,AC_MSKB3)//[30:24]
    #define MISC_DQ_RXDLY_TRRO23_DA_RK1_DQX_B1_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define MISC_DQ_RXDLY_TRRO23_DA_RK1_DQS0_R_DLY Fld(7,8,AC_MSKB1)//[14:8]
    #define MISC_DQ_RXDLY_TRRO23_DA_RK1_DQX_B0_R_DLY Fld(6,0,AC_MSKB0)//[5:0]

//Page AO_4
#define DDRPHY_MISC_DQ_RXDLY_TRRO24 (DDRPHY_BASE_ADDR + 0x0460)
    #define MISC_DQ_RXDLY_TRRO24_DA_RK2_DQS1_R_DLY Fld(7,24,AC_MSKB3)//[30:24]
    #define MISC_DQ_RXDLY_TRRO24_DA_RK2_DQX_B1_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define MISC_DQ_RXDLY_TRRO24_DA_RK2_DQS0_R_DLY Fld(7,8,AC_MSKB1)//[14:8]
    #define MISC_DQ_RXDLY_TRRO24_DA_RK2_DQX_B0_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO25 (DDRPHY_BASE_ADDR + 0x0464)
    #define MISC_DQ_RXDLY_TRRO25_DVS_RXDLY_STS_ERR_CNT_ALL Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO26 (DDRPHY_BASE_ADDR + 0x0468)
    #define MISC_DQ_RXDLY_TRRO26_DVS_RXDLY_STS_ERR_CNT_ALL_47_32 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO27 (DDRPHY_BASE_ADDR + 0x046C)
    #define MISC_CA_RXDLY_TRRO27_RESERVED_46C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO28 (DDRPHY_BASE_ADDR + 0x0470)
    #define MISC_CA_RXDLY_TRRO28_RESERVED_470 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO29 (DDRPHY_BASE_ADDR + 0x0474)
    #define MISC_CA_RXDLY_TRRO29_RESERVED_474 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO30 (DDRPHY_BASE_ADDR + 0x0478)
    #define MISC_CA_RXDLY_TRRO30_RESERVED_478 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO31 (DDRPHY_BASE_ADDR + 0x047C)
    #define MISC_CA_RXDLY_TRRO31_RESERVED_47C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO0 (DDRPHY_BASE_ADDR + 0x0480)
    #define MISC_CA_RXDLY_TRRO0_DVS_RKX_CA_SW_LEAD_CNT_OUT_CA0 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_CA_RXDLY_TRRO0_DVS_RKX_CA_SW_LAG_CNT_OUT_CA0 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO1 (DDRPHY_BASE_ADDR + 0x0484)
    #define MISC_CA_RXDLY_TRRO1_DVS_RKX_CA_SW_LEAD_CNT_OUT_CA1 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_CA_RXDLY_TRRO1_DVS_RKX_CA_SW_LAG_CNT_OUT_CA1 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO2 (DDRPHY_BASE_ADDR + 0x0488)
    #define MISC_CA_RXDLY_TRRO2_DVS_RKX_CA_SW_LEAD_CNT_OUT_CA2 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_CA_RXDLY_TRRO2_DVS_RKX_CA_SW_LAG_CNT_OUT_CA2 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO3 (DDRPHY_BASE_ADDR + 0x048C)
    #define MISC_CA_RXDLY_TRRO3_DVS_RKX_CA_SW_LEAD_CNT_OUT_CA3 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_CA_RXDLY_TRRO3_DVS_RKX_CA_SW_LAG_CNT_OUT_CA3 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO4 (DDRPHY_BASE_ADDR + 0x0490)
    #define MISC_CA_RXDLY_TRRO4_DVS_RKX_CA_SW_LEAD_CNT_OUT_CA4 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_CA_RXDLY_TRRO4_DVS_RKX_CA_SW_LAG_CNT_OUT_CA4 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO5 (DDRPHY_BASE_ADDR + 0x0494)
    #define MISC_CA_RXDLY_TRRO5_DVS_RKX_CA_SW_LEAD_CNT_OUT_CA5 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_CA_RXDLY_TRRO5_DVS_RKX_CA_SW_LAG_CNT_OUT_CA5 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO6 (DDRPHY_BASE_ADDR + 0x0498)
    #define MISC_CA_RXDLY_TRRO6_DVS_RKX_CA_SW_LEAD_CNT_OUT_CKE0 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_CA_RXDLY_TRRO6_DVS_RKX_CA_SW_LAG_CNT_OUT_CKE0 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO7 (DDRPHY_BASE_ADDR + 0x049C)
    #define MISC_CA_RXDLY_TRRO7_DVS_RKX_CA_SW_LEAD_CNT_OUT_CKE1 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_CA_RXDLY_TRRO7_DVS_RKX_CA_SW_LAG_CNT_OUT_CKE1 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO8 (DDRPHY_BASE_ADDR + 0x04A0)
    #define MISC_CA_RXDLY_TRRO8_DVS_RKX_CA_SW_LEAD_CNT_OUT_CKE2 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_CA_RXDLY_TRRO8_DVS_RKX_CA_SW_LAG_CNT_OUT_CKE2 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO9 (DDRPHY_BASE_ADDR + 0x04A4)
    #define MISC_CA_RXDLY_TRRO9_DVS_RKX_CA_SW_LEAD_CNT_OUT_CS0 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_CA_RXDLY_TRRO9_DVS_RKX_CA_SW_LAG_CNT_OUT_CS0 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO10 (DDRPHY_BASE_ADDR + 0x04A8)
    #define MISC_CA_RXDLY_TRRO10_DVS_RKX_CA_SW_LEAD_CNT_OUT_CS1 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_CA_RXDLY_TRRO10_DVS_RKX_CA_SW_LAG_CNT_OUT_CS1 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO11 (DDRPHY_BASE_ADDR + 0x04AC)
    #define MISC_CA_RXDLY_TRRO11_DVS_RKX_CA_SW_LEAD_CNT_OUT_CS2 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_CA_RXDLY_TRRO11_DVS_RKX_CA_SW_LAG_CNT_OUT_CS2 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO12 (DDRPHY_BASE_ADDR + 0x04B0)
    #define MISC_CA_RXDLY_TRRO12_DVS_RKX_CA_LEAD_LAG_CNT_OUT_CA1 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_CA_RXDLY_TRRO12_DVS_RKX_CA_LEAD_LAG_CNT_OUT_CA0 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO13 (DDRPHY_BASE_ADDR + 0x04B4)
    #define MISC_CA_RXDLY_TRRO13_DVS_RKX_CA_LEAD_LAG_CNT_OUT_CA3 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_CA_RXDLY_TRRO13_DVS_RKX_CA_LEAD_LAG_CNT_OUT_CA2 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO14 (DDRPHY_BASE_ADDR + 0x04B8)
    #define MISC_CA_RXDLY_TRRO14_DVS_RKX_CA_LEAD_LAG_CNT_OUT_CA5 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_CA_RXDLY_TRRO14_DVS_RKX_CA_LEAD_LAG_CNT_OUT_CA4 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO15 (DDRPHY_BASE_ADDR + 0x04BC)
    #define MISC_CA_RXDLY_TRRO15_DVS_RKX_CA_LEAD_LAG_CNT_OUT_CKE1 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_CA_RXDLY_TRRO15_DVS_RKX_CA_LEAD_LAG_CNT_OUT_CKE0 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO16 (DDRPHY_BASE_ADDR + 0x04C0)
    #define MISC_CA_RXDLY_TRRO16_DVS_RKX_CA_LEAD_LAG_CNT_OUT_CS0 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_CA_RXDLY_TRRO16_DVS_RKX_CA_LEAD_LAG_CNT_OUT_CKE2 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO17 (DDRPHY_BASE_ADDR + 0x04C4)
    #define MISC_CA_RXDLY_TRRO17_DVS_RKX_CA_LEAD_LAG_CNT_OUT_CS2 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_CA_RXDLY_TRRO17_DVS_RKX_CA_LEAD_LAG_CNT_OUT_CS1 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO18 (DDRPHY_BASE_ADDR + 0x04C8)
    #define MISC_CA_RXDLY_TRRO18_RESERVED_4C8 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO19 (DDRPHY_BASE_ADDR + 0x04CC)
    #define MISC_CA_RXDLY_TRRO19_DVS_RK2_CA_SW_UP_DONE Fld(1,16,AC_MSKB2)//[16:16]
    #define MISC_CA_RXDLY_TRRO19_DVS_RK1_CA_SW_UP_DONE Fld(1,8,AC_MSKB1)//[8:8]
    #define MISC_CA_RXDLY_TRRO19_DVS_RK0_CA_SW_UP_DONE Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO20 (DDRPHY_BASE_ADDR + 0x04D0)
    #define MISC_CA_RXDLY_TRRO20_DVS_RKX_CA_TH_CNT_OUT_CA1 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_CA_RXDLY_TRRO20_DVS_RKX_CA_TH_CNT_OUT_CA0 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO21 (DDRPHY_BASE_ADDR + 0x04D4)
    #define MISC_CA_RXDLY_TRRO21_DVS_RKX_CA_TH_CNT_OUT_CA3 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_CA_RXDLY_TRRO21_DVS_RKX_CA_TH_CNT_OUT_CA2 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO22 (DDRPHY_BASE_ADDR + 0x04D8)
    #define MISC_CA_RXDLY_TRRO22_DVS_RKX_CA_TH_CNT_OUT_CA5 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_CA_RXDLY_TRRO22_DVS_RKX_CA_TH_CNT_OUT_CA4 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO23 (DDRPHY_BASE_ADDR + 0x04DC)
    #define MISC_CA_RXDLY_TRRO23_DVS_RKX_CA_TH_CNT_OUT_CKE1 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_CA_RXDLY_TRRO23_DVS_RKX_CA_TH_CNT_OUT_CKE0 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO24 (DDRPHY_BASE_ADDR + 0x04E0)
    #define MISC_CA_RXDLY_TRRO24_DVS_RKX_CA_TH_CNT_OUT_CS0 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_CA_RXDLY_TRRO24_DVS_RKX_CA_TH_CNT_OUT_CKE2 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO25 (DDRPHY_BASE_ADDR + 0x04E4)
    #define MISC_CA_RXDLY_TRRO25_DVS_RKX_CA_TH_CNT_OUT_CS2 Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_CA_RXDLY_TRRO25_DVS_RKX_CA_TH_CNT_OUT_CS1 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO26 (DDRPHY_BASE_ADDR + 0x04E8)
    #define MISC_CA_RXDLY_TRRO26_DVS_RKX_BX_TH_CNT_OUT_CS2_16 Fld(1,22,AC_MSKB2)//[22:22]
    #define MISC_CA_RXDLY_TRRO26_DVS_RKX_BX_TH_CNT_OUT_CS1_16 Fld(1,20,AC_MSKB2)//[20:20]
    #define MISC_CA_RXDLY_TRRO26_DVS_RKX_BX_TH_CNT_OUT_CS0_16 Fld(1,18,AC_MSKB2)//[18:18]
    #define MISC_CA_RXDLY_TRRO26_DVS_RKX_BX_TH_CNT_OUT_CKE2_16 Fld(1,16,AC_MSKB2)//[16:16]
    #define MISC_CA_RXDLY_TRRO26_DVS_RKX_BX_TH_CNT_OUT_CKE1_16 Fld(1,14,AC_MSKB1)//[14:14]
    #define MISC_CA_RXDLY_TRRO26_DVS_RKX_BX_TH_CNT_OUT_CKE0_16 Fld(1,12,AC_MSKB1)//[12:12]
    #define MISC_CA_RXDLY_TRRO26_DVS_RKX_BX_TH_CNT_OUT_CA5_16 Fld(1,10,AC_MSKB1)//[10:10]
    #define MISC_CA_RXDLY_TRRO26_DVS_RKX_BX_TH_CNT_OUT_CA4_16 Fld(1,8,AC_MSKB1)//[8:8]
    #define MISC_CA_RXDLY_TRRO26_DVS_RKX_BX_TH_CNT_OUT_CA3_16 Fld(1,6,AC_MSKB0)//[6:6]
    #define MISC_CA_RXDLY_TRRO26_DVS_RKX_BX_TH_CNT_OUT_CA2_16 Fld(1,4,AC_MSKB0)//[4:4]
    #define MISC_CA_RXDLY_TRRO26_DVS_RKX_CA_TH_CNT_OUT_CA1_16 Fld(1,2,AC_MSKB0)//[2:2]
    #define MISC_CA_RXDLY_TRRO26_DVS_RKX_CA_TH_CNT_OUT_CA0_16 Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO32 (DDRPHY_BASE_ADDR + 0x04EC)
    #define MISC_CA_RXDLY_TRRO32_DA_RK0_CLK_R_DLY Fld(7,16,AC_MSKB2)//[22:16]
    #define MISC_CA_RXDLY_TRRO32_DA_RK0_CAX_CA_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO33 (DDRPHY_BASE_ADDR + 0x04F0)
    #define MISC_CA_RXDLY_TRRO33_DA_RK1_CLK_R_DLY Fld(7,16,AC_MSKB2)//[22:16]
    #define MISC_CA_RXDLY_TRRO33_DA_RK1_CAX_CA_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO34 (DDRPHY_BASE_ADDR + 0x04F4)
    #define MISC_CA_RXDLY_TRRO34_DA_RK2_CLK_R_DLY Fld(7,16,AC_MSKB2)//[22:16]
    #define MISC_CA_RXDLY_TRRO34_DA_RK2_CAX_CA_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO35 (DDRPHY_BASE_ADDR + 0x04F8)
    #define MISC_CA_RXDLY_TRRO35_DVS_RXDLY_STS_ERR_CNT_ALL_CA Fld(24,0,AC_MSKDW)//[23:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO36 (DDRPHY_BASE_ADDR + 0x04FC)
    #define MISC_CA_RXDLY_TRRO36_RESERVED_4FC Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_PHY_RGS0 (DDRPHY_BASE_ADDR + 0x0500)
    #define MISC_PHY_RGS0_PHY_RO_1 Fld(12,20,AC_MSKW32)//[31:20]
    #define MISC_PHY_RGS0_RGS_RX_ARDQS0_DLY_RDY_EYE_B1 Fld(1,19,AC_MSKB2)//[19:19]
    #define MISC_PHY_RGS0_RGS_ARDQM0_OFFSET_FLAG_B1 Fld(1,18,AC_MSKB2)//[18:18]
    #define MISC_PHY_RGS0_RGS_RX_ARDQS0_DLY_RDY_EYE_B0 Fld(1,17,AC_MSKB2)//[17:17]
    #define MISC_PHY_RGS0_RGS_ARDQM0_OFFSET_FLAG_B0 Fld(1,16,AC_MSKB2)//[16:16]
    #define MISC_PHY_RGS0_RGS_ARDQ_OFFSET_FLAG_B1 Fld(8,8,AC_FULLB1)//[15:8]
    #define MISC_PHY_RGS0_RGS_ARDQ_OFFSET_FLAG_B0 Fld(8,0,AC_FULLB0)//[7:0]
#define DDRPHY_MISC_PHY_RGS1 (DDRPHY_BASE_ADDR + 0x0504)
    #define MISC_PHY_RGS1_PHY_RO_2 Fld(18,14,AC_MSKDW)//[31:14]
    #define MISC_PHY_RGS1_RGS_RIMPCALOUT Fld(1,13,AC_MSKB1)//[13:13]
    #define MISC_PHY_RGS1_RGS_RX_ARCLK_DLY_RDY_EYE Fld(1,12,AC_MSKB1)//[12:12]
    #define MISC_PHY_RGS1_RGS_ARCS2_OFFSET_FLAG Fld(1,11,AC_MSKB1)//[11:11]
    #define MISC_PHY_RGS1_RGS_ARCS1_OFFSET_FLAG Fld(1,10,AC_MSKB1)//[10:10]
    #define MISC_PHY_RGS1_RGS_ARCS0_OFFSET_FLAG Fld(1,9,AC_MSKB1)//[9:9]
    #define MISC_PHY_RGS1_RGS_ARCKE2_OFFSET_FLAG Fld(1,8,AC_MSKB1)//[8:8]
    #define MISC_PHY_RGS1_RGS_ARCKE1_OFFSET_FLAG Fld(1,7,AC_MSKB0)//[7:7]
    #define MISC_PHY_RGS1_RGS_ARCKE0_OFFSET_FLAG Fld(1,6,AC_MSKB0)//[6:6]
    #define MISC_PHY_RGS1_RGS_ARCA5_OFFSET_FLAG Fld(1,5,AC_MSKB0)//[5:5]
    #define MISC_PHY_RGS1_RGS_ARCA4_OFFSET_FLAG Fld(1,4,AC_MSKB0)//[4:4]
    #define MISC_PHY_RGS1_RGS_ARCA3_OFFSET_FLAG Fld(1,3,AC_MSKB0)//[3:3]
    #define MISC_PHY_RGS1_RGS_ARCA2_OFFSET_FLAG Fld(1,2,AC_MSKB0)//[2:2]
    #define MISC_PHY_RGS1_RGS_ARCA1_OFFSET_FLAG Fld(1,1,AC_MSKB0)//[1:1]
    #define MISC_PHY_RGS1_RGS_ARCA0_OFFSET_FLAG Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_MISC_PHY_RGS2 (DDRPHY_BASE_ADDR + 0x0508)
    #define MISC_PHY_RGS2_AD_RX_ARDQ4_STBEN Fld(8,16,AC_FULLB2)//[23:16]
    #define MISC_PHY_RGS2_AD_RX_ARDQS0_STBEN_LAG Fld(1,9,AC_MSKB1)//[9:9]
    #define MISC_PHY_RGS2_AD_RX_ARDQS0_STBEN_LEAD Fld(1,8,AC_MSKB1)//[8:8]
    #define MISC_PHY_RGS2_AD_RX_ARDQ0_STBEN Fld(8,0,AC_FULLB0)//[7:0]
#define DDRPHY_MISC_PHY_RGS3 (DDRPHY_BASE_ADDR + 0x050C)
    #define MISC_PHY_RGS3_AD_RX_ARDQ12_STBEN Fld(8,16,AC_FULLB2)//[23:16]
    #define MISC_PHY_RGS3_AD_RX_ARDQS1_STBEN_LAG Fld(1,9,AC_MSKB1)//[9:9]
    #define MISC_PHY_RGS3_AD_RX_ARDQS1_STBEN_LEAD Fld(1,8,AC_MSKB1)//[8:8]
    #define MISC_PHY_RGS3_AD_RX_ARDQ8_STBEN Fld(8,0,AC_FULLB0)//[7:0]
#define DDRPHY_MISC_STBERR_RK0_R (DDRPHY_BASE_ADDR + 0x0510)
    #define MISC_STBERR_RK0_R_STBENERR_ALL Fld(1,16,AC_MSKB2)//[16:16]
    #define MISC_STBERR_RK0_R_STBERR_RK0_R Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_STBERR_RK0_F (DDRPHY_BASE_ADDR + 0x0514)
    #define MISC_STBERR_RK0_F_STBERR_RK0_F Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_STBERR_RK1_R (DDRPHY_BASE_ADDR + 0x0518)
    #define MISC_STBERR_RK1_R_STBERR_RK1_R Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_STBERR_RK1_F (DDRPHY_BASE_ADDR + 0x051C)
    #define MISC_STBERR_RK1_F_STBERR_RK1_F Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_STBERR_RK2_R (DDRPHY_BASE_ADDR + 0x0520)
    #define MISC_STBERR_RK2_R_STBERR_RK2_R Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_STBERR_RK2_F (DDRPHY_BASE_ADDR + 0x0524)
    #define MISC_STBERR_RK2_F_STBERR_RK2_F Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_DQO1 (DDRPHY_BASE_ADDR + 0x0528)
    #define MISC_DQO1_DQO1_RO Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_CAO1 (DDRPHY_BASE_ADDR + 0x052C)
    #define MISC_CAO1_DQM0O1_RO Fld(1,14,AC_MSKB1)//[14:14]
    #define MISC_CAO1_DQM1O1_RO Fld(1,13,AC_MSKB1)//[13:13]
    #define MISC_CAO1_RESETO1_RO Fld(1,12,AC_MSKB1)//[12:12]
    #define MISC_CAO1_CKEO1_RO Fld(1,11,AC_MSKB1)//[11:11]
    #define MISC_CAO1_CKE1O1_RO Fld(1,10,AC_MSKB1)//[10:10]
    #define MISC_CAO1_CKE2O1_RO Fld(1,9,AC_MSKB1)//[9:9]
    #define MISC_CAO1_CSO1_RO Fld(1,8,AC_MSKB1)//[8:8]
    #define MISC_CAO1_CS1O1_RO Fld(1,7,AC_MSKB0)//[7:7]
    #define MISC_CAO1_CS2O1_RO Fld(1,6,AC_MSKB0)//[6:6]
    #define MISC_CAO1_RA0_O1 Fld(1,5,AC_MSKB0)//[5:5]
    #define MISC_CAO1_RA1_O1 Fld(1,4,AC_MSKB0)//[4:4]
    #define MISC_CAO1_RA2_O1 Fld(1,3,AC_MSKB0)//[3:3]
    #define MISC_CAO1_RA3_O1 Fld(1,2,AC_MSKB0)//[2:2]
    #define MISC_CAO1_RA4_O1 Fld(1,1,AC_MSKB0)//[1:1]
    #define MISC_CAO1_RA5_O1 Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_MISC_STA_EXTLB0 (DDRPHY_BASE_ADDR + 0x0580)
    #define MISC_STA_EXTLB0_STA_EXTLB_DONE Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_STA_EXTLB1 (DDRPHY_BASE_ADDR + 0x0584)
    #define MISC_STA_EXTLB1_STA_EXTLB_FAIL Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_STA_EXTLB2 (DDRPHY_BASE_ADDR + 0x0588)
    #define MISC_STA_EXTLB2_STA_EXTLB_DBG_INFO Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_RXDVS0 (DDRPHY_BASE_ADDR + 0x05E0)
    #define MISC_RXDVS0_R_DA_CAX_R_DLY_RO_SEL Fld(4,12,AC_MSKB1)//[15:12]
    #define MISC_RXDVS0_R_DA_DQX_R_DLY_RO_SEL Fld(4,8,AC_MSKB1)//[11:8]
    #define MISC_RXDVS0_R_RX_DLY_TRACK_RO_SEL Fld(3,0,AC_MSKB0)//[2:0]
#define DDRPHY_MISC_RXDVS1 (DDRPHY_BASE_ADDR + 0x05E4)
    #define MISC_RXDVS1_R_IN_GATE_EN_LOW_OPT Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_RXDVS2 (DDRPHY_BASE_ADDR + 0x05E8)
    #define MISC_RXDVS2_R_RXDVS_RDSEL_TOG_LAT Fld(3,5,AC_MSKB0)//[7:5]
    #define MISC_RXDVS2_R_RXDVS_RDSEL_BUS_LAT Fld(3,2,AC_MSKB0)//[4:2]
    #define MISC_RXDVS2_R_DMRXDVS_DEPTH_HALF Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_B0_RXDVS0 (DDRPHY_BASE_ADDR + 0x05F0)
    #define B0_RXDVS0_R_RX_DLY_TRACK_ENA_B0 Fld(1,31,AC_MSKB3)//[31:31]
    #define B0_RXDVS0_R_RX_DLY_TRACK_CLR_B0 Fld(1,30,AC_MSKB3)//[30:30]
    #define B0_RXDVS0_R_RX_DLY_TRACK_SPM_CTRL_B0 Fld(1,29,AC_MSKB3)//[29:29]
    #define B0_RXDVS0_R_RX_DLY_TRACK_CG_EN_B0 Fld(1,28,AC_MSKB3)//[28:28]
    #define B0_RXDVS0_R_RX_DLY_TRACK_BYPASS_MODESYNC_B0 Fld(1,27,AC_MSKB3)//[27:27]
    #define B0_RXDVS0_R_DMRXDLY_CG_IG_B0 Fld(1,23,AC_MSKB2)//[23:23]
    #define B0_RXDVS0_R_RX_DLY_RK_OPT_B0 Fld(2,20,AC_MSKB2)//[21:20]
    #define B0_RXDVS0_R_DMRXDVS_CNTCMP_OPT_B0 Fld(1,19,AC_MSKB2)//[19:19]
    #define B0_RXDVS0_R_RX_DLY_RANK_ERR_ST_CLR_B0 Fld(3,16,AC_MSKB2)//[18:16]
    #define B0_RXDVS0_R_DMRXDVS_PBYTESTUCK_IG_B0 Fld(1,11,AC_MSKB1)//[11:11]
    #define B0_RXDVS0_R_DMRXDVS_PBYTESTUCK_RST_B0 Fld(1,10,AC_MSKB1)//[10:10]
    #define B0_RXDVS0_R_DMRXDVS_DQIENPRE_OPT_B0 Fld(1,9,AC_MSKB1)//[9:9]
    #define B0_RXDVS0_R_DVS_SW_UP_B0 Fld(1,8,AC_MSKB1)//[8:8]
    #define B0_RXDVS0_R_RX_RANKINCTL_B0 Fld(4,4,AC_MSKB0)//[7:4]
    #define B0_RXDVS0_R_RX_RANKINSEL_B0 Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_B0_RXDVS1 (DDRPHY_BASE_ADDR + 0x05F4)
    #define B0_RXDVS1_R_DMRXDVS_UPD_CLR_NORD_B0 Fld(1,17,AC_MSKB2)//[17:17]
    #define B0_RXDVS1_R_DMRXDVS_UPD_CLR_ACK_B0 Fld(1,16,AC_MSKB2)//[16:16]
    #define B0_RXDVS1_R_DMRXDVS_UPD_FORCE_EN_B0 Fld(1,15,AC_MSKB1)//[15:15]
    #define B0_RXDVS1_R_DMRXDVS_UPD_FORCE_CYC_B0 Fld(15,0,AC_MSKW10)//[14:0]
#define DDRPHY_R0_B0_RXDVS0 (DDRPHY_BASE_ADDR + 0x0600)
    #define R0_B0_RXDVS0_R_RK0_B0_DVS_SW_CNT_ENA Fld(1,31,AC_MSKB3)//[31:31]
    #define R0_B0_RXDVS0_R_RK0_B0_DVS_SW_CNT_CLR Fld(1,27,AC_MSKB3)//[27:27]
    #define R0_B0_RXDVS0_R_RK0_B0_DVS_LEAD_LAG_CNT_CLR Fld(1,26,AC_MSKB3)//[26:26]
#define DDRPHY_R0_B0_RXDVS1 (DDRPHY_BASE_ADDR + 0x0604)
    #define R0_B0_RXDVS1_R_RK0_B0_DVS_TH_LEAD Fld(16,16,AC_FULLW32)//[31:16]
    #define R0_B0_RXDVS1_R_RK0_B0_DVS_TH_LAG Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_R0_B0_RXDVS2 (DDRPHY_BASE_ADDR + 0x0608)
    #define R0_B0_RXDVS2_R_RK0_DVS_MODE_B0 Fld(2,30,AC_MSKB3)//[31:30]
    #define R0_B0_RXDVS2_R_RK0_DVS_FDLY_MODE_B0 Fld(1,29,AC_MSKB3)//[29:29]
    #define R0_B0_RXDVS2_R_RK0_RX_DLY_RIS_TRACK_GATE_ENA_B0 Fld(1,28,AC_MSKB3)//[28:28]
    #define R0_B0_RXDVS2_R_RK0_RX_DLY_RIS_DQ_SCALE_B0 Fld(2,26,AC_MSKB3)//[27:26]
    #define R0_B0_RXDVS2_R_RK0_RX_DLY_RIS_DQS_SCALE_B0 Fld(2,24,AC_MSKB3)//[25:24]
    #define R0_B0_RXDVS2_R_RK0_RX_DLY_FAL_TRACK_GATE_ENA_B0 Fld(1,23,AC_MSKB2)//[23:23]
    #define R0_B0_RXDVS2_R_RK0_RX_DLY_FAL_DQ_SCALE_B0 Fld(2,18,AC_MSKB2)//[19:18]
    #define R0_B0_RXDVS2_R_RK0_RX_DLY_FAL_DQS_SCALE_B0 Fld(2,16,AC_MSKB2)//[17:16]
#define DDRPHY_R0_B0_RXDVS3 (DDRPHY_BASE_ADDR + 0x060C)
    #define R0_B0_RXDVS3_RG_RK0_ARDQ1_MAX_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define R0_B0_RXDVS3_RG_RK0_ARDQ1_MIN_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define R0_B0_RXDVS3_RG_RK0_ARDQ0_MAX_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define R0_B0_RXDVS3_RG_RK0_ARDQ0_MIN_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R0_B0_RXDVS4 (DDRPHY_BASE_ADDR + 0x0610)
    #define R0_B0_RXDVS4_RG_RK0_ARDQ2_MAX_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define R0_B0_RXDVS4_RG_RK0_ARDQ2_MIN_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define R0_B0_RXDVS4_RG_RK0_ARDQ3_MAX_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define R0_B0_RXDVS4_RG_RK0_ARDQ3_MIN_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R0_B0_RXDVS5 (DDRPHY_BASE_ADDR + 0x0614)
    #define R0_B0_RXDVS5_RG_RK0_ARDQ5_MAX_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define R0_B0_RXDVS5_RG_RK0_ARDQ5_MIN_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define R0_B0_RXDVS5_RG_RK0_ARDQ4_MAX_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define R0_B0_RXDVS5_RG_RK0_ARDQ4_MIN_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R0_B0_RXDVS6 (DDRPHY_BASE_ADDR + 0x0618)
    #define R0_B0_RXDVS6_RG_RK0_ARDQ7_MAX_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define R0_B0_RXDVS6_RG_RK0_ARDQ7_MIN_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define R0_B0_RXDVS6_RG_RK0_ARDQ6_MAX_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define R0_B0_RXDVS6_RG_RK0_ARDQ6_MIN_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R0_B0_RXDVS7 (DDRPHY_BASE_ADDR + 0x061C)
    #define R0_B0_RXDVS7_RG_RK0_ARDQS0_MAX_DLY_B0 Fld(7,24,AC_MSKB3)//[30:24]
    #define R0_B0_RXDVS7_RG_RK0_ARDQS0_MIN_DLY_B0 Fld(7,16,AC_MSKB2)//[22:16]
    #define R0_B0_RXDVS7_RG_RK0_ARDQM0_MAX_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define R0_B0_RXDVS7_RG_RK0_ARDQM0_MIN_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RFU_0X620 (DDRPHY_BASE_ADDR + 0x0620)
    #define RFU_0X620_RESERVED_0X620 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_B1_RXDVS0 (DDRPHY_BASE_ADDR + 0x0670)
    #define B1_RXDVS0_R_RX_DLY_TRACK_ENA_B1 Fld(1,31,AC_MSKB3)//[31:31]
    #define B1_RXDVS0_R_RX_DLY_TRACK_CLR_B1 Fld(1,30,AC_MSKB3)//[30:30]
    #define B1_RXDVS0_R_RX_DLY_TRACK_SPM_CTRL_B1 Fld(1,29,AC_MSKB3)//[29:29]
    #define B1_RXDVS0_R_RX_DLY_TRACK_CG_EN_B1 Fld(1,28,AC_MSKB3)//[28:28]
    #define B1_RXDVS0_R_RX_DLY_TRACK_BYPASS_MODESYNC_B1 Fld(1,27,AC_MSKB3)//[27:27]
    #define B1_RXDVS0_R_DMRXDLY_CG_IG_B1 Fld(1,23,AC_MSKB2)//[23:23]
    #define B1_RXDVS0_R_RX_DLY_RK_OPT_B1 Fld(2,20,AC_MSKB2)//[21:20]
    #define B1_RXDVS0_R_DMRXDVS_CNTCMP_OPT_B1 Fld(1,19,AC_MSKB2)//[19:19]
    #define B1_RXDVS0_R_RX_DLY_RANK_ERR_ST_CLR_B1 Fld(3,16,AC_MSKB2)//[18:16]
    #define B1_RXDVS0_R_DMRXDVS_PBYTESTUCK_IG_B1 Fld(1,11,AC_MSKB1)//[11:11]
    #define B1_RXDVS0_R_DMRXDVS_PBYTESTUCK_RST_B1 Fld(1,10,AC_MSKB1)//[10:10]
    #define B1_RXDVS0_R_DMRXDVS_DQIENPRE_OPT_B1 Fld(1,9,AC_MSKB1)//[9:9]
    #define B1_RXDVS0_R_DVS_SW_UP_B1 Fld(1,8,AC_MSKB1)//[8:8]
    #define B1_RXDVS0_R_RX_RANKINCTL_B1 Fld(4,4,AC_MSKB0)//[7:4]
    #define B1_RXDVS0_R_RX_RANKINSEL_B1 Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_B1_RXDVS1 (DDRPHY_BASE_ADDR + 0x0674)
    #define B1_RXDVS1_R_DMRXDVS_UPD_CLR_NORD_B1 Fld(1,17,AC_MSKB2)//[17:17]
    #define B1_RXDVS1_R_DMRXDVS_UPD_CLR_ACK_B1 Fld(1,16,AC_MSKB2)//[16:16]
    #define B1_RXDVS1_R_DMRXDVS_UPD_FORCE_EN_B1 Fld(1,15,AC_MSKB1)//[15:15]
    #define B1_RXDVS1_R_DMRXDVS_UPD_FORCE_CYC_B1 Fld(15,0,AC_MSKW10)//[14:0]
#define DDRPHY_DVFS_EMI_CLK (DDRPHY_BASE_ADDR + 0x0678)
    #define DVFS_EMI_CLK_RG_GATING_EMI_NEW_0 Fld(1,31,AC_MSKB3)//[31:31]
    #define DVFS_EMI_CLK_RG_GATING_EMI_NEW_1 Fld(1,30,AC_MSKB3)//[30:30]
    #define DVFS_EMI_CLK_RG_52M_104M_SEL Fld(1,29,AC_MSKB3)//[29:29]
    #define DVFS_EMI_CLK_RG_RESERVED Fld(29,0,AC_MSKDW)//[28:0]
#define DDRPHY_R0_B1_RXDVS0 (DDRPHY_BASE_ADDR + 0x0680)
    #define R0_B1_RXDVS0_R_RK0_B1_DVS_SW_CNT_ENA Fld(1,31,AC_MSKB3)//[31:31]
    #define R0_B1_RXDVS0_R_RK0_B1_DVS_SW_CNT_CLR Fld(1,27,AC_MSKB3)//[27:27]
    #define R0_B1_RXDVS0_R_RK0_B1_DVS_LEAD_LAG_CNT_CLR Fld(1,26,AC_MSKB3)//[26:26]
#define DDRPHY_R0_B1_RXDVS1 (DDRPHY_BASE_ADDR + 0x0684)
    #define R0_B1_RXDVS1_R_RK0_B1_DVS_TH_LEAD Fld(16,16,AC_FULLW32)//[31:16]
    #define R0_B1_RXDVS1_R_RK0_B1_DVS_TH_LAG Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_R0_B1_RXDVS2 (DDRPHY_BASE_ADDR + 0x0688)
    #define R0_B1_RXDVS2_R_RK0_DVS_MODE_B1 Fld(2,30,AC_MSKB3)//[31:30]
    #define R0_B1_RXDVS2_R_RK0_DVS_FDLY_MODE_B1 Fld(1,29,AC_MSKB3)//[29:29]
    #define R0_B1_RXDVS2_R_RK0_RX_DLY_RIS_TRACK_GATE_ENA_B1 Fld(1,28,AC_MSKB3)//[28:28]
    #define R0_B1_RXDVS2_R_RK0_RX_DLY_RIS_DQ_SCALE_B1 Fld(2,26,AC_MSKB3)//[27:26]
    #define R0_B1_RXDVS2_R_RK0_RX_DLY_RIS_DQS_SCALE_B1 Fld(2,24,AC_MSKB3)//[25:24]
    #define R0_B1_RXDVS2_R_RK0_RX_DLY_FAL_TRACK_GATE_ENA_B1 Fld(1,23,AC_MSKB2)//[23:23]
    #define R0_B1_RXDVS2_R_RK0_RX_DLY_FAL_DQ_SCALE_B1 Fld(2,18,AC_MSKB2)//[19:18]
    #define R0_B1_RXDVS2_R_RK0_RX_DLY_FAL_DQS_SCALE_B1 Fld(2,16,AC_MSKB2)//[17:16]
#define DDRPHY_R0_B1_RXDVS3 (DDRPHY_BASE_ADDR + 0x068C)
    #define R0_B1_RXDVS3_RG_RK0_ARDQ1_MAX_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define R0_B1_RXDVS3_RG_RK0_ARDQ1_MIN_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define R0_B1_RXDVS3_RG_RK0_ARDQ0_MAX_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define R0_B1_RXDVS3_RG_RK0_ARDQ0_MIN_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]

//Page AO_5
#define DDRPHY_R0_B1_RXDVS4 (DDRPHY_BASE_ADDR + 0x0690)
    #define R0_B1_RXDVS4_RG_RK0_ARDQ2_MAX_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define R0_B1_RXDVS4_RG_RK0_ARDQ2_MIN_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define R0_B1_RXDVS4_RG_RK0_ARDQ3_MAX_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define R0_B1_RXDVS4_RG_RK0_ARDQ3_MIN_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R0_B1_RXDVS5 (DDRPHY_BASE_ADDR + 0x0694)
    #define R0_B1_RXDVS5_RG_RK0_ARDQ5_MAX_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define R0_B1_RXDVS5_RG_RK0_ARDQ5_MIN_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define R0_B1_RXDVS5_RG_RK0_ARDQ4_MAX_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define R0_B1_RXDVS5_RG_RK0_ARDQ4_MIN_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R0_B1_RXDVS6 (DDRPHY_BASE_ADDR + 0x0698)
    #define R0_B1_RXDVS6_RG_RK0_ARDQ7_MAX_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define R0_B1_RXDVS6_RG_RK0_ARDQ7_MIN_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define R0_B1_RXDVS6_RG_RK0_ARDQ6_MAX_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define R0_B1_RXDVS6_RG_RK0_ARDQ6_MIN_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R0_B1_RXDVS7 (DDRPHY_BASE_ADDR + 0x069C)
    #define R0_B1_RXDVS7_RG_RK0_ARDQS0_MAX_DLY_B1 Fld(7,24,AC_MSKB3)//[30:24]
    #define R0_B1_RXDVS7_RG_RK0_ARDQS0_MIN_DLY_B1 Fld(7,16,AC_MSKB2)//[22:16]
    #define R0_B1_RXDVS7_RG_RK0_ARDQM0_MAX_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define R0_B1_RXDVS7_RG_RK0_ARDQM0_MIN_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RFU_0X6A0 (DDRPHY_BASE_ADDR + 0x06A0)
    #define RFU_0X6A0_RESERVED_0X6A0 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_CA_RXDVS0 (DDRPHY_BASE_ADDR + 0x06F0)
    #define CA_RXDVS0_R_RX_DLY_TRACK_ENA_CA Fld(1,31,AC_MSKB3)//[31:31]
    #define CA_RXDVS0_R_RX_DLY_TRACK_CLR_CA Fld(1,30,AC_MSKB3)//[30:30]
    #define CA_RXDVS0_R_RX_DLY_TRACK_SPM_CTRL_CA Fld(1,29,AC_MSKB3)//[29:29]
    #define CA_RXDVS0_R_RX_DLY_TRACK_CG_EN_CA Fld(1,28,AC_MSKB3)//[28:28]
    #define CA_RXDVS0_R_RX_DLY_TRACK_BYPASS_MODESYNC_CA Fld(1,27,AC_MSKB3)//[27:27]
    #define CA_RXDVS0_R_DMRXDLY_CG_IG_CA Fld(1,23,AC_MSKB2)//[23:23]
    #define CA_RXDVS0_R_RX_DLY_RK_OPT_CA Fld(2,20,AC_MSKB2)//[21:20]
    #define CA_RXDVS0_R_DMRXDVS_CNTCMP_OPT_CA Fld(1,19,AC_MSKB2)//[19:19]
    #define CA_RXDVS0_R_RX_DLY_RANK_ERR_ST_CLR_CA Fld(3,16,AC_MSKB2)//[18:16]
    #define CA_RXDVS0_R_DMRXDVS_PBYTESTUCK_IG_CA Fld(1,11,AC_MSKB1)//[11:11]
    #define CA_RXDVS0_R_DMRXDVS_PBYTESTUCK_RST_CA Fld(1,10,AC_MSKB1)//[10:10]
    #define CA_RXDVS0_R_DMRXDVS_DQIENPRE_OPT_CA Fld(1,9,AC_MSKB1)//[9:9]
    #define CA_RXDVS0_R_DVS_SW_UP_CA Fld(1,8,AC_MSKB1)//[8:8]
    #define CA_RXDVS0_R_RX_RANKINCTL_CA Fld(4,4,AC_MSKB0)//[7:4]
    #define CA_RXDVS0_R_RX_RANKINSEL_CA Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_CA_RXDVS1 (DDRPHY_BASE_ADDR + 0x06F4)
    #define CA_RXDVS1_R_DMRXDVS_UPD_CLR_NORD_CA Fld(1,17,AC_MSKB2)//[17:17]
    #define CA_RXDVS1_R_DMRXDVS_UPD_CLR_ACK_CA Fld(1,16,AC_MSKB2)//[16:16]
    #define CA_RXDVS1_R_DMRXDVS_UPD_FORCE_EN_CA Fld(1,15,AC_MSKB1)//[15:15]
    #define CA_RXDVS1_R_DMRXDVS_UPD_FORCE_CYC_CA Fld(15,0,AC_MSKW10)//[14:0]
#define DDRPHY_R0_CA_RXDVS0 (DDRPHY_BASE_ADDR + 0x0700)
    #define R0_CA_RXDVS0_R_RK0_CA_DVS_SW_CNT_ENA Fld(1,31,AC_MSKB3)//[31:31]
    #define R0_CA_RXDVS0_R_RK0_CA_DVS_SW_CNT_CLR Fld(1,27,AC_MSKB3)//[27:27]
    #define R0_CA_RXDVS0_R_RK0_CA_DVS_LEAD_LAG_CNT_CLR Fld(1,26,AC_MSKB3)//[26:26]
#define DDRPHY_R0_CA_RXDVS1 (DDRPHY_BASE_ADDR + 0x0704)
    #define R0_CA_RXDVS1_R_RK0_CA_DVS_TH_LEAD Fld(16,16,AC_FULLW32)//[31:16]
    #define R0_CA_RXDVS1_R_RK0_CA_DVS_TH_LAG Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_R0_CA_RXDVS2 (DDRPHY_BASE_ADDR + 0x0708)
    #define R0_CA_RXDVS2_R_RK0_DVS_MODE_CA Fld(2,30,AC_MSKB3)//[31:30]
    #define R0_CA_RXDVS2_R_RK0_DVS_FDLY_MODE_CA Fld(1,29,AC_MSKB3)//[29:29]
    #define R0_CA_RXDVS2_R_RK0_RX_DLY_RIS_TRACK_GATE_ENA_CA Fld(1,28,AC_MSKB3)//[28:28]
    #define R0_CA_RXDVS2_R_RK0_RX_DLY_RIS_DQ_SCALE_CA Fld(2,26,AC_MSKB3)//[27:26]
    #define R0_CA_RXDVS2_R_RK0_RX_DLY_RIS_DQS_SCALE_CA Fld(2,24,AC_MSKB3)//[25:24]
    #define R0_CA_RXDVS2_R_RK0_RX_DLY_FAL_TRACK_GATE_ENA_CA Fld(1,23,AC_MSKB2)//[23:23]
    #define R0_CA_RXDVS2_R_RK0_RX_DLY_FAL_DQ_SCALE_CA Fld(2,18,AC_MSKB2)//[19:18]
    #define R0_CA_RXDVS2_R_RK0_RX_DLY_FAL_DQS_SCALE_CA Fld(2,16,AC_MSKB2)//[17:16]
#define DDRPHY_R0_CA_RXDVS3 (DDRPHY_BASE_ADDR + 0x070C)
    #define R0_CA_RXDVS3_RG_RK0_ARCA1_MAX_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define R0_CA_RXDVS3_RG_RK0_ARCA1_MIN_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define R0_CA_RXDVS3_RG_RK0_ARCA0_MAX_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define R0_CA_RXDVS3_RG_RK0_ARCA0_MIN_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R0_CA_RXDVS4 (DDRPHY_BASE_ADDR + 0x0710)
    #define R0_CA_RXDVS4_RG_RK0_ARCA3_MAX_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define R0_CA_RXDVS4_RG_RK0_ARCA3_MIN_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define R0_CA_RXDVS4_RG_RK0_ARCA2_MAX_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define R0_CA_RXDVS4_RG_RK0_ARCA2_MIN_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R0_CA_RXDVS5 (DDRPHY_BASE_ADDR + 0x0714)
    #define R0_CA_RXDVS5_RG_RK0_ARCA5_MAX_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define R0_CA_RXDVS5_RG_RK0_ARCA5_MIN_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define R0_CA_RXDVS5_RG_RK0_ARCA4_MAX_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define R0_CA_RXDVS5_RG_RK0_ARCA4_MIN_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R0_CA_RXDVS6 (DDRPHY_BASE_ADDR + 0x0718)
    #define R0_CA_RXDVS6_RG_RK0_ARCKE1_MAX_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define R0_CA_RXDVS6_RG_RK0_ARCKE1_MIN_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define R0_CA_RXDVS6_RG_RK0_ARCKE0_MAX_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define R0_CA_RXDVS6_RG_RK0_ARCKE0_MIN_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R0_CA_RXDVS7 (DDRPHY_BASE_ADDR + 0x071C)
    #define R0_CA_RXDVS7_RG_RK0_ARCS0_MAX_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define R0_CA_RXDVS7_RG_RK0_ARCS0_MIN_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define R0_CA_RXDVS7_RG_RK0_ARCKE2_MAX_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define R0_CA_RXDVS7_RG_RK0_ARCKE2_MIN_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R0_CA_RXDVS8 (DDRPHY_BASE_ADDR + 0x0720)
    #define R0_CA_RXDVS8_RG_RK0_ARCS2_MAX_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define R0_CA_RXDVS8_RG_RK0_ARCS2_MIN_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define R0_CA_RXDVS8_RG_RK0_ARCS1_MAX_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define R0_CA_RXDVS8_RG_RK0_ARCS1_MIN_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R0_CA_RXDVS9 (DDRPHY_BASE_ADDR + 0x0724)
    #define R0_CA_RXDVS9_RG_RK0_ARCLK_MAX_DLY Fld(7,24,AC_MSKB3)//[30:24]
    #define R0_CA_RXDVS9_RG_RK0_ARCLK_MIN_DLY Fld(7,16,AC_MSKB2)//[22:16]
#define DDRPHY_R1_B0_RXDVS0 (DDRPHY_BASE_ADDR + 0x0800)
    #define R1_B0_RXDVS0_R_RK1_B0_DVS_SW_CNT_ENA Fld(1,31,AC_MSKB3)//[31:31]
    #define R1_B0_RXDVS0_R_RK1_B0_DVS_SW_CNT_CLR Fld(1,27,AC_MSKB3)//[27:27]
    #define R1_B0_RXDVS0_R_RK1_B0_DVS_LEAD_LAG_CNT_CLR Fld(1,26,AC_MSKB3)//[26:26]
#define DDRPHY_R1_B0_RXDVS1 (DDRPHY_BASE_ADDR + 0x0804)
    #define R1_B0_RXDVS1_R_RK1_B0_DVS_TH_LEAD Fld(16,16,AC_FULLW32)//[31:16]
    #define R1_B0_RXDVS1_R_RK1_B0_DVS_TH_LAG Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_R1_B0_RXDVS2 (DDRPHY_BASE_ADDR + 0x0808)
    #define R1_B0_RXDVS2_R_RK1_DVS_MODE_B0 Fld(2,30,AC_MSKB3)//[31:30]
    #define R1_B0_RXDVS2_R_RK1_DVS_FDLY_MODE_B0 Fld(1,29,AC_MSKB3)//[29:29]
    #define R1_B0_RXDVS2_R_RK1_RX_DLY_RIS_TRACK_GATE_ENA_B0 Fld(1,28,AC_MSKB3)//[28:28]
    #define R1_B0_RXDVS2_R_RK1_RX_DLY_RIS_DQ_SCALE_B0 Fld(2,26,AC_MSKB3)//[27:26]
    #define R1_B0_RXDVS2_R_RK1_RX_DLY_RIS_DQS_SCALE_B0 Fld(2,24,AC_MSKB3)//[25:24]
    #define R1_B0_RXDVS2_R_RK1_RX_DLY_FAL_TRACK_GATE_ENA_B0 Fld(1,23,AC_MSKB2)//[23:23]
    #define R1_B0_RXDVS2_R_RK1_RX_DLY_FAL_DQ_SCALE_B0 Fld(2,18,AC_MSKB2)//[19:18]
    #define R1_B0_RXDVS2_R_RK1_RX_DLY_FAL_DQS_SCALE_B0 Fld(2,16,AC_MSKB2)//[17:16]
#define DDRPHY_R1_B0_RXDVS3 (DDRPHY_BASE_ADDR + 0x080C)
    #define R1_B0_RXDVS3_RG_RK1_ARDQ1_MAX_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define R1_B0_RXDVS3_RG_RK1_ARDQ1_MIN_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define R1_B0_RXDVS3_RG_RK1_ARDQ0_MAX_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define R1_B0_RXDVS3_RG_RK1_ARDQ0_MIN_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R1_B0_RXDVS4 (DDRPHY_BASE_ADDR + 0x0810)
    #define R1_B0_RXDVS4_RG_RK1_ARDQ2_MAX_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define R1_B0_RXDVS4_RG_RK1_ARDQ2_MIN_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define R1_B0_RXDVS4_RG_RK1_ARDQ3_MAX_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define R1_B0_RXDVS4_RG_RK1_ARDQ3_MIN_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R1_B0_RXDVS5 (DDRPHY_BASE_ADDR + 0x0814)
    #define R1_B0_RXDVS5_RG_RK1_ARDQ5_MAX_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define R1_B0_RXDVS5_RG_RK1_ARDQ5_MIN_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define R1_B0_RXDVS5_RG_RK1_ARDQ4_MAX_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define R1_B0_RXDVS5_RG_RK1_ARDQ4_MIN_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R1_B0_RXDVS6 (DDRPHY_BASE_ADDR + 0x0818)
    #define R1_B0_RXDVS6_RG_RK1_ARDQ7_MAX_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define R1_B0_RXDVS6_RG_RK1_ARDQ7_MIN_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define R1_B0_RXDVS6_RG_RK1_ARDQ6_MAX_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define R1_B0_RXDVS6_RG_RK1_ARDQ6_MIN_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R1_B0_RXDVS7 (DDRPHY_BASE_ADDR + 0x081C)
    #define R1_B0_RXDVS7_RG_RK1_ARDQS0_MAX_DLY_B0 Fld(7,24,AC_MSKB3)//[30:24]
    #define R1_B0_RXDVS7_RG_RK1_ARDQS0_MIN_DLY_B0 Fld(7,16,AC_MSKB2)//[22:16]
    #define R1_B0_RXDVS7_RG_RK1_ARDQM0_MAX_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define R1_B0_RXDVS7_RG_RK1_ARDQM0_MIN_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R1_B1_RXDVS0 (DDRPHY_BASE_ADDR + 0x0880)
    #define R1_B1_RXDVS0_R_RK1_B1_DVS_SW_CNT_ENA Fld(1,31,AC_MSKB3)//[31:31]
    #define R1_B1_RXDVS0_R_RK1_B1_DVS_SW_CNT_CLR Fld(1,27,AC_MSKB3)//[27:27]
    #define R1_B1_RXDVS0_R_RK1_B1_DVS_LEAD_LAG_CNT_CLR Fld(1,26,AC_MSKB3)//[26:26]
#define DDRPHY_R1_B1_RXDVS1 (DDRPHY_BASE_ADDR + 0x0884)
    #define R1_B1_RXDVS1_R_RK1_B1_DVS_TH_LEAD Fld(16,16,AC_FULLW32)//[31:16]
    #define R1_B1_RXDVS1_R_RK1_B1_DVS_TH_LAG Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_R1_B1_RXDVS2 (DDRPHY_BASE_ADDR + 0x0888)
    #define R1_B1_RXDVS2_R_RK1_DVS_MODE_B1 Fld(2,30,AC_MSKB3)//[31:30]
    #define R1_B1_RXDVS2_R_RK1_DVS_FDLY_MODE_B1 Fld(1,29,AC_MSKB3)//[29:29]
    #define R1_B1_RXDVS2_R_RK1_RX_DLY_RIS_TRACK_GATE_ENA_B1 Fld(1,28,AC_MSKB3)//[28:28]
    #define R1_B1_RXDVS2_R_RK1_RX_DLY_RIS_DQ_SCALE_B1 Fld(2,26,AC_MSKB3)//[27:26]
    #define R1_B1_RXDVS2_R_RK1_RX_DLY_RIS_DQS_SCALE_B1 Fld(2,24,AC_MSKB3)//[25:24]
    #define R1_B1_RXDVS2_R_RK1_RX_DLY_FAL_TRACK_GATE_ENA_B1 Fld(1,23,AC_MSKB2)//[23:23]
    #define R1_B1_RXDVS2_R_RK1_RX_DLY_FAL_DQ_SCALE_B1 Fld(2,18,AC_MSKB2)//[19:18]
    #define R1_B1_RXDVS2_R_RK1_RX_DLY_FAL_DQS_SCALE_B1 Fld(2,16,AC_MSKB2)//[17:16]
#define DDRPHY_R1_B1_RXDVS3 (DDRPHY_BASE_ADDR + 0x088C)
    #define R1_B1_RXDVS3_RG_RK1_ARDQ1_MAX_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define R1_B1_RXDVS3_RG_RK1_ARDQ1_MIN_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define R1_B1_RXDVS3_RG_RK1_ARDQ0_MAX_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define R1_B1_RXDVS3_RG_RK1_ARDQ0_MIN_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R1_B1_RXDVS4 (DDRPHY_BASE_ADDR + 0x0890)
    #define R1_B1_RXDVS4_RG_RK1_ARDQ2_MAX_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define R1_B1_RXDVS4_RG_RK1_ARDQ2_MIN_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define R1_B1_RXDVS4_RG_RK1_ARDQ3_MAX_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define R1_B1_RXDVS4_RG_RK1_ARDQ3_MIN_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R1_B1_RXDVS5 (DDRPHY_BASE_ADDR + 0x0894)
    #define R1_B1_RXDVS5_RG_RK1_ARDQ5_MAX_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define R1_B1_RXDVS5_RG_RK1_ARDQ5_MIN_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define R1_B1_RXDVS5_RG_RK1_ARDQ4_MAX_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define R1_B1_RXDVS5_RG_RK1_ARDQ4_MIN_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R1_B1_RXDVS6 (DDRPHY_BASE_ADDR + 0x0898)
    #define R1_B1_RXDVS6_RG_RK1_ARDQ7_MAX_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define R1_B1_RXDVS6_RG_RK1_ARDQ7_MIN_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define R1_B1_RXDVS6_RG_RK1_ARDQ6_MAX_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define R1_B1_RXDVS6_RG_RK1_ARDQ6_MIN_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R1_B1_RXDVS7 (DDRPHY_BASE_ADDR + 0x089C)
    #define R1_B1_RXDVS7_RG_RK1_ARDQS0_MAX_DLY_B1 Fld(7,24,AC_MSKB3)//[30:24]
    #define R1_B1_RXDVS7_RG_RK1_ARDQS0_MIN_DLY_B1 Fld(7,16,AC_MSKB2)//[22:16]
    #define R1_B1_RXDVS7_RG_RK1_ARDQM0_MAX_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define R1_B1_RXDVS7_RG_RK1_ARDQM0_MIN_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R1_CA_RXDVS0 (DDRPHY_BASE_ADDR + 0x0900)
    #define R1_CA_RXDVS0_R_RK1_CA_DVS_SW_CNT_ENA Fld(1,31,AC_MSKB3)//[31:31]
    #define R1_CA_RXDVS0_R_RK1_CA_DVS_SW_CNT_CLR Fld(1,27,AC_MSKB3)//[27:27]
    #define R1_CA_RXDVS0_R_RK1_CA_DVS_LEAD_LAG_CNT_CLR Fld(1,26,AC_MSKB3)//[26:26]
#define DDRPHY_R1_CA_RXDVS1 (DDRPHY_BASE_ADDR + 0x0904)
    #define R1_CA_RXDVS1_R_RK1_CA_DVS_TH_LEAD Fld(16,16,AC_FULLW32)//[31:16]
    #define R1_CA_RXDVS1_R_RK1_CA_DVS_TH_LAG Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_R1_CA_RXDVS2 (DDRPHY_BASE_ADDR + 0x0908)
    #define R1_CA_RXDVS2_R_RK1_DVS_MODE_CA Fld(2,30,AC_MSKB3)//[31:30]
    #define R1_CA_RXDVS2_R_RK1_DVS_FDLY_MODE_CA Fld(1,29,AC_MSKB3)//[29:29]
    #define R1_CA_RXDVS2_R_RK1_RX_DLY_RIS_TRACK_GATE_ENA_CA Fld(1,28,AC_MSKB3)//[28:28]
    #define R1_CA_RXDVS2_R_RK1_RX_DLY_RIS_DQ_SCALE_CA Fld(2,26,AC_MSKB3)//[27:26]
    #define R1_CA_RXDVS2_R_RK1_RX_DLY_RIS_DQS_SCALE_CA Fld(2,24,AC_MSKB3)//[25:24]
    #define R1_CA_RXDVS2_R_RK1_RX_DLY_FAL_TRACK_GATE_ENA_CA Fld(1,23,AC_MSKB2)//[23:23]
    #define R1_CA_RXDVS2_R_RK1_RX_DLY_FAL_DQ_SCALE_CA Fld(2,18,AC_MSKB2)//[19:18]
    #define R1_CA_RXDVS2_R_RK1_RX_DLY_FAL_DQS_SCALE_CA Fld(2,16,AC_MSKB2)//[17:16]
#define DDRPHY_R1_CA_RXDVS3 (DDRPHY_BASE_ADDR + 0x090C)
    #define R1_CA_RXDVS3_RG_RK1_ARCA1_MAX_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define R1_CA_RXDVS3_RG_RK1_ARCA1_MIN_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define R1_CA_RXDVS3_RG_RK1_ARCA0_MAX_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define R1_CA_RXDVS3_RG_RK1_ARCA0_MIN_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R1_CA_RXDVS4 (DDRPHY_BASE_ADDR + 0x0910)
    #define R1_CA_RXDVS4_RG_RK1_ARCA3_MAX_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define R1_CA_RXDVS4_RG_RK1_ARCA3_MIN_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define R1_CA_RXDVS4_RG_RK1_ARCA2_MAX_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define R1_CA_RXDVS4_RG_RK1_ARCA2_MIN_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R1_CA_RXDVS5 (DDRPHY_BASE_ADDR + 0x0914)
    #define R1_CA_RXDVS5_RG_RK1_ARCA5_MAX_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define R1_CA_RXDVS5_RG_RK1_ARCA5_MIN_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define R1_CA_RXDVS5_RG_RK1_ARCA4_MAX_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define R1_CA_RXDVS5_RG_RK1_ARCA4_MIN_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R1_CA_RXDVS6 (DDRPHY_BASE_ADDR + 0x0918)
    #define R1_CA_RXDVS6_RG_RK1_ARCKE1_MAX_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define R1_CA_RXDVS6_RG_RK1_ARCKE1_MIN_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define R1_CA_RXDVS6_RG_RK1_ARCKE0_MAX_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define R1_CA_RXDVS6_RG_RK1_ARCKE0_MIN_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R1_CA_RXDVS7 (DDRPHY_BASE_ADDR + 0x091C)
    #define R1_CA_RXDVS7_RG_RK1_ARCS0_MAX_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define R1_CA_RXDVS7_RG_RK1_ARCS0_MIN_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define R1_CA_RXDVS7_RG_RK1_ARCKE2_MAX_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define R1_CA_RXDVS7_RG_RK1_ARCKE2_MIN_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R1_CA_RXDVS8 (DDRPHY_BASE_ADDR + 0x0920)
    #define R1_CA_RXDVS8_RG_RK1_ARCS2_MAX_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define R1_CA_RXDVS8_RG_RK1_ARCS2_MIN_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define R1_CA_RXDVS8_RG_RK1_ARCS1_MAX_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define R1_CA_RXDVS8_RG_RK1_ARCS1_MIN_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R1_CA_RXDVS9 (DDRPHY_BASE_ADDR + 0x0924)
    #define R1_CA_RXDVS9_RG_RK1_ARCLK_MAX_DLY Fld(7,24,AC_MSKB3)//[30:24]
    #define R1_CA_RXDVS9_RG_RK1_ARCLK_MIN_DLY Fld(7,16,AC_MSKB2)//[22:16]
#define DDRPHY_R2_B0_RXDVS0 (DDRPHY_BASE_ADDR + 0x0A00)
    #define R2_B0_RXDVS0_R_RK2_B0_DVS_SW_CNT_ENA Fld(1,31,AC_MSKB3)//[31:31]
    #define R2_B0_RXDVS0_R_RK2_B0_DVS_SW_CNT_CLR Fld(1,27,AC_MSKB3)//[27:27]
    #define R2_B0_RXDVS0_R_RK2_B0_DVS_LEAD_LAG_CNT_CLR Fld(1,26,AC_MSKB3)//[26:26]
#define DDRPHY_R2_B0_RXDVS1 (DDRPHY_BASE_ADDR + 0x0A04)
    #define R2_B0_RXDVS1_R_RK2_B0_DVS_TH_LEAD Fld(16,16,AC_FULLW32)//[31:16]
    #define R2_B0_RXDVS1_R_RK2_B0_DVS_TH_LAG Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_R2_B0_RXDVS2 (DDRPHY_BASE_ADDR + 0x0A08)
    #define R2_B0_RXDVS2_R_RK2_DVS_MODE_B0 Fld(2,30,AC_MSKB3)//[31:30]
    #define R2_B0_RXDVS2_R_RK2_DVS_FDLY_MODE_B0 Fld(1,29,AC_MSKB3)//[29:29]
    #define R2_B0_RXDVS2_R_RK2_RX_DLY_RIS_TRACK_GATE_ENA_B0 Fld(1,28,AC_MSKB3)//[28:28]
    #define R2_B0_RXDVS2_R_RK2_RX_DLY_RIS_DQ_SCALE_B0 Fld(2,26,AC_MSKB3)//[27:26]
    #define R2_B0_RXDVS2_R_RK2_RX_DLY_RIS_DQS_SCALE_B0 Fld(2,24,AC_MSKB3)//[25:24]
    #define R2_B0_RXDVS2_R_RK2_RX_DLY_FAL_TRACK_GATE_ENA_B0 Fld(1,23,AC_MSKB2)//[23:23]
    #define R2_B0_RXDVS2_R_RK2_RX_DLY_FAL_DQ_SCALE_B0 Fld(2,18,AC_MSKB2)//[19:18]
    #define R2_B0_RXDVS2_R_RK2_RX_DLY_FAL_DQS_SCALE_B0 Fld(2,16,AC_MSKB2)//[17:16]
#define DDRPHY_R2_B0_RXDVS3 (DDRPHY_BASE_ADDR + 0x0A0C)
    #define R2_B0_RXDVS3_RG_RK2_ARDQ1_MAX_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define R2_B0_RXDVS3_RG_RK2_ARDQ1_MIN_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define R2_B0_RXDVS3_RG_RK2_ARDQ0_MAX_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define R2_B0_RXDVS3_RG_RK2_ARDQ0_MIN_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R2_B0_RXDVS4 (DDRPHY_BASE_ADDR + 0x0A10)
    #define R2_B0_RXDVS4_RG_RK2_ARDQ2_MAX_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define R2_B0_RXDVS4_RG_RK2_ARDQ2_MIN_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define R2_B0_RXDVS4_RG_RK2_ARDQ3_MAX_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define R2_B0_RXDVS4_RG_RK2_ARDQ3_MIN_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R2_B0_RXDVS5 (DDRPHY_BASE_ADDR + 0x0A14)
    #define R2_B0_RXDVS5_RG_RK2_ARDQ5_MAX_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define R2_B0_RXDVS5_RG_RK2_ARDQ5_MIN_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define R2_B0_RXDVS5_RG_RK2_ARDQ4_MAX_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define R2_B0_RXDVS5_RG_RK2_ARDQ4_MIN_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R2_B0_RXDVS6 (DDRPHY_BASE_ADDR + 0x0A18)
    #define R2_B0_RXDVS6_RG_RK2_ARDQ7_MAX_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define R2_B0_RXDVS6_RG_RK2_ARDQ7_MIN_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define R2_B0_RXDVS6_RG_RK2_ARDQ6_MAX_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define R2_B0_RXDVS6_RG_RK2_ARDQ6_MIN_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R2_B0_RXDVS7 (DDRPHY_BASE_ADDR + 0x0A1C)
    #define R2_B0_RXDVS7_RG_RK2_ARDQS0_MAX_DLY_B0 Fld(7,24,AC_MSKB3)//[30:24]
    #define R2_B0_RXDVS7_RG_RK2_ARDQS0_MIN_DLY_B0 Fld(7,16,AC_MSKB2)//[22:16]
    #define R2_B0_RXDVS7_RG_RK2_ARDQM0_MAX_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define R2_B0_RXDVS7_RG_RK2_ARDQM0_MIN_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R2_B1_RXDVS0 (DDRPHY_BASE_ADDR + 0x0A80)
    #define R2_B1_RXDVS0_R_RK2_B1_DVS_SW_CNT_ENA Fld(1,31,AC_MSKB3)//[31:31]
    #define R2_B1_RXDVS0_R_RK2_B1_DVS_SW_CNT_CLR Fld(1,27,AC_MSKB3)//[27:27]
    #define R2_B1_RXDVS0_R_RK2_B1_DVS_LEAD_LAG_CNT_CLR Fld(1,26,AC_MSKB3)//[26:26]
#define DDRPHY_R2_B1_RXDVS1 (DDRPHY_BASE_ADDR + 0x0A84)
    #define R2_B1_RXDVS1_R_RK2_B1_DVS_TH_LEAD Fld(16,16,AC_FULLW32)//[31:16]
    #define R2_B1_RXDVS1_R_RK2_B1_DVS_TH_LAG Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_R2_B1_RXDVS2 (DDRPHY_BASE_ADDR + 0x0A88)
    #define R2_B1_RXDVS2_R_RK2_DVS_MODE_B1 Fld(2,30,AC_MSKB3)//[31:30]
    #define R2_B1_RXDVS2_R_RK2_DVS_FDLY_MODE_B1 Fld(1,29,AC_MSKB3)//[29:29]
    #define R2_B1_RXDVS2_R_RK2_RX_DLY_RIS_TRACK_GATE_ENA_B1 Fld(1,28,AC_MSKB3)//[28:28]
    #define R2_B1_RXDVS2_R_RK2_RX_DLY_RIS_DQ_SCALE_B1 Fld(2,26,AC_MSKB3)//[27:26]
    #define R2_B1_RXDVS2_R_RK2_RX_DLY_RIS_DQS_SCALE_B1 Fld(2,24,AC_MSKB3)//[25:24]
    #define R2_B1_RXDVS2_R_RK2_RX_DLY_FAL_TRACK_GATE_ENA_B1 Fld(1,23,AC_MSKB2)//[23:23]
    #define R2_B1_RXDVS2_R_RK2_RX_DLY_FAL_DQ_SCALE_B1 Fld(2,18,AC_MSKB2)//[19:18]
    #define R2_B1_RXDVS2_R_RK2_RX_DLY_FAL_DQS_SCALE_B1 Fld(2,16,AC_MSKB2)//[17:16]
#define DDRPHY_R2_B1_RXDVS3 (DDRPHY_BASE_ADDR + 0x0A8C)
    #define R2_B1_RXDVS3_RG_RK2_ARDQ1_MAX_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define R2_B1_RXDVS3_RG_RK2_ARDQ1_MIN_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define R2_B1_RXDVS3_RG_RK2_ARDQ0_MAX_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define R2_B1_RXDVS3_RG_RK2_ARDQ0_MIN_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R2_B1_RXDVS4 (DDRPHY_BASE_ADDR + 0x0A90)
    #define R2_B1_RXDVS4_RG_RK2_ARDQ2_MAX_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define R2_B1_RXDVS4_RG_RK2_ARDQ2_MIN_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define R2_B1_RXDVS4_RG_RK2_ARDQ3_MAX_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define R2_B1_RXDVS4_RG_RK2_ARDQ3_MIN_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R2_B1_RXDVS5 (DDRPHY_BASE_ADDR + 0x0A94)
    #define R2_B1_RXDVS5_RG_RK2_ARDQ5_MAX_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define R2_B1_RXDVS5_RG_RK2_ARDQ5_MIN_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define R2_B1_RXDVS5_RG_RK2_ARDQ4_MAX_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define R2_B1_RXDVS5_RG_RK2_ARDQ4_MIN_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R2_B1_RXDVS6 (DDRPHY_BASE_ADDR + 0x0A98)
    #define R2_B1_RXDVS6_RG_RK2_ARDQ7_MAX_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define R2_B1_RXDVS6_RG_RK2_ARDQ7_MIN_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define R2_B1_RXDVS6_RG_RK2_ARDQ6_MAX_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define R2_B1_RXDVS6_RG_RK2_ARDQ6_MIN_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R2_B1_RXDVS7 (DDRPHY_BASE_ADDR + 0x0A9C)
    #define R2_B1_RXDVS7_RG_RK2_ARDQS0_MAX_DLY_B1 Fld(7,24,AC_MSKB3)//[30:24]
    #define R2_B1_RXDVS7_RG_RK2_ARDQS0_MIN_DLY_B1 Fld(7,16,AC_MSKB2)//[22:16]
    #define R2_B1_RXDVS7_RG_RK2_ARDQM0_MAX_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define R2_B1_RXDVS7_RG_RK2_ARDQM0_MIN_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R2_CA_RXDVS0 (DDRPHY_BASE_ADDR + 0x0B00)
    #define R2_CA_RXDVS0_R_RK2_CA_DVS_SW_CNT_ENA Fld(1,31,AC_MSKB3)//[31:31]
    #define R2_CA_RXDVS0_R_RK2_CA_DVS_SW_CNT_CLR Fld(1,27,AC_MSKB3)//[27:27]
    #define R2_CA_RXDVS0_R_RK2_CA_DVS_LEAD_LAG_CNT_CLR Fld(1,26,AC_MSKB3)//[26:26]
#define DDRPHY_R2_CA_RXDVS1 (DDRPHY_BASE_ADDR + 0x0B04)
    #define R2_CA_RXDVS1_R_RK2_CA_DVS_TH_LEAD Fld(16,16,AC_FULLW32)//[31:16]
    #define R2_CA_RXDVS1_R_RK2_CA_DVS_TH_LAG Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_R2_CA_RXDVS2 (DDRPHY_BASE_ADDR + 0x0B08)
    #define R2_CA_RXDVS2_R_RK2_DVS_MODE_CA Fld(2,30,AC_MSKB3)//[31:30]
    #define R2_CA_RXDVS2_R_RK2_DVS_FDLY_MODE_CA Fld(1,29,AC_MSKB3)//[29:29]
    #define R2_CA_RXDVS2_R_RK2_RX_DLY_RIS_TRACK_GATE_ENA_CA Fld(1,28,AC_MSKB3)//[28:28]
    #define R2_CA_RXDVS2_R_RK2_RX_DLY_RIS_DQ_SCALE_CA Fld(2,26,AC_MSKB3)//[27:26]
    #define R2_CA_RXDVS2_R_RK2_RX_DLY_RIS_DQS_SCALE_CA Fld(2,24,AC_MSKB3)//[25:24]
    #define R2_CA_RXDVS2_R_RK2_RX_DLY_FAL_TRACK_GATE_ENA_CA Fld(1,23,AC_MSKB2)//[23:23]
    #define R2_CA_RXDVS2_R_RK2_RX_DLY_FAL_DQ_SCALE_CA Fld(2,18,AC_MSKB2)//[19:18]
    #define R2_CA_RXDVS2_R_RK2_RX_DLY_FAL_DQS_SCALE_CA Fld(2,16,AC_MSKB2)//[17:16]

//Page AO_6
#define DDRPHY_R2_CA_RXDVS3 (DDRPHY_BASE_ADDR + 0x0B0C)
    #define R2_CA_RXDVS3_RG_RK2_ARCA1_MAX_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define R2_CA_RXDVS3_RG_RK2_ARCA1_MIN_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define R2_CA_RXDVS3_RG_RK2_ARCA0_MAX_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define R2_CA_RXDVS3_RG_RK2_ARCA0_MIN_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R2_CA_RXDVS4 (DDRPHY_BASE_ADDR + 0x0B10)
    #define R2_CA_RXDVS4_RG_RK2_ARCA3_MAX_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define R2_CA_RXDVS4_RG_RK2_ARCA3_MIN_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define R2_CA_RXDVS4_RG_RK2_ARCA2_MAX_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define R2_CA_RXDVS4_RG_RK2_ARCA2_MIN_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R2_CA_RXDVS5 (DDRPHY_BASE_ADDR + 0x0B14)
    #define R2_CA_RXDVS5_RG_RK2_ARCA5_MAX_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define R2_CA_RXDVS5_RG_RK2_ARCA5_MIN_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define R2_CA_RXDVS5_RG_RK2_ARCA4_MAX_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define R2_CA_RXDVS5_RG_RK2_ARCA4_MIN_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R2_CA_RXDVS6 (DDRPHY_BASE_ADDR + 0x0B18)
    #define R2_CA_RXDVS6_RG_RK2_ARCKE1_MAX_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define R2_CA_RXDVS6_RG_RK2_ARCKE1_MIN_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define R2_CA_RXDVS6_RG_RK2_ARCKE0_MAX_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define R2_CA_RXDVS6_RG_RK2_ARCKE0_MIN_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R2_CA_RXDVS7 (DDRPHY_BASE_ADDR + 0x0B1C)
    #define R2_CA_RXDVS7_RG_RK2_ARCS0_MAX_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define R2_CA_RXDVS7_RG_RK2_ARCS0_MIN_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define R2_CA_RXDVS7_RG_RK2_ARCKE2_MAX_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define R2_CA_RXDVS7_RG_RK2_ARCKE2_MIN_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R2_CA_RXDVS8 (DDRPHY_BASE_ADDR + 0x0B20)
    #define R2_CA_RXDVS8_RG_RK2_ARCS2_MAX_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define R2_CA_RXDVS8_RG_RK2_ARCS2_MIN_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define R2_CA_RXDVS8_RG_RK2_ARCS1_MAX_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define R2_CA_RXDVS8_RG_RK2_ARCS1_MIN_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_R2_CA_RXDVS9 (DDRPHY_BASE_ADDR + 0x0B24)
    #define R2_CA_RXDVS9_RG_RK2_ARCLK_MAX_DLY Fld(7,24,AC_MSKB3)//[30:24]
    #define R2_CA_RXDVS9_RG_RK2_ARCLK_MIN_DLY Fld(7,16,AC_MSKB2)//[22:16]
#define DDRPHY_SHU1_B0_DQ0 (DDRPHY_BASE_ADDR + 0x0C00)
    #define SHU1_B0_DQ0_RG_TX_ARDQ_DRVN_PRE_B0 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHU1_B0_DQ0_RG_TX_ARDQ_DRVP_PRE_B0 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU1_B0_DQ0_RG_TX_ARDQ_PRE_EN_B0 Fld(1,20,AC_MSKB2)//[20:20]
    #define SHU1_B0_DQ0_RG_TX_ARDQS0_DRVN_PRE_B0 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHU1_B0_DQ0_RG_TX_ARDQS0_DRVP_PRE_B0 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU1_B0_DQ0_RG_TX_ARDQS0_PRE_EN_B0 Fld(1,4,AC_MSKB0)//[4:4]
#define DDRPHY_SHU1_B0_DQ1 (DDRPHY_BASE_ADDR + 0x0C04)
    #define SHU1_B0_DQ1_RG_TX_ARDQ_ODTN_B0 Fld(5,24,AC_MSKB3)//[28:24]
    #define SHU1_B0_DQ1_RG_TX_ARDQ_ODTP_B0 Fld(5,16,AC_MSKB2)//[20:16]
    #define SHU1_B0_DQ1_RG_TX_ARDQ_DRVN_B0 Fld(5,8,AC_MSKB1)//[12:8]
    #define SHU1_B0_DQ1_RG_TX_ARDQ_DRVP_B0 Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_SHU1_B0_DQ2 (DDRPHY_BASE_ADDR + 0x0C08)
    #define SHU1_B0_DQ2_RG_TX_ARDQS0_ODTN_B0 Fld(5,24,AC_MSKB3)//[28:24]
    #define SHU1_B0_DQ2_RG_TX_ARDQS0_ODTP_B0 Fld(5,16,AC_MSKB2)//[20:16]
    #define SHU1_B0_DQ2_RG_TX_ARDQS0_DRVN_B0 Fld(5,8,AC_MSKB1)//[12:8]
    #define SHU1_B0_DQ2_RG_TX_ARDQS0_DRVP_B0 Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_SHU1_B0_DQ3 (DDRPHY_BASE_ADDR + 0x0C0C)
    #define SHU1_B0_DQ3_RG_TX_ARDQS0B_DLYB_B0 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU1_B0_DQ3_RG_TX_ARDQS0_DLYB_B0 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU1_B0_DQ3_RG_TX_ARDQ_PDB_PRE_B0 Fld(2,14,AC_MSKB1)//[15:14]
    #define SHU1_B0_DQ3_RG_TX_ARDQ_PDB_B0 Fld(2,12,AC_MSKB1)//[13:12]
    #define SHU1_B0_DQ3_RG_TX_ARDQ_PU_PRE_B0 Fld(2,10,AC_MSKB1)//[11:10]
    #define SHU1_B0_DQ3_RG_TX_ARDQ_PU_B0 Fld(2,8,AC_MSKB1)//[9:8]
    #define SHU1_B0_DQ3_RG_TX_ARDQS0_PDB_PRE_B0 Fld(2,6,AC_MSKB0)//[7:6]
    #define SHU1_B0_DQ3_RG_TX_ARDQS0_PDB_B0 Fld(2,4,AC_MSKB0)//[5:4]
    #define SHU1_B0_DQ3_RG_TX_ARDQS0_PU_PRE_B0 Fld(2,2,AC_MSKB0)//[3:2]
    #define SHU1_B0_DQ3_RG_TX_ARDQS0_PU_B0 Fld(2,0,AC_MSKB0)//[1:0]
#define DDRPHY_SHU1_B0_DQ4 (DDRPHY_BASE_ADDR + 0x0C10)
    #define SHU1_B0_DQ4_RG_ARPI_DA_MCK_FB_DL_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_B0_DQ4_RG_ARPI_AA_MCK_FB_DL_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_B0_DQ4_RG_ARPI_AA_MCK_DL_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_B0_DQ5 (DDRPHY_BASE_ADDR + 0x0C14)
    #define SHU1_B0_DQ5_RG_ARPI_MCTL_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_B0_DQ5_RG_RX_ARDQS0_DVS_DLY_B0 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU1_B0_DQ5_RG_RX_ARDQS0_DQSIEN_DLY_B0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU1_B0_DQ5_RG_ARPI_FB_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_B0_DQ5_RX_RX_ARDQ_VREF_BYPASS_B0 Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU1_B0_DQ5_RG_RX_ARDQ_VREF_SEL_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_B0_DQ6 (DDRPHY_BASE_ADDR + 0x0C18)
    #define SHU1_B0_DQ6_RG_ARPI_CAP_SEL_B0 Fld(2,28,AC_MSKB3)//[29:28]
    #define SHU1_B0_DQ6_RG_ARPI_MIDPI_CKDIV4_EN_B0 Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU1_B0_DQ6_RG_ARPI_MIDPI_EN_B0 Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU1_B0_DQ6_RG_ARPI_MIDPI_VTH_SEL_B0 Fld(2,24,AC_MSKB3)//[25:24]
    #define SHU1_B0_DQ6_RG_ARPI_MIDPI_CAP_SEL_B0 Fld(2,22,AC_MSKB2)//[23:22]
    #define SHU1_B0_DQ6_RG_ARPI_RESERVE_B0 Fld(4,16,AC_MSKB2)//[19:16]
#define DDRPHY_SHU1_B0_DQ7 (DDRPHY_BASE_ADDR + 0x0C1C)
    #define SHU1_B0_DQ7_RG_ARDQ_REV_B0 Fld(16,16,AC_FULLW32)//[31:16]    
    #define SHU1_B0_DQ7_DQ_REV_B0_BIT_06 Fld(1,22,AC_MSKB2)//[22:22]       //Jeremy added
    #define SHU1_B0_DQ7_DQ_REV_B0_BIT_05 Fld(1,21,AC_MSKB2)//[21:21]       //Yulia added
    #define SHU1_B0_DQ7_DQ_REV_B0_BIT_04 Fld(1,20,AC_MSKB2)//[20:20]       //Francis added
    #define SHU1_B0_DQ7_DQ_REV_B0_BIT_03 Fld(1,19,AC_MSKB2)//[19:19]       //Francis added        
    #define SHU1_B0_DQ7_DQ_REV_B0_BIT_01 Fld(1,17,AC_MSKB2)//[17:17]       //Jeremy added        
    #define SHU1_B0_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B0 Fld(1,13,AC_MSKB1)//[13:13]
    #define SHU1_B0_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B0 Fld(1,12,AC_MSKB1)//[12:12]
    #define SHU1_B0_DQ7_R_DMRXDVS_DQM_FLAGSEL_B0 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU1_B0_DQ7_R_DMDQMDBI_SHU_B0 Fld(1,7,AC_MSKB0)//[7:7]
    #define SHU1_B0_DQ7_R_DMDQMDBI_SHU_EYE_B0 Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU1_B0_DQ7_MIDPI_DIV4_ENABLE Fld(1,5,AC_MSKB0)//[5:5]
    #define SHU1_B0_DQ7_MIDPI_ENABLE Fld(1,4,AC_MSKB0)//[4:4]
    #define SHU1_B0_DQ7_R_DMRANKRXDVS_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU1_B0_DQ8 (DDRPHY_BASE_ADDR + 0x0C20)
    #define SHU1_B0_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B0 Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU1_B0_DQ8_R_DMRANK_PIPE_CG_IG_B0 Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU1_B0_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B0 Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU1_B0_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B0 Fld(1,28,AC_MSKB3)//[28:28]
    #define SHU1_B0_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B0 Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU1_B0_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B0 Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU1_B0_DQ8_R_DMSTBEN_SYNC_CG_IG_B0 Fld(1,25,AC_MSKB3)//[25:25]
    #define SHU1_B0_DQ8_R_DMRXDLY_CG_IG_B0 Fld(1,24,AC_MSKB3)//[24:24]
    #define SHU1_B0_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B0 Fld(1,23,AC_MSKB2)//[23:23]
    #define SHU1_B0_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B0 Fld(1,22,AC_MSKB2)//[22:22]
    #define SHU1_B0_DQ8_R_DMRXDVS_UPD_FORCE_EN_B0 Fld(1,15,AC_MSKB1)//[15:15]
    #define SHU1_B0_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B0 Fld(15,0,AC_MSKW10)//[14:0]
#define DDRPHY_SHU1_B1_DQ0 (DDRPHY_BASE_ADDR + 0x0C80)
    #define SHU1_B1_DQ0_RG_TX_ARDQ_DRVN_PRE_B1 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHU1_B1_DQ0_RG_TX_ARDQ_DRVP_PRE_B1 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU1_B1_DQ0_RG_TX_ARDQ_PRE_EN_B1 Fld(1,20,AC_MSKB2)//[20:20]
    #define SHU1_B1_DQ0_RG_TX_ARDQS0_DRVN_PRE_B1 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHU1_B1_DQ0_RG_TX_ARDQS0_DRVP_PRE_B1 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU1_B1_DQ0_RG_TX_ARDQS0_PRE_EN_B1 Fld(1,4,AC_MSKB0)//[4:4]
#define DDRPHY_SHU1_B1_DQ1 (DDRPHY_BASE_ADDR + 0x0C84)
    #define SHU1_B1_DQ1_RG_TX_ARDQ_ODTN_B1 Fld(5,24,AC_MSKB3)//[28:24]
    #define SHU1_B1_DQ1_RG_TX_ARDQ_ODTP_B1 Fld(5,16,AC_MSKB2)//[20:16]
    #define SHU1_B1_DQ1_RG_TX_ARDQ_DRVN_B1 Fld(5,8,AC_MSKB1)//[12:8]
    #define SHU1_B1_DQ1_RG_TX_ARDQ_DRVP_B1 Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_SHU1_B1_DQ2 (DDRPHY_BASE_ADDR + 0x0C88)
    #define SHU1_B1_DQ2_RG_TX_ARDQS0_ODTN_B1 Fld(5,24,AC_MSKB3)//[28:24]
    #define SHU1_B1_DQ2_RG_TX_ARDQS0_ODTP_B1 Fld(5,16,AC_MSKB2)//[20:16]
    #define SHU1_B1_DQ2_RG_TX_ARDQS0_DRVN_B1 Fld(5,8,AC_MSKB1)//[12:8]
    #define SHU1_B1_DQ2_RG_TX_ARDQS0_DRVP_B1 Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_SHU1_B1_DQ3 (DDRPHY_BASE_ADDR + 0x0C8C)
    #define SHU1_B1_DQ3_RG_TX_ARDQS0B_DLYB_B1 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU1_B1_DQ3_RG_TX_ARDQS0_DLYB_B1 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU1_B1_DQ3_RG_TX_ARDQ_PDB_PRE_B1 Fld(2,14,AC_MSKB1)//[15:14]
    #define SHU1_B1_DQ3_RG_TX_ARDQ_PDB_B1 Fld(2,12,AC_MSKB1)//[13:12]
    #define SHU1_B1_DQ3_RG_TX_ARDQ_PU_PRE_B1 Fld(2,10,AC_MSKB1)//[11:10]
    #define SHU1_B1_DQ3_RG_TX_ARDQ_PU_B1 Fld(2,8,AC_MSKB1)//[9:8]
    #define SHU1_B1_DQ3_RG_TX_ARDQS0_PDB_PRE_B1 Fld(2,6,AC_MSKB0)//[7:6]
    #define SHU1_B1_DQ3_RG_TX_ARDQS0_PDB_B1 Fld(2,4,AC_MSKB0)//[5:4]
    #define SHU1_B1_DQ3_RG_TX_ARDQS0_PU_PRE_B1 Fld(2,2,AC_MSKB0)//[3:2]
    #define SHU1_B1_DQ3_RG_TX_ARDQS0_PU_B1 Fld(2,0,AC_MSKB0)//[1:0]
#define DDRPHY_SHU1_B1_DQ4 (DDRPHY_BASE_ADDR + 0x0C90)
    #define SHU1_B1_DQ4_RG_ARPI_DA_MCK_FB_DL_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_B1_DQ4_RG_ARPI_AA_MCK_FB_DL_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_B1_DQ4_RG_ARPI_AA_MCK_DL_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_B1_DQ5 (DDRPHY_BASE_ADDR + 0x0C94)
    #define SHU1_B1_DQ5_RG_ARPI_MCTL_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_B1_DQ5_RG_RX_ARDQS0_DVS_DLY_B1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU1_B1_DQ5_RG_RX_ARDQS0_DQSIEN_DLY_B1 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU1_B1_DQ5_RG_ARPI_FB_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_B1_DQ5_RG_RX_ARDQ_VREF_BYPASS_B1 Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU1_B1_DQ5_RG_RX_ARDQ_VREF_SEL_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_B1_DQ6 (DDRPHY_BASE_ADDR + 0x0C98)
    #define SHU1_B1_DQ6_RG_ARPI_CAP_SEL_B1 Fld(2,28,AC_MSKB3)//[29:28]
    #define SHU1_B1_DQ6_RG_ARPI_MIDPI_CKDIV4_EN_B1 Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU1_B1_DQ6_RG_ARPI_MIDPI_EN_B1 Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU1_B1_DQ6_RG_ARPI_MIDPI_VTH_SEL_B1 Fld(2,24,AC_MSKB3)//[25:24]
    #define SHU1_B1_DQ6_RG_ARPI_MIDPI_CAP_SEL_B1 Fld(2,22,AC_MSKB2)//[23:22]
    #define SHU1_B1_DQ6_RG_ARPI_RESERVE_B1 Fld(4,16,AC_MSKB2)//[19:16]
#define DDRPHY_SHU1_B1_DQ7 (DDRPHY_BASE_ADDR + 0x0C9C)
    #define SHU1_B1_DQ7_RG_ARDQ_REV_B1 Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU1_B1_DQ7_DQ_REV_B1_BIT_06 Fld(1,22,AC_MSKB2)//[22:22]       //Jeremy added
    #define SHU1_B1_DQ7_DQ_REV_B1_BIT_05 Fld(1,21,AC_MSKB2)//[21:21]       //Yulia added
    #define SHU1_B1_DQ7_DQ_REV_B1_BIT_04 Fld(1,20,AC_MSKB2)//[20:20]       //Francis added
    #define SHU1_B1_DQ7_DQ_REV_B1_BIT_03 Fld(1,19,AC_MSKB2)//[19:19]       //Francis added
    #define SHU1_B1_DQ7_DQ_REV_B1_BIT_01 Fld(1,17,AC_MSKB2)//[17:17]       //Jeremy added        
    #define SHU1_B1_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B1 Fld(1,13,AC_MSKB1)//[13:13]
    #define SHU1_B1_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B1 Fld(1,12,AC_MSKB1)//[12:12]
    #define SHU1_B1_DQ7_R_DMRXDVS_DQM_FLAGSEL_B1 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU1_B1_DQ7_R_DMDQMDBI_SHU_B1 Fld(1,7,AC_MSKB0)//[7:7]
    #define SHU1_B1_DQ7_R_DMDQMDBI_EYE_SHU_B1 Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU1_B1_DQ7_R_DMRANKRXDVS_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU1_B1_DQ8 (DDRPHY_BASE_ADDR + 0x0CA0)
    #define SHU1_B1_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B1 Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU1_B1_DQ8_R_DMRANK_PIPE_CG_IG_B1 Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU1_B1_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B1 Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU1_B1_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B1 Fld(1,28,AC_MSKB3)//[28:28]
    #define SHU1_B1_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B1 Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU1_B1_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B1 Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU1_B1_DQ8_R_DMSTBEN_SYNC_CG_IG_B1 Fld(1,25,AC_MSKB3)//[25:25]
    #define SHU1_B1_DQ8_R_DMRXDLY_CG_IG_B1 Fld(1,24,AC_MSKB3)//[24:24]
    #define SHU1_B1_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B1 Fld(1,23,AC_MSKB2)//[23:23]
    #define SHU1_B1_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B1 Fld(1,22,AC_MSKB2)//[22:22]
    #define SHU1_B1_DQ8_R_DMRXDVS_UPD_FORCE_EN_B1 Fld(1,15,AC_MSKB1)//[15:15]
    #define SHU1_B1_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B1 Fld(15,0,AC_MSKW10)//[14:0]
#define DDRPHY_SHU1_CA_CMD0 (DDRPHY_BASE_ADDR + 0x0D00)
    #define SHU1_CA_CMD0_RG_TX_ARCMD_DRVN_PRE Fld(3,28,AC_MSKB3)//[30:28]
    #define SHU1_CA_CMD0_RG_TX_ARCMD_DRVP_PRE Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU1_CA_CMD0_RG_TX_ARCMD_PRE_EN Fld(1,20,AC_MSKB2)//[20:20]
    #define SHU1_CA_CMD0_RG_DLL_CG_EN_CA Fld(1,19,AC_MSKB2)//[19:19]
    #define SHU1_CA_CMD0_RG_DLL_CG_EN_B0 Fld(1,18,AC_MSKB2)//[18:18]
    #define SHU1_CA_CMD0_RG_DLL_CG_EN_B1 Fld(1,17,AC_MSKB2)//[17:17]
    #define SHU1_CA_CMD0_RG_TX_ARCLK_DRVN_PRE Fld(3,12,AC_MSKB1)//[14:12]
    #define SHU1_CA_CMD0_RG_TX_ARCLK_DRVP_PRE Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU1_CA_CMD0_RG_TX_ARCLK_PRE_EN Fld(1,4,AC_MSKB0)//[4:4]
#define DDRPHY_SHU1_CA_CMD1 (DDRPHY_BASE_ADDR + 0x0D04)
    #define SHU1_CA_CMD1_RG_TX_ARCMD_ODTN Fld(5,24,AC_MSKB3)//[28:24]
    #define SHU1_CA_CMD1_RG_TX_ARCMD_ODTP Fld(5,16,AC_MSKB2)//[20:16]
    #define SHU1_CA_CMD1_RG_TX_ARCMD_DRVN Fld(5,8,AC_MSKB1)//[12:8]
    #define SHU1_CA_CMD1_RG_TX_ARCMD_DRVP Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_SHU1_CA_CMD2 (DDRPHY_BASE_ADDR + 0x0D08)
    #define SHU1_CA_CMD2_RG_TX_ARCLK_ODTN Fld(5,24,AC_MSKB3)//[28:24]
    #define SHU1_CA_CMD2_RG_TX_ARCLK_ODTP Fld(5,16,AC_MSKB2)//[20:16]
    #define SHU1_CA_CMD2_RG_TX_ARCLK_DRVN Fld(5,8,AC_MSKB1)//[12:8]
    #define SHU1_CA_CMD2_RG_TX_ARCLK_DRVP Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_SHU1_CA_CMD3 (DDRPHY_BASE_ADDR + 0x0D0C)
    #define SHU1_CA_CMD3_RG_TX_ARCLKB_DLYB Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU1_CA_CMD3_RG_TX_ARCLK_DLYB Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU1_CA_CMD3_RG_TX_ARCMD_PDB_PRE Fld(2,14,AC_MSKB1)//[15:14]
    #define SHU1_CA_CMD3_RG_TX_ARCMD_PDB Fld(2,12,AC_MSKB1)//[13:12]
    #define SHU1_CA_CMD3_RG_TX_ARCMD_PU_PRE Fld(2,10,AC_MSKB1)//[11:10]
    #define SHU1_CA_CMD3_RG_TX_ARCMD_PU Fld(2,8,AC_MSKB1)//[9:8]
    #define SHU1_CA_CMD3_RG_TX_ARCLK_PDB_PRE Fld(2,6,AC_MSKB0)//[7:6]
    #define SHU1_CA_CMD3_RG_TX_ARCLK_PDB Fld(2,4,AC_MSKB0)//[5:4]
    #define SHU1_CA_CMD3_RG_TX_ARCLK_PU_PRE Fld(2,2,AC_MSKB0)//[3:2]
    #define SHU1_CA_CMD3_RG_TX_ARCLK_PU Fld(2,0,AC_MSKB0)//[1:0]
#define DDRPHY_SHU1_CA_CMD4 (DDRPHY_BASE_ADDR + 0x0D10)
    #define SHU1_CA_CMD4_RG_ARPI_DA_MCK_FB_DL_CA Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_CA_CMD4_RG_ARPI_AA_MCK_FB_DL_CA Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_CA_CMD4_RG_ARPI_AA_MCK_DL_CA Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_CA_CMD5 (DDRPHY_BASE_ADDR + 0x0D14)
    #define SHU1_CA_CMD5_RG_ARPI_MCTL_CA Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_CA_CMD5_RG_RX_ARCLK_DVS_DLY Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU1_CA_CMD5_RG_RX_ARCLK_DQSIEN_DLY Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU1_CA_CMD5_RG_ARPI_FB_CA Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_CA_CMD5_RG_RX_ARCMD_VREF_BYPASS Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU1_CA_CMD5_RG_RX_ARCMD_VREF_SEL Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_CA_CMD6 (DDRPHY_BASE_ADDR + 0x0D18)
    #define SHU1_CA_CMD6_RG_ARPI_CAP_SEL_CA Fld(2,28,AC_MSKB3)//[29:28]
    #define SHU1_CA_CMD6_RG_ARPI_MIDPI_CKDIV4_EN_CA Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU1_CA_CMD6_RG_ARPI_MIDPI_EN_CA Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU1_CA_CMD6_RG_ARPI_MIDPI_VTH_SEL_CA Fld(2,24,AC_MSKB3)//[25:24]
    #define SHU1_CA_CMD6_RG_ARPI_MIDPI_CAP_SEL_CA Fld(2,22,AC_MSKB2)//[23:22]
    #define SHU1_CA_CMD6_RG_ARPI_RESERVE_CA Fld(4,16,AC_MSKB2)//[19:16]
#define DDRPHY_SHU1_CA_CMD7 (DDRPHY_BASE_ADDR + 0x0D1C)
    #define SHU1_CA_CMD7_RG_ARCMD_REV Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU1_CA_CMD7_RG_ARCMD_REV_CKE_DRVN Fld(5,24,AC_MSKB2)//[28:24]       //Francis added    
    #define SHU1_CA_CMD7_ARCMD_REV_BIT_06 Fld(1,22,AC_MSKB2)//[22:22]       //Jeremy added
    #define SHU1_CA_CMD7_ARCMD_REV_BIT_05 Fld(1,21,AC_MSKB2)//[21:21]       //Francis added
    #define SHU1_CA_CMD7_ARCMD_REV_BIT_04 Fld(1,20,AC_MSKB2)//[20:20]       //Francis added
    #define SHU1_CA_CMD7_ARCMD_REV_BIT_03 Fld(1,19,AC_MSKB2)//[19:19]       //Francis added      
    #define SHU1_CA_CMD7_ARCMD_REV_BIT_01 Fld(1,17,AC_MSKB2)//[17:17]       //Jeremy added      
    #define SHU1_CA_CMD7_R_DMRXDVS_PBYTE_FLAG_OPT_CA Fld(1,12,AC_MSKB1)//[12:12]
    #define SHU1_CA_CMD7_R_DMRANKRXDVS_CA Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU1_CA_CMD8 (DDRPHY_BASE_ADDR + 0x0D20)
    #define SHU1_CA_CMD8_R_DMRANK_CHG_PIPE_CG_IG_CA Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU1_CA_CMD8_R_DMRANK_PIPE_CG_IG_CA Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU1_CA_CMD8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_CA Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU1_CA_CMD8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_CA Fld(1,28,AC_MSKB3)//[28:28]
    #define SHU1_CA_CMD8_R_DMDQSIEN_FLAG_PIPE_CG_IG_CA Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU1_CA_CMD8_R_DMDQSIEN_FLAG_SYNC_CG_IG_CA Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU1_CA_CMD8_R_DMSTBEN_SYNC_CG_IG_CA Fld(1,25,AC_MSKB3)//[25:25]
    #define SHU1_CA_CMD8_R_DMRXDLY_CG_IG_CA Fld(1,24,AC_MSKB3)//[24:24]
    #define SHU1_CA_CMD8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_CA Fld(1,23,AC_MSKB2)//[23:23]
    #define SHU1_CA_CMD8_R_DMRXDVS_RDSEL_PIPE_CG_IG_CA Fld(1,22,AC_MSKB2)//[22:22]
    #define SHU1_CA_CMD8_R_DMRXDVS_UPD_FORCE_EN_CA Fld(1,15,AC_MSKB1)//[15:15]
    #define SHU1_CA_CMD8_R_DMRXDVS_UPD_FORCE_CYC_CA Fld(15,0,AC_MSKW10)//[14:0]
#define DDRPHY_SHU1_PLL0 (DDRPHY_BASE_ADDR + 0x0D80)
    #define SHU1_PLL0_RG_RPHYPLL_LOAD_EN Fld(1,19,AC_MSKB2)//[19:19]
    #define SHU1_PLL0_RG_RPHYPLL_TOP_REV Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_SHU1_PLL1 (DDRPHY_BASE_ADDR + 0x0D84)
    #define SHU1_PLL1_RESERVED_D84 Fld(27,5,AC_MSKDW)//[31:5]
    #define SHU1_PLL1_R_SHU_AUTO_PLL_MUX Fld(1,4,AC_MSKB0)//[4:4]
    #define SHU1_PLL1_SHU1_PLL1_RFU Fld(3,1,AC_MSKB0)//[3:1]
    #define SHU1_PLL1_RG_RPHYPLLGP_CK_SEL Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SHU1_PLL2 (DDRPHY_BASE_ADDR + 0x0D88)
    #define SHU1_PLL2_RG_RCLRPLL_LOAD_EN Fld(1,19,AC_MSKB2)//[19:19]
#define DDRPHY_SHU1_PLL3 (DDRPHY_BASE_ADDR + 0x0D8C)
    #define SHU1_PLL3_RESERVED_D8C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHU1_PLL4 (DDRPHY_BASE_ADDR + 0x0D90)
    #define SHU1_PLL4_RG_RPHYPLL_BP Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU1_PLL4_RG_RPHYPLL_BR Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU1_PLL4_RG_RPHYPLL_BLP Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU1_PLL4_RG_RPHYPLL_IBIAS Fld(2,26,AC_MSKB3)//[27:26]
    #define SHU1_PLL4_RG_RPHYPLL_ICHP Fld(2,24,AC_MSKB3)//[25:24]
    #define SHU1_PLL4_RG_RPHYPLL_BW Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU1_PLL4_RG_RPHYPLL_FS Fld(2,18,AC_MSKB2)//[19:18]
    #define SHU1_PLL4_RG_RPHYPLL_RESERVED Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_SHU1_PLL5 (DDRPHY_BASE_ADDR + 0x0D94)
    #define SHU1_PLL5_RG_RPHYPLL_SDM_PCW Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU1_PLL5_RG_RPHYPLL_SDM_PCW_CHG Fld(1,1,AC_MSKB0)//[1:1]
    #define SHU1_PLL5_RG_RPHYPLL_SDM_FRA_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SHU1_PLL6 (DDRPHY_BASE_ADDR + 0x0D98)
    #define SHU1_PLL6_RG_RCLRPLL_BP Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU1_PLL6_RG_RCLRPLL_BR Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU1_PLL6_RG_RCLRPLL_BLP Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU1_PLL6_RG_RCLRPLL_IBIAS Fld(2,26,AC_MSKB3)//[27:26]
    #define SHU1_PLL6_RG_RCLRPLL_ICHP Fld(2,24,AC_MSKB3)//[25:24]
    #define SHU1_PLL6_RG_RCLRPLL_BW Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU1_PLL6_RG_RCLRPLL_FS Fld(2,18,AC_MSKB2)//[19:18]
    #define SHU1_PLL6_RG_RCLRPLL_RESERVED Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_SHU1_PLL7 (DDRPHY_BASE_ADDR + 0x0D9C)
    #define SHU1_PLL7_RG_RCLRPLL_SDM_PCW Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU1_PLL7_RG_RCLRPLL_SDM_PCW_CHG Fld(1,1,AC_MSKB0)//[1:1]
    #define SHU1_PLL7_RG_RCLRPLL_SDM_FRA_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SHU1_PLL8 (DDRPHY_BASE_ADDR + 0x0DA0)
    #define SHU1_PLL8_RG_RPHYPLL_PREDIV Fld(2,18,AC_MSKB2)//[19:18]
    #define SHU1_PLL8_RG_RPHYPLL_POSDIV Fld(3,0,AC_MSKB0)//[2:0]
#define DDRPHY_SHU1_PLL9 (DDRPHY_BASE_ADDR + 0x0DA4)
    #define SHU1_PLL9_RG_RPHYPLL_MONCK_EN Fld(1,16,AC_MSKB2)//[16:16]
    #define SHU1_PLL9_RG_RPHYPLL_MONVC_EN Fld(2,14,AC_MSKB1)//[15:14]
    #define SHU1_PLL9_RG_RPHYPLL_MONREF_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define SHU1_PLL9_RG_RPHYPLL_LVROD_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define SHU1_PLL9_RG_RPHYPLL_RST_DLY Fld(2,8,AC_MSKB1)//[9:8]
#define DDRPHY_SHU1_PLL10 (DDRPHY_BASE_ADDR + 0x0DA8)
    #define SHU1_PLL10_RG_RCLRPLL_PREDIV Fld(2,18,AC_MSKB2)//[19:18]
    #define SHU1_PLL10_RG_RCLRPLL_POSDIV Fld(3,0,AC_MSKB0)//[2:0]
#define DDRPHY_SHU1_PLL11 (DDRPHY_BASE_ADDR + 0x0DAC)
    #define SHU1_PLL11_RG_RCLRPLL_MONCK_EN Fld(1,16,AC_MSKB2)//[16:16]
    #define SHU1_PLL11_RG_RCLRPLL_MONVC_EN Fld(2,14,AC_MSKB1)//[15:14]
    #define SHU1_PLL11_RG_RCLRPLL_MONREF_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define SHU1_PLL11_RG_RCLRPLL_LVROD_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define SHU1_PLL11_RG_RCLRPLL_RST_DLY Fld(2,8,AC_MSKB1)//[9:8]
#define DDRPHY_SHU1_PLL12 (DDRPHY_BASE_ADDR + 0x0DB0)
    #define SHU1_PLL12_RG_RPHYPLL_EXTFBDIV_EN Fld(1,22,AC_MSKB2)//[22:22]
    #define SHU1_PLL12_RG_RPHYPLL_EXT_FBDIV Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_PLL12_RG_RCLRPLL_EXTFBDIV_EN Fld(1,15,AC_MSKB1)//[15:15]
    #define SHU1_PLL12_RG_RCLRPLL_EXT_FBDIV Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_PLL12_RG_RCLRPLL_EXTPODIV_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define SHU1_PLL12_RG_RCLRPLL_BYPASS Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU1_PLL12_RG_RCLRPLL_EXT_PODIV Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_PLL13 (DDRPHY_BASE_ADDR + 0x0DB4)
    #define SHU1_PLL13_RG_RPHYPLL_REF_DL Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_PLL13_RG_RPHYPLL_FB_DL Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_PLL13_RG_RCLRPLL_REF_DL Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_PLL13_RG_RCLRPLL_FB_DL Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R0_B0_DQ0 (DDRPHY_BASE_ADDR + 0x0E00)
    #define SHU1_R0_B0_DQ0_RK0_TX_ARDQ7_DLY_B0 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU1_R0_B0_DQ0_RK0_TX_ARDQ6_DLY_B0 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU1_R0_B0_DQ0_RK0_TX_ARDQ5_DLY_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU1_R0_B0_DQ0_RK0_TX_ARDQ4_DLY_B0 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU1_R0_B0_DQ0_RK0_TX_ARDQ3_DLY_B0 Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU1_R0_B0_DQ0_RK0_TX_ARDQ2_DLY_B0 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU1_R0_B0_DQ0_RK0_TX_ARDQ1_DLY_B0 Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU1_R0_B0_DQ0_RK0_TX_ARDQ0_DLY_B0 Fld(4,0,AC_MSKB0)//[3:0]

//Page AO_7
#define DDRPHY_SHU1_R0_B0_DQ1 (DDRPHY_BASE_ADDR + 0x0E04)
    #define SHU1_R0_B0_DQ1_RK0_TX_ARDQS0B_DLY_B0 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU1_R0_B0_DQ1_RK0_TX_ARDQS0_DLY_B0 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU1_R0_B0_DQ1_RK0_TX_ARDQS0B_DLYB_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU1_R0_B0_DQ1_RK0_TX_ARDQS0_DLYB_B0 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU1_R0_B0_DQ1_RK0_TX_ARDQM0_DLY_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU1_R0_B0_DQ2 (DDRPHY_BASE_ADDR + 0x0E08)
    #define SHU1_R0_B0_DQ2_RK0_RX_ARDQ1_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R0_B0_DQ2_RK0_RX_ARDQ1_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R0_B0_DQ2_RK0_RX_ARDQ0_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R0_B0_DQ2_RK0_RX_ARDQ0_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R0_B0_DQ3 (DDRPHY_BASE_ADDR + 0x0E0C)
    #define SHU1_R0_B0_DQ3_RK0_RX_ARDQ3_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R0_B0_DQ3_RK0_RX_ARDQ3_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R0_B0_DQ3_RK0_RX_ARDQ2_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R0_B0_DQ3_RK0_RX_ARDQ2_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R0_B0_DQ4 (DDRPHY_BASE_ADDR + 0x0E10)
    #define SHU1_R0_B0_DQ4_RK0_RX_ARDQ5_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R0_B0_DQ4_RK0_RX_ARDQ5_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R0_B0_DQ4_RK0_RX_ARDQ4_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R0_B0_DQ4_RK0_RX_ARDQ4_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R0_B0_DQ5 (DDRPHY_BASE_ADDR + 0x0E14)
    #define SHU1_R0_B0_DQ5_RK0_RX_ARDQ7_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R0_B0_DQ5_RK0_RX_ARDQ7_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R0_B0_DQ5_RK0_RX_ARDQ6_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R0_B0_DQ5_RK0_RX_ARDQ6_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R0_B0_DQ6 (DDRPHY_BASE_ADDR + 0x0E18)
    #define SHU1_R0_B0_DQ6_RK0_RX_ARDQS0_F_DLY_B0 Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU1_R0_B0_DQ6_RK0_RX_ARDQS0_R_DLY_B0 Fld(7,16,AC_MSKB2)//[22:16]
    #define SHU1_R0_B0_DQ6_RK0_RX_ARDQM0_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R0_B0_DQ6_RK0_RX_ARDQM0_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R0_B0_DQ7 (DDRPHY_BASE_ADDR + 0x0E1C)
    #define SHU1_R0_B0_DQ7_RK0_ARPI_PBYTE_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R0_B0_DQ7_RK0_ARPI_DQM_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R0_B0_DQ7_RK0_ARPI_DQ_B0 Fld(6,8,AC_MSKB1)//[13:8]
#define DDRPHY_SHU1_R0_B1_DQ0 (DDRPHY_BASE_ADDR + 0x0E50)
    #define SHU1_R0_B1_DQ0_RK0_TX_ARDQ7_DLY_B1 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU1_R0_B1_DQ0_RK0_TX_ARDQ6_DLY_B1 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU1_R0_B1_DQ0_RK0_TX_ARDQ5_DLY_B1 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU1_R0_B1_DQ0_RK0_TX_ARDQ4_DLY_B1 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU1_R0_B1_DQ0_RK0_TX_ARDQ3_DLY_B1 Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU1_R0_B1_DQ0_RK0_TX_ARDQ2_DLY_B1 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU1_R0_B1_DQ0_RK0_TX_ARDQ1_DLY_B1 Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU1_R0_B1_DQ0_RK0_TX_ARDQ0_DLY_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU1_R0_B1_DQ1 (DDRPHY_BASE_ADDR + 0x0E54)
    #define SHU1_R0_B1_DQ1_RK0_TX_ARDQS0B_DLY_B1 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU1_R0_B1_DQ1_RK0_TX_ARDQS0_DLY_B1 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU1_R0_B1_DQ1_RK0_TX_ARDQS0B_DLYB_B1 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU1_R0_B1_DQ1_RK0_TX_ARDQS0_DLYB_B1 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU1_R0_B1_DQ1_RK0_TX_ARDQM0_DLY_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU1_R0_B1_DQ2 (DDRPHY_BASE_ADDR + 0x0E58)
    #define SHU1_R0_B1_DQ2_RK0_RX_ARDQ1_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R0_B1_DQ2_RK0_RX_ARDQ1_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R0_B1_DQ2_RK0_RX_ARDQ0_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R0_B1_DQ2_RK0_RX_ARDQ0_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R0_B1_DQ3 (DDRPHY_BASE_ADDR + 0x0E5C)
    #define SHU1_R0_B1_DQ3_RK0_RX_ARDQ3_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R0_B1_DQ3_RK0_RX_ARDQ3_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R0_B1_DQ3_RK0_RX_ARDQ2_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R0_B1_DQ3_RK0_RX_ARDQ2_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R0_B1_DQ4 (DDRPHY_BASE_ADDR + 0x0E60)
    #define SHU1_R0_B1_DQ4_RK0_RX_ARDQ5_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R0_B1_DQ4_RK0_RX_ARDQ5_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R0_B1_DQ4_RK0_RX_ARDQ4_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R0_B1_DQ4_RK0_RX_ARDQ4_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R0_B1_DQ5 (DDRPHY_BASE_ADDR + 0x0E64)
    #define SHU1_R0_B1_DQ5_RK0_RX_ARDQ7_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R0_B1_DQ5_RK0_RX_ARDQ7_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R0_B1_DQ5_RK0_RX_ARDQ6_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R0_B1_DQ5_RK0_RX_ARDQ6_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R0_B1_DQ6 (DDRPHY_BASE_ADDR + 0x0E68)
    #define SHU1_R0_B1_DQ6_RK0_RX_ARDQS0_F_DLY_B1 Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU1_R0_B1_DQ6_RK0_RX_ARDQS0_R_DLY_B1 Fld(7,16,AC_MSKB2)//[22:16]
    #define SHU1_R0_B1_DQ6_RK0_RX_ARDQM0_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R0_B1_DQ6_RK0_RX_ARDQM0_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R0_B1_DQ7 (DDRPHY_BASE_ADDR + 0x0E6C)
    #define SHU1_R0_B1_DQ7_RK0_ARPI_PBYTE_B1 Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU1_R0_B1_DQ7_RK0_ARPI_DQM_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R0_B1_DQ7_RK0_ARPI_DQ_B1 Fld(6,8,AC_MSKB1)//[13:8]
#define DDRPHY_SHU1_R0_CA_CMD0 (DDRPHY_BASE_ADDR + 0x0EA0)
    #define SHU1_R0_CA_CMD0_RK0_TX_ARCLKB_DLYB Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU1_R0_CA_CMD0_RK0_TX_ARCLK_DLYB Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU1_R0_CA_CMD0_RK0_TX_ARCA5_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU1_R0_CA_CMD0_RK0_TX_ARCA4_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU1_R0_CA_CMD0_RK0_TX_ARCA3_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU1_R0_CA_CMD0_RK0_TX_ARCA2_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU1_R0_CA_CMD0_RK0_TX_ARCA1_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU1_R0_CA_CMD0_RK0_TX_ARCA0_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU1_R0_CA_CMD1 (DDRPHY_BASE_ADDR + 0x0EA4)
    #define SHU1_R0_CA_CMD1_RK0_TX_ARCLKB_DLY Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU1_R0_CA_CMD1_RK0_TX_ARCLK_DLY Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU1_R0_CA_CMD1_RK0_TX_ARCS2_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU1_R0_CA_CMD1_RK0_TX_ARCS1_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU1_R0_CA_CMD1_RK0_TX_ARCS0_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU1_R0_CA_CMD1_RK0_TX_ARCKE2_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU1_R0_CA_CMD1_RK0_TX_ARCKE1_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU1_R0_CA_CMD1_RK0_TX_ARCKE0_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU1_R0_CA_CMD2 (DDRPHY_BASE_ADDR + 0x0EA8)
    #define SHU1_R0_CA_CMD2_RG_RK0_RX_ARCA1_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R0_CA_CMD2_RG_RK0_RX_ARCA1_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R0_CA_CMD2_RG_RK0_RX_ARCA0_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R0_CA_CMD2_RG_RK0_RX_ARCA0_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R0_CA_CMD3 (DDRPHY_BASE_ADDR + 0x0EAC)
    #define SHU1_R0_CA_CMD3_RG_RK0_RX_ARCA3_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R0_CA_CMD3_RG_RK0_RX_ARCA3_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R0_CA_CMD3_RG_RK0_RX_ARCA2_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R0_CA_CMD3_RG_RK0_RX_ARCA2_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R0_CA_CMD4 (DDRPHY_BASE_ADDR + 0x0EB0)
    #define SHU1_R0_CA_CMD4_RG_RK0_RX_ARCA5_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R0_CA_CMD4_RG_RK0_RX_ARCA5_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R0_CA_CMD4_RG_RK0_RX_ARCA4_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R0_CA_CMD4_RG_RK0_RX_ARCA4_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R0_CA_CMD5 (DDRPHY_BASE_ADDR + 0x0EB4)
    #define SHU1_R0_CA_CMD5_RG_RK0_RX_ARCKE1_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R0_CA_CMD5_RG_RK0_RX_ARCKE1_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R0_CA_CMD5_RG_RK0_RX_ARCKE0_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R0_CA_CMD5_RG_RK0_RX_ARCKE0_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R0_CA_CMD6 (DDRPHY_BASE_ADDR + 0x0EB8)
    #define SHU1_R0_CA_CMD6_RG_RK0_RX_ARCS0_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R0_CA_CMD6_RG_RK0_RX_ARCS0_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R0_CA_CMD6_RG_RK0_RX_ARCKE2_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R0_CA_CMD6_RG_RK0_RX_ARCKE2_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R0_CA_CMD7 (DDRPHY_BASE_ADDR + 0x0EBC)
    #define SHU1_R0_CA_CMD7_RG_RK0_RX_ARCS2_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R0_CA_CMD7_RG_RK0_RX_ARCS2_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R0_CA_CMD7_RG_RK0_RX_ARCS1_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R0_CA_CMD7_RG_RK0_RX_ARCS1_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R0_CA_CMD8 (DDRPHY_BASE_ADDR + 0x0EC0)
    #define SHU1_R0_CA_CMD8_RG_RK0_RX_ARCLK_F_DLY Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU1_R0_CA_CMD8_RG_RK0_RX_ARCLK_R_DLY Fld(7,16,AC_MSKB2)//[22:16]
#define DDRPHY_SHU1_R0_CA_CMD9 (DDRPHY_BASE_ADDR + 0x0EC4)
    #define SHU1_R0_CA_CMD9_RG_RK0_ARPI_CLK Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R0_CA_CMD9_RG_RK0_ARPI_CMD Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R0_CA_CMD9_RG_RK0_ARPI_CS Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R1_B0_DQ0 (DDRPHY_BASE_ADDR + 0x0F00)
    #define SHU1_R1_B0_DQ0_RK1_TX_ARDQ7_DLY_B0 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU1_R1_B0_DQ0_RK1_TX_ARDQ6_DLY_B0 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU1_R1_B0_DQ0_RK1_TX_ARDQ5_DLY_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU1_R1_B0_DQ0_RK1_TX_ARDQ4_DLY_B0 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU1_R1_B0_DQ0_RK1_TX_ARDQ3_DLY_B0 Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU1_R1_B0_DQ0_RK1_TX_ARDQ2_DLY_B0 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU1_R1_B0_DQ0_RK1_TX_ARDQ1_DLY_B0 Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU1_R1_B0_DQ0_RK1_TX_ARDQ0_DLY_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU1_R1_B0_DQ1 (DDRPHY_BASE_ADDR + 0x0F04)
    #define SHU1_R1_B0_DQ1_RK1_TX_ARDQS0B_DLY_B0 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU1_R1_B0_DQ1_RK1_TX_ARDQS0_DLY_B0 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU1_R1_B0_DQ1_RK1_TX_ARDQS0B_DLYB_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU1_R1_B0_DQ1_RK1_TX_ARDQS0_DLYB_B0 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU1_R1_B0_DQ1_RK1_TX_ARDQM0_DLY_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU1_R1_B0_DQ2 (DDRPHY_BASE_ADDR + 0x0F08)
    #define SHU1_R1_B0_DQ2_RK1_RX_ARDQ1_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R1_B0_DQ2_RK1_RX_ARDQ1_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R1_B0_DQ2_RK1_RX_ARDQ0_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R1_B0_DQ2_RK1_RX_ARDQ0_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R1_B0_DQ3 (DDRPHY_BASE_ADDR + 0x0F0C)
    #define SHU1_R1_B0_DQ3_RK1_RX_ARDQ3_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R1_B0_DQ3_RK1_RX_ARDQ3_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R1_B0_DQ3_RK1_RX_ARDQ2_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R1_B0_DQ3_RK1_RX_ARDQ2_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R1_B0_DQ4 (DDRPHY_BASE_ADDR + 0x0F10)
    #define SHU1_R1_B0_DQ4_RK1_RX_ARDQ5_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R1_B0_DQ4_RK1_RX_ARDQ5_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R1_B0_DQ4_RK1_RX_ARDQ4_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R1_B0_DQ4_RK1_RX_ARDQ4_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R1_B0_DQ5 (DDRPHY_BASE_ADDR + 0x0F14)
    #define SHU1_R1_B0_DQ5_RK1_RX_ARDQ7_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R1_B0_DQ5_RK1_RX_ARDQ7_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R1_B0_DQ5_RK1_RX_ARDQ6_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R1_B0_DQ5_RK1_RX_ARDQ6_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R1_B0_DQ6 (DDRPHY_BASE_ADDR + 0x0F18)
    #define SHU1_R1_B0_DQ6_RK1_RX_ARDQS0_F_DLY_B0 Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU1_R1_B0_DQ6_RK1_RX_ARDQS0_R_DLY_B0 Fld(7,16,AC_MSKB2)//[22:16]
    #define SHU1_R1_B0_DQ6_RK1_RX_ARDQM0_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R1_B0_DQ6_RK1_RX_ARDQM0_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R1_B0_DQ7 (DDRPHY_BASE_ADDR + 0x0F1C)
    #define SHU1_R1_B0_DQ7_RK1_ARPI_PBYTE_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R1_B0_DQ7_RK1_ARPI_DQM_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R1_B0_DQ7_RK1_ARPI_DQ_B0 Fld(6,8,AC_MSKB1)//[13:8]
#define DDRPHY_SHU1_R1_B1_DQ0 (DDRPHY_BASE_ADDR + 0x0F50)
    #define SHU1_R1_B1_DQ0_RK1_TX_ARDQ7_DLY_B1 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU1_R1_B1_DQ0_RK1_TX_ARDQ6_DLY_B1 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU1_R1_B1_DQ0_RK1_TX_ARDQ5_DLY_B1 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU1_R1_B1_DQ0_RK1_TX_ARDQ4_DLY_B1 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU1_R1_B1_DQ0_RK1_TX_ARDQ3_DLY_B1 Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU1_R1_B1_DQ0_RK1_TX_ARDQ2_DLY_B1 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU1_R1_B1_DQ0_RK1_TX_ARDQ1_DLY_B1 Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU1_R1_B1_DQ0_RK1_TX_ARDQ0_DLY_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU1_R1_B1_DQ1 (DDRPHY_BASE_ADDR + 0x0F54)
    #define SHU1_R1_B1_DQ1_RK1_TX_ARDQS0B_DLY_B1 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU1_R1_B1_DQ1_RK1_TX_ARDQS0_DLY_B1 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU1_R1_B1_DQ1_RK1_TX_ARDQS0B_DLYB_B1 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU1_R1_B1_DQ1_RK1_TX_ARDQS0_DLYB_B1 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU1_R1_B1_DQ1_RK1_TX_ARDQM0_DLY_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU1_R1_B1_DQ2 (DDRPHY_BASE_ADDR + 0x0F58)
    #define SHU1_R1_B1_DQ2_RK1_RX_ARDQ1_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R1_B1_DQ2_RK1_RX_ARDQ1_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R1_B1_DQ2_RK1_RX_ARDQ0_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R1_B1_DQ2_RK1_RX_ARDQ0_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R1_B1_DQ3 (DDRPHY_BASE_ADDR + 0x0F5C)
    #define SHU1_R1_B1_DQ3_RK1_RX_ARDQ3_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R1_B1_DQ3_RK1_RX_ARDQ3_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R1_B1_DQ3_RK1_RX_ARDQ2_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R1_B1_DQ3_RK1_RX_ARDQ2_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R1_B1_DQ4 (DDRPHY_BASE_ADDR + 0x0F60)
    #define SHU1_R1_B1_DQ4_RK1_RX_ARDQ5_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R1_B1_DQ4_RK1_RX_ARDQ5_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R1_B1_DQ4_RK1_RX_ARDQ4_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R1_B1_DQ4_RK1_RX_ARDQ4_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R1_B1_DQ5 (DDRPHY_BASE_ADDR + 0x0F64)
    #define SHU1_R1_B1_DQ5_RK1_RX_ARDQ7_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R1_B1_DQ5_RK1_RX_ARDQ7_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R1_B1_DQ5_RK1_RX_ARDQ6_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R1_B1_DQ5_RK1_RX_ARDQ6_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R1_B1_DQ6 (DDRPHY_BASE_ADDR + 0x0F68)
    #define SHU1_R1_B1_DQ6_RK1_RX_ARDQS0_F_DLY_B1 Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU1_R1_B1_DQ6_RK1_RX_ARDQS0_R_DLY_B1 Fld(7,16,AC_MSKB2)//[22:16]
    #define SHU1_R1_B1_DQ6_RK1_RX_ARDQM0_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R1_B1_DQ6_RK1_RX_ARDQM0_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R1_B1_DQ7 (DDRPHY_BASE_ADDR + 0x0F6C)
    #define SHU1_R1_B1_DQ7_RK1_ARPI_PBYTE_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R1_B1_DQ7_RK1_ARPI_DQM_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R1_B1_DQ7_RK1_ARPI_DQ_B1 Fld(6,8,AC_MSKB1)//[13:8]
#define DDRPHY_SHU1_R1_CA_CMD0 (DDRPHY_BASE_ADDR + 0x0FA0)
    #define SHU1_R1_CA_CMD0_RK1_TX_ARCLKB_DLYB Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU1_R1_CA_CMD0_RK1_TX_ARCLK_DLYB Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU1_R1_CA_CMD0_RK1_TX_ARCA5_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU1_R1_CA_CMD0_RK1_TX_ARCA4_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU1_R1_CA_CMD0_RK1_TX_ARCA3_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU1_R1_CA_CMD0_RK1_TX_ARCA2_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU1_R1_CA_CMD0_RK1_TX_ARCA1_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU1_R1_CA_CMD0_RK1_TX_ARCA0_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU1_R1_CA_CMD1 (DDRPHY_BASE_ADDR + 0x0FA4)
    #define SHU1_R1_CA_CMD1_RK1_TX_ARCLKB_DLY Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU1_R1_CA_CMD1_RK1_TX_ARCLK_DLY Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU1_R1_CA_CMD1_RK1_TX_ARCS2_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU1_R1_CA_CMD1_RK1_TX_ARCS1_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU1_R1_CA_CMD1_RK1_TX_ARCS0_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU1_R1_CA_CMD1_RK1_TX_ARCKE2_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU1_R1_CA_CMD1_RK1_TX_ARCKE1_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU1_R1_CA_CMD1_RK1_TX_ARCKE0_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU1_R1_CA_CMD2 (DDRPHY_BASE_ADDR + 0x0FA8)
    #define SHU1_R1_CA_CMD2_RG_RK1_RX_ARCA1_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R1_CA_CMD2_RG_RK1_RX_ARCA1_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R1_CA_CMD2_RG_RK1_RX_ARCA0_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R1_CA_CMD2_RG_RK1_RX_ARCA0_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R1_CA_CMD3 (DDRPHY_BASE_ADDR + 0x0FAC)
    #define SHU1_R1_CA_CMD3_RG_RK1_RX_ARCA3_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R1_CA_CMD3_RG_RK1_RX_ARCA3_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R1_CA_CMD3_RG_RK1_RX_ARCA2_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R1_CA_CMD3_RG_RK1_RX_ARCA2_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R1_CA_CMD4 (DDRPHY_BASE_ADDR + 0x0FB0)
    #define SHU1_R1_CA_CMD4_RG_RK1_RX_ARCA5_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R1_CA_CMD4_RG_RK1_RX_ARCA5_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R1_CA_CMD4_RG_RK1_RX_ARCA4_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R1_CA_CMD4_RG_RK1_RX_ARCA4_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R1_CA_CMD5 (DDRPHY_BASE_ADDR + 0x0FB4)
    #define SHU1_R1_CA_CMD5_RG_RK1_RX_ARCKE1_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R1_CA_CMD5_RG_RK1_RX_ARCKE1_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R1_CA_CMD5_RG_RK1_RX_ARCKE0_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R1_CA_CMD5_RG_RK1_RX_ARCKE0_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R1_CA_CMD6 (DDRPHY_BASE_ADDR + 0x0FB8)
    #define SHU1_R1_CA_CMD6_RG_RK1_RX_ARCS0_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R1_CA_CMD6_RG_RK1_RX_ARCS0_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R1_CA_CMD6_RG_RK1_RX_ARCKE2_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R1_CA_CMD6_RG_RK1_RX_ARCKE2_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R1_CA_CMD7 (DDRPHY_BASE_ADDR + 0x0FBC)
    #define SHU1_R1_CA_CMD7_RG_RK1_RX_ARCS2_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R1_CA_CMD7_RG_RK1_RX_ARCS2_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R1_CA_CMD7_RG_RK1_RX_ARCS1_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R1_CA_CMD7_RG_RK1_RX_ARCS1_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R1_CA_CMD8 (DDRPHY_BASE_ADDR + 0x0FC0)
    #define SHU1_R1_CA_CMD8_RG_RK1_RX_ARCLK_F_DLY Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU1_R1_CA_CMD8_RG_RK1_RX_ARCLK_R_DLY Fld(7,16,AC_MSKB2)//[22:16]
#define DDRPHY_SHU1_R1_CA_CMD9 (DDRPHY_BASE_ADDR + 0x0FC4)
    #define SHU1_R1_CA_CMD9_RG_RK1_ARPI_CLK Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R1_CA_CMD9_RG_RK1_ARPI_CMD Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R1_CA_CMD9_RG_RK1_ARPI_CS Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R2_B0_DQ0 (DDRPHY_BASE_ADDR + 0x1000)
    #define SHU1_R2_B0_DQ0_RK2_TX_ARDQ7_DLY_B0 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU1_R2_B0_DQ0_RK2_TX_ARDQ6_DLY_B0 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU1_R2_B0_DQ0_RK2_TX_ARDQ5_DLY_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU1_R2_B0_DQ0_RK2_TX_ARDQ4_DLY_B0 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU1_R2_B0_DQ0_RK2_TX_ARDQ3_DLY_B0 Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU1_R2_B0_DQ0_RK2_TX_ARDQ2_DLY_B0 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU1_R2_B0_DQ0_RK2_TX_ARDQ1_DLY_B0 Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU1_R2_B0_DQ0_RK2_TX_ARDQ0_DLY_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU1_R2_B0_DQ1 (DDRPHY_BASE_ADDR + 0x1004)
    #define SHU1_R2_B0_DQ1_RK2_TX_ARDQS0B_DLY_B0 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU1_R2_B0_DQ1_RK2_TX_ARDQS0_DLY_B0 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU1_R2_B0_DQ1_RK2_TX_ARDQS0B_DLYB_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU1_R2_B0_DQ1_RK2_TX_ARDQS0_DLYB_B0 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU1_R2_B0_DQ1_RK2_TX_ARDQM0_DLY_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU1_R2_B0_DQ2 (DDRPHY_BASE_ADDR + 0x1008)
    #define SHU1_R2_B0_DQ2_RK2_RX_ARDQ1_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R2_B0_DQ2_RK2_RX_ARDQ1_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R2_B0_DQ2_RK2_RX_ARDQ0_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R2_B0_DQ2_RK2_RX_ARDQ0_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R2_B0_DQ3 (DDRPHY_BASE_ADDR + 0x100C)
    #define SHU1_R2_B0_DQ3_RK2_RX_ARDQ3_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R2_B0_DQ3_RK2_RX_ARDQ3_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R2_B0_DQ3_RK2_RX_ARDQ2_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R2_B0_DQ3_RK2_RX_ARDQ2_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R2_B0_DQ4 (DDRPHY_BASE_ADDR + 0x1010)
    #define SHU1_R2_B0_DQ4_RK2_RX_ARDQ5_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R2_B0_DQ4_RK2_RX_ARDQ5_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R2_B0_DQ4_RK2_RX_ARDQ4_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R2_B0_DQ4_RK2_RX_ARDQ4_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R2_B0_DQ5 (DDRPHY_BASE_ADDR + 0x1014)
    #define SHU1_R2_B0_DQ5_RK2_RX_ARDQ7_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R2_B0_DQ5_RK2_RX_ARDQ7_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R2_B0_DQ5_RK2_RX_ARDQ6_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R2_B0_DQ5_RK2_RX_ARDQ6_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]

//Page AO_8
#define DDRPHY_SHU1_R2_B0_DQ6 (DDRPHY_BASE_ADDR + 0x1018)
    #define SHU1_R2_B0_DQ6_RK2_RX_ARDQS0_F_DLY_B0 Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU1_R2_B0_DQ6_RK2_RX_ARDQS0_R_DLY_B0 Fld(7,16,AC_MSKB2)//[22:16]
    #define SHU1_R2_B0_DQ6_RK2_RX_ARDQM0_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R2_B0_DQ6_RK2_RX_ARDQM0_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R2_B0_DQ7 (DDRPHY_BASE_ADDR + 0x101C)
    #define SHU1_R2_B0_DQ7_RK2_ARPI_PBYTE_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R2_B0_DQ7_RK2_ARPI_DQM_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R2_B0_DQ7_RK2_ARPI_DQ_B0 Fld(6,8,AC_MSKB1)//[13:8]
#define DDRPHY_SHU1_R2_B1_DQ0 (DDRPHY_BASE_ADDR + 0x1050)
    #define SHU1_R2_B1_DQ0_RK2_TX_ARDQ7_DLY_B1 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU1_R2_B1_DQ0_RK2_TX_ARDQ6_DLY_B1 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU1_R2_B1_DQ0_RK2_TX_ARDQ5_DLY_B1 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU1_R2_B1_DQ0_RK2_TX_ARDQ4_DLY_B1 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU1_R2_B1_DQ0_RK2_TX_ARDQ3_DLY_B1 Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU1_R2_B1_DQ0_RK2_TX_ARDQ2_DLY_B1 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU1_R2_B1_DQ0_RK2_TX_ARDQ1_DLY_B1 Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU1_R2_B1_DQ0_RK2_TX_ARDQ0_DLY_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU1_R2_B1_DQ1 (DDRPHY_BASE_ADDR + 0x1054)
    #define SHU1_R2_B1_DQ1_RK2_TX_ARDQS0B_DLY_B1 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU1_R2_B1_DQ1_RK2_TX_ARDQS0_DLY_B1 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU1_R2_B1_DQ1_RK2_TX_ARDQM0_DLY_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU1_R2_B1_DQ2 (DDRPHY_BASE_ADDR + 0x1058)
    #define SHU1_R2_B1_DQ2_RK2_RX_ARDQ1_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R2_B1_DQ2_RK2_RX_ARDQ1_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R2_B1_DQ2_RK2_RX_ARDQ0_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R2_B1_DQ2_RK2_RX_ARDQ0_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R2_B1_DQ3 (DDRPHY_BASE_ADDR + 0x105C)
    #define SHU1_R2_B1_DQ3_RK2_RX_ARDQ3_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R2_B1_DQ3_RK2_RX_ARDQ3_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R2_B1_DQ3_RK2_RX_ARDQ2_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R2_B1_DQ3_RK2_RX_ARDQ2_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R2_B1_DQ4 (DDRPHY_BASE_ADDR + 0x1060)
    #define SHU1_R2_B1_DQ4_RK2_RX_ARDQ5_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R2_B1_DQ4_RK2_RX_ARDQ5_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R2_B1_DQ4_RK2_RX_ARDQ4_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R2_B1_DQ4_RK2_RX_ARDQ4_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R2_B1_DQ5 (DDRPHY_BASE_ADDR + 0x1064)
    #define SHU1_R2_B1_DQ5_RK2_RX_ARDQ7_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R2_B1_DQ5_RK2_RX_ARDQ7_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R2_B1_DQ5_RK2_RX_ARDQ6_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R2_B1_DQ5_RK2_RX_ARDQ6_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R2_B1_DQ6 (DDRPHY_BASE_ADDR + 0x1068)
    #define SHU1_R2_B1_DQ6_RK2_RX_ARDQS0_F_DLY_B1 Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU1_R2_B1_DQ6_RK2_RX_ARDQS0_R_DLY_B1 Fld(7,16,AC_MSKB2)//[22:16]
    #define SHU1_R2_B1_DQ6_RK2_RX_ARDQM0_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R2_B1_DQ6_RK2_RX_ARDQM0_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R2_B1_DQ7 (DDRPHY_BASE_ADDR + 0x106C)
    #define SHU1_R2_B1_DQ7_RK2_ARPI_PBYTE_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R2_B1_DQ7_RK2_ARPI_DQM_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R2_B1_DQ7_RK2_ARPI_DQ_B1 Fld(6,8,AC_MSKB1)//[13:8]
#define DDRPHY_SHU1_R2_CA_CMD0 (DDRPHY_BASE_ADDR + 0x10A0)
    #define SHU1_R2_CA_CMD0_RK2_TX_ARCLKB_DLYB Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU1_R2_CA_CMD0_RK2_TX_ARCLK_DLYB Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU1_R2_CA_CMD0_RK2_TX_ARCA5_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU1_R2_CA_CMD0_RK2_TX_ARCA4_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU1_R2_CA_CMD0_RK2_TX_ARCA3_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU1_R2_CA_CMD0_RK2_TX_ARCA2_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU1_R2_CA_CMD0_RK2_TX_ARCA1_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU1_R2_CA_CMD0_RK2_TX_ARCA0_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU1_R2_CA_CMD1 (DDRPHY_BASE_ADDR + 0x10A4)
    #define SHU1_R2_CA_CMD1_RK2_TX_ARCLKB_DLY Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU1_R2_CA_CMD1_RK2_TX_ARCLK_DLY Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU1_R2_CA_CMD1_RK2_TX_ARCS2_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU1_R2_CA_CMD1_RK2_TX_ARCS1_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU1_R2_CA_CMD1_RK2_TX_ARCS0_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU1_R2_CA_CMD1_RK2_TX_ARCKE2_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU1_R2_CA_CMD1_RK2_TX_ARCKE1_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU1_R2_CA_CMD1_RK2_TX_ARCKE0_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU1_R2_CA_CMD2 (DDRPHY_BASE_ADDR + 0x10A8)
    #define SHU1_R2_CA_CMD2_RG_RK2_RX_ARCA1_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R2_CA_CMD2_RG_RK2_RX_ARCA1_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R2_CA_CMD2_RG_RK2_RX_ARCA0_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R2_CA_CMD2_RG_RK2_RX_ARCA0_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R2_CA_CMD3 (DDRPHY_BASE_ADDR + 0x10AC)
    #define SHU1_R2_CA_CMD3_RG_RK2_RX_ARCA3_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R2_CA_CMD3_RG_RK2_RX_ARCA3_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R2_CA_CMD3_RG_RK2_RX_ARCA2_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R2_CA_CMD3_RG_RK2_RX_ARCA2_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R2_CA_CMD4 (DDRPHY_BASE_ADDR + 0x10B0)
    #define SHU1_R2_CA_CMD4_RG_RK2_RX_ARCA5_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R2_CA_CMD4_RG_RK2_RX_ARCA5_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R2_CA_CMD4_RG_RK2_RX_ARCA4_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R2_CA_CMD4_RG_RK2_RX_ARCA4_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R2_CA_CMD5 (DDRPHY_BASE_ADDR + 0x10B4)
    #define SHU1_R2_CA_CMD5_RG_RK2_RX_ARCKE1_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R2_CA_CMD5_RG_RK2_RX_ARCKE1_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R2_CA_CMD5_RG_RK2_RX_ARCKE0_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R2_CA_CMD5_RG_RK2_RX_ARCKE0_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R2_CA_CMD6 (DDRPHY_BASE_ADDR + 0x10B8)
    #define SHU1_R2_CA_CMD6_RG_RK2_RX_ARCS0_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R2_CA_CMD6_RG_RK2_RX_ARCS0_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R2_CA_CMD6_RG_RK2_RX_ARCKE2_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R2_CA_CMD6_RG_RK2_RX_ARCKE2_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R2_CA_CMD7 (DDRPHY_BASE_ADDR + 0x10BC)
    #define SHU1_R2_CA_CMD7_RG_RK2_RX_ARCS2_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R2_CA_CMD7_RG_RK2_RX_ARCS2_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU1_R2_CA_CMD7_RG_RK2_RX_ARCS1_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R2_CA_CMD7_RG_RK2_RX_ARCS1_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU1_R2_CA_CMD8 (DDRPHY_BASE_ADDR + 0x10C0)
    #define SHU1_R2_CA_CMD8_RG_RK2_RX_ARCLK_F_DLY Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU1_R2_CA_CMD8_RG_RK2_RX_ARCLK_R_DLY Fld(7,16,AC_MSKB2)//[22:16]
#define DDRPHY_SHU1_R2_CA_CMD9 (DDRPHY_BASE_ADDR + 0x10C4)
    #define SHU1_R2_CA_CMD9_RG_RK2_ARPI_CLK Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU1_R2_CA_CMD9_RG_RK2_ARPI_CMD Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU1_R2_CA_CMD9_RG_RK2_ARPI_CS Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_B0_DQ0 (DDRPHY_BASE_ADDR + 0x1100)
    #define SHU2_B0_DQ0_RG_TX_ARDQ_DRVN_PRE_B0 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHU2_B0_DQ0_RG_TX_ARDQ_DRVP_PRE_B0 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU2_B0_DQ0_RG_TX_ARDQ_PRE_EN_B0 Fld(1,20,AC_MSKB2)//[20:20]
    #define SHU2_B0_DQ0_RG_TX_ARDQS0_DRVN_PRE_B0 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHU2_B0_DQ0_RG_TX_ARDQS0_DRVP_PRE_B0 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU2_B0_DQ0_RG_TX_ARDQS0_PRE_EN_B0 Fld(1,4,AC_MSKB0)//[4:4]
#define DDRPHY_SHU2_B0_DQ1 (DDRPHY_BASE_ADDR + 0x1104)
    #define SHU2_B0_DQ1_RG_TX_ARDQ_ODTN_B0 Fld(5,24,AC_MSKB3)//[28:24]
    #define SHU2_B0_DQ1_RG_TX_ARDQ_ODTP_B0 Fld(5,16,AC_MSKB2)//[20:16]
    #define SHU2_B0_DQ1_RG_TX_ARDQ_DRVN_B0 Fld(5,8,AC_MSKB1)//[12:8]
    #define SHU2_B0_DQ1_RG_TX_ARDQ_DRVP_B0 Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_SHU2_B0_DQ2 (DDRPHY_BASE_ADDR + 0x1108)
    #define SHU2_B0_DQ2_RG_TX_ARDQS0_ODTN_B0 Fld(5,24,AC_MSKB3)//[28:24]
    #define SHU2_B0_DQ2_RG_TX_ARDQS0_ODTP_B0 Fld(5,16,AC_MSKB2)//[20:16]
    #define SHU2_B0_DQ2_RG_TX_ARDQS0_DRVN_B0 Fld(5,8,AC_MSKB1)//[12:8]
    #define SHU2_B0_DQ2_RG_TX_ARDQS0_DRVP_B0 Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_SHU2_B0_DQ3 (DDRPHY_BASE_ADDR + 0x110C)
    #define SHU2_B0_DQ3_RG_TX_ARDQS0B_DLYB_B0 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU2_B0_DQ3_RG_TX_ARDQS0_DLYB_B0 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU2_B0_DQ3_RG_TX_ARDQ_PDB_PRE_B0 Fld(2,14,AC_MSKB1)//[15:14]
    #define SHU2_B0_DQ3_RG_TX_ARDQ_PDB_B0 Fld(2,12,AC_MSKB1)//[13:12]
    #define SHU2_B0_DQ3_RG_TX_ARDQ_PU_PRE_B0 Fld(2,10,AC_MSKB1)//[11:10]
    #define SHU2_B0_DQ3_RG_TX_ARDQ_PU_B0 Fld(2,8,AC_MSKB1)//[9:8]
    #define SHU2_B0_DQ3_RG_TX_ARDQS0_PDB_PRE_B0 Fld(2,6,AC_MSKB0)//[7:6]
    #define SHU2_B0_DQ3_RG_TX_ARDQS0_PDB_B0 Fld(2,4,AC_MSKB0)//[5:4]
    #define SHU2_B0_DQ3_RG_TX_ARDQS0_PU_PRE_B0 Fld(2,2,AC_MSKB0)//[3:2]
    #define SHU2_B0_DQ3_RG_TX_ARDQS0_PU_B0 Fld(2,0,AC_MSKB0)//[1:0]
#define DDRPHY_SHU2_B0_DQ4 (DDRPHY_BASE_ADDR + 0x1110)
    #define SHU2_B0_DQ4_RG_ARPI_DA_MCK_FB_DL_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_B0_DQ4_RG_ARPI_AA_MCK_FB_DL_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_B0_DQ4_RG_ARPI_AA_MCK_DL_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_B0_DQ5 (DDRPHY_BASE_ADDR + 0x1114)
    #define SHU2_B0_DQ5_RG_ARPI_MCTL_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_B0_DQ5_RG_RX_ARDQS0_DVS_DLY_B0 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU2_B0_DQ5_RG_RX_ARDQS0_DQSIEN_DLY_B0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU2_B0_DQ5_RG_ARPI_FB_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_B0_DQ5_RX_RX_ARDQ_VREF_BYPASS_B0 Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU2_B0_DQ5_RG_RX_ARDQ_VREF_SEL_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_B0_DQ6 (DDRPHY_BASE_ADDR + 0x1118)
    #define SHU2_B0_DQ6_RG_ARPI_CAP_SEL_B0 Fld(2,28,AC_MSKB3)//[29:28]
    #define SHU2_B0_DQ6_RG_ARPI_MIDPI_CKDIV4_EN_B0 Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU2_B0_DQ6_RG_ARPI_MIDPI_EN_B0 Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU2_B0_DQ6_RG_ARPI_MIDPI_VTH_SEL_B0 Fld(2,24,AC_MSKB3)//[25:24]
    #define SHU2_B0_DQ6_RG_ARPI_MIDPI_CAP_SEL_B0 Fld(2,22,AC_MSKB2)//[23:22]
    #define SHU2_B0_DQ6_RG_ARPI_RESERVE_B0 Fld(4,16,AC_MSKB2)//[19:16]
#define DDRPHY_SHU2_B0_DQ7 (DDRPHY_BASE_ADDR + 0x111C)
    #define SHU2_B0_DQ7_RG_ARDQ_REV_B0 Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU2_B0_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B0 Fld(1,13,AC_MSKB1)//[13:13]
    #define SHU2_B0_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B0 Fld(1,12,AC_MSKB1)//[12:12]
    #define SHU2_B0_DQ7_R_DMRXDVS_DQM_FLAGSEL_B0 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU2_B0_DQ7_R_DMDQMDBI_SHU_B0 Fld(1,7,AC_MSKB0)//[7:7]
    #define SHU2_B0_DQ7_R_DMDQMDBI_EYE_SHU_B0 Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU2_B0_DQ7_MIDPI_DIV4_ENABLE Fld(1,5,AC_MSKB0)//[5:5]
    #define SHU2_B0_DQ7_MIDPI_ENABLE Fld(1,4,AC_MSKB0)//[4:4]
    #define SHU2_B0_DQ7_R_DMRANKRXDVS_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU2_B0_DQ8 (DDRPHY_BASE_ADDR + 0x1120)
    #define SHU2_B0_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B0 Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU2_B0_DQ8_R_DMRANK_PIPE_CG_IG_B0 Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU2_B0_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B0 Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU2_B0_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B0 Fld(1,28,AC_MSKB3)//[28:28]
    #define SHU2_B0_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B0 Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU2_B0_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B0 Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU2_B0_DQ8_R_DMSTBEN_SYNC_CG_IG_B0 Fld(1,25,AC_MSKB3)//[25:25]
    #define SHU2_B0_DQ8_R_DMRXDLY_CG_IG_B0 Fld(1,24,AC_MSKB3)//[24:24]
    #define SHU2_B0_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B0 Fld(1,23,AC_MSKB2)//[23:23]
    #define SHU2_B0_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B0 Fld(1,22,AC_MSKB2)//[22:22]
    #define SHU2_B0_DQ8_R_DMRXDVS_UPD_FORCE_EN_B0 Fld(1,15,AC_MSKB1)//[15:15]
    #define SHU2_B0_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B0 Fld(15,0,AC_MSKW10)//[14:0]
#define DDRPHY_SHU2_B1_DQ0 (DDRPHY_BASE_ADDR + 0x1180)
    #define SHU2_B1_DQ0_RG_TX_ARDQ_DRVN_PRE_B1 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHU2_B1_DQ0_RG_TX_ARDQ_DRVP_PRE_B1 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU2_B1_DQ0_RG_TX_ARDQ_PRE_EN_B1 Fld(1,20,AC_MSKB2)//[20:20]
    #define SHU2_B1_DQ0_RG_TX_ARDQS0_DRVN_PRE_B1 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHU2_B1_DQ0_RG_TX_ARDQS0_DRVP_PRE_B1 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU2_B1_DQ0_RG_TX_ARDQS0_PRE_EN_B1 Fld(1,4,AC_MSKB0)//[4:4]
#define DDRPHY_SHU2_B1_DQ1 (DDRPHY_BASE_ADDR + 0x1184)
    #define SHU2_B1_DQ1_RG_TX_ARDQ_ODTN_B1 Fld(5,24,AC_MSKB3)//[28:24]
    #define SHU2_B1_DQ1_RG_TX_ARDQ_ODTP_B1 Fld(5,16,AC_MSKB2)//[20:16]
    #define SHU2_B1_DQ1_RG_TX_ARDQ_DRVN_B1 Fld(5,8,AC_MSKB1)//[12:8]
    #define SHU2_B1_DQ1_RG_TX_ARDQ_DRVP_B1 Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_SHU2_B1_DQ2 (DDRPHY_BASE_ADDR + 0x1188)
    #define SHU2_B1_DQ2_RG_TX_ARDQS0_ODTN_B1 Fld(5,24,AC_MSKB3)//[28:24]
    #define SHU2_B1_DQ2_RG_TX_ARDQS0_ODTP_B1 Fld(5,16,AC_MSKB2)//[20:16]
    #define SHU2_B1_DQ2_RG_TX_ARDQS0_DRVN_B1 Fld(5,8,AC_MSKB1)//[12:8]
    #define SHU2_B1_DQ2_RG_TX_ARDQS0_DRVP_B1 Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_SHU2_B1_DQ3 (DDRPHY_BASE_ADDR + 0x118C)
    #define SHU2_B1_DQ3_RG_TX_ARDQS0B_DLYB_B1 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU2_B1_DQ3_RG_TX_ARDQS0_DLYB_B1 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU2_B1_DQ3_RG_TX_ARDQ_PDB_PRE_B1 Fld(2,14,AC_MSKB1)//[15:14]
    #define SHU2_B1_DQ3_RG_TX_ARDQ_PDB_B1 Fld(2,12,AC_MSKB1)//[13:12]
    #define SHU2_B1_DQ3_RG_TX_ARDQ_PU_PRE_B1 Fld(2,10,AC_MSKB1)//[11:10]
    #define SHU2_B1_DQ3_RG_TX_ARDQ_PU_B1 Fld(2,8,AC_MSKB1)//[9:8]
    #define SHU2_B1_DQ3_RG_TX_ARDQS0_PDB_PRE_B1 Fld(2,6,AC_MSKB0)//[7:6]
    #define SHU2_B1_DQ3_RG_TX_ARDQS0_PDB_B1 Fld(2,4,AC_MSKB0)//[5:4]
    #define SHU2_B1_DQ3_RG_TX_ARDQS0_PU_PRE_B1 Fld(2,2,AC_MSKB0)//[3:2]
    #define SHU2_B1_DQ3_RG_TX_ARDQS0_PU_B1 Fld(2,0,AC_MSKB0)//[1:0]
#define DDRPHY_SHU2_B1_DQ4 (DDRPHY_BASE_ADDR + 0x1190)
    #define SHU2_B1_DQ4_RG_ARPI_DA_MCK_FB_DL_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_B1_DQ4_RG_ARPI_AA_MCK_FB_DL_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_B1_DQ4_RG_ARPI_AA_MCK_DL_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_B1_DQ5 (DDRPHY_BASE_ADDR + 0x1194)
    #define SHU2_B1_DQ5_RG_ARPI_MCTL_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_B1_DQ5_RG_RX_ARDQS0_DVS_DLY_B1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU2_B1_DQ5_RG_RX_ARDQS0_DQSIEN_DLY_B1 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU2_B1_DQ5_RG_ARPI_FB_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_B1_DQ5_RG_RX_ARDQ_VREF_BYPASS_B1 Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU2_B1_DQ5_RG_RX_ARDQ_VREF_SEL_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_B1_DQ6 (DDRPHY_BASE_ADDR + 0x1198)
    #define SHU2_B1_DQ6_RG_ARPI_CAP_SEL_B1 Fld(2,28,AC_MSKB3)//[29:28]
    #define SHU2_B1_DQ6_RG_ARPI_MIDPI_CKDIV4_EN_B1 Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU2_B1_DQ6_RG_ARPI_MIDPI_EN_B1 Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU2_B1_DQ6_RG_ARPI_MIDPI_VTH_SEL_B1 Fld(2,24,AC_MSKB3)//[25:24]
    #define SHU2_B1_DQ6_RG_ARPI_MIDPI_CAP_SEL_B1 Fld(2,22,AC_MSKB2)//[23:22]
    #define SHU2_B1_DQ6_RG_ARPI_RESERVE_B1 Fld(4,16,AC_MSKB2)//[19:16]
#define DDRPHY_SHU2_B1_DQ7 (DDRPHY_BASE_ADDR + 0x119C)
    #define SHU2_B1_DQ7_RG_ARDQ_REV_B1 Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU2_B1_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B1 Fld(1,13,AC_MSKB1)//[13:13]
    #define SHU2_B1_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B1 Fld(1,12,AC_MSKB1)//[12:12]
    #define SHU2_B1_DQ7_R_DMRXDVS_DQM_FLAGSEL_B1 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU2_B1_DQ7_R_DMDQMDBI_SHU_B1 Fld(1,7,AC_MSKB0)//[7:7]
    #define SHU2_B1_DQ7_R_DMDQMDBI_EYE_SHU_B1 Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU2_B1_DQ7_R_DMRANKRXDVS_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU2_B1_DQ8 (DDRPHY_BASE_ADDR + 0x11A0)
    #define SHU2_B1_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B1 Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU2_B1_DQ8_R_DMRANK_PIPE_CG_IG_B1 Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU2_B1_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B1 Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU2_B1_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B1 Fld(1,28,AC_MSKB3)//[28:28]
    #define SHU2_B1_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B1 Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU2_B1_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B1 Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU2_B1_DQ8_R_DMSTBEN_SYNC_CG_IG_B1 Fld(1,25,AC_MSKB3)//[25:25]
    #define SHU2_B1_DQ8_R_DMRXDLY_CG_IG_B1 Fld(1,24,AC_MSKB3)//[24:24]
    #define SHU2_B1_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B1 Fld(1,23,AC_MSKB2)//[23:23]
    #define SHU2_B1_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B1 Fld(1,22,AC_MSKB2)//[22:22]
    #define SHU2_B1_DQ8_R_DMRXDVS_UPD_FORCE_EN_B1 Fld(1,15,AC_MSKB1)//[15:15]
    #define SHU2_B1_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B1 Fld(15,0,AC_MSKW10)//[14:0]
#define DDRPHY_SHU2_CA_CMD0 (DDRPHY_BASE_ADDR + 0x1200)
    #define SHU2_CA_CMD0_RG_TX_ARCMD_DRVN_PRE Fld(3,28,AC_MSKB3)//[30:28]
    #define SHU2_CA_CMD0_RG_TX_ARCMD_DRVP_PRE Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU2_CA_CMD0_RG_TX_ARCMD_PRE_EN Fld(1,20,AC_MSKB2)//[20:20]
    #define SHU2_CA_CMD0_RG_DLL_CG_EN_CA Fld(1,19,AC_MSKB2)//[19:19]
    #define SHU2_CA_CMD0_RG_DLL_CG_EN_B0 Fld(1,18,AC_MSKB2)//[18:18]
    #define SHU2_CA_CMD0_RG_DLL_CG_EN_B1 Fld(1,17,AC_MSKB2)//[17:17]
    #define SHU2_CA_CMD0_RG_TX_ARCLK_DRVN_PRE Fld(3,12,AC_MSKB1)//[14:12]
    #define SHU2_CA_CMD0_RG_TX_ARCLK_DRVP_PRE Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU2_CA_CMD0_RG_TX_ARCLK_PRE_EN Fld(1,4,AC_MSKB0)//[4:4]
#define DDRPHY_SHU2_CA_CMD1 (DDRPHY_BASE_ADDR + 0x1204)
    #define SHU2_CA_CMD1_RG_TX_ARCMD_ODTN Fld(5,24,AC_MSKB3)//[28:24]
    #define SHU2_CA_CMD1_RG_TX_ARCMD_ODTP Fld(5,16,AC_MSKB2)//[20:16]
    #define SHU2_CA_CMD1_RG_TX_ARCMD_DRVN Fld(5,8,AC_MSKB1)//[12:8]
    #define SHU2_CA_CMD1_RG_TX_ARCMD_DRVP Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_SHU2_CA_CMD2 (DDRPHY_BASE_ADDR + 0x1208)
    #define SHU2_CA_CMD2_RG_TX_ARCLK_ODTN Fld(5,24,AC_MSKB3)//[28:24]
    #define SHU2_CA_CMD2_RG_TX_ARCLK_ODTP Fld(5,16,AC_MSKB2)//[20:16]
    #define SHU2_CA_CMD2_RG_TX_ARCLK_DRVN Fld(5,8,AC_MSKB1)//[12:8]
    #define SHU2_CA_CMD2_RG_TX_ARCLK_DRVP Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_SHU2_CA_CMD3 (DDRPHY_BASE_ADDR + 0x120C)
    #define SHU2_CA_CMD3_RG_TX_ARCLKB_DLYB Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU2_CA_CMD3_RG_TX_ARCLK_DLYB Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU2_CA_CMD3_RG_TX_ARCMD_PDB_PRE Fld(2,14,AC_MSKB1)//[15:14]
    #define SHU2_CA_CMD3_RG_TX_ARCMD_PDB Fld(2,12,AC_MSKB1)//[13:12]
    #define SHU2_CA_CMD3_RG_TX_ARCMD_PU_PRE Fld(2,10,AC_MSKB1)//[11:10]
    #define SHU2_CA_CMD3_RG_TX_ARCMD_PU Fld(2,8,AC_MSKB1)//[9:8]
    #define SHU2_CA_CMD3_RG_TX_ARCLK_PDB_PRE Fld(2,6,AC_MSKB0)//[7:6]
    #define SHU2_CA_CMD3_RG_TX_ARCLK_PDB Fld(2,4,AC_MSKB0)//[5:4]
    #define SHU2_CA_CMD3_RG_TX_ARCLK_PU_PRE Fld(2,2,AC_MSKB0)//[3:2]
    #define SHU2_CA_CMD3_RG_TX_ARCLK_PU Fld(2,0,AC_MSKB0)//[1:0]
#define DDRPHY_SHU2_CA_CMD4 (DDRPHY_BASE_ADDR + 0x1210)
    #define SHU2_CA_CMD4_RG_ARPI_DA_MCK_FB_DL_CA Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_CA_CMD4_RG_ARPI_AA_MCK_FB_DL_CA Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_CA_CMD4_RG_ARPI_AA_MCK_DL_CA Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_CA_CMD5 (DDRPHY_BASE_ADDR + 0x1214)
    #define SHU2_CA_CMD5_RG_ARPI_MCTL_CA Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_CA_CMD5_RG_RX_ARCLK_DVS_DLY Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU2_CA_CMD5_RG_RX_ARCLK_DQSIEN_DLY Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU2_CA_CMD5_RG_ARPI_FB_CA Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_CA_CMD5_RG_RX_ARCMD_VREF_BYPASS Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU2_CA_CMD5_RG_RX_ARCMD_VREF_SEL Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_CA_CMD6 (DDRPHY_BASE_ADDR + 0x1218)
    #define SHU2_CA_CMD6_RG_ARPI_CAP_SEL_CA Fld(2,28,AC_MSKB3)//[29:28]
    #define SHU2_CA_CMD6_RG_ARPI_MIDPI_CKDIV4_EN_CA Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU2_CA_CMD6_RG_ARPI_MIDPI_EN_CA Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU2_CA_CMD6_RG_ARPI_MIDPI_VTH_SEL_CA Fld(2,24,AC_MSKB3)//[25:24]
    #define SHU2_CA_CMD6_RG_ARPI_MIDPI_CAP_SEL_CA Fld(2,22,AC_MSKB2)//[23:22]
    #define SHU2_CA_CMD6_RG_ARPI_RESERVE_CA Fld(4,16,AC_MSKB2)//[19:16]
#define DDRPHY_SHU2_CA_CMD7 (DDRPHY_BASE_ADDR + 0x121C)
    #define SHU2_CA_CMD7_RG_ARCMD_REV Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU2_CA_CMD7_R_DMRXDVS_PBYTE_FLAG_OPT_CA Fld(1,12,AC_MSKB1)//[12:12]
    #define SHU2_CA_CMD7_R_DMRANKRXDVS_CA Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU2_CA_CMD8 (DDRPHY_BASE_ADDR + 0x1220)
    #define SHU2_CA_CMD8_R_DMRANK_CHG_PIPE_CG_IG_CA Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU2_CA_CMD8_R_DMRANK_PIPE_CG_IG_CA Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU2_CA_CMD8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_CA Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU2_CA_CMD8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_CA Fld(1,28,AC_MSKB3)//[28:28]
    #define SHU2_CA_CMD8_R_DMDQSIEN_FLAG_PIPE_CG_IG_CA Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU2_CA_CMD8_R_DMDQSIEN_FLAG_SYNC_CG_IG_CA Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU2_CA_CMD8_R_DMSTBEN_SYNC_CG_IG_CA Fld(1,25,AC_MSKB3)//[25:25]
    #define SHU2_CA_CMD8_R_DMRXDLY_CG_IG_CA Fld(1,24,AC_MSKB3)//[24:24]
    #define SHU2_CA_CMD8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_CA Fld(1,23,AC_MSKB2)//[23:23]
    #define SHU2_CA_CMD8_R_DMRXDVS_RDSEL_PIPE_CG_IG_CA Fld(1,22,AC_MSKB2)//[22:22]
    #define SHU2_CA_CMD8_R_DMRXDVS_UPD_FORCE_EN_CA Fld(1,15,AC_MSKB1)//[15:15]
    #define SHU2_CA_CMD8_R_DMRXDVS_UPD_FORCE_CYC_CA Fld(15,0,AC_MSKW10)//[14:0]

//Page AO_9
#define DDRPHY_SHU2_PLL0 (DDRPHY_BASE_ADDR + 0x1280)
    #define SHU2_PLL0_RG_RPHYPLL_LOAD_EN Fld(1,19,AC_MSKB2)//[19:19]
    #define SHU2_PLL0_RG_RPHYPLL_TOP_REV Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_SHU2_PLL1 (DDRPHY_BASE_ADDR + 0x1284)
    #define SHU2_PLL1_RESERVED_1284 Fld(27,5,AC_MSKDW)//[31:5]
    #define SHU2_PLL1_R_SHU_AUTO_PLL_MUX Fld(1,4,AC_MSKB0)//[4:4]
    #define SHU2_PLL1_RG_RPHYPLLGP_CK_SEL Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SHU2_PLL2 (DDRPHY_BASE_ADDR + 0x1288)
    #define SHU2_PLL2_RG_RCLRPLL_LOAD_EN Fld(1,19,AC_MSKB2)//[19:19]
#define DDRPHY_SHU2_PLL3 (DDRPHY_BASE_ADDR + 0x128C)
    #define SHU2_PLL3_RESERVED_128C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHU2_PLL4 (DDRPHY_BASE_ADDR + 0x1290)
    #define SHU2_PLL4_RG_RPHYPLL_BP Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU2_PLL4_RG_RPHYPLL_BR Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU2_PLL4_RG_RPHYPLL_BLP Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU2_PLL4_RG_RPHYPLL_IBIAS Fld(2,26,AC_MSKB3)//[27:26]
    #define SHU2_PLL4_RG_RPHYPLL_ICHP Fld(2,24,AC_MSKB3)//[25:24]
    #define SHU2_PLL4_RG_RPHYPLL_BW Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU2_PLL4_RG_RPHYPLL_FS Fld(2,18,AC_MSKB2)//[19:18]
    #define SHU2_PLL4_RG_RPHYPLL_RESERVED Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_SHU2_PLL5 (DDRPHY_BASE_ADDR + 0x1294)
    #define SHU2_PLL5_RG_RPHYPLL_SDM_PCW Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU2_PLL5_RG_RPHYPLL_SDM_PCW_CHG Fld(1,1,AC_MSKB0)//[1:1]
    #define SHU2_PLL5_RG_RPHYPLL_SDM_FRA_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SHU2_PLL6 (DDRPHY_BASE_ADDR + 0x1298)
    #define SHU2_PLL6_RG_RCLRPLL_BP Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU2_PLL6_RG_RCLRPLL_BR Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU2_PLL6_RG_RCLRPLL_BLP Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU2_PLL6_RG_RCLRPLL_IBIAS Fld(2,26,AC_MSKB3)//[27:26]
    #define SHU2_PLL6_RG_RCLRPLL_ICHP Fld(2,24,AC_MSKB3)//[25:24]
    #define SHU2_PLL6_RG_RCLRPLL_BW Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU2_PLL6_RG_RCLRPLL_FS Fld(2,18,AC_MSKB2)//[19:18]
    #define SHU2_PLL6_RG_RCLRPLL_RESERVED Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_SHU2_PLL7 (DDRPHY_BASE_ADDR + 0x129C)
    #define SHU2_PLL7_RG_RCLRPLL_SDM_PCW Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU2_PLL7_RG_RCLRPLL_SDM_PCW_CHG Fld(1,1,AC_MSKB0)//[1:1]
    #define SHU2_PLL7_RG_RCLRPLL_SDM_FRA_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SHU2_PLL8 (DDRPHY_BASE_ADDR + 0x12A0)
    #define SHU2_PLL8_RG_RPHYPLL_PREDIV Fld(2,18,AC_MSKB2)//[19:18]
    #define SHU2_PLL8_RG_RPHYPLL_POSDIV Fld(3,0,AC_MSKB0)//[2:0]
#define DDRPHY_SHU2_PLL9 (DDRPHY_BASE_ADDR + 0x12A4)
    #define SHU2_PLL9_RG_RPHYPLL_MONCK_EN Fld(1,16,AC_MSKB2)//[16:16]
    #define SHU2_PLL9_RG_RPHYPLL_MONVC_EN Fld(2,14,AC_MSKB1)//[15:14]
    #define SHU2_PLL9_RG_RPHYPLL_MONREF_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define SHU2_PLL9_RG_RPHYPLL_LVROD_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define SHU2_PLL9_RG_RPHYPLL_RST_DLY Fld(2,8,AC_MSKB1)//[9:8]
#define DDRPHY_SHU2_PLL10 (DDRPHY_BASE_ADDR + 0x12A8)
    #define SHU2_PLL10_RG_RCLRPLL_PREDIV Fld(2,18,AC_MSKB2)//[19:18]
    #define SHU2_PLL10_RG_RCLRPLL_POSDIV Fld(3,0,AC_MSKB0)//[2:0]
#define DDRPHY_SHU2_PLL11 (DDRPHY_BASE_ADDR + 0x12AC)
    #define SHU2_PLL11_RG_RCLRPLL_MONCK_EN Fld(1,16,AC_MSKB2)//[16:16]
    #define SHU2_PLL11_RG_RCLRPLL_MONVC_EN Fld(2,14,AC_MSKB1)//[15:14]
    #define SHU2_PLL11_RG_RCLRPLL_MONREF_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define SHU2_PLL11_RG_RCLRPLL_LVROD_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define SHU2_PLL11_RG_RCLRPLL_RST_DLY Fld(2,8,AC_MSKB1)//[9:8]
#define DDRPHY_SHU2_PLL12 (DDRPHY_BASE_ADDR + 0x12B0)
    #define SHU2_PLL12_RG_RPHYPLL_EXTFBDIV_EN Fld(1,22,AC_MSKB2)//[22:22]
    #define SHU2_PLL12_RG_RPHYPLL_EXT_FBDIV Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_PLL12_RG_RCLRPLL_EXTFBDIV_EN Fld(1,15,AC_MSKB1)//[15:15]
    #define SHU2_PLL12_RG_RCLRPLL_EXT_FBDIV Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_PLL12_RG_RCLRPLL_EXTPODIV_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define SHU2_PLL12_RG_RCLRPLL_BYPASS Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU2_PLL12_RG_RCLRPLL_EXT_PODIV Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_PLL13 (DDRPHY_BASE_ADDR + 0x12B4)
    #define SHU2_PLL13_RG_RPHYPLL_REF_DL Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_PLL13_RG_RPHYPLL_FB_DL Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_PLL13_RG_RCLRPLL_REF_DL Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_PLL13_RG_RCLRPLL_FB_DL Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R0_B0_DQ0 (DDRPHY_BASE_ADDR + 0x1300)
    #define SHU2_R0_B0_DQ0_RK0_TX_ARDQ7_DLY_B0 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU2_R0_B0_DQ0_RK0_TX_ARDQ6_DLY_B0 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU2_R0_B0_DQ0_RK0_TX_ARDQ5_DLY_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU2_R0_B0_DQ0_RK0_TX_ARDQ4_DLY_B0 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU2_R0_B0_DQ0_RK0_TX_ARDQ3_DLY_B0 Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU2_R0_B0_DQ0_RK0_TX_ARDQ2_DLY_B0 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU2_R0_B0_DQ0_RK0_TX_ARDQ1_DLY_B0 Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU2_R0_B0_DQ0_RK0_TX_ARDQ0_DLY_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU2_R0_B0_DQ1 (DDRPHY_BASE_ADDR + 0x1304)
    #define SHU2_R0_B0_DQ1_RK0_TX_ARDQS0B_DLY_B0 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU2_R0_B0_DQ1_RK0_TX_ARDQS0_DLY_B0 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU2_R0_B0_DQ1_RK0_TX_ARDQS0B_DLYB_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU2_R0_B0_DQ1_RK0_TX_ARDQS0_DLYB_B0 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU2_R0_B0_DQ1_RK0_TX_ARDQM0_DLY_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU2_R0_B0_DQ2 (DDRPHY_BASE_ADDR + 0x1308)
    #define SHU2_R0_B0_DQ2_RK0_RX_ARDQ1_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R0_B0_DQ2_RK0_RX_ARDQ1_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R0_B0_DQ2_RK0_RX_ARDQ0_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R0_B0_DQ2_RK0_RX_ARDQ0_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R0_B0_DQ3 (DDRPHY_BASE_ADDR + 0x130C)
    #define SHU2_R0_B0_DQ3_RK0_RX_ARDQ3_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R0_B0_DQ3_RK0_RX_ARDQ3_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R0_B0_DQ3_RK0_RX_ARDQ2_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R0_B0_DQ3_RK0_RX_ARDQ2_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R0_B0_DQ4 (DDRPHY_BASE_ADDR + 0x1310)
    #define SHU2_R0_B0_DQ4_RK0_RX_ARDQ5_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R0_B0_DQ4_RK0_RX_ARDQ5_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R0_B0_DQ4_RK0_RX_ARDQ4_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R0_B0_DQ4_RK0_RX_ARDQ4_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R0_B0_DQ5 (DDRPHY_BASE_ADDR + 0x1314)
    #define SHU2_R0_B0_DQ5_RK0_RX_ARDQ7_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R0_B0_DQ5_RK0_RX_ARDQ7_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R0_B0_DQ5_RK0_RX_ARDQ6_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R0_B0_DQ5_RK0_RX_ARDQ6_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R0_B0_DQ6 (DDRPHY_BASE_ADDR + 0x1318)
    #define SHU2_R0_B0_DQ6_RK0_RX_ARDQS0_F_DLY_B0 Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU2_R0_B0_DQ6_RK0_RX_ARDQS0_R_DLY_B0 Fld(7,16,AC_MSKB2)//[22:16]
    #define SHU2_R0_B0_DQ6_RK0_RX_ARDQM0_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R0_B0_DQ6_RK0_RX_ARDQM0_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R0_B0_DQ7 (DDRPHY_BASE_ADDR + 0x131C)
    #define SHU2_R0_B0_DQ7_RK0_ARPI_PBYTE_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R0_B0_DQ7_RK0_ARPI_DQM_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R0_B0_DQ7_RK0_ARPI_DQ_B0 Fld(6,8,AC_MSKB1)//[13:8]
#define DDRPHY_SHU2_R0_B1_DQ0 (DDRPHY_BASE_ADDR + 0x1350)
    #define SHU2_R0_B1_DQ0_RK0_TX_ARDQ7_DLY_B1 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU2_R0_B1_DQ0_RK0_TX_ARDQ6_DLY_B1 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU2_R0_B1_DQ0_RK0_TX_ARDQ5_DLY_B1 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU2_R0_B1_DQ0_RK0_TX_ARDQ4_DLY_B1 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU2_R0_B1_DQ0_RK0_TX_ARDQ3_DLY_B1 Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU2_R0_B1_DQ0_RK0_TX_ARDQ2_DLY_B1 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU2_R0_B1_DQ0_RK0_TX_ARDQ1_DLY_B1 Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU2_R0_B1_DQ0_RK0_TX_ARDQ0_DLY_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU2_R0_B1_DQ1 (DDRPHY_BASE_ADDR + 0x1354)
    #define SHU2_R0_B1_DQ1_RK0_TX_ARDQS0B_DLY_B1 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU2_R0_B1_DQ1_RK0_TX_ARDQS0_DLY_B1 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU2_R0_B1_DQ1_RK0_TX_ARDQS0B_DLYB_B1 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU2_R0_B1_DQ1_RK0_TX_ARDQS0_DLYB_B1 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU2_R0_B1_DQ1_RK0_TX_ARDQM0_DLY_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU2_R0_B1_DQ2 (DDRPHY_BASE_ADDR + 0x1358)
    #define SHU2_R0_B1_DQ2_RK0_RX_ARDQ1_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R0_B1_DQ2_RK0_RX_ARDQ1_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R0_B1_DQ2_RK0_RX_ARDQ0_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R0_B1_DQ2_RK0_RX_ARDQ0_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R0_B1_DQ3 (DDRPHY_BASE_ADDR + 0x135C)
    #define SHU2_R0_B1_DQ3_RK0_RX_ARDQ3_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R0_B1_DQ3_RK0_RX_ARDQ3_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R0_B1_DQ3_RK0_RX_ARDQ2_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R0_B1_DQ3_RK0_RX_ARDQ2_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R0_B1_DQ4 (DDRPHY_BASE_ADDR + 0x1360)
    #define SHU2_R0_B1_DQ4_RK0_RX_ARDQ5_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R0_B1_DQ4_RK0_RX_ARDQ5_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R0_B1_DQ4_RK0_RX_ARDQ4_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R0_B1_DQ4_RK0_RX_ARDQ4_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R0_B1_DQ5 (DDRPHY_BASE_ADDR + 0x1364)
    #define SHU2_R0_B1_DQ5_RK0_RX_ARDQ7_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R0_B1_DQ5_RK0_RX_ARDQ7_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R0_B1_DQ5_RK0_RX_ARDQ6_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R0_B1_DQ5_RK0_RX_ARDQ6_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R0_B1_DQ6 (DDRPHY_BASE_ADDR + 0x1368)
    #define SHU2_R0_B1_DQ6_RK0_RX_ARDQS0_F_DLY_B1 Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU2_R0_B1_DQ6_RK0_RX_ARDQS0_R_DLY_B1 Fld(7,16,AC_MSKB2)//[22:16]
    #define SHU2_R0_B1_DQ6_RK0_RX_ARDQM0_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R0_B1_DQ6_RK0_RX_ARDQM0_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R0_B1_DQ7 (DDRPHY_BASE_ADDR + 0x136C)
    #define SHU2_R0_B1_DQ7_RK0_ARPI_PBYTE_B1 Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU2_R0_B1_DQ7_RK0_ARPI_DQM_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R0_B1_DQ7_RK0_ARPI_DQ_B1 Fld(6,8,AC_MSKB1)//[13:8]
#define DDRPHY_SHU2_R0_CA_CMD0 (DDRPHY_BASE_ADDR + 0x13A0)
    #define SHU2_R0_CA_CMD0_RK0_TX_ARCLKB_DLYB Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU2_R0_CA_CMD0_RK0_TX_ARCLK_DLYB Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU2_R0_CA_CMD0_RK0_TX_ARCA5_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU2_R0_CA_CMD0_RK0_TX_ARCA4_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU2_R0_CA_CMD0_RK0_TX_ARCA3_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU2_R0_CA_CMD0_RK0_TX_ARCA2_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU2_R0_CA_CMD0_RK0_TX_ARCA1_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU2_R0_CA_CMD0_RK0_TX_ARCA0_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU2_R0_CA_CMD1 (DDRPHY_BASE_ADDR + 0x13A4)
    #define SHU2_R0_CA_CMD1_RK0_TX_ARCLKB_DLY Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU2_R0_CA_CMD1_RK0_TX_ARCLK_DLY Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU2_R0_CA_CMD1_RK0_TX_ARCS2_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU2_R0_CA_CMD1_RK0_TX_ARCS1_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU2_R0_CA_CMD1_RK0_TX_ARCS0_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU2_R0_CA_CMD1_RK0_TX_ARCKE2_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU2_R0_CA_CMD1_RK0_TX_ARCKE1_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU2_R0_CA_CMD1_RK0_TX_ARCKE0_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU2_R0_CA_CMD2 (DDRPHY_BASE_ADDR + 0x13A8)
    #define SHU2_R0_CA_CMD2_RG_RK0_RX_ARCA1_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R0_CA_CMD2_RG_RK0_RX_ARCA1_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R0_CA_CMD2_RG_RK0_RX_ARCA0_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R0_CA_CMD2_RG_RK0_RX_ARCA0_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R0_CA_CMD3 (DDRPHY_BASE_ADDR + 0x13AC)
    #define SHU2_R0_CA_CMD3_RG_RK0_RX_ARCA3_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R0_CA_CMD3_RG_RK0_RX_ARCA3_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R0_CA_CMD3_RG_RK0_RX_ARCA2_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R0_CA_CMD3_RG_RK0_RX_ARCA2_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R0_CA_CMD4 (DDRPHY_BASE_ADDR + 0x13B0)
    #define SHU2_R0_CA_CMD4_RG_RK0_RX_ARCA5_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R0_CA_CMD4_RG_RK0_RX_ARCA5_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R0_CA_CMD4_RG_RK0_RX_ARCA4_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R0_CA_CMD4_RG_RK0_RX_ARCA4_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R0_CA_CMD5 (DDRPHY_BASE_ADDR + 0x13B4)
    #define SHU2_R0_CA_CMD5_RG_RK0_RX_ARCKE1_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R0_CA_CMD5_RG_RK0_RX_ARCKE1_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R0_CA_CMD5_RG_RK0_RX_ARCKE0_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R0_CA_CMD5_RG_RK0_RX_ARCKE0_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R0_CA_CMD6 (DDRPHY_BASE_ADDR + 0x13B8)
    #define SHU2_R0_CA_CMD6_RG_RK0_RX_ARCS0_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R0_CA_CMD6_RG_RK0_RX_ARCS0_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R0_CA_CMD6_RG_RK0_RX_ARCKE2_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R0_CA_CMD6_RG_RK0_RX_ARCKE2_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R0_CA_CMD7 (DDRPHY_BASE_ADDR + 0x13BC)
    #define SHU2_R0_CA_CMD7_RG_RK0_RX_ARCS2_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R0_CA_CMD7_RG_RK0_RX_ARCS2_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R0_CA_CMD7_RG_RK0_RX_ARCS1_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R0_CA_CMD7_RG_RK0_RX_ARCS1_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R0_CA_CMD8 (DDRPHY_BASE_ADDR + 0x13C0)
    #define SHU2_R0_CA_CMD8_RG_RK0_RX_ARCLK_F_DLY Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU2_R0_CA_CMD8_RG_RK0_RX_ARCLK_R_DLY Fld(7,16,AC_MSKB2)//[22:16]
#define DDRPHY_SHU2_R0_CA_CMD9 (DDRPHY_BASE_ADDR + 0x13C4)
    #define SHU2_R0_CA_CMD9_RG_RK0_ARPI_CLK Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R0_CA_CMD9_RG_RK0_ARPI_CMD Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R0_CA_CMD9_RG_RK0_ARPI_CS Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R1_B0_DQ0 (DDRPHY_BASE_ADDR + 0x1400)
    #define SHU2_R1_B0_DQ0_RK1_TX_ARDQ7_DLY_B0 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU2_R1_B0_DQ0_RK1_TX_ARDQ6_DLY_B0 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU2_R1_B0_DQ0_RK1_TX_ARDQ5_DLY_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU2_R1_B0_DQ0_RK1_TX_ARDQ4_DLY_B0 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU2_R1_B0_DQ0_RK1_TX_ARDQ3_DLY_B0 Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU2_R1_B0_DQ0_RK1_TX_ARDQ2_DLY_B0 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU2_R1_B0_DQ0_RK1_TX_ARDQ1_DLY_B0 Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU2_R1_B0_DQ0_RK1_TX_ARDQ0_DLY_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU2_R1_B0_DQ1 (DDRPHY_BASE_ADDR + 0x1404)
    #define SHU2_R1_B0_DQ1_RK1_TX_ARDQS0B_DLY_B0 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU2_R1_B0_DQ1_RK1_TX_ARDQS0_DLY_B0 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU2_R1_B0_DQ1_RK1_TX_ARDQS0B_DLYB_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU2_R1_B0_DQ1_RK1_TX_ARDQS0_DLYB_B0 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU2_R1_B0_DQ1_RK1_TX_ARDQM0_DLY_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU2_R1_B0_DQ2 (DDRPHY_BASE_ADDR + 0x1408)
    #define SHU2_R1_B0_DQ2_RK1_RX_ARDQ1_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R1_B0_DQ2_RK1_RX_ARDQ1_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R1_B0_DQ2_RK1_RX_ARDQ0_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R1_B0_DQ2_RK1_RX_ARDQ0_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R1_B0_DQ3 (DDRPHY_BASE_ADDR + 0x140C)
    #define SHU2_R1_B0_DQ3_RK1_RX_ARDQ3_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R1_B0_DQ3_RK1_RX_ARDQ3_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R1_B0_DQ3_RK1_RX_ARDQ2_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R1_B0_DQ3_RK1_RX_ARDQ2_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R1_B0_DQ4 (DDRPHY_BASE_ADDR + 0x1410)
    #define SHU2_R1_B0_DQ4_RK1_RX_ARDQ5_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R1_B0_DQ4_RK1_RX_ARDQ5_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R1_B0_DQ4_RK1_RX_ARDQ4_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R1_B0_DQ4_RK1_RX_ARDQ4_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R1_B0_DQ5 (DDRPHY_BASE_ADDR + 0x1414)
    #define SHU2_R1_B0_DQ5_RK1_RX_ARDQ7_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R1_B0_DQ5_RK1_RX_ARDQ7_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R1_B0_DQ5_RK1_RX_ARDQ6_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R1_B0_DQ5_RK1_RX_ARDQ6_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R1_B0_DQ6 (DDRPHY_BASE_ADDR + 0x1418)
    #define SHU2_R1_B0_DQ6_RK1_RX_ARDQS0_F_DLY_B0 Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU2_R1_B0_DQ6_RK1_RX_ARDQS0_R_DLY_B0 Fld(7,16,AC_MSKB2)//[22:16]
    #define SHU2_R1_B0_DQ6_RK1_RX_ARDQM0_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R1_B0_DQ6_RK1_RX_ARDQM0_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R1_B0_DQ7 (DDRPHY_BASE_ADDR + 0x141C)
    #define SHU2_R1_B0_DQ7_RK1_ARPI_PBYTE_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R1_B0_DQ7_RK1_ARPI_DQM_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R1_B0_DQ7_RK1_ARPI_DQ_B0 Fld(6,8,AC_MSKB1)//[13:8]
#define DDRPHY_SHU2_R1_B1_DQ0 (DDRPHY_BASE_ADDR + 0x1450)
    #define SHU2_R1_B1_DQ0_RK1_TX_ARDQ7_DLY_B1 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU2_R1_B1_DQ0_RK1_TX_ARDQ6_DLY_B1 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU2_R1_B1_DQ0_RK1_TX_ARDQ5_DLY_B1 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU2_R1_B1_DQ0_RK1_TX_ARDQ4_DLY_B1 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU2_R1_B1_DQ0_RK1_TX_ARDQ3_DLY_B1 Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU2_R1_B1_DQ0_RK1_TX_ARDQ2_DLY_B1 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU2_R1_B1_DQ0_RK1_TX_ARDQ1_DLY_B1 Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU2_R1_B1_DQ0_RK1_TX_ARDQ0_DLY_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU2_R1_B1_DQ1 (DDRPHY_BASE_ADDR + 0x1454)
    #define SHU2_R1_B1_DQ1_RK1_TX_ARDQS0B_DLY_B1 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU2_R1_B1_DQ1_RK1_TX_ARDQS0_DLY_B1 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU2_R1_B1_DQ1_RK1_TX_ARDQS0B_DLYB_B1 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU2_R1_B1_DQ1_RK1_TX_ARDQS0_DLYB_B1 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU2_R1_B1_DQ1_RK1_TX_ARDQM0_DLY_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU2_R1_B1_DQ2 (DDRPHY_BASE_ADDR + 0x1458)
    #define SHU2_R1_B1_DQ2_RK1_RX_ARDQ1_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R1_B1_DQ2_RK1_RX_ARDQ1_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R1_B1_DQ2_RK1_RX_ARDQ0_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R1_B1_DQ2_RK1_RX_ARDQ0_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R1_B1_DQ3 (DDRPHY_BASE_ADDR + 0x145C)
    #define SHU2_R1_B1_DQ3_RK1_RX_ARDQ3_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R1_B1_DQ3_RK1_RX_ARDQ3_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R1_B1_DQ3_RK1_RX_ARDQ2_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R1_B1_DQ3_RK1_RX_ARDQ2_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R1_B1_DQ4 (DDRPHY_BASE_ADDR + 0x1460)
    #define SHU2_R1_B1_DQ4_RK1_RX_ARDQ5_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R1_B1_DQ4_RK1_RX_ARDQ5_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R1_B1_DQ4_RK1_RX_ARDQ4_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R1_B1_DQ4_RK1_RX_ARDQ4_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R1_B1_DQ5 (DDRPHY_BASE_ADDR + 0x1464)
    #define SHU2_R1_B1_DQ5_RK1_RX_ARDQ7_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R1_B1_DQ5_RK1_RX_ARDQ7_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R1_B1_DQ5_RK1_RX_ARDQ6_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R1_B1_DQ5_RK1_RX_ARDQ6_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R1_B1_DQ6 (DDRPHY_BASE_ADDR + 0x1468)
    #define SHU2_R1_B1_DQ6_RK1_RX_ARDQS0_F_DLY_B1 Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU2_R1_B1_DQ6_RK1_RX_ARDQS0_R_DLY_B1 Fld(7,16,AC_MSKB2)//[22:16]
    #define SHU2_R1_B1_DQ6_RK1_RX_ARDQM0_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R1_B1_DQ6_RK1_RX_ARDQM0_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R1_B1_DQ7 (DDRPHY_BASE_ADDR + 0x146C)
    #define SHU2_R1_B1_DQ7_RK1_ARPI_PBYTE_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R1_B1_DQ7_RK1_ARPI_DQM_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R1_B1_DQ7_RK1_ARPI_DQ_B1 Fld(6,8,AC_MSKB1)//[13:8]
#define DDRPHY_SHU2_R1_CA_CMD0 (DDRPHY_BASE_ADDR + 0x14A0)
    #define SHU2_R1_CA_CMD0_RK1_TX_ARCLKB_DLYB Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU2_R1_CA_CMD0_RK1_TX_ARCLK_DLYB Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU2_R1_CA_CMD0_RK1_TX_ARCA5_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU2_R1_CA_CMD0_RK1_TX_ARCA4_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU2_R1_CA_CMD0_RK1_TX_ARCA3_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU2_R1_CA_CMD0_RK1_TX_ARCA2_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU2_R1_CA_CMD0_RK1_TX_ARCA1_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU2_R1_CA_CMD0_RK1_TX_ARCA0_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU2_R1_CA_CMD1 (DDRPHY_BASE_ADDR + 0x14A4)
    #define SHU2_R1_CA_CMD1_RK1_TX_ARCLKB_DLY Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU2_R1_CA_CMD1_RK1_TX_ARCLK_DLY Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU2_R1_CA_CMD1_RK1_TX_ARCS2_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU2_R1_CA_CMD1_RK1_TX_ARCS1_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU2_R1_CA_CMD1_RK1_TX_ARCS0_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU2_R1_CA_CMD1_RK1_TX_ARCKE2_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU2_R1_CA_CMD1_RK1_TX_ARCKE1_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU2_R1_CA_CMD1_RK1_TX_ARCKE0_DLY Fld(4,0,AC_MSKB0)//[3:0]

//Page AO_10
#define DDRPHY_SHU2_R1_CA_CMD2 (DDRPHY_BASE_ADDR + 0x14A8)
    #define SHU2_R1_CA_CMD2_RG_RK1_RX_ARCA1_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R1_CA_CMD2_RG_RK1_RX_ARCA1_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R1_CA_CMD2_RG_RK1_RX_ARCA0_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R1_CA_CMD2_RG_RK1_RX_ARCA0_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R1_CA_CMD3 (DDRPHY_BASE_ADDR + 0x14AC)
    #define SHU2_R1_CA_CMD3_RG_RK1_RX_ARCA3_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R1_CA_CMD3_RG_RK1_RX_ARCA3_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R1_CA_CMD3_RG_RK1_RX_ARCA2_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R1_CA_CMD3_RG_RK1_RX_ARCA2_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R1_CA_CMD4 (DDRPHY_BASE_ADDR + 0x14B0)
    #define SHU2_R1_CA_CMD4_RG_RK1_RX_ARCA5_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R1_CA_CMD4_RG_RK1_RX_ARCA5_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R1_CA_CMD4_RG_RK1_RX_ARCA4_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R1_CA_CMD4_RG_RK1_RX_ARCA4_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R1_CA_CMD5 (DDRPHY_BASE_ADDR + 0x14B4)
    #define SHU2_R1_CA_CMD5_RG_RK1_RX_ARCKE1_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R1_CA_CMD5_RG_RK1_RX_ARCKE1_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R1_CA_CMD5_RG_RK1_RX_ARCKE0_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R1_CA_CMD5_RG_RK1_RX_ARCKE0_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R1_CA_CMD6 (DDRPHY_BASE_ADDR + 0x14B8)
    #define SHU2_R1_CA_CMD6_RG_RK1_RX_ARCS0_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R1_CA_CMD6_RG_RK1_RX_ARCS0_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R1_CA_CMD6_RG_RK1_RX_ARCKE2_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R1_CA_CMD6_RG_RK1_RX_ARCKE2_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R1_CA_CMD7 (DDRPHY_BASE_ADDR + 0x14BC)
    #define SHU2_R1_CA_CMD7_RG_RK1_RX_ARCS2_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R1_CA_CMD7_RG_RK1_RX_ARCS2_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R1_CA_CMD7_RG_RK1_RX_ARCS1_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R1_CA_CMD7_RG_RK1_RX_ARCS1_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R1_CA_CMD8 (DDRPHY_BASE_ADDR + 0x14C0)
    #define SHU2_R1_CA_CMD8_RG_RK1_RX_ARCLK_F_DLY Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU2_R1_CA_CMD8_RG_RK1_RX_ARCLK_R_DLY Fld(7,16,AC_MSKB2)//[22:16]
#define DDRPHY_SHU2_R1_CA_CMD9 (DDRPHY_BASE_ADDR + 0x14C4)
    #define SHU2_R1_CA_CMD9_RG_RK1_ARPI_CLK Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R1_CA_CMD9_RG_RK1_ARPI_CMD Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R1_CA_CMD9_RG_RK1_ARPI_CS Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R2_B0_DQ0 (DDRPHY_BASE_ADDR + 0x1500)
    #define SHU2_R2_B0_DQ0_RK2_TX_ARDQ7_DLY_B0 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU2_R2_B0_DQ0_RK2_TX_ARDQ6_DLY_B0 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU2_R2_B0_DQ0_RK2_TX_ARDQ5_DLY_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU2_R2_B0_DQ0_RK2_TX_ARDQ4_DLY_B0 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU2_R2_B0_DQ0_RK2_TX_ARDQ3_DLY_B0 Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU2_R2_B0_DQ0_RK2_TX_ARDQ2_DLY_B0 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU2_R2_B0_DQ0_RK2_TX_ARDQ1_DLY_B0 Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU2_R2_B0_DQ0_RK2_TX_ARDQ0_DLY_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU2_R2_B0_DQ1 (DDRPHY_BASE_ADDR + 0x1504)
    #define SHU2_R2_B0_DQ1_RK2_TX_ARDQS0B_DLY_B0 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU2_R2_B0_DQ1_RK2_TX_ARDQS0_DLY_B0 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU2_R2_B0_DQ1_RK2_TX_ARDQS0B_DLYB_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU2_R2_B0_DQ1_RK2_TX_ARDQS0_DLYB_B0 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU2_R2_B0_DQ1_RK2_TX_ARDQM0_DLY_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU2_R2_B0_DQ2 (DDRPHY_BASE_ADDR + 0x1508)
    #define SHU2_R2_B0_DQ2_RK2_RX_ARDQ1_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R2_B0_DQ2_RK2_RX_ARDQ1_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R2_B0_DQ2_RK2_RX_ARDQ0_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R2_B0_DQ2_RK2_RX_ARDQ0_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R2_B0_DQ3 (DDRPHY_BASE_ADDR + 0x150C)
    #define SHU2_R2_B0_DQ3_RK2_RX_ARDQ3_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R2_B0_DQ3_RK2_RX_ARDQ3_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R2_B0_DQ3_RK2_RX_ARDQ2_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R2_B0_DQ3_RK2_RX_ARDQ2_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R2_B0_DQ4 (DDRPHY_BASE_ADDR + 0x1510)
    #define SHU2_R2_B0_DQ4_RK2_RX_ARDQ5_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R2_B0_DQ4_RK2_RX_ARDQ5_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R2_B0_DQ4_RK2_RX_ARDQ4_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R2_B0_DQ4_RK2_RX_ARDQ4_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R2_B0_DQ5 (DDRPHY_BASE_ADDR + 0x1514)
    #define SHU2_R2_B0_DQ5_RK2_RX_ARDQ7_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R2_B0_DQ5_RK2_RX_ARDQ7_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R2_B0_DQ5_RK2_RX_ARDQ6_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R2_B0_DQ5_RK2_RX_ARDQ6_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R2_B0_DQ6 (DDRPHY_BASE_ADDR + 0x1518)
    #define SHU2_R2_B0_DQ6_RK2_RX_ARDQS0_F_DLY_B0 Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU2_R2_B0_DQ6_RK2_RX_ARDQS0_R_DLY_B0 Fld(7,16,AC_MSKB2)//[22:16]
    #define SHU2_R2_B0_DQ6_RK2_RX_ARDQM0_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R2_B0_DQ6_RK2_RX_ARDQM0_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R2_B0_DQ7 (DDRPHY_BASE_ADDR + 0x151C)
    #define SHU2_R2_B0_DQ7_RK2_ARPI_PBYTE_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R2_B0_DQ7_RK2_ARPI_DQM_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R2_B0_DQ7_RK2_ARPI_DQ_B0 Fld(6,8,AC_MSKB1)//[13:8]
#define DDRPHY_SHU2_R2_B1_DQ0 (DDRPHY_BASE_ADDR + 0x1550)
    #define SHU2_R2_B1_DQ0_RK2_TX_ARDQ7_DLY_B1 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU2_R2_B1_DQ0_RK2_TX_ARDQ6_DLY_B1 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU2_R2_B1_DQ0_RK2_TX_ARDQ5_DLY_B1 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU2_R2_B1_DQ0_RK2_TX_ARDQ4_DLY_B1 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU2_R2_B1_DQ0_RK2_TX_ARDQ3_DLY_B1 Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU2_R2_B1_DQ0_RK2_TX_ARDQ2_DLY_B1 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU2_R2_B1_DQ0_RK2_TX_ARDQ1_DLY_B1 Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU2_R2_B1_DQ0_RK2_TX_ARDQ0_DLY_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU2_R2_B1_DQ1 (DDRPHY_BASE_ADDR + 0x1554)
    #define SHU2_R2_B1_DQ1_RK2_TX_ARDQS0B_DLY_B1 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU2_R2_B1_DQ1_RK2_TX_ARDQS0_DLY_B1 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU2_R2_B1_DQ1_RK2_TX_ARDQS0B_DLYB_B1 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU2_R2_B1_DQ1_RK2_TX_ARDQS0_DLYB_B1 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU2_R2_B1_DQ1_RK2_TX_ARDQM0_DLY_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU2_R2_B1_DQ2 (DDRPHY_BASE_ADDR + 0x1558)
    #define SHU2_R2_B1_DQ2_RK2_RX_ARDQ1_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R2_B1_DQ2_RK2_RX_ARDQ1_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R2_B1_DQ2_RK2_RX_ARDQ0_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R2_B1_DQ2_RK2_RX_ARDQ0_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R2_B1_DQ3 (DDRPHY_BASE_ADDR + 0x155C)
    #define SHU2_R2_B1_DQ3_RK2_RX_ARDQ3_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R2_B1_DQ3_RK2_RX_ARDQ3_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R2_B1_DQ3_RK2_RX_ARDQ2_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R2_B1_DQ3_RK2_RX_ARDQ2_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R2_B1_DQ4 (DDRPHY_BASE_ADDR + 0x1560)
    #define SHU2_R2_B1_DQ4_RK2_RX_ARDQ5_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R2_B1_DQ4_RK2_RX_ARDQ5_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R2_B1_DQ4_RK2_RX_ARDQ4_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R2_B1_DQ4_RK2_RX_ARDQ4_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R2_B1_DQ5 (DDRPHY_BASE_ADDR + 0x1564)
    #define SHU2_R2_B1_DQ5_RK2_RX_ARDQ7_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R2_B1_DQ5_RK2_RX_ARDQ7_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R2_B1_DQ5_RK2_RX_ARDQ6_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R2_B1_DQ5_RK2_RX_ARDQ6_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R2_B1_DQ6 (DDRPHY_BASE_ADDR + 0x1568)
    #define SHU2_R2_B1_DQ6_RK2_RX_ARDQS0_F_DLY_B1 Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU2_R2_B1_DQ6_RK2_RX_ARDQS0_R_DLY_B1 Fld(7,16,AC_MSKB2)//[22:16]
    #define SHU2_R2_B1_DQ6_RK2_RX_ARDQM0_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R2_B1_DQ6_RK2_RX_ARDQM0_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R2_B1_DQ7 (DDRPHY_BASE_ADDR + 0x156C)
    #define SHU2_R2_B1_DQ7_RK2_ARPI_PBYTE_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R2_B1_DQ7_RK2_ARPI_DQM_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R2_B1_DQ7_RK2_ARPI_DQ_B1 Fld(6,8,AC_MSKB1)//[13:8]
#define DDRPHY_SHU2_R2_CA_CMD0 (DDRPHY_BASE_ADDR + 0x15A0)
    #define SHU2_R2_CA_CMD0_RK2_TX_ARCLKB_DLYB Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU2_R2_CA_CMD0_RK2_TX_ARCLK_DLYB Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU2_R2_CA_CMD0_RK2_TX_ARCA5_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU2_R2_CA_CMD0_RK2_TX_ARCA4_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU2_R2_CA_CMD0_RK2_TX_ARCA3_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU2_R2_CA_CMD0_RK2_TX_ARCA2_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU2_R2_CA_CMD0_RK2_TX_ARCA1_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU2_R2_CA_CMD0_RK2_TX_ARCA0_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU2_R2_CA_CMD1 (DDRPHY_BASE_ADDR + 0x15A4)
    #define SHU2_R2_CA_CMD1_RK2_TX_ARCLKB_DLY Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU2_R2_CA_CMD1_RK2_TX_ARCLK_DLY Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU2_R2_CA_CMD1_RK2_TX_ARCS2_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU2_R2_CA_CMD1_RK2_TX_ARCS1_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU2_R2_CA_CMD1_RK2_TX_ARCS0_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU2_R2_CA_CMD1_RK2_TX_ARCKE2_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU2_R2_CA_CMD1_RK2_TX_ARCKE1_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU2_R2_CA_CMD1_RK2_TX_ARCKE0_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU2_R2_CA_CMD2 (DDRPHY_BASE_ADDR + 0x15A8)
    #define SHU2_R2_CA_CMD2_RG_RK2_RX_ARCA1_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R2_CA_CMD2_RG_RK2_RX_ARCA1_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R2_CA_CMD2_RG_RK2_RX_ARCA0_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R2_CA_CMD2_RG_RK2_RX_ARCA0_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R2_CA_CMD3 (DDRPHY_BASE_ADDR + 0x15AC)
    #define SHU2_R2_CA_CMD3_RG_RK2_RX_ARCA3_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R2_CA_CMD3_RG_RK2_RX_ARCA3_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R2_CA_CMD3_RG_RK2_RX_ARCA2_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R2_CA_CMD3_RG_RK2_RX_ARCA2_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R2_CA_CMD4 (DDRPHY_BASE_ADDR + 0x15B0)
    #define SHU2_R2_CA_CMD4_RG_RK2_RX_ARCA5_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R2_CA_CMD4_RG_RK2_RX_ARCA5_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R2_CA_CMD4_RG_RK2_RX_ARCA4_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R2_CA_CMD4_RG_RK2_RX_ARCA4_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R2_CA_CMD5 (DDRPHY_BASE_ADDR + 0x15B4)
    #define SHU2_R2_CA_CMD5_RG_RK2_RX_ARCKE1_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R2_CA_CMD5_RG_RK2_RX_ARCKE1_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R2_CA_CMD5_RG_RK2_RX_ARCKE0_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R2_CA_CMD5_RG_RK2_RX_ARCKE0_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R2_CA_CMD6 (DDRPHY_BASE_ADDR + 0x15B8)
    #define SHU2_R2_CA_CMD6_RG_RK2_RX_ARCS0_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R2_CA_CMD6_RG_RK2_RX_ARCS0_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R2_CA_CMD6_RG_RK2_RX_ARCKE2_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R2_CA_CMD6_RG_RK2_RX_ARCKE2_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R2_CA_CMD7 (DDRPHY_BASE_ADDR + 0x15BC)
    #define SHU2_R2_CA_CMD7_RG_RK2_RX_ARCS2_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R2_CA_CMD7_RG_RK2_RX_ARCS2_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU2_R2_CA_CMD7_RG_RK2_RX_ARCS1_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R2_CA_CMD7_RG_RK2_RX_ARCS1_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU2_R2_CA_CMD8 (DDRPHY_BASE_ADDR + 0x15C0)
    #define SHU2_R2_CA_CMD8_RG_RK2_RX_ARCLK_F_DLY Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU2_R2_CA_CMD8_RG_RK2_RX_ARCLK_R_DLY Fld(7,16,AC_MSKB2)//[22:16]
#define DDRPHY_SHU2_R2_CA_CMD9 (DDRPHY_BASE_ADDR + 0x15C4)
    #define SHU2_R2_CA_CMD9_RG_RK2_ARPI_CLK Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU2_R2_CA_CMD9_RG_RK2_ARPI_CMD Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU2_R2_CA_CMD9_RG_RK2_ARPI_CS Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_B0_DQ0 (DDRPHY_BASE_ADDR + 0x1600)
    #define SHU3_B0_DQ0_RG_TX_ARDQ_DRVN_PRE_B0 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHU3_B0_DQ0_RG_TX_ARDQ_DRVP_PRE_B0 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU3_B0_DQ0_RG_TX_ARDQ_PRE_EN_B0 Fld(1,20,AC_MSKB2)//[20:20]
    #define SHU3_B0_DQ0_RG_TX_ARDQS0_DRVN_PRE_B0 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHU3_B0_DQ0_RG_TX_ARDQS0_DRVP_PRE_B0 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU3_B0_DQ0_RG_TX_ARDQS0_PRE_EN_B0 Fld(1,4,AC_MSKB0)//[4:4]
#define DDRPHY_SHU3_B0_DQ1 (DDRPHY_BASE_ADDR + 0x1604)
    #define SHU3_B0_DQ1_RG_TX_ARDQ_ODTN_B0 Fld(5,24,AC_MSKB3)//[28:24]
    #define SHU3_B0_DQ1_RG_TX_ARDQ_ODTP_B0 Fld(5,16,AC_MSKB2)//[20:16]
    #define SHU3_B0_DQ1_RG_TX_ARDQ_DRVN_B0 Fld(5,8,AC_MSKB1)//[12:8]
    #define SHU3_B0_DQ1_RG_TX_ARDQ_DRVP_B0 Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_SHU3_B0_DQ2 (DDRPHY_BASE_ADDR + 0x1608)
    #define SHU3_B0_DQ2_RG_TX_ARDQS0_ODTN_B0 Fld(5,24,AC_MSKB3)//[28:24]
    #define SHU3_B0_DQ2_RG_TX_ARDQS0_ODTP_B0 Fld(5,16,AC_MSKB2)//[20:16]
    #define SHU3_B0_DQ2_RG_TX_ARDQS0_DRVN_B0 Fld(5,8,AC_MSKB1)//[12:8]
    #define SHU3_B0_DQ2_RG_TX_ARDQS0_DRVP_B0 Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_SHU3_B0_DQ3 (DDRPHY_BASE_ADDR + 0x160C)
    #define SHU3_B0_DQ3_RG_TX_ARDQS0B_DLYB_B0 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU3_B0_DQ3_RG_TX_ARDQS0_DLYB_B0 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU3_B0_DQ3_RG_TX_ARDQ_PDB_PRE_B0 Fld(2,14,AC_MSKB1)//[15:14]
    #define SHU3_B0_DQ3_RG_TX_ARDQ_PDB_B0 Fld(2,12,AC_MSKB1)//[13:12]
    #define SHU3_B0_DQ3_RG_TX_ARDQ_PU_PRE_B0 Fld(2,10,AC_MSKB1)//[11:10]
    #define SHU3_B0_DQ3_RG_TX_ARDQ_PU_B0 Fld(2,8,AC_MSKB1)//[9:8]
    #define SHU3_B0_DQ3_RG_TX_ARDQS0_PDB_PRE_B0 Fld(2,6,AC_MSKB0)//[7:6]
    #define SHU3_B0_DQ3_RG_TX_ARDQS0_PDB_B0 Fld(2,4,AC_MSKB0)//[5:4]
    #define SHU3_B0_DQ3_RG_TX_ARDQS0_PU_PRE_B0 Fld(2,2,AC_MSKB0)//[3:2]
    #define SHU3_B0_DQ3_RG_TX_ARDQS0_PU_B0 Fld(2,0,AC_MSKB0)//[1:0]
#define DDRPHY_SHU3_B0_DQ4 (DDRPHY_BASE_ADDR + 0x1610)
    #define SHU3_B0_DQ4_RG_ARPI_DA_MCK_FB_DL_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_B0_DQ4_RG_ARPI_AA_MCK_FB_DL_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_B0_DQ4_RG_ARPI_AA_MCK_DL_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_B0_DQ5 (DDRPHY_BASE_ADDR + 0x1614)
    #define SHU3_B0_DQ5_RG_ARPI_MCTL_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_B0_DQ5_RG_RX_ARDQS0_DVS_DLY_B0 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU3_B0_DQ5_RG_RX_ARDQS0_DQSIEN_DLY_B0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU3_B0_DQ5_RG_ARPI_FB_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_B0_DQ5_RX_RX_ARDQ_VREF_BYPASS_B0 Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU3_B0_DQ5_RG_RX_ARDQ_VREF_SEL_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_B0_DQ6 (DDRPHY_BASE_ADDR + 0x1618)
    #define SHU3_B0_DQ6_RG_ARPI_CAP_SEL_B0 Fld(2,28,AC_MSKB3)//[29:28]
    #define SHU3_B0_DQ6_RG_ARPI_MIDPI_CKDIV4_EN_B0 Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU3_B0_DQ6_RG_ARPI_MIDPI_EN_B0 Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU3_B0_DQ6_RG_ARPI_MIDPI_VTH_SEL_B0 Fld(2,24,AC_MSKB3)//[25:24]
    #define SHU3_B0_DQ6_RG_ARPI_MIDPI_CAP_SEL_B0 Fld(2,22,AC_MSKB2)//[23:22]
    #define SHU3_B0_DQ6_RG_ARPI_RESERVE_B0 Fld(4,16,AC_MSKB2)//[19:16]
#define DDRPHY_SHU3_B0_DQ7 (DDRPHY_BASE_ADDR + 0x161C)
    #define SHU3_B0_DQ7_RG_ARDQ_REV_B0 Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU3_B0_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B0 Fld(1,13,AC_MSKB1)//[13:13]
    #define SHU3_B0_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B0 Fld(1,12,AC_MSKB1)//[12:12]
    #define SHU3_B0_DQ7_R_DMRXDVS_DQM_FLAGSEL_B0 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU3_B0_DQ7_R_DMDQMDBI_SHU_B0 Fld(1,7,AC_MSKB0)//[7:7]
    #define SHU3_B0_DQ7_R_DMDQMDBI_EYE_SHU_B0 Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU3_B0_DQ7_MIDPI_DIV4_ENABLE Fld(1,5,AC_MSKB0)//[5:5]
    #define SHU3_B0_DQ7_MIDPI_ENABLE Fld(1,4,AC_MSKB0)//[4:4]
    #define SHU3_B0_DQ7_R_DMRANKRXDVS_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU3_B0_DQ8 (DDRPHY_BASE_ADDR + 0x1620)
    #define SHU3_B0_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B0 Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU3_B0_DQ8_R_DMRANK_PIPE_CG_IG_B0 Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU3_B0_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B0 Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU3_B0_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B0 Fld(1,28,AC_MSKB3)//[28:28]
    #define SHU3_B0_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B0 Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU3_B0_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B0 Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU3_B0_DQ8_R_DMSTBEN_SYNC_CG_IG_B0 Fld(1,25,AC_MSKB3)//[25:25]
    #define SHU3_B0_DQ8_R_DMRXDLY_CG_IG_B0 Fld(1,24,AC_MSKB3)//[24:24]
    #define SHU3_B0_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B0 Fld(1,23,AC_MSKB2)//[23:23]
    #define SHU3_B0_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B0 Fld(1,22,AC_MSKB2)//[22:22]
    #define SHU3_B0_DQ8_R_DMRXDVS_UPD_FORCE_EN_B0 Fld(1,15,AC_MSKB1)//[15:15]
    #define SHU3_B0_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B0 Fld(15,0,AC_MSKW10)//[14:0]
#define DDRPHY_SHU3_B1_DQ0 (DDRPHY_BASE_ADDR + 0x1680)
    #define SHU3_B1_DQ0_RG_TX_ARDQ_DRVN_PRE_B1 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHU3_B1_DQ0_RG_TX_ARDQ_DRVP_PRE_B1 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU3_B1_DQ0_RG_TX_ARDQ_PRE_EN_B1 Fld(1,20,AC_MSKB2)//[20:20]
    #define SHU3_B1_DQ0_RG_TX_ARDQS0_DRVN_PRE_B1 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHU3_B1_DQ0_RG_TX_ARDQS0_DRVP_PRE_B1 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU3_B1_DQ0_RG_TX_ARDQS0_PRE_EN_B1 Fld(1,4,AC_MSKB0)//[4:4]
#define DDRPHY_SHU3_B1_DQ1 (DDRPHY_BASE_ADDR + 0x1684)
    #define SHU3_B1_DQ1_RG_TX_ARDQ_ODTN_B1 Fld(5,24,AC_MSKB3)//[28:24]
    #define SHU3_B1_DQ1_RG_TX_ARDQ_ODTP_B1 Fld(5,16,AC_MSKB2)//[20:16]
    #define SHU3_B1_DQ1_RG_TX_ARDQ_DRVN_B1 Fld(5,8,AC_MSKB1)//[12:8]
    #define SHU3_B1_DQ1_RG_TX_ARDQ_DRVP_B1 Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_SHU3_B1_DQ2 (DDRPHY_BASE_ADDR + 0x1688)
    #define SHU3_B1_DQ2_RG_TX_ARDQS0_ODTN_B1 Fld(5,24,AC_MSKB3)//[28:24]
    #define SHU3_B1_DQ2_RG_TX_ARDQS0_ODTP_B1 Fld(5,16,AC_MSKB2)//[20:16]
    #define SHU3_B1_DQ2_RG_TX_ARDQS0_DRVN_B1 Fld(5,8,AC_MSKB1)//[12:8]
    #define SHU3_B1_DQ2_RG_TX_ARDQS0_DRVP_B1 Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_SHU3_B1_DQ3 (DDRPHY_BASE_ADDR + 0x168C)
    #define SHU3_B1_DQ3_RG_TX_ARDQS0B_DLYB_B1 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU3_B1_DQ3_RG_TX_ARDQS0_DLYB_B1 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU3_B1_DQ3_RG_TX_ARDQ_PDB_PRE_B1 Fld(2,14,AC_MSKB1)//[15:14]
    #define SHU3_B1_DQ3_RG_TX_ARDQ_PDB_B1 Fld(2,12,AC_MSKB1)//[13:12]
    #define SHU3_B1_DQ3_RG_TX_ARDQ_PU_PRE_B1 Fld(2,10,AC_MSKB1)//[11:10]
    #define SHU3_B1_DQ3_RG_TX_ARDQ_PU_B1 Fld(2,8,AC_MSKB1)//[9:8]
    #define SHU3_B1_DQ3_RG_TX_ARDQS0_PDB_PRE_B1 Fld(2,6,AC_MSKB0)//[7:6]
    #define SHU3_B1_DQ3_RG_TX_ARDQS0_PDB_B1 Fld(2,4,AC_MSKB0)//[5:4]
    #define SHU3_B1_DQ3_RG_TX_ARDQS0_PU_PRE_B1 Fld(2,2,AC_MSKB0)//[3:2]
    #define SHU3_B1_DQ3_RG_TX_ARDQS0_PU_B1 Fld(2,0,AC_MSKB0)//[1:0]
#define DDRPHY_SHU3_B1_DQ4 (DDRPHY_BASE_ADDR + 0x1690)
    #define SHU3_B1_DQ4_RG_ARPI_DA_MCK_FB_DL_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_B1_DQ4_RG_ARPI_AA_MCK_FB_DL_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_B1_DQ4_RG_ARPI_AA_MCK_DL_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_B1_DQ5 (DDRPHY_BASE_ADDR + 0x1694)
    #define SHU3_B1_DQ5_RG_ARPI_MCTL_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_B1_DQ5_RG_RX_ARDQS0_DVS_DLY_B1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU3_B1_DQ5_RG_RX_ARDQS0_DQSIEN_DLY_B1 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU3_B1_DQ5_RG_ARPI_FB_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_B1_DQ5_RG_RX_ARDQ_VREF_BYPASS_B1 Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU3_B1_DQ5_RG_RX_ARDQ_VREF_SEL_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_B1_DQ6 (DDRPHY_BASE_ADDR + 0x1698)
    #define SHU3_B1_DQ6_RG_ARPI_CAP_SEL_B1 Fld(2,28,AC_MSKB3)//[29:28]
    #define SHU3_B1_DQ6_RG_ARPI_MIDPI_CKDIV4_EN_B1 Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU3_B1_DQ6_RG_ARPI_MIDPI_EN_B1 Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU3_B1_DQ6_RG_ARPI_MIDPI_VTH_SEL_B1 Fld(2,24,AC_MSKB3)//[25:24]
    #define SHU3_B1_DQ6_RG_ARPI_MIDPI_CAP_SEL_B1 Fld(2,22,AC_MSKB2)//[23:22]
    #define SHU3_B1_DQ6_RG_ARPI_RESERVE_B1 Fld(4,16,AC_MSKB2)//[19:16]
#define DDRPHY_SHU3_B1_DQ7 (DDRPHY_BASE_ADDR + 0x169C)
    #define SHU3_B1_DQ7_RG_ARDQ_REV_B1 Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU3_B1_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B1 Fld(1,13,AC_MSKB1)//[13:13]
    #define SHU3_B1_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B1 Fld(1,12,AC_MSKB1)//[12:12]
    #define SHU3_B1_DQ7_R_DMRXDVS_DQM_FLAGSEL_B1 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU3_B1_DQ7_R_DMDQMDBI_SHU_B1 Fld(1,7,AC_MSKB0)//[7:7]
    #define SHU3_B1_DQ7_R_DMDQMDBI_EYE_SHU_B1 Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU3_B1_DQ7_R_DMRANKRXDVS_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU3_B1_DQ8 (DDRPHY_BASE_ADDR + 0x16A0)
    #define SHU3_B1_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B1 Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU3_B1_DQ8_R_DMRANK_PIPE_CG_IG_B1 Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU3_B1_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B1 Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU3_B1_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B1 Fld(1,28,AC_MSKB3)//[28:28]
    #define SHU3_B1_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B1 Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU3_B1_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B1 Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU3_B1_DQ8_R_DMSTBEN_SYNC_CG_IG_B1 Fld(1,25,AC_MSKB3)//[25:25]
    #define SHU3_B1_DQ8_R_DMRXDLY_CG_IG_B1 Fld(1,24,AC_MSKB3)//[24:24]
    #define SHU3_B1_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B1 Fld(1,23,AC_MSKB2)//[23:23]
    #define SHU3_B1_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B1 Fld(1,22,AC_MSKB2)//[22:22]
    #define SHU3_B1_DQ8_R_DMRXDVS_UPD_FORCE_EN_B1 Fld(1,15,AC_MSKB1)//[15:15]
    #define SHU3_B1_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B1 Fld(15,0,AC_MSKW10)//[14:0]

//Page AO_11
#define DDRPHY_SHU3_CA_CMD0 (DDRPHY_BASE_ADDR + 0x1700)
    #define SHU3_CA_CMD0_RG_TX_ARCMD_DRVN_PRE Fld(3,28,AC_MSKB3)//[30:28]
    #define SHU3_CA_CMD0_RG_TX_ARCMD_DRVP_PRE Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU3_CA_CMD0_RG_TX_ARCMD_PRE_EN Fld(1,20,AC_MSKB2)//[20:20]
    #define SHU3_CA_CMD0_RG_DLL_CG_EN_CA Fld(1,19,AC_MSKB2)//[19:19]
    #define SHU3_CA_CMD0_RG_DLL_CG_EN_B0 Fld(1,18,AC_MSKB2)//[18:18]
    #define SHU3_CA_CMD0_RG_DLL_CG_EN_B1 Fld(1,17,AC_MSKB2)//[17:17]
    #define SHU3_CA_CMD0_RG_TX_ARCLK_DRVN_PRE Fld(3,12,AC_MSKB1)//[14:12]
    #define SHU3_CA_CMD0_RG_TX_ARCLK_DRVP_PRE Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU3_CA_CMD0_RG_TX_ARCLK_PRE_EN Fld(1,4,AC_MSKB0)//[4:4]
#define DDRPHY_SHU3_CA_CMD1 (DDRPHY_BASE_ADDR + 0x1704)
    #define SHU3_CA_CMD1_RG_TX_ARCMD_ODTN Fld(5,24,AC_MSKB3)//[28:24]
    #define SHU3_CA_CMD1_RG_TX_ARCMD_ODTP Fld(5,16,AC_MSKB2)//[20:16]
    #define SHU3_CA_CMD1_RG_TX_ARCMD_DRVN Fld(5,8,AC_MSKB1)//[12:8]
    #define SHU3_CA_CMD1_RG_TX_ARCMD_DRVP Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_SHU3_CA_CMD2 (DDRPHY_BASE_ADDR + 0x1708)
    #define SHU3_CA_CMD2_RG_TX_ARCLK_ODTN Fld(5,24,AC_MSKB3)//[28:24]
    #define SHU3_CA_CMD2_RG_TX_ARCLK_ODTP Fld(5,16,AC_MSKB2)//[20:16]
    #define SHU3_CA_CMD2_RG_TX_ARCLK_DRVN Fld(5,8,AC_MSKB1)//[12:8]
    #define SHU3_CA_CMD2_RG_TX_ARCLK_DRVP Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_SHU3_CA_CMD3 (DDRPHY_BASE_ADDR + 0x170C)
    #define SHU3_CA_CMD3_RG_TX_ARCLKB_DLYB Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU3_CA_CMD3_RG_TX_ARCLK_DLYB Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU3_CA_CMD3_RG_TX_ARCMD_PDB_PRE Fld(2,14,AC_MSKB1)//[15:14]
    #define SHU3_CA_CMD3_RG_TX_ARCMD_PDB Fld(2,12,AC_MSKB1)//[13:12]
    #define SHU3_CA_CMD3_RG_TX_ARCMD_PU_PRE Fld(2,10,AC_MSKB1)//[11:10]
    #define SHU3_CA_CMD3_RG_TX_ARCMD_PU Fld(2,8,AC_MSKB1)//[9:8]
    #define SHU3_CA_CMD3_RG_TX_ARCLK_PDB_PRE Fld(2,6,AC_MSKB0)//[7:6]
    #define SHU3_CA_CMD3_RG_TX_ARCLK_PDB Fld(2,4,AC_MSKB0)//[5:4]
    #define SHU3_CA_CMD3_RG_TX_ARCLK_PU_PRE Fld(2,2,AC_MSKB0)//[3:2]
    #define SHU3_CA_CMD3_RG_TX_ARCLK_PU Fld(2,0,AC_MSKB0)//[1:0]
#define DDRPHY_SHU3_CA_CMD4 (DDRPHY_BASE_ADDR + 0x1710)
    #define SHU3_CA_CMD4_RG_ARPI_DA_MCK_FB_DL_CA Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_CA_CMD4_RG_ARPI_AA_MCK_FB_DL_CA Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_CA_CMD4_RG_ARPI_AA_MCK_DL_CA Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_CA_CMD5 (DDRPHY_BASE_ADDR + 0x1714)
    #define SHU3_CA_CMD5_RG_ARPI_MCTL_CA Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_CA_CMD5_RG_RX_ARCLK_DVS_DLY Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU3_CA_CMD5_RG_RX_ARCLK_DQSIEN_DLY Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU3_CA_CMD5_RG_ARPI_FB_CA Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_CA_CMD5_RG_RX_ARCMD_VREF_BYPASS Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU3_CA_CMD5_RG_RX_ARCMD_VREF_SEL Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_CA_CMD6 (DDRPHY_BASE_ADDR + 0x1718)
    #define SHU3_CA_CMD6_RG_ARPI_CAP_SEL_CA Fld(2,28,AC_MSKB3)//[29:28]
    #define SHU3_CA_CMD6_RG_ARPI_MIDPI_CKDIV4_EN_CA Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU3_CA_CMD6_RG_ARPI_MIDPI_EN_CA Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU3_CA_CMD6_RG_ARPI_MIDPI_VTH_SEL_CA Fld(2,24,AC_MSKB3)//[25:24]
    #define SHU3_CA_CMD6_RG_ARPI_MIDPI_CAP_SEL_CA Fld(2,22,AC_MSKB2)//[23:22]
    #define SHU3_CA_CMD6_RG_ARPI_RESERVE_CA Fld(4,16,AC_MSKB2)//[19:16]
#define DDRPHY_SHU3_CA_CMD7 (DDRPHY_BASE_ADDR + 0x171C)
    #define SHU3_CA_CMD7_RG_ARCMD_REV Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU3_CA_CMD7_R_DMRXDVS_PBYTE_FLAG_OPT_CA Fld(1,12,AC_MSKB1)//[12:12]
    #define SHU3_CA_CMD7_R_DMRANKRXDVS_CA Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU3_CA_CMD8 (DDRPHY_BASE_ADDR + 0x1720)
    #define SHU3_CA_CMD8_R_DMRANK_CHG_PIPE_CG_IG_CA Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU3_CA_CMD8_R_DMRANK_PIPE_CG_IG_CA Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU3_CA_CMD8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_CA Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU3_CA_CMD8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_CA Fld(1,28,AC_MSKB3)//[28:28]
    #define SHU3_CA_CMD8_R_DMDQSIEN_FLAG_PIPE_CG_IG_CA Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU3_CA_CMD8_R_DMDQSIEN_FLAG_SYNC_CG_IG_CA Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU3_CA_CMD8_R_DMSTBEN_SYNC_CG_IG_CA Fld(1,25,AC_MSKB3)//[25:25]
    #define SHU3_CA_CMD8_R_DMRXDLY_CG_IG_CA Fld(1,24,AC_MSKB3)//[24:24]
    #define SHU3_CA_CMD8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_CA Fld(1,23,AC_MSKB2)//[23:23]
    #define SHU3_CA_CMD8_R_DMRXDVS_RDSEL_PIPE_CG_IG_CA Fld(1,22,AC_MSKB2)//[22:22]
    #define SHU3_CA_CMD8_R_DMRXDVS_UPD_FORCE_EN_CA Fld(1,15,AC_MSKB1)//[15:15]
    #define SHU3_CA_CMD8_R_DMRXDVS_UPD_FORCE_CYC_CA Fld(15,0,AC_MSKW10)//[14:0]
#define DDRPHY_SHU3_PLL0 (DDRPHY_BASE_ADDR + 0x1780)
    #define SHU3_PLL0_RG_RPHYPLL_LOAD_EN Fld(1,19,AC_MSKB2)//[19:19]
    #define SHU3_PLL0_RG_RPHYPLL_TOP_REV Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_SHU3_PLL1 (DDRPHY_BASE_ADDR + 0x1784)
    #define SHU3_PLL1_RESERVED_1784 Fld(27,5,AC_MSKDW)//[31:5]
    #define SHU3_PLL1_R_SHU_AUTO_PLL_MUX Fld(1,4,AC_MSKB0)//[4:4]
    #define SHU3_PLL1_RG_RPHYPLLGP_CK_SEL Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SHU3_PLL2 (DDRPHY_BASE_ADDR + 0x1788)
    #define SHU3_PLL2_RG_RCLRPLL_LOAD_EN Fld(1,19,AC_MSKB2)//[19:19]
#define DDRPHY_SHU3_PLL3 (DDRPHY_BASE_ADDR + 0x178C)
    #define SHU3_PLL3_RESERVED_178C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHU3_PLL4 (DDRPHY_BASE_ADDR + 0x1790)
    #define SHU3_PLL4_RG_RPHYPLL_BP Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU3_PLL4_RG_RPHYPLL_BR Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU3_PLL4_RG_RPHYPLL_BLP Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU3_PLL4_RG_RPHYPLL_IBIAS Fld(2,26,AC_MSKB3)//[27:26]
    #define SHU3_PLL4_RG_RPHYPLL_ICHP Fld(2,24,AC_MSKB3)//[25:24]
    #define SHU3_PLL4_RG_RPHYPLL_BW Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU3_PLL4_RG_RPHYPLL_FS Fld(2,18,AC_MSKB2)//[19:18]
    #define SHU3_PLL4_RG_RPHYPLL_RESERVED Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_SHU3_PLL5 (DDRPHY_BASE_ADDR + 0x1794)
    #define SHU3_PLL5_RG_RPHYPLL_SDM_PCW Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU3_PLL5_RG_RPHYPLL_SDM_PCW_CHG Fld(1,1,AC_MSKB0)//[1:1]
    #define SHU3_PLL5_RG_RPHYPLL_SDM_FRA_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SHU3_PLL6 (DDRPHY_BASE_ADDR + 0x1798)
    #define SHU3_PLL6_RG_RCLRPLL_BP Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU3_PLL6_RG_RCLRPLL_BR Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU3_PLL6_RG_RCLRPLL_BLP Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU3_PLL6_RG_RCLRPLL_IBIAS Fld(2,26,AC_MSKB3)//[27:26]
    #define SHU3_PLL6_RG_RCLRPLL_ICHP Fld(2,24,AC_MSKB3)//[25:24]
    #define SHU3_PLL6_RG_RCLRPLL_BW Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU3_PLL6_RG_RCLRPLL_FS Fld(2,18,AC_MSKB2)//[19:18]
    #define SHU3_PLL6_RG_RCLRPLL_RESERVED Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_SHU3_PLL7 (DDRPHY_BASE_ADDR + 0x179C)
    #define SHU3_PLL7_RG_RCLRPLL_SDM_PCW Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU3_PLL7_RG_RCLRPLL_SDM_PCW_CHG Fld(1,1,AC_MSKB0)//[1:1]
    #define SHU3_PLL7_RG_RCLRPLL_SDM_FRA_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SHU3_PLL8 (DDRPHY_BASE_ADDR + 0x17A0)
    #define SHU3_PLL8_RG_RPHYPLL_PREDIV Fld(2,18,AC_MSKB2)//[19:18]
    #define SHU3_PLL8_RG_RPHYPLL_POSDIV Fld(3,0,AC_MSKB0)//[2:0]
#define DDRPHY_SHU3_PLL9 (DDRPHY_BASE_ADDR + 0x17A4)
    #define SHU3_PLL9_RG_RPHYPLL_MONCK_EN Fld(1,16,AC_MSKB2)//[16:16]
    #define SHU3_PLL9_RG_RPHYPLL_MONVC_EN Fld(2,14,AC_MSKB1)//[15:14]
    #define SHU3_PLL9_RG_RPHYPLL_MONREF_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define SHU3_PLL9_RG_RPHYPLL_LVROD_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define SHU3_PLL9_RG_RPHYPLL_RST_DLY Fld(2,8,AC_MSKB1)//[9:8]
#define DDRPHY_SHU3_PLL10 (DDRPHY_BASE_ADDR + 0x17A8)
    #define SHU3_PLL10_RG_RCLRPLL_PREDIV Fld(2,18,AC_MSKB2)//[19:18]
    #define SHU3_PLL10_RG_RCLRPLL_POSDIV Fld(3,0,AC_MSKB0)//[2:0]
#define DDRPHY_SHU3_PLL11 (DDRPHY_BASE_ADDR + 0x17AC)
    #define SHU3_PLL11_RG_RCLRPLL_MONCK_EN Fld(1,16,AC_MSKB2)//[16:16]
    #define SHU3_PLL11_RG_RCLRPLL_MONVC_EN Fld(2,14,AC_MSKB1)//[15:14]
    #define SHU3_PLL11_RG_RCLRPLL_MONREF_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define SHU3_PLL11_RG_RCLRPLL_LVROD_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define SHU3_PLL11_RG_RCLRPLL_RST_DLY Fld(2,8,AC_MSKB1)//[9:8]
#define DDRPHY_SHU3_PLL12 (DDRPHY_BASE_ADDR + 0x17B0)
    #define SHU3_PLL12_RG_RPHYPLL_EXTFBDIV_EN Fld(1,22,AC_MSKB2)//[22:22]
    #define SHU3_PLL12_RG_RPHYPLL_EXT_FBDIV Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_PLL12_RG_RCLRPLL_EXTFBDIV_EN Fld(1,15,AC_MSKB1)//[15:15]
    #define SHU3_PLL12_RG_RCLRPLL_EXT_FBDIV Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_PLL12_RG_RCLRPLL_EXTPODIV_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define SHU3_PLL12_RG_RCLRPLL_BYPASS Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU3_PLL12_RG_RCLRPLL_EXT_PODIV Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_PLL13 (DDRPHY_BASE_ADDR + 0x17B4)
    #define SHU3_PLL13_RG_RPHYPLL_REF_DL Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_PLL13_RG_RPHYPLL_FB_DL Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_PLL13_RG_RCLRPLL_REF_DL Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_PLL13_RG_RCLRPLL_FB_DL Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R0_B0_DQ0 (DDRPHY_BASE_ADDR + 0x1800)
    #define SHU3_R0_B0_DQ0_RK0_TX_ARDQ7_DLY_B0 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU3_R0_B0_DQ0_RK0_TX_ARDQ6_DLY_B0 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU3_R0_B0_DQ0_RK0_TX_ARDQ5_DLY_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU3_R0_B0_DQ0_RK0_TX_ARDQ4_DLY_B0 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU3_R0_B0_DQ0_RK0_TX_ARDQ3_DLY_B0 Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU3_R0_B0_DQ0_RK0_TX_ARDQ2_DLY_B0 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU3_R0_B0_DQ0_RK0_TX_ARDQ1_DLY_B0 Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU3_R0_B0_DQ0_RK0_TX_ARDQ0_DLY_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU3_R0_B0_DQ1 (DDRPHY_BASE_ADDR + 0x1804)
    #define SHU3_R0_B0_DQ1_RK0_TX_ARDQS0B_DLY_B0 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU3_R0_B0_DQ1_RK0_TX_ARDQS0_DLY_B0 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU3_R0_B0_DQ1_RK0_TX_ARDQS0B_DLYB_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU3_R0_B0_DQ1_RK0_TX_ARDQS0_DLYB_B0 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU3_R0_B0_DQ1_RK0_TX_ARDQM0_DLY_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU3_R0_B0_DQ2 (DDRPHY_BASE_ADDR + 0x1808)
    #define SHU3_R0_B0_DQ2_RK0_RX_ARDQ1_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R0_B0_DQ2_RK0_RX_ARDQ1_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R0_B0_DQ2_RK0_RX_ARDQ0_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R0_B0_DQ2_RK0_RX_ARDQ0_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R0_B0_DQ3 (DDRPHY_BASE_ADDR + 0x180C)
    #define SHU3_R0_B0_DQ3_RK0_RX_ARDQ3_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R0_B0_DQ3_RK0_RX_ARDQ3_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R0_B0_DQ3_RK0_RX_ARDQ2_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R0_B0_DQ3_RK0_RX_ARDQ2_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R0_B0_DQ4 (DDRPHY_BASE_ADDR + 0x1810)
    #define SHU3_R0_B0_DQ4_RK0_RX_ARDQ5_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R0_B0_DQ4_RK0_RX_ARDQ5_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R0_B0_DQ4_RK0_RX_ARDQ4_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R0_B0_DQ4_RK0_RX_ARDQ4_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R0_B0_DQ5 (DDRPHY_BASE_ADDR + 0x1814)
    #define SHU3_R0_B0_DQ5_RK0_RX_ARDQ7_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R0_B0_DQ5_RK0_RX_ARDQ7_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R0_B0_DQ5_RK0_RX_ARDQ6_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R0_B0_DQ5_RK0_RX_ARDQ6_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R0_B0_DQ6 (DDRPHY_BASE_ADDR + 0x1818)
    #define SHU3_R0_B0_DQ6_RK0_RX_ARDQS0_F_DLY_B0 Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU3_R0_B0_DQ6_RK0_RX_ARDQS0_R_DLY_B0 Fld(7,16,AC_MSKB2)//[22:16]
    #define SHU3_R0_B0_DQ6_RK0_RX_ARDQM0_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R0_B0_DQ6_RK0_RX_ARDQM0_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R0_B0_DQ7 (DDRPHY_BASE_ADDR + 0x181C)
    #define SHU3_R0_B0_DQ7_RK0_ARPI_PBYTE_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R0_B0_DQ7_RK0_ARPI_DQM_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R0_B0_DQ7_RK0_ARPI_DQ_B0 Fld(6,8,AC_MSKB1)//[13:8]
#define DDRPHY_SHU3_R0_B1_DQ0 (DDRPHY_BASE_ADDR + 0x1850)
    #define SHU3_R0_B1_DQ0_RK0_TX_ARDQ7_DLY_B1 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU3_R0_B1_DQ0_RK0_TX_ARDQ6_DLY_B1 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU3_R0_B1_DQ0_RK0_TX_ARDQ5_DLY_B1 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU3_R0_B1_DQ0_RK0_TX_ARDQ4_DLY_B1 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU3_R0_B1_DQ0_RK0_TX_ARDQ3_DLY_B1 Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU3_R0_B1_DQ0_RK0_TX_ARDQ2_DLY_B1 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU3_R0_B1_DQ0_RK0_TX_ARDQ1_DLY_B1 Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU3_R0_B1_DQ0_RK0_TX_ARDQ0_DLY_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU3_R0_B1_DQ1 (DDRPHY_BASE_ADDR + 0x1854)
    #define SHU3_R0_B1_DQ1_RK0_TX_ARDQS0B_DLY_B1 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU3_R0_B1_DQ1_RK0_TX_ARDQS0_DLY_B1 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU3_R0_B1_DQ1_RK0_TX_ARDQS0B_DLYB_B1 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU3_R0_B1_DQ1_RK0_TX_ARDQS0_DLYB_B1 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU3_R0_B1_DQ1_RK0_TX_ARDQM0_DLY_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU3_R0_B1_DQ2 (DDRPHY_BASE_ADDR + 0x1858)
    #define SHU3_R0_B1_DQ2_RK0_RX_ARDQ1_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R0_B1_DQ2_RK0_RX_ARDQ1_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R0_B1_DQ2_RK0_RX_ARDQ0_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R0_B1_DQ2_RK0_RX_ARDQ0_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R0_B1_DQ3 (DDRPHY_BASE_ADDR + 0x185C)
    #define SHU3_R0_B1_DQ3_RK0_RX_ARDQ3_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R0_B1_DQ3_RK0_RX_ARDQ3_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R0_B1_DQ3_RK0_RX_ARDQ2_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R0_B1_DQ3_RK0_RX_ARDQ2_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R0_B1_DQ4 (DDRPHY_BASE_ADDR + 0x1860)
    #define SHU3_R0_B1_DQ4_RK0_RX_ARDQ5_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R0_B1_DQ4_RK0_RX_ARDQ5_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R0_B1_DQ4_RK0_RX_ARDQ4_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R0_B1_DQ4_RK0_RX_ARDQ4_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R0_B1_DQ5 (DDRPHY_BASE_ADDR + 0x1864)
    #define SHU3_R0_B1_DQ5_RK0_RX_ARDQ7_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R0_B1_DQ5_RK0_RX_ARDQ7_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R0_B1_DQ5_RK0_RX_ARDQ6_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R0_B1_DQ5_RK0_RX_ARDQ6_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R0_B1_DQ6 (DDRPHY_BASE_ADDR + 0x1868)
    #define SHU3_R0_B1_DQ6_RK0_RX_ARDQS0_F_DLY_B1 Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU3_R0_B1_DQ6_RK0_RX_ARDQS0_R_DLY_B1 Fld(7,16,AC_MSKB2)//[22:16]
    #define SHU3_R0_B1_DQ6_RK0_RX_ARDQM0_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R0_B1_DQ6_RK0_RX_ARDQM0_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R0_B1_DQ7 (DDRPHY_BASE_ADDR + 0x186C)
    #define SHU3_R0_B1_DQ7_RK0_ARPI_PBYTE_B1 Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU3_R0_B1_DQ7_RK0_ARPI_DQM_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R0_B1_DQ7_RK0_ARPI_DQ_B1 Fld(6,8,AC_MSKB1)//[13:8]
#define DDRPHY_SHU3_R0_CA_CMD0 (DDRPHY_BASE_ADDR + 0x18A0)
    #define SHU3_R0_CA_CMD0_RK0_TX_ARCLKB_DLYB Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU3_R0_CA_CMD0_RK0_TX_ARCLK_DLYB Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU3_R0_CA_CMD0_RK0_TX_ARCA5_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU3_R0_CA_CMD0_RK0_TX_ARCA4_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU3_R0_CA_CMD0_RK0_TX_ARCA3_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU3_R0_CA_CMD0_RK0_TX_ARCA2_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU3_R0_CA_CMD0_RK0_TX_ARCA1_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU3_R0_CA_CMD0_RK0_TX_ARCA0_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU3_R0_CA_CMD1 (DDRPHY_BASE_ADDR + 0x18A4)
    #define SHU3_R0_CA_CMD1_RK0_TX_ARCLKB_DLY Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU3_R0_CA_CMD1_RK0_TX_ARCLK_DLY Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU3_R0_CA_CMD1_RK0_TX_ARCS2_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU3_R0_CA_CMD1_RK0_TX_ARCS1_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU3_R0_CA_CMD1_RK0_TX_ARCS0_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU3_R0_CA_CMD1_RK0_TX_ARCKE2_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU3_R0_CA_CMD1_RK0_TX_ARCKE1_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU3_R0_CA_CMD1_RK0_TX_ARCKE0_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU3_R0_CA_CMD2 (DDRPHY_BASE_ADDR + 0x18A8)
    #define SHU3_R0_CA_CMD2_RG_RK0_RX_ARCA1_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R0_CA_CMD2_RG_RK0_RX_ARCA1_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R0_CA_CMD2_RG_RK0_RX_ARCA0_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R0_CA_CMD2_RG_RK0_RX_ARCA0_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R0_CA_CMD3 (DDRPHY_BASE_ADDR + 0x18AC)
    #define SHU3_R0_CA_CMD3_RG_RK0_RX_ARCA3_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R0_CA_CMD3_RG_RK0_RX_ARCA3_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R0_CA_CMD3_RG_RK0_RX_ARCA2_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R0_CA_CMD3_RG_RK0_RX_ARCA2_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R0_CA_CMD4 (DDRPHY_BASE_ADDR + 0x18B0)
    #define SHU3_R0_CA_CMD4_RG_RK0_RX_ARCA5_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R0_CA_CMD4_RG_RK0_RX_ARCA5_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R0_CA_CMD4_RG_RK0_RX_ARCA4_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R0_CA_CMD4_RG_RK0_RX_ARCA4_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R0_CA_CMD5 (DDRPHY_BASE_ADDR + 0x18B4)
    #define SHU3_R0_CA_CMD5_RG_RK0_RX_ARCKE1_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R0_CA_CMD5_RG_RK0_RX_ARCKE1_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R0_CA_CMD5_RG_RK0_RX_ARCKE0_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R0_CA_CMD5_RG_RK0_RX_ARCKE0_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R0_CA_CMD6 (DDRPHY_BASE_ADDR + 0x18B8)
    #define SHU3_R0_CA_CMD6_RG_RK0_RX_ARCS0_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R0_CA_CMD6_RG_RK0_RX_ARCS0_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R0_CA_CMD6_RG_RK0_RX_ARCKE2_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R0_CA_CMD6_RG_RK0_RX_ARCKE2_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R0_CA_CMD7 (DDRPHY_BASE_ADDR + 0x18BC)
    #define SHU3_R0_CA_CMD7_RG_RK0_RX_ARCS2_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R0_CA_CMD7_RG_RK0_RX_ARCS2_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R0_CA_CMD7_RG_RK0_RX_ARCS1_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R0_CA_CMD7_RG_RK0_RX_ARCS1_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R0_CA_CMD8 (DDRPHY_BASE_ADDR + 0x18C0)
    #define SHU3_R0_CA_CMD8_RG_RK0_RX_ARCLK_F_DLY Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU3_R0_CA_CMD8_RG_RK0_RX_ARCLK_R_DLY Fld(7,16,AC_MSKB2)//[22:16]
#define DDRPHY_SHU3_R0_CA_CMD9 (DDRPHY_BASE_ADDR + 0x18C4)
    #define SHU3_R0_CA_CMD9_RG_RK0_ARPI_CLK Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R0_CA_CMD9_RG_RK0_ARPI_CMD Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R0_CA_CMD9_RG_RK0_ARPI_CS Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R1_B0_DQ0 (DDRPHY_BASE_ADDR + 0x1900)
    #define SHU3_R1_B0_DQ0_RK1_TX_ARDQ7_DLY_B0 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU3_R1_B0_DQ0_RK1_TX_ARDQ6_DLY_B0 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU3_R1_B0_DQ0_RK1_TX_ARDQ5_DLY_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU3_R1_B0_DQ0_RK1_TX_ARDQ4_DLY_B0 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU3_R1_B0_DQ0_RK1_TX_ARDQ3_DLY_B0 Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU3_R1_B0_DQ0_RK1_TX_ARDQ2_DLY_B0 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU3_R1_B0_DQ0_RK1_TX_ARDQ1_DLY_B0 Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU3_R1_B0_DQ0_RK1_TX_ARDQ0_DLY_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU3_R1_B0_DQ1 (DDRPHY_BASE_ADDR + 0x1904)
    #define SHU3_R1_B0_DQ1_RK1_TX_ARDQS0B_DLY_B0 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU3_R1_B0_DQ1_RK1_TX_ARDQS0_DLY_B0 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU3_R1_B0_DQ1_RK1_TX_ARDQS0B_DLYB_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU3_R1_B0_DQ1_RK1_TX_ARDQS0_DLYB_B0 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU3_R1_B0_DQ1_RK1_TX_ARDQM0_DLY_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU3_R1_B0_DQ2 (DDRPHY_BASE_ADDR + 0x1908)
    #define SHU3_R1_B0_DQ2_RK1_RX_ARDQ1_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R1_B0_DQ2_RK1_RX_ARDQ1_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R1_B0_DQ2_RK1_RX_ARDQ0_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R1_B0_DQ2_RK1_RX_ARDQ0_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R1_B0_DQ3 (DDRPHY_BASE_ADDR + 0x190C)
    #define SHU3_R1_B0_DQ3_RK1_RX_ARDQ3_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R1_B0_DQ3_RK1_RX_ARDQ3_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R1_B0_DQ3_RK1_RX_ARDQ2_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R1_B0_DQ3_RK1_RX_ARDQ2_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R1_B0_DQ4 (DDRPHY_BASE_ADDR + 0x1910)
    #define SHU3_R1_B0_DQ4_RK1_RX_ARDQ5_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R1_B0_DQ4_RK1_RX_ARDQ5_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R1_B0_DQ4_RK1_RX_ARDQ4_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R1_B0_DQ4_RK1_RX_ARDQ4_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R1_B0_DQ5 (DDRPHY_BASE_ADDR + 0x1914)
    #define SHU3_R1_B0_DQ5_RK1_RX_ARDQ7_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R1_B0_DQ5_RK1_RX_ARDQ7_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R1_B0_DQ5_RK1_RX_ARDQ6_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R1_B0_DQ5_RK1_RX_ARDQ6_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]

//Page AO_12
#define DDRPHY_SHU3_R1_B0_DQ6 (DDRPHY_BASE_ADDR + 0x1918)
    #define SHU3_R1_B0_DQ6_RK1_RX_ARDQS0_F_DLY_B0 Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU3_R1_B0_DQ6_RK1_RX_ARDQS0_R_DLY_B0 Fld(7,16,AC_MSKB2)//[22:16]
    #define SHU3_R1_B0_DQ6_RK1_RX_ARDQM0_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R1_B0_DQ6_RK1_RX_ARDQM0_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R1_B0_DQ7 (DDRPHY_BASE_ADDR + 0x191C)
    #define SHU3_R1_B0_DQ7_RK1_ARPI_PBYTE_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R1_B0_DQ7_RK1_ARPI_DQM_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R1_B0_DQ7_RK1_ARPI_DQ_B0 Fld(6,8,AC_MSKB1)//[13:8]
#define DDRPHY_SHU3_R1_B1_DQ0 (DDRPHY_BASE_ADDR + 0x1950)
    #define SHU3_R1_B1_DQ0_RK1_TX_ARDQ7_DLY_B1 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU3_R1_B1_DQ0_RK1_TX_ARDQ6_DLY_B1 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU3_R1_B1_DQ0_RK1_TX_ARDQ5_DLY_B1 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU3_R1_B1_DQ0_RK1_TX_ARDQ4_DLY_B1 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU3_R1_B1_DQ0_RK1_TX_ARDQ3_DLY_B1 Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU3_R1_B1_DQ0_RK1_TX_ARDQ2_DLY_B1 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU3_R1_B1_DQ0_RK1_TX_ARDQ1_DLY_B1 Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU3_R1_B1_DQ0_RK1_TX_ARDQ0_DLY_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU3_R1_B1_DQ1 (DDRPHY_BASE_ADDR + 0x1954)
    #define SHU3_R1_B1_DQ1_RK1_TX_ARDQS0B_DLY_B1 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU3_R1_B1_DQ1_RK1_TX_ARDQS0_DLY_B1 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU3_R1_B1_DQ1_RK1_TX_ARDQS0B_DLYB_B1 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU3_R1_B1_DQ1_RK1_TX_ARDQS0_DLYB_B1 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU3_R1_B1_DQ1_RK1_TX_ARDQM0_DLY_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU3_R1_B1_DQ2 (DDRPHY_BASE_ADDR + 0x1958)
    #define SHU3_R1_B1_DQ2_RK1_RX_ARDQ1_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R1_B1_DQ2_RK1_RX_ARDQ1_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R1_B1_DQ2_RK1_RX_ARDQ0_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R1_B1_DQ2_RK1_RX_ARDQ0_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R1_B1_DQ3 (DDRPHY_BASE_ADDR + 0x195C)
    #define SHU3_R1_B1_DQ3_RK1_RX_ARDQ3_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R1_B1_DQ3_RK1_RX_ARDQ3_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R1_B1_DQ3_RK1_RX_ARDQ2_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R1_B1_DQ3_RK1_RX_ARDQ2_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R1_B1_DQ4 (DDRPHY_BASE_ADDR + 0x1960)
    #define SHU3_R1_B1_DQ4_RK1_RX_ARDQ5_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R1_B1_DQ4_RK1_RX_ARDQ5_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R1_B1_DQ4_RK1_RX_ARDQ4_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R1_B1_DQ4_RK1_RX_ARDQ4_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R1_B1_DQ5 (DDRPHY_BASE_ADDR + 0x1964)
    #define SHU3_R1_B1_DQ5_RK1_RX_ARDQ7_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R1_B1_DQ5_RK1_RX_ARDQ7_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R1_B1_DQ5_RK1_RX_ARDQ6_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R1_B1_DQ5_RK1_RX_ARDQ6_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R1_B1_DQ6 (DDRPHY_BASE_ADDR + 0x1968)
    #define SHU3_R1_B1_DQ6_RK1_RX_ARDQS0_F_DLY_B1 Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU3_R1_B1_DQ6_RK1_RX_ARDQS0_R_DLY_B1 Fld(7,16,AC_MSKB2)//[22:16]
    #define SHU3_R1_B1_DQ6_RK1_RX_ARDQM0_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R1_B1_DQ6_RK1_RX_ARDQM0_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R1_B1_DQ7 (DDRPHY_BASE_ADDR + 0x196C)
    #define SHU3_R1_B1_DQ7_RK1_ARPI_PBYTE_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R1_B1_DQ7_RK1_ARPI_DQM_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R1_B1_DQ7_RK1_ARPI_DQ_B1 Fld(6,8,AC_MSKB1)//[13:8]
#define DDRPHY_SHU3_R1_CA_CMD0 (DDRPHY_BASE_ADDR + 0x19A0)
    #define SHU3_R1_CA_CMD0_RK1_TX_ARCLKB_DLYB Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU3_R1_CA_CMD0_RK1_TX_ARCLK_DLYB Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU3_R1_CA_CMD0_RK1_TX_ARCA5_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU3_R1_CA_CMD0_RK1_TX_ARCA4_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU3_R1_CA_CMD0_RK1_TX_ARCA3_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU3_R1_CA_CMD0_RK1_TX_ARCA2_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU3_R1_CA_CMD0_RK1_TX_ARCA1_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU3_R1_CA_CMD0_RK1_TX_ARCA0_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU3_R1_CA_CMD1 (DDRPHY_BASE_ADDR + 0x19A4)
    #define SHU3_R1_CA_CMD1_RK1_TX_ARCLKB_DLY Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU3_R1_CA_CMD1_RK1_TX_ARCLK_DLY Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU3_R1_CA_CMD1_RK1_TX_ARCS2_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU3_R1_CA_CMD1_RK1_TX_ARCS1_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU3_R1_CA_CMD1_RK1_TX_ARCS0_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU3_R1_CA_CMD1_RK1_TX_ARCKE2_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU3_R1_CA_CMD1_RK1_TX_ARCKE1_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU3_R1_CA_CMD1_RK1_TX_ARCKE0_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU3_R1_CA_CMD2 (DDRPHY_BASE_ADDR + 0x19A8)
    #define SHU3_R1_CA_CMD2_RG_RK1_RX_ARCA1_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R1_CA_CMD2_RG_RK1_RX_ARCA1_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R1_CA_CMD2_RG_RK1_RX_ARCA0_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R1_CA_CMD2_RG_RK1_RX_ARCA0_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R1_CA_CMD3 (DDRPHY_BASE_ADDR + 0x19AC)
    #define SHU3_R1_CA_CMD3_RG_RK1_RX_ARCA3_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R1_CA_CMD3_RG_RK1_RX_ARCA3_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R1_CA_CMD3_RG_RK1_RX_ARCA2_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R1_CA_CMD3_RG_RK1_RX_ARCA2_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R1_CA_CMD4 (DDRPHY_BASE_ADDR + 0x19B0)
    #define SHU3_R1_CA_CMD4_RG_RK1_RX_ARCA5_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R1_CA_CMD4_RG_RK1_RX_ARCA5_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R1_CA_CMD4_RG_RK1_RX_ARCA4_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R1_CA_CMD4_RG_RK1_RX_ARCA4_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R1_CA_CMD5 (DDRPHY_BASE_ADDR + 0x19B4)
    #define SHU3_R1_CA_CMD5_RG_RK1_RX_ARCKE1_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R1_CA_CMD5_RG_RK1_RX_ARCKE1_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R1_CA_CMD5_RG_RK1_RX_ARCKE0_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R1_CA_CMD5_RG_RK1_RX_ARCKE0_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R1_CA_CMD6 (DDRPHY_BASE_ADDR + 0x19B8)
    #define SHU3_R1_CA_CMD6_RG_RK1_RX_ARCS0_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R1_CA_CMD6_RG_RK1_RX_ARCS0_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R1_CA_CMD6_RG_RK1_RX_ARCKE2_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R1_CA_CMD6_RG_RK1_RX_ARCKE2_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R1_CA_CMD7 (DDRPHY_BASE_ADDR + 0x19BC)
    #define SHU3_R1_CA_CMD7_RG_RK1_RX_ARCS2_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R1_CA_CMD7_RG_RK1_RX_ARCS2_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R1_CA_CMD7_RG_RK1_RX_ARCS1_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R1_CA_CMD7_RG_RK1_RX_ARCS1_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R1_CA_CMD8 (DDRPHY_BASE_ADDR + 0x19C0)
    #define SHU3_R1_CA_CMD8_RG_RK1_RX_ARCLK_F_DLY Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU3_R1_CA_CMD8_RG_RK1_RX_ARCLK_R_DLY Fld(7,16,AC_MSKB2)//[22:16]
#define DDRPHY_SHU3_R1_CA_CMD9 (DDRPHY_BASE_ADDR + 0x19C4)
    #define SHU3_R1_CA_CMD9_RG_RK1_ARPI_CLK Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R1_CA_CMD9_RG_RK1_ARPI_CMD Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R1_CA_CMD9_RG_RK1_ARPI_CS Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R2_B0_DQ0 (DDRPHY_BASE_ADDR + 0x1A00)
    #define SHU3_R2_B0_DQ0_RK2_TX_ARDQ7_DLY_B0 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU3_R2_B0_DQ0_RK2_TX_ARDQ6_DLY_B0 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU3_R2_B0_DQ0_RK2_TX_ARDQ5_DLY_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU3_R2_B0_DQ0_RK2_TX_ARDQ4_DLY_B0 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU3_R2_B0_DQ0_RK2_TX_ARDQ3_DLY_B0 Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU3_R2_B0_DQ0_RK2_TX_ARDQ2_DLY_B0 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU3_R2_B0_DQ0_RK2_TX_ARDQ1_DLY_B0 Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU3_R2_B0_DQ0_RK2_TX_ARDQ0_DLY_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU3_R2_B0_DQ1 (DDRPHY_BASE_ADDR + 0x1A04)
    #define SHU3_R2_B0_DQ1_RK2_TX_ARDQS0B_DLY_B0 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU3_R2_B0_DQ1_RK2_TX_ARDQS0_DLY_B0 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU3_R2_B0_DQ1_RK2_TX_ARDQS0B_DLYB_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU3_R2_B0_DQ1_RK2_TX_ARDQS0_DLYB_B0 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU3_R2_B0_DQ1_RK2_TX_ARDQM0_DLY_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU3_R2_B0_DQ2 (DDRPHY_BASE_ADDR + 0x1A08)
    #define SHU3_R2_B0_DQ2_RK2_RX_ARDQ1_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R2_B0_DQ2_RK2_RX_ARDQ1_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R2_B0_DQ2_RK2_RX_ARDQ0_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R2_B0_DQ2_RK2_RX_ARDQ0_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R2_B0_DQ3 (DDRPHY_BASE_ADDR + 0x1A0C)
    #define SHU3_R2_B0_DQ3_RK2_RX_ARDQ3_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R2_B0_DQ3_RK2_RX_ARDQ3_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R2_B0_DQ3_RK2_RX_ARDQ2_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R2_B0_DQ3_RK2_RX_ARDQ2_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R2_B0_DQ4 (DDRPHY_BASE_ADDR + 0x1A10)
    #define SHU3_R2_B0_DQ4_RK2_RX_ARDQ5_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R2_B0_DQ4_RK2_RX_ARDQ5_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R2_B0_DQ4_RK2_RX_ARDQ4_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R2_B0_DQ4_RK2_RX_ARDQ4_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R2_B0_DQ5 (DDRPHY_BASE_ADDR + 0x1A14)
    #define SHU3_R2_B0_DQ5_RK2_RX_ARDQ7_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R2_B0_DQ5_RK2_RX_ARDQ7_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R2_B0_DQ5_RK2_RX_ARDQ6_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R2_B0_DQ5_RK2_RX_ARDQ6_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R2_B0_DQ6 (DDRPHY_BASE_ADDR + 0x1A18)
    #define SHU3_R2_B0_DQ6_RK2_RX_ARDQS0_F_DLY_B0 Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU3_R2_B0_DQ6_RK2_RX_ARDQS0_R_DLY_B0 Fld(7,16,AC_MSKB2)//[22:16]
    #define SHU3_R2_B0_DQ6_RK2_RX_ARDQM0_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R2_B0_DQ6_RK2_RX_ARDQM0_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R2_B0_DQ7 (DDRPHY_BASE_ADDR + 0x1A1C)
    #define SHU3_R2_B0_DQ7_RK2_ARPI_PBYTE_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R2_B0_DQ7_RK2_ARPI_DQM_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R2_B0_DQ7_RK2_ARPI_DQ_B0 Fld(6,8,AC_MSKB1)//[13:8]
#define DDRPHY_SHU3_R2_B1_DQ0 (DDRPHY_BASE_ADDR + 0x1A50)
    #define SHU3_R2_B1_DQ0_RK2_TX_ARDQ7_DLY_B1 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU3_R2_B1_DQ0_RK2_TX_ARDQ6_DLY_B1 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU3_R2_B1_DQ0_RK2_TX_ARDQ5_DLY_B1 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU3_R2_B1_DQ0_RK2_TX_ARDQ4_DLY_B1 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU3_R2_B1_DQ0_RK2_TX_ARDQ3_DLY_B1 Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU3_R2_B1_DQ0_RK2_TX_ARDQ2_DLY_B1 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU3_R2_B1_DQ0_RK2_TX_ARDQ1_DLY_B1 Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU3_R2_B1_DQ0_RK2_TX_ARDQ0_DLY_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU3_R2_B1_DQ1 (DDRPHY_BASE_ADDR + 0x1A54)
    #define SHU3_R2_B1_DQ1_RK2_TX_ARDQS0B_DLY_B1 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU3_R2_B1_DQ1_RK2_TX_ARDQS0_DLY_B1 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU3_R2_B1_DQ1_RK2_TX_ARDQS0B_DLYB_B1 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU3_R2_B1_DQ1_RK2_TX_ARDQS0_DLYB_B1 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU3_R2_B1_DQ1_RK2_TX_ARDQM0_DLY_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU3_R2_B1_DQ2 (DDRPHY_BASE_ADDR + 0x1A58)
    #define SHU3_R2_B1_DQ2_RK2_RX_ARDQ1_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R2_B1_DQ2_RK2_RX_ARDQ1_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R2_B1_DQ2_RK2_RX_ARDQ0_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R2_B1_DQ2_RK2_RX_ARDQ0_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R2_B1_DQ3 (DDRPHY_BASE_ADDR + 0x1A5C)
    #define SHU3_R2_B1_DQ3_RK2_RX_ARDQ3_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R2_B1_DQ3_RK2_RX_ARDQ3_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R2_B1_DQ3_RK2_RX_ARDQ2_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R2_B1_DQ3_RK2_RX_ARDQ2_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R2_B1_DQ4 (DDRPHY_BASE_ADDR + 0x1A60)
    #define SHU3_R2_B1_DQ4_RK2_RX_ARDQ5_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R2_B1_DQ4_RK2_RX_ARDQ5_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R2_B1_DQ4_RK2_RX_ARDQ4_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R2_B1_DQ4_RK2_RX_ARDQ4_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R2_B1_DQ5 (DDRPHY_BASE_ADDR + 0x1A64)
    #define SHU3_R2_B1_DQ5_RK2_RX_ARDQ7_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R2_B1_DQ5_RK2_RX_ARDQ7_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R2_B1_DQ5_RK2_RX_ARDQ6_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R2_B1_DQ5_RK2_RX_ARDQ6_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R2_B1_DQ6 (DDRPHY_BASE_ADDR + 0x1A68)
    #define SHU3_R2_B1_DQ6_RK2_RX_ARDQS0_F_DLY_B1 Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU3_R2_B1_DQ6_RK2_RX_ARDQS0_R_DLY_B1 Fld(7,16,AC_MSKB2)//[22:16]
    #define SHU3_R2_B1_DQ6_RK2_RX_ARDQM0_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R2_B1_DQ6_RK2_RX_ARDQM0_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R2_B1_DQ7 (DDRPHY_BASE_ADDR + 0x1A6C)
    #define SHU3_R2_B1_DQ7_RK2_ARPI_PBYTE_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R2_B1_DQ7_RK2_ARPI_DQM_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R2_B1_DQ7_RK2_ARPI_DQ_B1 Fld(6,8,AC_MSKB1)//[13:8]
#define DDRPHY_SHU3_R2_CA_CMD0 (DDRPHY_BASE_ADDR + 0x1AA0)
    #define SHU3_R2_CA_CMD0_RK2_TX_ARCLKB_DLYB Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU3_R2_CA_CMD0_RK2_TX_ARCLK_DLYB Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU3_R2_CA_CMD0_RK2_TX_ARCA5_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU3_R2_CA_CMD0_RK2_TX_ARCA4_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU3_R2_CA_CMD0_RK2_TX_ARCA3_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU3_R2_CA_CMD0_RK2_TX_ARCA2_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU3_R2_CA_CMD0_RK2_TX_ARCA1_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU3_R2_CA_CMD0_RK2_TX_ARCA0_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU3_R2_CA_CMD1 (DDRPHY_BASE_ADDR + 0x1AA4)
    #define SHU3_R2_CA_CMD1_RK2_TX_ARCLKB_DLY Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU3_R2_CA_CMD1_RK2_TX_ARCLK_DLY Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU3_R2_CA_CMD1_RK2_TX_ARCS2_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU3_R2_CA_CMD1_RK2_TX_ARCS1_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU3_R2_CA_CMD1_RK2_TX_ARCS0_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU3_R2_CA_CMD1_RK2_TX_ARCKE2_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU3_R2_CA_CMD1_RK2_TX_ARCKE1_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU3_R2_CA_CMD1_RK2_TX_ARCKE0_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU3_R2_CA_CMD2 (DDRPHY_BASE_ADDR + 0x1AA8)
    #define SHU3_R2_CA_CMD2_RG_RK2_RX_ARCA1_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R2_CA_CMD2_RG_RK2_RX_ARCA1_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R2_CA_CMD2_RG_RK2_RX_ARCA0_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R2_CA_CMD2_RG_RK2_RX_ARCA0_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R2_CA_CMD3 (DDRPHY_BASE_ADDR + 0x1AAC)
    #define SHU3_R2_CA_CMD3_RG_RK2_RX_ARCA3_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R2_CA_CMD3_RG_RK2_RX_ARCA3_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R2_CA_CMD3_RG_RK2_RX_ARCA2_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R2_CA_CMD3_RG_RK2_RX_ARCA2_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R2_CA_CMD4 (DDRPHY_BASE_ADDR + 0x1AB0)
    #define SHU3_R2_CA_CMD4_RG_RK2_RX_ARCA5_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R2_CA_CMD4_RG_RK2_RX_ARCA5_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R2_CA_CMD4_RG_RK2_RX_ARCA4_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R2_CA_CMD4_RG_RK2_RX_ARCA4_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R2_CA_CMD5 (DDRPHY_BASE_ADDR + 0x1AB4)
    #define SHU3_R2_CA_CMD5_RG_RK2_RX_ARCKE1_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R2_CA_CMD5_RG_RK2_RX_ARCKE1_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R2_CA_CMD5_RG_RK2_RX_ARCKE0_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R2_CA_CMD5_RG_RK2_RX_ARCKE0_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R2_CA_CMD6 (DDRPHY_BASE_ADDR + 0x1AB8)
    #define SHU3_R2_CA_CMD6_RG_RK2_RX_ARCS0_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R2_CA_CMD6_RG_RK2_RX_ARCS0_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R2_CA_CMD6_RG_RK2_RX_ARCKE2_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R2_CA_CMD6_RG_RK2_RX_ARCKE2_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R2_CA_CMD7 (DDRPHY_BASE_ADDR + 0x1ABC)
    #define SHU3_R2_CA_CMD7_RG_RK2_RX_ARCS2_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R2_CA_CMD7_RG_RK2_RX_ARCS2_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU3_R2_CA_CMD7_RG_RK2_RX_ARCS1_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R2_CA_CMD7_RG_RK2_RX_ARCS1_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU3_R2_CA_CMD8 (DDRPHY_BASE_ADDR + 0x1AC0)
    #define SHU3_R2_CA_CMD8_RG_RK2_RX_ARCLK_F_DLY Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU3_R2_CA_CMD8_RG_RK2_RX_ARCLK_R_DLY Fld(7,16,AC_MSKB2)//[22:16]
#define DDRPHY_SHU3_R2_CA_CMD9 (DDRPHY_BASE_ADDR + 0x1AC4)
    #define SHU3_R2_CA_CMD9_RG_RK2_ARPI_CLK Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU3_R2_CA_CMD9_RG_RK2_ARPI_CMD Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU3_R2_CA_CMD9_RG_RK2_ARPI_CS Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_B0_DQ0 (DDRPHY_BASE_ADDR + 0x1B00)
    #define SHU4_B0_DQ0_RG_TX_ARDQ_DRVN_PRE_B0 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHU4_B0_DQ0_RG_TX_ARDQ_DRVP_PRE_B0 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU4_B0_DQ0_RG_TX_ARDQ_PRE_EN_B0 Fld(1,20,AC_MSKB2)//[20:20]
    #define SHU4_B0_DQ0_RG_TX_ARDQS0_DRVN_PRE_B0 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHU4_B0_DQ0_RG_TX_ARDQS0_DRVP_PRE_B0 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU4_B0_DQ0_RG_TX_ARDQS0_PRE_EN_B0 Fld(1,4,AC_MSKB0)//[4:4]
#define DDRPHY_SHU4_B0_DQ1 (DDRPHY_BASE_ADDR + 0x1B04)
    #define SHU4_B0_DQ1_RG_TX_ARDQ_ODTN_B0 Fld(5,24,AC_MSKB3)//[28:24]
    #define SHU4_B0_DQ1_RG_TX_ARDQ_ODTP_B0 Fld(5,16,AC_MSKB2)//[20:16]
    #define SHU4_B0_DQ1_RG_TX_ARDQ_DRVN_B0 Fld(5,8,AC_MSKB1)//[12:8]
    #define SHU4_B0_DQ1_RG_TX_ARDQ_DRVP_B0 Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_SHU4_B0_DQ2 (DDRPHY_BASE_ADDR + 0x1B08)
    #define SHU4_B0_DQ2_RG_TX_ARDQS0_ODTN_B0 Fld(5,24,AC_MSKB3)//[28:24]
    #define SHU4_B0_DQ2_RG_TX_ARDQS0_ODTP_B0 Fld(5,16,AC_MSKB2)//[20:16]
    #define SHU4_B0_DQ2_RG_TX_ARDQS0_DRVN_B0 Fld(5,8,AC_MSKB1)//[12:8]
    #define SHU4_B0_DQ2_RG_TX_ARDQS0_DRVP_B0 Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_SHU4_B0_DQ3 (DDRPHY_BASE_ADDR + 0x1B0C)
    #define SHU4_B0_DQ3_RG_TX_ARDQS0B_DLYB_B0 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU4_B0_DQ3_RG_TX_ARDQS0_DLYB_B0 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU4_B0_DQ3_RG_TX_ARDQ_PDB_PRE_B0 Fld(2,14,AC_MSKB1)//[15:14]
    #define SHU4_B0_DQ3_RG_TX_ARDQ_PDB_B0 Fld(2,12,AC_MSKB1)//[13:12]
    #define SHU4_B0_DQ3_RG_TX_ARDQ_PU_PRE_B0 Fld(2,10,AC_MSKB1)//[11:10]
    #define SHU4_B0_DQ3_RG_TX_ARDQ_PU_B0 Fld(2,8,AC_MSKB1)//[9:8]
    #define SHU4_B0_DQ3_RG_TX_ARDQS0_PDB_PRE_B0 Fld(2,6,AC_MSKB0)//[7:6]
    #define SHU4_B0_DQ3_RG_TX_ARDQS0_PDB_B0 Fld(2,4,AC_MSKB0)//[5:4]
    #define SHU4_B0_DQ3_RG_TX_ARDQS0_PU_PRE_B0 Fld(2,2,AC_MSKB0)//[3:2]
    #define SHU4_B0_DQ3_RG_TX_ARDQS0_PU_B0 Fld(2,0,AC_MSKB0)//[1:0]
#define DDRPHY_SHU4_B0_DQ4 (DDRPHY_BASE_ADDR + 0x1B10)
    #define SHU4_B0_DQ4_RG_ARPI_DA_MCK_FB_DL_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_B0_DQ4_RG_ARPI_AA_MCK_FB_DL_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_B0_DQ4_RG_ARPI_AA_MCK_DL_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_B0_DQ5 (DDRPHY_BASE_ADDR + 0x1B14)
    #define SHU4_B0_DQ5_RG_ARPI_MCTL_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_B0_DQ5_RG_RX_ARDQS0_DVS_DLY_B0 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU4_B0_DQ5_RG_RX_ARDQS0_DQSIEN_DLY_B0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU4_B0_DQ5_RG_ARPI_FB_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_B0_DQ5_RX_RX_ARDQ_VREF_BYPASS_B0 Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU4_B0_DQ5_RG_RX_ARDQ_VREF_SEL_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_B0_DQ6 (DDRPHY_BASE_ADDR + 0x1B18)
    #define SHU4_B0_DQ6_RG_ARPI_CAP_SEL_B0 Fld(2,28,AC_MSKB3)//[29:28]
    #define SHU4_B0_DQ6_RG_ARPI_MIDPI_CKDIV4_EN_B0 Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU4_B0_DQ6_RG_ARPI_MIDPI_EN_B0 Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU4_B0_DQ6_RG_ARPI_MIDPI_VTH_SEL_B0 Fld(2,24,AC_MSKB3)//[25:24]
    #define SHU4_B0_DQ6_RG_ARPI_MIDPI_CAP_SEL_B0 Fld(2,22,AC_MSKB2)//[23:22]
    #define SHU4_B0_DQ6_RG_ARPI_RESERVE_B0 Fld(4,16,AC_MSKB2)//[19:16]
#define DDRPHY_SHU4_B0_DQ7 (DDRPHY_BASE_ADDR + 0x1B1C)
    #define SHU4_B0_DQ7_RG_ARDQ_REV_B0 Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU4_B0_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B0 Fld(1,13,AC_MSKB1)//[13:13]
    #define SHU4_B0_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B0 Fld(1,12,AC_MSKB1)//[12:12]
    #define SHU4_B0_DQ7_R_DMRXDVS_DQM_FLAGSEL_B0 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU4_B0_DQ7_R_DMDQMDBI_SHU_B0 Fld(1,7,AC_MSKB0)//[7:7]
    #define SHU4_B0_DQ7_R_DMDQMDBI_EYE_SHU_B0 Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU4_B0_DQ7_MIDPI_DIV4_ENABLE Fld(1,5,AC_MSKB0)//[5:5]
    #define SHU4_B0_DQ7_MIDPI_ENABLE Fld(1,4,AC_MSKB0)//[4:4]
    #define SHU4_B0_DQ7_R_DMRANKRXDVS_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU4_B0_DQ8 (DDRPHY_BASE_ADDR + 0x1B20)
    #define SHU4_B0_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B0 Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU4_B0_DQ8_R_DMRANK_PIPE_CG_IG_B0 Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU4_B0_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B0 Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU4_B0_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B0 Fld(1,28,AC_MSKB3)//[28:28]
    #define SHU4_B0_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B0 Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU4_B0_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B0 Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU4_B0_DQ8_R_DMSTBEN_SYNC_CG_IG_B0 Fld(1,25,AC_MSKB3)//[25:25]
    #define SHU4_B0_DQ8_R_DMRXDLY_CG_IG_B0 Fld(1,24,AC_MSKB3)//[24:24]
    #define SHU4_B0_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B0 Fld(1,23,AC_MSKB2)//[23:23]
    #define SHU4_B0_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B0 Fld(1,22,AC_MSKB2)//[22:22]
    #define SHU4_B0_DQ8_R_DMRXDVS_UPD_FORCE_EN_B0 Fld(1,15,AC_MSKB1)//[15:15]
    #define SHU4_B0_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B0 Fld(15,0,AC_MSKW10)//[14:0]

//Page AO_13
#define DDRPHY_SHU4_B1_DQ0 (DDRPHY_BASE_ADDR + 0x1B80)
    #define SHU4_B1_DQ0_RG_TX_ARDQ_DRVN_PRE_B1 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHU4_B1_DQ0_RG_TX_ARDQ_DRVP_PRE_B1 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU4_B1_DQ0_RG_TX_ARDQ_PRE_EN_B1 Fld(1,20,AC_MSKB2)//[20:20]
    #define SHU4_B1_DQ0_RG_TX_ARDQS0_DRVN_PRE_B1 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHU4_B1_DQ0_RG_TX_ARDQS0_DRVP_PRE_B1 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU4_B1_DQ0_RG_TX_ARDQS0_PRE_EN_B1 Fld(1,4,AC_MSKB0)//[4:4]
#define DDRPHY_SHU4_B1_DQ1 (DDRPHY_BASE_ADDR + 0x1B84)
    #define SHU4_B1_DQ1_RG_TX_ARDQ_ODTN_B1 Fld(5,24,AC_MSKB3)//[28:24]
    #define SHU4_B1_DQ1_RG_TX_ARDQ_ODTP_B1 Fld(5,16,AC_MSKB2)//[20:16]
    #define SHU4_B1_DQ1_RG_TX_ARDQ_DRVN_B1 Fld(5,8,AC_MSKB1)//[12:8]
    #define SHU4_B1_DQ1_RG_TX_ARDQ_DRVP_B1 Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_SHU4_B1_DQ2 (DDRPHY_BASE_ADDR + 0x1B88)
    #define SHU4_B1_DQ2_RG_TX_ARDQS0_ODTN_B1 Fld(5,24,AC_MSKB3)//[28:24]
    #define SHU4_B1_DQ2_RG_TX_ARDQS0_ODTP_B1 Fld(5,16,AC_MSKB2)//[20:16]
    #define SHU4_B1_DQ2_RG_TX_ARDQS0_DRVN_B1 Fld(5,8,AC_MSKB1)//[12:8]
    #define SHU4_B1_DQ2_RG_TX_ARDQS0_DRVP_B1 Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_SHU4_B1_DQ3 (DDRPHY_BASE_ADDR + 0x1B8C)
    #define SHU4_B1_DQ3_RG_TX_ARDQS0B_DLYB_B1 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU4_B1_DQ3_RG_TX_ARDQS0_DLYB_B1 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU4_B1_DQ3_RG_TX_ARDQ_PDB_PRE_B1 Fld(2,14,AC_MSKB1)//[15:14]
    #define SHU4_B1_DQ3_RG_TX_ARDQ_PDB_B1 Fld(2,12,AC_MSKB1)//[13:12]
    #define SHU4_B1_DQ3_RG_TX_ARDQ_PU_PRE_B1 Fld(2,10,AC_MSKB1)//[11:10]
    #define SHU4_B1_DQ3_RG_TX_ARDQ_PU_B1 Fld(2,8,AC_MSKB1)//[9:8]
    #define SHU4_B1_DQ3_RG_TX_ARDQS0_PDB_PRE_B1 Fld(2,6,AC_MSKB0)//[7:6]
    #define SHU4_B1_DQ3_RG_TX_ARDQS0_PDB_B1 Fld(2,4,AC_MSKB0)//[5:4]
    #define SHU4_B1_DQ3_RG_TX_ARDQS0_PU_PRE_B1 Fld(2,2,AC_MSKB0)//[3:2]
    #define SHU4_B1_DQ3_RG_TX_ARDQS0_PU_B1 Fld(2,0,AC_MSKB0)//[1:0]
#define DDRPHY_SHU4_B1_DQ4 (DDRPHY_BASE_ADDR + 0x1B90)
    #define SHU4_B1_DQ4_RG_ARPI_DA_MCK_FB_DL_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_B1_DQ4_RG_ARPI_AA_MCK_FB_DL_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_B1_DQ4_RG_ARPI_AA_MCK_DL_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_B1_DQ5 (DDRPHY_BASE_ADDR + 0x1B94)
    #define SHU4_B1_DQ5_RG_ARPI_MCTL_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_B1_DQ5_RG_RX_ARDQS0_DVS_DLY_B1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU4_B1_DQ5_RG_RX_ARDQS0_DQSIEN_DLY_B1 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU4_B1_DQ5_RG_ARPI_FB_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_B1_DQ5_RG_RX_ARDQ_VREF_BYPASS_B1 Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU4_B1_DQ5_RG_RX_ARDQ_VREF_SEL_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_B1_DQ6 (DDRPHY_BASE_ADDR + 0x1B98)
    #define SHU4_B1_DQ6_RG_ARPI_CAP_SEL_B1 Fld(2,28,AC_MSKB3)//[29:28]
    #define SHU4_B1_DQ6_RG_ARPI_MIDPI_CKDIV4_EN_B1 Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU4_B1_DQ6_RG_ARPI_MIDPI_EN_B1 Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU4_B1_DQ6_RG_ARPI_MIDPI_VTH_SEL_B1 Fld(2,24,AC_MSKB3)//[25:24]
    #define SHU4_B1_DQ6_RG_ARPI_MIDPI_CAP_SEL_B1 Fld(2,22,AC_MSKB2)//[23:22]
    #define SHU4_B1_DQ6_RG_ARPI_RESERVE_B1 Fld(4,16,AC_MSKB2)//[19:16]
#define DDRPHY_SHU4_B1_DQ7 (DDRPHY_BASE_ADDR + 0x1B9C)
    #define SHU4_B1_DQ7_RG_ARDQ_REV_B1 Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU4_B1_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B1 Fld(1,13,AC_MSKB1)//[13:13]
    #define SHU4_B1_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B1 Fld(1,12,AC_MSKB1)//[12:12]
    #define SHU4_B1_DQ7_R_DMRXDVS_DQM_FLAGSEL_B1 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU4_B1_DQ7_R_DMDQMDBI_SHU_B1 Fld(1,7,AC_MSKB0)//[7:7]
    #define SHU4_B1_DQ7_R_DMDQMDBI_EYE_SHU_B1 Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU4_B1_DQ7_R_DMRANKRXDVS_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU4_B1_DQ8 (DDRPHY_BASE_ADDR + 0x1BA0)
    #define SHU4_B1_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B1 Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU4_B1_DQ8_R_DMRANK_PIPE_CG_IG_B1 Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU4_B1_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B1 Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU4_B1_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B1 Fld(1,28,AC_MSKB3)//[28:28]
    #define SHU4_B1_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B1 Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU4_B1_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B1 Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU4_B1_DQ8_R_DMSTBEN_SYNC_CG_IG_B1 Fld(1,25,AC_MSKB3)//[25:25]
    #define SHU4_B1_DQ8_R_DMRXDLY_CG_IG_B1 Fld(1,24,AC_MSKB3)//[24:24]
    #define SHU4_B1_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B1 Fld(1,23,AC_MSKB2)//[23:23]
    #define SHU4_B1_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B1 Fld(1,22,AC_MSKB2)//[22:22]
    #define SHU4_B1_DQ8_R_DMRXDVS_UPD_FORCE_EN_B1 Fld(1,15,AC_MSKB1)//[15:15]
    #define SHU4_B1_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B1 Fld(15,0,AC_MSKW10)//[14:0]
#define DDRPHY_SHU4_CA_CMD0 (DDRPHY_BASE_ADDR + 0x1C00)
    #define SHU4_CA_CMD0_RG_TX_ARCMD_DRVN_PRE Fld(3,28,AC_MSKB3)//[30:28]
    #define SHU4_CA_CMD0_RG_TX_ARCMD_DRVP_PRE Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU4_CA_CMD0_RG_TX_ARCMD_PRE_EN Fld(1,20,AC_MSKB2)//[20:20]
    #define SHU4_CA_CMD0_RG_DLL_CG_EN_CA Fld(1,19,AC_MSKB2)//[19:19]
    #define SHU4_CA_CMD0_RG_DLL_CG_EN_B0 Fld(1,18,AC_MSKB2)//[18:18]
    #define SHU4_CA_CMD0_RG_DLL_CG_EN_B1 Fld(1,17,AC_MSKB2)//[17:17]
    #define SHU4_CA_CMD0_RG_TX_ARCLK_DRVN_PRE Fld(3,12,AC_MSKB1)//[14:12]
    #define SHU4_CA_CMD0_RG_TX_ARCLK_DRVP_PRE Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU4_CA_CMD0_RG_TX_ARCLK_PRE_EN Fld(1,4,AC_MSKB0)//[4:4]
#define DDRPHY_SHU4_CA_CMD1 (DDRPHY_BASE_ADDR + 0x1C04)
    #define SHU4_CA_CMD1_RG_TX_ARCMD_ODTN Fld(5,24,AC_MSKB3)//[28:24]
    #define SHU4_CA_CMD1_RG_TX_ARCMD_ODTP Fld(5,16,AC_MSKB2)//[20:16]
    #define SHU4_CA_CMD1_RG_TX_ARCMD_DRVN Fld(5,8,AC_MSKB1)//[12:8]
    #define SHU4_CA_CMD1_RG_TX_ARCMD_DRVP Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_SHU4_CA_CMD2 (DDRPHY_BASE_ADDR + 0x1C08)
    #define SHU4_CA_CMD2_RG_TX_ARCLK_ODTN Fld(5,24,AC_MSKB3)//[28:24]
    #define SHU4_CA_CMD2_RG_TX_ARCLK_ODTP Fld(5,16,AC_MSKB2)//[20:16]
    #define SHU4_CA_CMD2_RG_TX_ARCLK_DRVN Fld(5,8,AC_MSKB1)//[12:8]
    #define SHU4_CA_CMD2_RG_TX_ARCLK_DRVP Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_SHU4_CA_CMD3 (DDRPHY_BASE_ADDR + 0x1C0C)
    #define SHU4_CA_CMD3_RG_TX_ARCLKB_DLYB Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU4_CA_CMD3_RG_TX_ARCLK_DLYB Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU4_CA_CMD3_RG_TX_ARCMD_PDB_PRE Fld(2,14,AC_MSKB1)//[15:14]
    #define SHU4_CA_CMD3_RG_TX_ARCMD_PDB Fld(2,12,AC_MSKB1)//[13:12]
    #define SHU4_CA_CMD3_RG_TX_ARCMD_PU_PRE Fld(2,10,AC_MSKB1)//[11:10]
    #define SHU4_CA_CMD3_RG_TX_ARCMD_PU Fld(2,8,AC_MSKB1)//[9:8]
    #define SHU4_CA_CMD3_RG_TX_ARCLK_PDB_PRE Fld(2,6,AC_MSKB0)//[7:6]
    #define SHU4_CA_CMD3_RG_TX_ARCLK_PDB Fld(2,4,AC_MSKB0)//[5:4]
    #define SHU4_CA_CMD3_RG_TX_ARCLK_PU_PRE Fld(2,2,AC_MSKB0)//[3:2]
    #define SHU4_CA_CMD3_RG_TX_ARCLK_PU Fld(2,0,AC_MSKB0)//[1:0]
#define DDRPHY_SHU4_CA_CMD4 (DDRPHY_BASE_ADDR + 0x1C10)
    #define SHU4_CA_CMD4_RG_ARPI_DA_MCK_FB_DL_CA Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_CA_CMD4_RG_ARPI_AA_MCK_FB_DL_CA Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_CA_CMD4_RG_ARPI_AA_MCK_DL_CA Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_CA_CMD5 (DDRPHY_BASE_ADDR + 0x1C14)
    #define SHU4_CA_CMD5_RG_ARPI_MCTL_CA Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_CA_CMD5_RG_RX_ARCLK_DVS_DLY Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU4_CA_CMD5_RG_RX_ARCLK_DQSIEN_DLY Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU4_CA_CMD5_RG_ARPI_FB_CA Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_CA_CMD5_RG_RX_ARCMD_VREF_BYPASS Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU4_CA_CMD5_RG_RX_ARCMD_VREF_SEL Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_CA_CMD6 (DDRPHY_BASE_ADDR + 0x1C18)
    #define SHU4_CA_CMD6_RG_ARPI_CAP_SEL_CA Fld(2,28,AC_MSKB3)//[29:28]
    #define SHU4_CA_CMD6_RG_ARPI_MIDPI_CKDIV4_EN_CA Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU4_CA_CMD6_RG_ARPI_MIDPI_EN_CA Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU4_CA_CMD6_RG_ARPI_MIDPI_VTH_SEL_CA Fld(2,24,AC_MSKB3)//[25:24]
    #define SHU4_CA_CMD6_RG_ARPI_MIDPI_CAP_SEL_CA Fld(2,22,AC_MSKB2)//[23:22]
    #define SHU4_CA_CMD6_RG_ARPI_RESERVE_CA Fld(4,16,AC_MSKB2)//[19:16]
#define DDRPHY_SHU4_CA_CMD7 (DDRPHY_BASE_ADDR + 0x1C1C)
    #define SHU4_CA_CMD7_RG_ARCMD_REV Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU4_CA_CMD7_R_DMRXDVS_PBYTE_FLAG_OPT_CA Fld(1,12,AC_MSKB1)//[12:12]
    #define SHU4_CA_CMD7_R_DMRANKRXDVS_CA Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU4_CA_CMD8 (DDRPHY_BASE_ADDR + 0x1C20)
    #define SHU4_CA_CMD8_R_DMRANK_CHG_PIPE_CG_IG_CA Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU4_CA_CMD8_R_DMRANK_PIPE_CG_IG_CA Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU4_CA_CMD8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_CA Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU4_CA_CMD8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_CA Fld(1,28,AC_MSKB3)//[28:28]
    #define SHU4_CA_CMD8_R_DMDQSIEN_FLAG_PIPE_CG_IG_CA Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU4_CA_CMD8_R_DMDQSIEN_FLAG_SYNC_CG_IG_CA Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU4_CA_CMD8_R_DMSTBEN_SYNC_CG_IG_CA Fld(1,25,AC_MSKB3)//[25:25]
    #define SHU4_CA_CMD8_R_DMRXDLY_CG_IG_CA Fld(1,24,AC_MSKB3)//[24:24]
    #define SHU4_CA_CMD8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_CA Fld(1,23,AC_MSKB2)//[23:23]
    #define SHU4_CA_CMD8_R_DMRXDVS_RDSEL_PIPE_CG_IG_CA Fld(1,22,AC_MSKB2)//[22:22]
    #define SHU4_CA_CMD8_R_DMRXDVS_UPD_FORCE_EN_CA Fld(1,15,AC_MSKB1)//[15:15]
    #define SHU4_CA_CMD8_R_DMRXDVS_UPD_FORCE_CYC_CA Fld(15,0,AC_MSKW10)//[14:0]
#define DDRPHY_SHU4_PLL0 (DDRPHY_BASE_ADDR + 0x1C80)
    #define SHU4_PLL0_RG_RPHYPLL_LOAD_EN Fld(1,19,AC_MSKB2)//[19:19]
    #define SHU4_PLL0_RG_RPHYPLL_TOP_REV Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_SHU4_PLL1 (DDRPHY_BASE_ADDR + 0x1C84)
    #define SHU4_PLL1_RESERVED_1C84 Fld(27,5,AC_MSKDW)//[31:5]
    #define SHU4_PLL1_R_SHU_AUTO_PLL_MUX Fld(1,4,AC_MSKB0)//[4:4]
    #define SHU4_PLL1_RG_RPHYPLLGP_CK_SEL Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SHU4_PLL2 (DDRPHY_BASE_ADDR + 0x1C88)
    #define SHU4_PLL2_RG_RCLRPLL_LOAD_EN Fld(1,19,AC_MSKB2)//[19:19]
#define DDRPHY_SHU4_PLL3 (DDRPHY_BASE_ADDR + 0x1C8C)
    #define SHU4_PLL3_RESERVED_1C8C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHU4_PLL4 (DDRPHY_BASE_ADDR + 0x1C90)
    #define SHU4_PLL4_RG_RPHYPLL_BP Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU4_PLL4_RG_RPHYPLL_BR Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU4_PLL4_RG_RPHYPLL_BLP Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU4_PLL4_RG_RPHYPLL_IBIAS Fld(2,26,AC_MSKB3)//[27:26]
    #define SHU4_PLL4_RG_RPHYPLL_ICHP Fld(2,24,AC_MSKB3)//[25:24]
    #define SHU4_PLL4_RG_RPHYPLL_BW Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU4_PLL4_RG_RPHYPLL_FS Fld(2,18,AC_MSKB2)//[19:18]
    #define SHU4_PLL4_RG_RPHYPLL_RESERVED Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_SHU4_PLL5 (DDRPHY_BASE_ADDR + 0x1C94)
    #define SHU4_PLL5_RG_RPHYPLL_SDM_PCW Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU4_PLL5_RG_RPHYPLL_SDM_PCW_CHG Fld(1,1,AC_MSKB0)//[1:1]
    #define SHU4_PLL5_RG_RPHYPLL_SDM_FRA_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SHU4_PLL6 (DDRPHY_BASE_ADDR + 0x1C98)
    #define SHU4_PLL6_RG_RCLRPLL_BP Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU4_PLL6_RG_RCLRPLL_BR Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU4_PLL6_RG_RCLRPLL_BLP Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU4_PLL6_RG_RCLRPLL_IBIAS Fld(2,26,AC_MSKB3)//[27:26]
    #define SHU4_PLL6_RG_RCLRPLL_ICHP Fld(2,24,AC_MSKB3)//[25:24]
    #define SHU4_PLL6_RG_RCLRPLL_BW Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU4_PLL6_RG_RCLRPLL_FS Fld(2,18,AC_MSKB2)//[19:18]
    #define SHU4_PLL6_RG_RCLRPLL_RESERVED Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_SHU4_PLL7 (DDRPHY_BASE_ADDR + 0x1C9C)
    #define SHU4_PLL7_RG_RCLRPLL_SDM_PCW Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU4_PLL7_RG_RCLRPLL_SDM_PCW_CHG Fld(1,1,AC_MSKB0)//[1:1]
    #define SHU4_PLL7_RG_RCLRPLL_SDM_FRA_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SHU4_PLL8 (DDRPHY_BASE_ADDR + 0x1CA0)
    #define SHU4_PLL8_RG_RPHYPLL_PREDIV Fld(2,18,AC_MSKB2)//[19:18]
    #define SHU4_PLL8_RG_RPHYPLL_POSDIV Fld(3,0,AC_MSKB0)//[2:0]
#define DDRPHY_SHU4_PLL9 (DDRPHY_BASE_ADDR + 0x1CA4)
    #define SHU4_PLL9_RG_RPHYPLL_MONCK_EN Fld(1,16,AC_MSKB2)//[16:16]
    #define SHU4_PLL9_RG_RPHYPLL_MONVC_EN Fld(2,14,AC_MSKB1)//[15:14]
    #define SHU4_PLL9_RG_RPHYPLL_MONREF_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define SHU4_PLL9_RG_RPHYPLL_LVROD_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define SHU4_PLL9_RG_RPHYPLL_RST_DLY Fld(2,8,AC_MSKB1)//[9:8]
#define DDRPHY_SHU4_PLL10 (DDRPHY_BASE_ADDR + 0x1CA8)
    #define SHU4_PLL10_RG_RCLRPLL_PREDIV Fld(2,18,AC_MSKB2)//[19:18]
    #define SHU4_PLL10_RG_RCLRPLL_POSDIV Fld(3,0,AC_MSKB0)//[2:0]
#define DDRPHY_SHU4_PLL11 (DDRPHY_BASE_ADDR + 0x1CAC)
    #define SHU4_PLL11_RG_RCLRPLL_MONCK_EN Fld(1,16,AC_MSKB2)//[16:16]
    #define SHU4_PLL11_RG_RCLRPLL_MONVC_EN Fld(2,14,AC_MSKB1)//[15:14]
    #define SHU4_PLL11_RG_RCLRPLL_MONREF_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define SHU4_PLL11_RG_RCLRPLL_LVROD_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define SHU4_PLL11_RG_RCLRPLL_RST_DLY Fld(2,8,AC_MSKB1)//[9:8]
#define DDRPHY_SHU4_PLL12 (DDRPHY_BASE_ADDR + 0x1CB0)
    #define SHU4_PLL12_RG_RPHYPLL_EXTFBDIV_EN Fld(1,22,AC_MSKB2)//[22:22]
    #define SHU4_PLL12_RG_RPHYPLL_EXT_FBDIV Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_PLL12_RG_RCLRPLL_EXTFBDIV_EN Fld(1,15,AC_MSKB1)//[15:15]
    #define SHU4_PLL12_RG_RCLRPLL_EXT_FBDIV Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_PLL12_RG_RCLRPLL_EXTPODIV_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define SHU4_PLL12_RG_RCLRPLL_BYPASS Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU4_PLL12_RG_RCLRPLL_EXT_PODIV Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_PLL13 (DDRPHY_BASE_ADDR + 0x1CB4)
    #define SHU4_PLL13_RG_RPHYPLL_REF_DL Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_PLL13_RG_RPHYPLL_FB_DL Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_PLL13_RG_RCLRPLL_REF_DL Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_PLL13_RG_RCLRPLL_FB_DL Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R0_B0_DQ0 (DDRPHY_BASE_ADDR + 0x1D00)
    #define SHU4_R0_B0_DQ0_RK0_TX_ARDQ7_DLY_B0 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU4_R0_B0_DQ0_RK0_TX_ARDQ6_DLY_B0 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU4_R0_B0_DQ0_RK0_TX_ARDQ5_DLY_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU4_R0_B0_DQ0_RK0_TX_ARDQ4_DLY_B0 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU4_R0_B0_DQ0_RK0_TX_ARDQ3_DLY_B0 Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU4_R0_B0_DQ0_RK0_TX_ARDQ2_DLY_B0 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU4_R0_B0_DQ0_RK0_TX_ARDQ1_DLY_B0 Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU4_R0_B0_DQ0_RK0_TX_ARDQ0_DLY_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU4_R0_B0_DQ1 (DDRPHY_BASE_ADDR + 0x1D04)
    #define SHU4_R0_B0_DQ1_RK0_TX_ARDQS0B_DLY_B0 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU4_R0_B0_DQ1_RK0_TX_ARDQS0_DLY_B0 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU4_R0_B0_DQ1_RK0_TX_ARDQS0B_DLYB_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU4_R0_B0_DQ1_RK0_TX_ARDQS0_DLYB_B0 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU4_R0_B0_DQ1_RK0_TX_ARDQM0_DLY_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU4_R0_B0_DQ2 (DDRPHY_BASE_ADDR + 0x1D08)
    #define SHU4_R0_B0_DQ2_RK0_RX_ARDQ1_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R0_B0_DQ2_RK0_RX_ARDQ1_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R0_B0_DQ2_RK0_RX_ARDQ0_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R0_B0_DQ2_RK0_RX_ARDQ0_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R0_B0_DQ3 (DDRPHY_BASE_ADDR + 0x1D0C)
    #define SHU4_R0_B0_DQ3_RK0_RX_ARDQ3_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R0_B0_DQ3_RK0_RX_ARDQ3_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R0_B0_DQ3_RK0_RX_ARDQ2_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R0_B0_DQ3_RK0_RX_ARDQ2_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R0_B0_DQ4 (DDRPHY_BASE_ADDR + 0x1D10)
    #define SHU4_R0_B0_DQ4_RK0_RX_ARDQ5_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R0_B0_DQ4_RK0_RX_ARDQ5_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R0_B0_DQ4_RK0_RX_ARDQ4_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R0_B0_DQ4_RK0_RX_ARDQ4_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R0_B0_DQ5 (DDRPHY_BASE_ADDR + 0x1D14)
    #define SHU4_R0_B0_DQ5_RK0_RX_ARDQ7_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R0_B0_DQ5_RK0_RX_ARDQ7_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R0_B0_DQ5_RK0_RX_ARDQ6_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R0_B0_DQ5_RK0_RX_ARDQ6_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R0_B0_DQ6 (DDRPHY_BASE_ADDR + 0x1D18)
    #define SHU4_R0_B0_DQ6_RK0_RX_ARDQS0_F_DLY_B0 Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU4_R0_B0_DQ6_RK0_RX_ARDQS0_R_DLY_B0 Fld(7,16,AC_MSKB2)//[22:16]
    #define SHU4_R0_B0_DQ6_RK0_RX_ARDQM0_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R0_B0_DQ6_RK0_RX_ARDQM0_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R0_B0_DQ7 (DDRPHY_BASE_ADDR + 0x1D1C)
    #define SHU4_R0_B0_DQ7_RK0_ARPI_PBYTE_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R0_B0_DQ7_RK0_ARPI_DQM_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R0_B0_DQ7_RK0_ARPI_DQ_B0 Fld(6,8,AC_MSKB1)//[13:8]
#define DDRPHY_SHU4_R0_B1_DQ0 (DDRPHY_BASE_ADDR + 0x1D50)
    #define SHU4_R0_B1_DQ0_RK0_TX_ARDQ7_DLY_B1 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU4_R0_B1_DQ0_RK0_TX_ARDQ6_DLY_B1 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU4_R0_B1_DQ0_RK0_TX_ARDQ5_DLY_B1 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU4_R0_B1_DQ0_RK0_TX_ARDQ4_DLY_B1 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU4_R0_B1_DQ0_RK0_TX_ARDQ3_DLY_B1 Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU4_R0_B1_DQ0_RK0_TX_ARDQ2_DLY_B1 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU4_R0_B1_DQ0_RK0_TX_ARDQ1_DLY_B1 Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU4_R0_B1_DQ0_RK0_TX_ARDQ0_DLY_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU4_R0_B1_DQ1 (DDRPHY_BASE_ADDR + 0x1D54)
    #define SHU4_R0_B1_DQ1_RK0_TX_ARDQS0B_DLY_B1 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU4_R0_B1_DQ1_RK0_TX_ARDQS0_DLY_B1 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU4_R0_B1_DQ1_RK0_TX_ARDQS0B_DLYB_B1 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU4_R0_B1_DQ1_RK0_TX_ARDQS0_DLYB_B1 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU4_R0_B1_DQ1_RK0_TX_ARDQM0_DLY_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU4_R0_B1_DQ2 (DDRPHY_BASE_ADDR + 0x1D58)
    #define SHU4_R0_B1_DQ2_RK0_RX_ARDQ1_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R0_B1_DQ2_RK0_RX_ARDQ1_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R0_B1_DQ2_RK0_RX_ARDQ0_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R0_B1_DQ2_RK0_RX_ARDQ0_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R0_B1_DQ3 (DDRPHY_BASE_ADDR + 0x1D5C)
    #define SHU4_R0_B1_DQ3_RK0_RX_ARDQ3_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R0_B1_DQ3_RK0_RX_ARDQ3_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R0_B1_DQ3_RK0_RX_ARDQ2_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R0_B1_DQ3_RK0_RX_ARDQ2_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R0_B1_DQ4 (DDRPHY_BASE_ADDR + 0x1D60)
    #define SHU4_R0_B1_DQ4_RK0_RX_ARDQ5_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R0_B1_DQ4_RK0_RX_ARDQ5_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R0_B1_DQ4_RK0_RX_ARDQ4_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R0_B1_DQ4_RK0_RX_ARDQ4_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R0_B1_DQ5 (DDRPHY_BASE_ADDR + 0x1D64)
    #define SHU4_R0_B1_DQ5_RK0_RX_ARDQ7_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R0_B1_DQ5_RK0_RX_ARDQ7_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R0_B1_DQ5_RK0_RX_ARDQ6_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R0_B1_DQ5_RK0_RX_ARDQ6_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R0_B1_DQ6 (DDRPHY_BASE_ADDR + 0x1D68)
    #define SHU4_R0_B1_DQ6_RK0_RX_ARDQS0_F_DLY_B1 Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU4_R0_B1_DQ6_RK0_RX_ARDQS0_R_DLY_B1 Fld(7,16,AC_MSKB2)//[22:16]
    #define SHU4_R0_B1_DQ6_RK0_RX_ARDQM0_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R0_B1_DQ6_RK0_RX_ARDQM0_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R0_B1_DQ7 (DDRPHY_BASE_ADDR + 0x1D6C)
    #define SHU4_R0_B1_DQ7_RK0_ARPI_PBYTE_B1 Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU4_R0_B1_DQ7_RK0_ARPI_DQM_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R0_B1_DQ7_RK0_ARPI_DQ_B1 Fld(6,8,AC_MSKB1)//[13:8]
#define DDRPHY_SHU4_R0_CA_CMD0 (DDRPHY_BASE_ADDR + 0x1DA0)
    #define SHU4_R0_CA_CMD0_RK0_TX_ARCLKB_DLYB Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU4_R0_CA_CMD0_RK0_TX_ARCLK_DLYB Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU4_R0_CA_CMD0_RK0_TX_ARCA5_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU4_R0_CA_CMD0_RK0_TX_ARCA4_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU4_R0_CA_CMD0_RK0_TX_ARCA3_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU4_R0_CA_CMD0_RK0_TX_ARCA2_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU4_R0_CA_CMD0_RK0_TX_ARCA1_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU4_R0_CA_CMD0_RK0_TX_ARCA0_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU4_R0_CA_CMD1 (DDRPHY_BASE_ADDR + 0x1DA4)
    #define SHU4_R0_CA_CMD1_RK0_TX_ARCLKB_DLY Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU4_R0_CA_CMD1_RK0_TX_ARCLK_DLY Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU4_R0_CA_CMD1_RK0_TX_ARCS2_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU4_R0_CA_CMD1_RK0_TX_ARCS1_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU4_R0_CA_CMD1_RK0_TX_ARCS0_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU4_R0_CA_CMD1_RK0_TX_ARCKE2_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU4_R0_CA_CMD1_RK0_TX_ARCKE1_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU4_R0_CA_CMD1_RK0_TX_ARCKE0_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU4_R0_CA_CMD2 (DDRPHY_BASE_ADDR + 0x1DA8)
    #define SHU4_R0_CA_CMD2_RG_RK0_RX_ARCA1_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R0_CA_CMD2_RG_RK0_RX_ARCA1_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R0_CA_CMD2_RG_RK0_RX_ARCA0_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R0_CA_CMD2_RG_RK0_RX_ARCA0_R_DLY Fld(6,0,AC_MSKB0)//[5:0]

//Page AO_14
#define DDRPHY_SHU4_R0_CA_CMD3 (DDRPHY_BASE_ADDR + 0x1DAC)
    #define SHU4_R0_CA_CMD3_RG_RK0_RX_ARCA3_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R0_CA_CMD3_RG_RK0_RX_ARCA3_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R0_CA_CMD3_RG_RK0_RX_ARCA2_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R0_CA_CMD3_RG_RK0_RX_ARCA2_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R0_CA_CMD4 (DDRPHY_BASE_ADDR + 0x1DB0)
    #define SHU4_R0_CA_CMD4_RG_RK0_RX_ARCA5_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R0_CA_CMD4_RG_RK0_RX_ARCA5_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R0_CA_CMD4_RG_RK0_RX_ARCA4_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R0_CA_CMD4_RG_RK0_RX_ARCA4_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R0_CA_CMD5 (DDRPHY_BASE_ADDR + 0x1DB4)
    #define SHU4_R0_CA_CMD5_RG_RK0_RX_ARCKE1_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R0_CA_CMD5_RG_RK0_RX_ARCKE1_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R0_CA_CMD5_RG_RK0_RX_ARCKE0_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R0_CA_CMD5_RG_RK0_RX_ARCKE0_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R0_CA_CMD6 (DDRPHY_BASE_ADDR + 0x1DB8)
    #define SHU4_R0_CA_CMD6_RG_RK0_RX_ARCS0_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R0_CA_CMD6_RG_RK0_RX_ARCS0_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R0_CA_CMD6_RG_RK0_RX_ARCKE2_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R0_CA_CMD6_RG_RK0_RX_ARCKE2_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R0_CA_CMD7 (DDRPHY_BASE_ADDR + 0x1DBC)
    #define SHU4_R0_CA_CMD7_RG_RK0_RX_ARCS2_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R0_CA_CMD7_RG_RK0_RX_ARCS2_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R0_CA_CMD7_RG_RK0_RX_ARCS1_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R0_CA_CMD7_RG_RK0_RX_ARCS1_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R0_CA_CMD8 (DDRPHY_BASE_ADDR + 0x1DC0)
    #define SHU4_R0_CA_CMD8_RG_RK0_RX_ARCLK_F_DLY Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU4_R0_CA_CMD8_RG_RK0_RX_ARCLK_R_DLY Fld(7,16,AC_MSKB2)//[22:16]
#define DDRPHY_SHU4_R0_CA_CMD9 (DDRPHY_BASE_ADDR + 0x1DC4)
    #define SHU4_R0_CA_CMD9_RG_RK0_ARPI_CLK Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R0_CA_CMD9_RG_RK0_ARPI_CMD Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R0_CA_CMD9_RG_RK0_ARPI_CS Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R1_B0_DQ0 (DDRPHY_BASE_ADDR + 0x1E00)
    #define SHU4_R1_B0_DQ0_RK1_TX_ARDQ7_DLY_B0 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU4_R1_B0_DQ0_RK1_TX_ARDQ6_DLY_B0 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU4_R1_B0_DQ0_RK1_TX_ARDQ5_DLY_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU4_R1_B0_DQ0_RK1_TX_ARDQ4_DLY_B0 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU4_R1_B0_DQ0_RK1_TX_ARDQ3_DLY_B0 Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU4_R1_B0_DQ0_RK1_TX_ARDQ2_DLY_B0 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU4_R1_B0_DQ0_RK1_TX_ARDQ1_DLY_B0 Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU4_R1_B0_DQ0_RK1_TX_ARDQ0_DLY_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU4_R1_B0_DQ1 (DDRPHY_BASE_ADDR + 0x1E04)
    #define SHU4_R1_B0_DQ1_RK1_TX_ARDQS0B_DLY_B0 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU4_R1_B0_DQ1_RK1_TX_ARDQS0_DLY_B0 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU4_R1_B0_DQ1_RK1_TX_ARDQS0B_DLYB_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU4_R1_B0_DQ1_RK1_TX_ARDQS0_DLYB_B0 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU4_R1_B0_DQ1_RK1_TX_ARDQM0_DLY_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU4_R1_B0_DQ2 (DDRPHY_BASE_ADDR + 0x1E08)
    #define SHU4_R1_B0_DQ2_RK1_RX_ARDQ1_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R1_B0_DQ2_RK1_RX_ARDQ1_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R1_B0_DQ2_RK1_RX_ARDQ0_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R1_B0_DQ2_RK1_RX_ARDQ0_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R1_B0_DQ3 (DDRPHY_BASE_ADDR + 0x1E0C)
    #define SHU4_R1_B0_DQ3_RK1_RX_ARDQ3_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R1_B0_DQ3_RK1_RX_ARDQ3_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R1_B0_DQ3_RK1_RX_ARDQ2_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R1_B0_DQ3_RK1_RX_ARDQ2_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R1_B0_DQ4 (DDRPHY_BASE_ADDR + 0x1E10)
    #define SHU4_R1_B0_DQ4_RK1_RX_ARDQ5_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R1_B0_DQ4_RK1_RX_ARDQ5_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R1_B0_DQ4_RK1_RX_ARDQ4_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R1_B0_DQ4_RK1_RX_ARDQ4_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R1_B0_DQ5 (DDRPHY_BASE_ADDR + 0x1E14)
    #define SHU4_R1_B0_DQ5_RK1_RX_ARDQ7_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R1_B0_DQ5_RK1_RX_ARDQ7_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R1_B0_DQ5_RK1_RX_ARDQ6_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R1_B0_DQ5_RK1_RX_ARDQ6_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R1_B0_DQ6 (DDRPHY_BASE_ADDR + 0x1E18)
    #define SHU4_R1_B0_DQ6_RK1_RX_ARDQS0_F_DLY_B0 Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU4_R1_B0_DQ6_RK1_RX_ARDQS0_R_DLY_B0 Fld(7,16,AC_MSKB2)//[22:16]
    #define SHU4_R1_B0_DQ6_RK1_RX_ARDQM0_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R1_B0_DQ6_RK1_RX_ARDQM0_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R1_B0_DQ7 (DDRPHY_BASE_ADDR + 0x1E1C)
    #define SHU4_R1_B0_DQ7_RK1_ARPI_PBYTE_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R1_B0_DQ7_RK1_ARPI_DQM_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R1_B0_DQ7_RK1_ARPI_DQ_B0 Fld(6,8,AC_MSKB1)//[13:8]
#define DDRPHY_SHU4_R1_B1_DQ0 (DDRPHY_BASE_ADDR + 0x1E50)
    #define SHU4_R1_B1_DQ0_RK1_TX_ARDQ7_DLY_B1 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU4_R1_B1_DQ0_RK1_TX_ARDQ6_DLY_B1 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU4_R1_B1_DQ0_RK1_TX_ARDQ5_DLY_B1 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU4_R1_B1_DQ0_RK1_TX_ARDQ4_DLY_B1 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU4_R1_B1_DQ0_RK1_TX_ARDQ3_DLY_B1 Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU4_R1_B1_DQ0_RK1_TX_ARDQ2_DLY_B1 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU4_R1_B1_DQ0_RK1_TX_ARDQ1_DLY_B1 Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU4_R1_B1_DQ0_RK1_TX_ARDQ0_DLY_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU4_R1_B1_DQ1 (DDRPHY_BASE_ADDR + 0x1E54)
    #define SHU4_R1_B1_DQ1_RK1_TX_ARDQS0B_DLY_B1 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU4_R1_B1_DQ1_RK1_TX_ARDQS0_DLY_B1 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU4_R1_B1_DQ1_RK1_TX_ARDQS0B_DLYB_B1 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU4_R1_B1_DQ1_RK1_TX_ARDQS0_DLYB_B1 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU4_R1_B1_DQ1_RK1_TX_ARDQM0_DLY_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU4_R1_B1_DQ2 (DDRPHY_BASE_ADDR + 0x1E58)
    #define SHU4_R1_B1_DQ2_RK1_RX_ARDQ1_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R1_B1_DQ2_RK1_RX_ARDQ1_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R1_B1_DQ2_RK1_RX_ARDQ0_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R1_B1_DQ2_RK1_RX_ARDQ0_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R1_B1_DQ3 (DDRPHY_BASE_ADDR + 0x1E5C)
    #define SHU4_R1_B1_DQ3_RK1_RX_ARDQ3_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R1_B1_DQ3_RK1_RX_ARDQ3_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R1_B1_DQ3_RK1_RX_ARDQ2_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R1_B1_DQ3_RK1_RX_ARDQ2_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R1_B1_DQ4 (DDRPHY_BASE_ADDR + 0x1E60)
    #define SHU4_R1_B1_DQ4_RK1_RX_ARDQ5_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R1_B1_DQ4_RK1_RX_ARDQ5_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R1_B1_DQ4_RK1_RX_ARDQ4_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R1_B1_DQ4_RK1_RX_ARDQ4_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R1_B1_DQ5 (DDRPHY_BASE_ADDR + 0x1E64)
    #define SHU4_R1_B1_DQ5_RK1_RX_ARDQ7_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R1_B1_DQ5_RK1_RX_ARDQ7_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R1_B1_DQ5_RK1_RX_ARDQ6_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R1_B1_DQ5_RK1_RX_ARDQ6_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R1_B1_DQ6 (DDRPHY_BASE_ADDR + 0x1E68)
    #define SHU4_R1_B1_DQ6_RK1_RX_ARDQS0_F_DLY_B1 Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU4_R1_B1_DQ6_RK1_RX_ARDQS0_R_DLY_B1 Fld(7,16,AC_MSKB2)//[22:16]
    #define SHU4_R1_B1_DQ6_RK1_RX_ARDQM0_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R1_B1_DQ6_RK1_RX_ARDQM0_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R1_B1_DQ7 (DDRPHY_BASE_ADDR + 0x1E6C)
    #define SHU4_R1_B1_DQ7_RK1_ARPI_PBYTE_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R1_B1_DQ7_RK1_ARPI_DQM_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R1_B1_DQ7_RK1_ARPI_DQ_B1 Fld(6,8,AC_MSKB1)//[13:8]
#define DDRPHY_SHU4_R1_CA_CMD0 (DDRPHY_BASE_ADDR + 0x1EA0)
    #define SHU4_R1_CA_CMD0_RK1_TX_ARCLKB_DLYB Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU4_R1_CA_CMD0_RK1_TX_ARCLK_DLYB Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU4_R1_CA_CMD0_RK1_TX_ARCA5_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU4_R1_CA_CMD0_RK1_TX_ARCA4_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU4_R1_CA_CMD0_RK1_TX_ARCA3_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU4_R1_CA_CMD0_RK1_TX_ARCA2_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU4_R1_CA_CMD0_RK1_TX_ARCA1_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU4_R1_CA_CMD0_RK1_TX_ARCA0_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU4_R1_CA_CMD1 (DDRPHY_BASE_ADDR + 0x1EA4)
    #define SHU4_R1_CA_CMD1_RK1_TX_ARCLKB_DLY Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU4_R1_CA_CMD1_RK1_TX_ARCLK_DLY Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU4_R1_CA_CMD1_RK1_TX_ARCS2_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU4_R1_CA_CMD1_RK1_TX_ARCS1_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU4_R1_CA_CMD1_RK1_TX_ARCS0_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU4_R1_CA_CMD1_RK1_TX_ARCKE2_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU4_R1_CA_CMD1_RK1_TX_ARCKE1_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU4_R1_CA_CMD1_RK1_TX_ARCKE0_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU4_R1_CA_CMD2 (DDRPHY_BASE_ADDR + 0x1EA8)
    #define SHU4_R1_CA_CMD2_RG_RK1_RX_ARCA1_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R1_CA_CMD2_RG_RK1_RX_ARCA1_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R1_CA_CMD2_RG_RK1_RX_ARCA0_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R1_CA_CMD2_RG_RK1_RX_ARCA0_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R1_CA_CMD3 (DDRPHY_BASE_ADDR + 0x1EAC)
    #define SHU4_R1_CA_CMD3_RG_RK1_RX_ARCA3_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R1_CA_CMD3_RG_RK1_RX_ARCA3_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R1_CA_CMD3_RG_RK1_RX_ARCA2_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R1_CA_CMD3_RG_RK1_RX_ARCA2_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R1_CA_CMD4 (DDRPHY_BASE_ADDR + 0x1EB0)
    #define SHU4_R1_CA_CMD4_RG_RK1_RX_ARCA5_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R1_CA_CMD4_RG_RK1_RX_ARCA5_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R1_CA_CMD4_RG_RK1_RX_ARCA4_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R1_CA_CMD4_RG_RK1_RX_ARCA4_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R1_CA_CMD5 (DDRPHY_BASE_ADDR + 0x1EB4)
    #define SHU4_R1_CA_CMD5_RG_RK1_RX_ARCKE1_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R1_CA_CMD5_RG_RK1_RX_ARCKE1_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R1_CA_CMD5_RG_RK1_RX_ARCKE0_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R1_CA_CMD5_RG_RK1_RX_ARCKE0_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R1_CA_CMD6 (DDRPHY_BASE_ADDR + 0x1EB8)
    #define SHU4_R1_CA_CMD6_RG_RK1_RX_ARCS0_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R1_CA_CMD6_RG_RK1_RX_ARCS0_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R1_CA_CMD6_RG_RK1_RX_ARCKE2_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R1_CA_CMD6_RG_RK1_RX_ARCKE2_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R1_CA_CMD7 (DDRPHY_BASE_ADDR + 0x1EBC)
    #define SHU4_R1_CA_CMD7_RG_RK1_RX_ARCS2_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R1_CA_CMD7_RG_RK1_RX_ARCS2_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R1_CA_CMD7_RG_RK1_RX_ARCS1_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R1_CA_CMD7_RG_RK1_RX_ARCS1_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R1_CA_CMD8 (DDRPHY_BASE_ADDR + 0x1EC0)
    #define SHU4_R1_CA_CMD8_RG_RK1_RX_ARCLK_F_DLY Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU4_R1_CA_CMD8_RG_RK1_RX_ARCLK_R_DLY Fld(7,16,AC_MSKB2)//[22:16]
#define DDRPHY_SHU4_R1_CA_CMD9 (DDRPHY_BASE_ADDR + 0x1EC4)
    #define SHU4_R1_CA_CMD9_RG_RK1_ARPI_CLK Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R1_CA_CMD9_RG_RK1_ARPI_CMD Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R1_CA_CMD9_RG_RK1_ARPI_CS Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R2_B0_DQ0 (DDRPHY_BASE_ADDR + 0x1F00)
    #define SHU4_R2_B0_DQ0_RK2_TX_ARDQ7_DLY_B0 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU4_R2_B0_DQ0_RK2_TX_ARDQ6_DLY_B0 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU4_R2_B0_DQ0_RK2_TX_ARDQ5_DLY_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU4_R2_B0_DQ0_RK2_TX_ARDQ4_DLY_B0 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU4_R2_B0_DQ0_RK2_TX_ARDQ3_DLY_B0 Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU4_R2_B0_DQ0_RK2_TX_ARDQ2_DLY_B0 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU4_R2_B0_DQ0_RK2_TX_ARDQ1_DLY_B0 Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU4_R2_B0_DQ0_RK2_TX_ARDQ0_DLY_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU4_R2_B0_DQ1 (DDRPHY_BASE_ADDR + 0x1F04)
    #define SHU4_R2_B0_DQ1_RK2_TX_ARDQS0B_DLY_B0 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU4_R2_B0_DQ1_RK2_TX_ARDQS0_DLY_B0 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU4_R2_B0_DQ1_RK2_TX_ARDQS0B_DLYB_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU4_R2_B0_DQ1_RK2_TX_ARDQS0_DLYB_B0 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU4_R2_B0_DQ1_RK2_TX_ARDQM0_DLY_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU4_R2_B0_DQ2 (DDRPHY_BASE_ADDR + 0x1F08)
    #define SHU4_R2_B0_DQ2_RK2_RX_ARDQ1_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R2_B0_DQ2_RK2_RX_ARDQ1_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R2_B0_DQ2_RK2_RX_ARDQ0_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R2_B0_DQ2_RK2_RX_ARDQ0_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R2_B0_DQ3 (DDRPHY_BASE_ADDR + 0x1F0C)
    #define SHU4_R2_B0_DQ3_RK2_RX_ARDQ3_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R2_B0_DQ3_RK2_RX_ARDQ3_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R2_B0_DQ3_RK2_RX_ARDQ2_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R2_B0_DQ3_RK2_RX_ARDQ2_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R2_B0_DQ4 (DDRPHY_BASE_ADDR + 0x1F10)
    #define SHU4_R2_B0_DQ4_RK2_RX_ARDQ5_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R2_B0_DQ4_RK2_RX_ARDQ5_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R2_B0_DQ4_RK2_RX_ARDQ4_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R2_B0_DQ4_RK2_RX_ARDQ4_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R2_B0_DQ5 (DDRPHY_BASE_ADDR + 0x1F14)
    #define SHU4_R2_B0_DQ5_RK2_RX_ARDQ7_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R2_B0_DQ5_RK2_RX_ARDQ7_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R2_B0_DQ5_RK2_RX_ARDQ6_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R2_B0_DQ5_RK2_RX_ARDQ6_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R2_B0_DQ6 (DDRPHY_BASE_ADDR + 0x1F18)
    #define SHU4_R2_B0_DQ6_RK2_RX_ARDQS0_F_DLY_B0 Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU4_R2_B0_DQ6_RK2_RX_ARDQS0_R_DLY_B0 Fld(7,16,AC_MSKB2)//[22:16]
    #define SHU4_R2_B0_DQ6_RK2_RX_ARDQM0_F_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R2_B0_DQ6_RK2_RX_ARDQM0_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R2_B0_DQ7 (DDRPHY_BASE_ADDR + 0x1F1C)
    #define SHU4_R2_B0_DQ7_RK2_ARPI_PBYTE_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R2_B0_DQ7_RK2_ARPI_DQM_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R2_B0_DQ7_RK2_ARPI_DQ_B0 Fld(6,8,AC_MSKB1)//[13:8]
#define DDRPHY_SHU4_R2_B1_DQ0 (DDRPHY_BASE_ADDR + 0x1F50)
    #define SHU4_R2_B1_DQ0_RK2_TX_ARDQ7_DLY_B1 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU4_R2_B1_DQ0_RK2_TX_ARDQ6_DLY_B1 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU4_R2_B1_DQ0_RK2_TX_ARDQ5_DLY_B1 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU4_R2_B1_DQ0_RK2_TX_ARDQ4_DLY_B1 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU4_R2_B1_DQ0_RK2_TX_ARDQ3_DLY_B1 Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU4_R2_B1_DQ0_RK2_TX_ARDQ2_DLY_B1 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU4_R2_B1_DQ0_RK2_TX_ARDQ1_DLY_B1 Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU4_R2_B1_DQ0_RK2_TX_ARDQ0_DLY_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU4_R2_B1_DQ1 (DDRPHY_BASE_ADDR + 0x1F54)
    #define SHU4_R2_B1_DQ1_RK2_TX_ARDQS0B_DLY_B1 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU4_R2_B1_DQ1_RK2_TX_ARDQS0_DLY_B1 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU4_R2_B1_DQ1_RK2_TX_ARDQS0B_DLYB_B1 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU4_R2_B1_DQ1_RK2_TX_ARDQS0_DLYB_B1 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU4_R2_B1_DQ1_RK2_TX_ARDQM0_DLY_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU4_R2_B1_DQ2 (DDRPHY_BASE_ADDR + 0x1F58)
    #define SHU4_R2_B1_DQ2_RK2_RX_ARDQ1_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R2_B1_DQ2_RK2_RX_ARDQ1_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R2_B1_DQ2_RK2_RX_ARDQ0_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R2_B1_DQ2_RK2_RX_ARDQ0_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R2_B1_DQ3 (DDRPHY_BASE_ADDR + 0x1F5C)
    #define SHU4_R2_B1_DQ3_RK2_RX_ARDQ3_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R2_B1_DQ3_RK2_RX_ARDQ3_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R2_B1_DQ3_RK2_RX_ARDQ2_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R2_B1_DQ3_RK2_RX_ARDQ2_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R2_B1_DQ4 (DDRPHY_BASE_ADDR + 0x1F60)
    #define SHU4_R2_B1_DQ4_RK2_RX_ARDQ5_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R2_B1_DQ4_RK2_RX_ARDQ5_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R2_B1_DQ4_RK2_RX_ARDQ4_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R2_B1_DQ4_RK2_RX_ARDQ4_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R2_B1_DQ5 (DDRPHY_BASE_ADDR + 0x1F64)
    #define SHU4_R2_B1_DQ5_RK2_RX_ARDQ7_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R2_B1_DQ5_RK2_RX_ARDQ7_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R2_B1_DQ5_RK2_RX_ARDQ6_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R2_B1_DQ5_RK2_RX_ARDQ6_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R2_B1_DQ6 (DDRPHY_BASE_ADDR + 0x1F68)
    #define SHU4_R2_B1_DQ6_RK2_RX_ARDQS0_F_DLY_B1 Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU4_R2_B1_DQ6_RK2_RX_ARDQS0_R_DLY_B1 Fld(7,16,AC_MSKB2)//[22:16]
    #define SHU4_R2_B1_DQ6_RK2_RX_ARDQM0_F_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R2_B1_DQ6_RK2_RX_ARDQM0_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R2_B1_DQ7 (DDRPHY_BASE_ADDR + 0x1F6C)
    #define SHU4_R2_B1_DQ7_RK2_ARPI_PBYTE_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R2_B1_DQ7_RK2_ARPI_DQM_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R2_B1_DQ7_RK2_ARPI_DQ_B1 Fld(6,8,AC_MSKB1)//[13:8]
#define DDRPHY_SHU4_R2_CA_CMD0 (DDRPHY_BASE_ADDR + 0x1FA0)
    #define SHU4_R2_CA_CMD0_RK2_TX_ARCLKB_DLYB Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU4_R2_CA_CMD0_RK2_TX_ARCLK_DLYB Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU4_R2_CA_CMD0_RK2_TX_ARCA5_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU4_R2_CA_CMD0_RK2_TX_ARCA4_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU4_R2_CA_CMD0_RK2_TX_ARCA3_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU4_R2_CA_CMD0_RK2_TX_ARCA2_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU4_R2_CA_CMD0_RK2_TX_ARCA1_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU4_R2_CA_CMD0_RK2_TX_ARCA0_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU4_R2_CA_CMD1 (DDRPHY_BASE_ADDR + 0x1FA4)
    #define SHU4_R2_CA_CMD1_RK2_TX_ARCLKB_DLY Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU4_R2_CA_CMD1_RK2_TX_ARCLK_DLY Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU4_R2_CA_CMD1_RK2_TX_ARCS2_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU4_R2_CA_CMD1_RK2_TX_ARCS1_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU4_R2_CA_CMD1_RK2_TX_ARCS0_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU4_R2_CA_CMD1_RK2_TX_ARCKE2_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU4_R2_CA_CMD1_RK2_TX_ARCKE1_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU4_R2_CA_CMD1_RK2_TX_ARCKE0_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU4_R2_CA_CMD2 (DDRPHY_BASE_ADDR + 0x1FA8)
    #define SHU4_R2_CA_CMD2_RG_RK2_RX_ARCA1_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R2_CA_CMD2_RG_RK2_RX_ARCA1_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R2_CA_CMD2_RG_RK2_RX_ARCA0_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R2_CA_CMD2_RG_RK2_RX_ARCA0_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R2_CA_CMD3 (DDRPHY_BASE_ADDR + 0x1FAC)
    #define SHU4_R2_CA_CMD3_RG_RK2_RX_ARCA3_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R2_CA_CMD3_RG_RK2_RX_ARCA3_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R2_CA_CMD3_RG_RK2_RX_ARCA2_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R2_CA_CMD3_RG_RK2_RX_ARCA2_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R2_CA_CMD4 (DDRPHY_BASE_ADDR + 0x1FB0)
    #define SHU4_R2_CA_CMD4_RG_RK2_RX_ARCA5_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R2_CA_CMD4_RG_RK2_RX_ARCA5_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R2_CA_CMD4_RG_RK2_RX_ARCA4_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R2_CA_CMD4_RG_RK2_RX_ARCA4_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R2_CA_CMD5 (DDRPHY_BASE_ADDR + 0x1FB4)
    #define SHU4_R2_CA_CMD5_RG_RK2_RX_ARCKE1_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R2_CA_CMD5_RG_RK2_RX_ARCKE1_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R2_CA_CMD5_RG_RK2_RX_ARCKE0_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R2_CA_CMD5_RG_RK2_RX_ARCKE0_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R2_CA_CMD6 (DDRPHY_BASE_ADDR + 0x1FB8)
    #define SHU4_R2_CA_CMD6_RG_RK2_RX_ARCS0_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R2_CA_CMD6_RG_RK2_RX_ARCS0_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R2_CA_CMD6_RG_RK2_RX_ARCKE2_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R2_CA_CMD6_RG_RK2_RX_ARCKE2_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU4_R2_CA_CMD7 (DDRPHY_BASE_ADDR + 0x1FBC)
    #define SHU4_R2_CA_CMD7_RG_RK2_RX_ARCS2_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R2_CA_CMD7_RG_RK2_RX_ARCS2_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU4_R2_CA_CMD7_RG_RK2_RX_ARCS1_F_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R2_CA_CMD7_RG_RK2_RX_ARCS1_R_DLY Fld(6,0,AC_MSKB0)//[5:0]

//Page AO_15
#define DDRPHY_SHU4_R2_CA_CMD8 (DDRPHY_BASE_ADDR + 0x1FC0)
    #define SHU4_R2_CA_CMD8_RG_RK2_RX_ARCLK_F_DLY Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU4_R2_CA_CMD8_RG_RK2_RX_ARCLK_R_DLY Fld(7,16,AC_MSKB2)//[22:16]
#define DDRPHY_SHU4_R2_CA_CMD9 (DDRPHY_BASE_ADDR + 0x1FC4)
    #define SHU4_R2_CA_CMD9_RG_RK2_ARPI_CLK Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU4_R2_CA_CMD9_RG_RK2_ARPI_CMD Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU4_R2_CA_CMD9_RG_RK2_ARPI_CS Fld(6,0,AC_MSKB0)//[5:0]





#endif // _MT6755_REGISTER_H_
