[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/BitsHierPath/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 238
LIB: work
FILE: ${SURELOG_DIR}/tests/BitsHierPath/dut.sv
n<> u<237> t<Top_level_rule> c<1> l<1:1> el<18:1>
  n<> u<1> t<Null_rule> p<237> s<236> l<1:1>
  n<> u<236> t<Source_text> p<237> c<40> l<1:1> el<17:10>
    n<> u<40> t<Description> p<236> c<39> s<63> l<1:1> el<6:17>
      n<> u<39> t<Package_declaration> p<40> c<2> l<1:1> el<6:17>
        n<> u<2> t<PACKAGE> p<39> s<3> l<1:1> el<1:8>
        n<pkg> u<3> t<STRING_CONST> p<39> s<36> l<1:9> el<1:12>
        n<> u<36> t<Package_item> p<39> c<35> s<38> l<2:3> el<5:14>
          n<> u<35> t<Package_or_generate_item_declaration> p<36> c<34> l<2:3> el<5:14>
            n<> u<34> t<Data_declaration> p<35> c<33> l<2:3> el<5:14>
              n<> u<33> t<Type_declaration> p<34> c<31> l<2:3> el<5:14>
                n<> u<31> t<Data_type> p<33> c<5> s<32> l<2:11> el<5:4>
                  n<> u<5> t<Struct_union> p<31> c<4> s<6> l<2:11> el<2:17>
                    n<> u<4> t<Struct_keyword> p<5> l<2:11> el<2:17>
                  n<> u<6> t<Packed_keyword> p<31> s<23> l<2:18> el<2:24>
                  n<> u<23> t<Struct_union_member> p<31> c<19> s<30> l<3:5> el<3:18>
                    n<> u<19> t<Data_type_or_void> p<23> c<18> s<22> l<3:5> el<3:15>
                      n<> u<18> t<Data_type> p<19> c<7> l<3:5> el<3:15>
                        n<> u<7> t<IntVec_TypeLogic> p<18> s<17> l<3:5> el<3:10>
                        n<> u<17> t<Packed_dimension> p<18> c<16> l<3:10> el<3:15>
                          n<> u<16> t<Constant_range> p<17> c<11> l<3:11> el<3:14>
                            n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<3:11> el<3:12>
                              n<> u<10> t<Constant_primary> p<11> c<9> l<3:11> el<3:12>
                                n<> u<9> t<Primary_literal> p<10> c<8> l<3:11> el<3:12>
                                  n<7> u<8> t<INT_CONST> p<9> l<3:11> el<3:12>
                            n<> u<15> t<Constant_expression> p<16> c<14> l<3:13> el<3:14>
                              n<> u<14> t<Constant_primary> p<15> c<13> l<3:13> el<3:14>
                                n<> u<13> t<Primary_literal> p<14> c<12> l<3:13> el<3:14>
                                  n<0> u<12> t<INT_CONST> p<13> l<3:13> el<3:14>
                    n<> u<22> t<Variable_decl_assignment_list> p<23> c<21> l<3:16> el<3:17>
                      n<> u<21> t<Variable_decl_assignment> p<22> c<20> l<3:16> el<3:17>
                        n<x> u<20> t<STRING_CONST> p<21> l<3:16> el<3:17>
                  n<> u<30> t<Struct_union_member> p<31> c<26> l<4:5> el<4:18>
                    n<> u<26> t<Data_type_or_void> p<30> c<25> s<29> l<4:5> el<4:10>
                      n<> u<25> t<Data_type> p<26> c<24> l<4:5> el<4:10>
                        n<> u<24> t<IntVec_TypeLogic> p<25> l<4:5> el<4:10>
                    n<> u<29> t<Variable_decl_assignment_list> p<30> c<28> l<4:16> el<4:17>
                      n<> u<28> t<Variable_decl_assignment> p<29> c<27> l<4:16> el<4:17>
                        n<z> u<27> t<STRING_CONST> p<28> l<4:16> el<4:17>
                n<struct_t> u<32> t<STRING_CONST> p<33> l<5:5> el<5:13>
        n<> u<38> t<ENDPACKAGE> p<39> s<37> l<6:1> el<6:11>
        n<pkg> u<37> t<STRING_CONST> p<39> l<6:14> el<6:17>
    n<> u<63> t<Description> p<236> c<62> s<235> l<8:1> el<9:10>
      n<> u<62> t<Module_declaration> p<63> c<60> l<8:1> el<9:10>
        n<> u<60> t<Module_nonansi_header> p<62> c<41> s<61> l<8:1> el<8:42>
          n<module> u<41> t<Module_keyword> p<60> s<42> l<8:1> el<8:7>
          n<dut> u<42> t<STRING_CONST> p<60> s<43> l<8:8> el<8:11>
          n<> u<43> t<Package_import_declaration_list> p<60> s<58> l<8:12> el<8:12>
          n<> u<58> t<Parameter_port_list> p<60> c<57> s<59> l<8:12> el<8:38>
            n<> u<57> t<Parameter_port_declaration> p<58> c<56> l<8:14> el<8:37>
              n<> u<56> t<Parameter_declaration> p<57> c<46> l<8:14> el<8:37>
                n<> u<46> t<Data_type_or_implicit> p<56> c<45> s<55> l<8:24> el<8:27>
                  n<> u<45> t<Data_type> p<46> c<44> l<8:24> el<8:27>
                    n<> u<44> t<IntegerAtomType_Int> p<45> l<8:24> el<8:27>
                n<> u<55> t<Param_assignment_list> p<56> c<54> l<8:28> el<8:37>
                  n<> u<54> t<Param_assignment> p<55> c<47> l<8:28> el<8:37>
                    n<Width> u<47> t<STRING_CONST> p<54> s<53> l<8:28> el<8:33>
                    n<> u<53> t<Constant_param_expression> p<54> c<52> l<8:36> el<8:37>
                      n<> u<52> t<Constant_mintypmax_expression> p<53> c<51> l<8:36> el<8:37>
                        n<> u<51> t<Constant_expression> p<52> c<50> l<8:36> el<8:37>
                          n<> u<50> t<Constant_primary> p<51> c<49> l<8:36> el<8:37>
                            n<> u<49> t<Primary_literal> p<50> c<48> l<8:36> el<8:37>
                              n<1> u<48> t<INT_CONST> p<49> l<8:36> el<8:37>
          n<> u<59> t<Port_list> p<60> l<8:39> el<8:41>
        n<> u<61> t<ENDMODULE> p<62> l<9:1> el<9:10>
    n<> u<235> t<Description> p<236> c<234> l<11:1> el<17:10>
      n<> u<234> t<Module_declaration> p<235> c<79> l<11:1> el<17:10>
        n<> u<79> t<Module_ansi_header> p<234> c<64> s<113> l<11:1> el<11:37>
          n<module> u<64> t<Module_keyword> p<79> s<65> l<11:1> el<11:7>
          n<top> u<65> t<STRING_CONST> p<79> s<66> l<11:8> el<11:11>
          n<> u<66> t<Package_import_declaration_list> p<79> s<78> l<11:12> el<11:12>
          n<> u<78> t<Port_declaration_list> p<79> c<77> l<11:12> el<11:36>
            n<> u<77> t<Ansi_port_declaration> p<78> c<75> l<11:13> el<11:35>
              n<> u<75> t<Net_port_header> p<77> c<67> s<76> l<11:13> el<11:32>
                n<> u<67> t<PortDir_Inp> p<75> s<74> l<11:13> el<11:18>
                n<> u<74> t<Net_port_type> p<75> c<73> l<11:19> el<11:32>
                  n<> u<73> t<Data_type_or_implicit> p<74> c<72> l<11:19> el<11:32>
                    n<pkg::struct_t> u<72> t<Data_type> p<73> c<70> l<11:19> el<11:32>
                      n<> u<70> t<Class_scope> p<72> c<69> s<71> l<11:19> el<11:24>
                        n<> u<69> t<Class_type> p<70> c<68> l<11:19> el<11:22>
                          n<pkg> u<68> t<STRING_CONST> p<69> l<11:19> el<11:22>
                      n<struct_t> u<71> t<STRING_CONST> p<72> l<11:24> el<11:32>
              n<in> u<76> t<STRING_CONST> p<77> l<11:33> el<11:35>
        n<> u<113> t<Non_port_module_item> p<234> c<112> s<144> l<12:4> el<12:48>
          n<> u<112> t<Module_or_generate_item> p<113> c<111> l<12:4> el<12:48>
            n<> u<111> t<Module_common_item> p<112> c<110> l<12:4> el<12:48>
              n<> u<110> t<Module_or_generate_item_declaration> p<111> c<109> l<12:4> el<12:48>
                n<> u<109> t<Package_or_generate_item_declaration> p<110> c<108> l<12:4> el<12:48>
                  n<> u<108> t<Local_parameter_declaration> p<109> c<82> l<12:4> el<12:47>
                    n<> u<82> t<Data_type_or_implicit> p<108> c<81> s<107> l<12:15> el<12:18>
                      n<> u<81> t<Data_type> p<82> c<80> l<12:15> el<12:18>
                        n<> u<80> t<IntegerAtomType_Int> p<81> l<12:15> el<12:18>
                    n<> u<107> t<Param_assignment_list> p<108> c<106> l<12:19> el<12:47>
                      n<> u<106> t<Param_assignment> p<107> c<83> l<12:19> el<12:47>
                        n<SyncWidth> u<83> t<STRING_CONST> p<106> s<105> l<12:19> el<12:28>
                        n<> u<105> t<Constant_param_expression> p<106> c<104> l<12:31> el<12:47>
                          n<> u<104> t<Constant_mintypmax_expression> p<105> c<103> l<12:31> el<12:47>
                            n<> u<103> t<Constant_expression> p<104> c<102> l<12:31> el<12:47>
                              n<> u<102> t<Constant_primary> p<103> c<101> l<12:31> el<12:47>
                                n<> u<101> t<Subroutine_call> p<102> c<84> l<12:31> el<12:47>
                                  n<> u<84> t<Dollar_keyword> p<101> s<85> l<12:31> el<12:32>
                                  n<bits> u<85> t<STRING_CONST> p<101> s<100> l<12:32> el<12:36>
                                  n<> u<100> t<Argument_list> p<101> c<99> l<12:37> el<12:46>
                                    n<> u<99> t<Expression> p<100> c<98> l<12:37> el<12:46>
                                      n<> u<98> t<Primary> p<99> c<97> l<12:37> el<12:46>
                                        n<> u<97> t<Concatenation> p<98> c<89> l<12:37> el<12:46>
                                          n<> u<89> t<Expression> p<97> c<88> s<96> l<12:38> el<12:40>
                                            n<> u<88> t<Primary> p<89> c<87> l<12:38> el<12:40>
                                              n<> u<87> t<Primary_literal> p<88> c<86> l<12:38> el<12:40>
                                                n<in> u<86> t<STRING_CONST> p<87> l<12:38> el<12:40>
                                          n<> u<96> t<Expression> p<97> c<95> l<12:41> el<12:45>
                                            n<> u<95> t<Primary> p<96> c<94> l<12:41> el<12:45>
                                              n<> u<94> t<Complex_func_call> p<95> c<90> l<12:41> el<12:45>
                                                n<in> u<90> t<STRING_CONST> p<94> s<91> l<12:41> el<12:43>
                                                n<x> u<91> t<STRING_CONST> p<94> s<93> l<12:44> el<12:45>
                                                n<> u<93> t<Select> p<94> c<92> l<12:45> el<12:45>
                                                  n<> u<92> t<Bit_select> p<93> l<12:45> el<12:45>
        n<> u<144> t<Non_port_module_item> p<234> c<143> s<172> l<13:4> el<13:40>
          n<> u<143> t<Module_or_generate_item> p<144> c<142> l<13:4> el<13:40>
            n<> u<142> t<Module_instantiation> p<143> c<114> l<13:4> el<13:40>
              n<dut> u<114> t<STRING_CONST> p<142> s<136> l<13:4> el<13:7>
              n<> u<136> t<Parameter_value_assignment> p<142> c<135> s<141> l<13:8> el<13:32>
                n<> u<135> t<Parameter_assignment_list> p<136> c<134> l<13:10> el<13:31>
                  n<> u<134> t<Named_parameter_assignment> p<135> c<115> l<13:10> el<13:31>
                    n<Width> u<115> t<STRING_CONST> p<134> s<133> l<13:11> el<13:16>
                    n<> u<133> t<Param_expression> p<134> c<132> l<13:17> el<13:30>
                      n<> u<132> t<Mintypmax_expression> p<133> c<131> l<13:17> el<13:30>
                        n<> u<131> t<Expression> p<132> c<130> l<13:17> el<13:30>
                          n<> u<130> t<Primary> p<131> c<129> l<13:17> el<13:30>
                            n<> u<129> t<Complex_func_call> p<130> c<116> l<13:17> el<13:30>
                              n<> u<116> t<Dollar_keyword> p<129> s<117> l<13:17> el<13:18>
                              n<bits> u<117> t<STRING_CONST> p<129> s<128> l<13:18> el<13:22>
                              n<> u<128> t<Argument_list> p<129> c<127> l<13:23> el<13:29>
                                n<> u<127> t<Expression> p<128> c<126> l<13:23> el<13:29>
                                  n<> u<126> t<Primary> p<127> c<125> l<13:23> el<13:29>
                                    n<> u<125> t<Concatenation> p<126> c<124> l<13:23> el<13:29>
                                      n<> u<124> t<Expression> p<125> c<123> l<13:24> el<13:28>
                                        n<> u<123> t<Primary> p<124> c<122> l<13:24> el<13:28>
                                          n<> u<122> t<Complex_func_call> p<123> c<118> l<13:24> el<13:28>
                                            n<in> u<118> t<STRING_CONST> p<122> s<119> l<13:24> el<13:26>
                                            n<x> u<119> t<STRING_CONST> p<122> s<121> l<13:27> el<13:28>
                                            n<> u<121> t<Select> p<122> c<120> l<13:28> el<13:28>
                                              n<> u<120> t<Bit_select> p<121> l<13:28> el<13:28>
              n<> u<141> t<Hierarchical_instance> p<142> c<138> l<13:33> el<13:39>
                n<> u<138> t<Name_of_instance> p<141> c<137> s<140> l<13:33> el<13:37>
                  n<dut1> u<137> t<STRING_CONST> p<138> l<13:33> el<13:37>
                n<> u<140> t<Port_connection_list> p<141> c<139> l<13:38> el<13:38>
                  n<> u<139> t<Ordered_port_connection> p<140> l<13:38> el<13:38>
        n<> u<172> t<Non_port_module_item> p<234> c<171> s<197> l<14:4> el<14:38>
          n<> u<171> t<Module_or_generate_item> p<172> c<170> l<14:4> el<14:38>
            n<> u<170> t<Module_instantiation> p<171> c<145> l<14:4> el<14:38>
              n<dut> u<145> t<STRING_CONST> p<170> s<164> l<14:4> el<14:7>
              n<> u<164> t<Parameter_value_assignment> p<170> c<163> s<169> l<14:8> el<14:30>
                n<> u<163> t<Parameter_assignment_list> p<164> c<162> l<14:10> el<14:29>
                  n<> u<162> t<Named_parameter_assignment> p<163> c<146> l<14:10> el<14:29>
                    n<Width> u<146> t<STRING_CONST> p<162> s<161> l<14:11> el<14:16>
                    n<> u<161> t<Param_expression> p<162> c<160> l<14:17> el<14:28>
                      n<> u<160> t<Mintypmax_expression> p<161> c<159> l<14:17> el<14:28>
                        n<> u<159> t<Expression> p<160> c<158> l<14:17> el<14:28>
                          n<> u<158> t<Primary> p<159> c<157> l<14:17> el<14:28>
                            n<> u<157> t<Complex_func_call> p<158> c<147> l<14:17> el<14:28>
                              n<> u<147> t<Dollar_keyword> p<157> s<148> l<14:17> el<14:18>
                              n<bits> u<148> t<STRING_CONST> p<157> s<156> l<14:18> el<14:22>
                              n<> u<156> t<Argument_list> p<157> c<155> l<14:23> el<14:27>
                                n<> u<155> t<Expression> p<156> c<154> l<14:23> el<14:27>
                                  n<> u<154> t<Primary> p<155> c<153> l<14:23> el<14:27>
                                    n<> u<153> t<Concatenation> p<154> c<152> l<14:23> el<14:27>
                                      n<> u<152> t<Expression> p<153> c<151> l<14:24> el<14:26>
                                        n<> u<151> t<Primary> p<152> c<150> l<14:24> el<14:26>
                                          n<> u<150> t<Primary_literal> p<151> c<149> l<14:24> el<14:26>
                                            n<in> u<149> t<STRING_CONST> p<150> l<14:24> el<14:26>
              n<> u<169> t<Hierarchical_instance> p<170> c<166> l<14:31> el<14:37>
                n<> u<166> t<Name_of_instance> p<169> c<165> s<168> l<14:31> el<14:35>
                  n<dut2> u<165> t<STRING_CONST> p<166> l<14:31> el<14:35>
                n<> u<168> t<Port_connection_list> p<169> c<167> l<14:36> el<14:36>
                  n<> u<167> t<Ordered_port_connection> p<168> l<14:36> el<14:36>
        n<> u<197> t<Non_port_module_item> p<234> c<196> s<232> l<15:4> el<15:36>
          n<> u<196> t<Module_or_generate_item> p<197> c<195> l<15:4> el<15:36>
            n<> u<195> t<Module_instantiation> p<196> c<173> l<15:4> el<15:36>
              n<dut> u<173> t<STRING_CONST> p<195> s<189> l<15:4> el<15:7>
              n<> u<189> t<Parameter_value_assignment> p<195> c<188> s<194> l<15:8> el<15:28>
                n<> u<188> t<Parameter_assignment_list> p<189> c<187> l<15:10> el<15:27>
                  n<> u<187> t<Named_parameter_assignment> p<188> c<174> l<15:10> el<15:27>
                    n<Width> u<174> t<STRING_CONST> p<187> s<186> l<15:11> el<15:16>
                    n<> u<186> t<Param_expression> p<187> c<185> l<15:17> el<15:26>
                      n<> u<185> t<Mintypmax_expression> p<186> c<184> l<15:17> el<15:26>
                        n<> u<184> t<Expression> p<185> c<183> l<15:17> el<15:26>
                          n<> u<183> t<Primary> p<184> c<182> l<15:17> el<15:26>
                            n<> u<182> t<Complex_func_call> p<183> c<175> l<15:17> el<15:26>
                              n<> u<175> t<Dollar_keyword> p<182> s<176> l<15:17> el<15:18>
                              n<bits> u<176> t<STRING_CONST> p<182> s<181> l<15:18> el<15:22>
                              n<> u<181> t<Argument_list> p<182> c<180> l<15:23> el<15:25>
                                n<> u<180> t<Expression> p<181> c<179> l<15:23> el<15:25>
                                  n<> u<179> t<Primary> p<180> c<178> l<15:23> el<15:25>
                                    n<> u<178> t<Primary_literal> p<179> c<177> l<15:23> el<15:25>
                                      n<in> u<177> t<STRING_CONST> p<178> l<15:23> el<15:25>
              n<> u<194> t<Hierarchical_instance> p<195> c<191> l<15:29> el<15:35>
                n<> u<191> t<Name_of_instance> p<194> c<190> s<193> l<15:29> el<15:33>
                  n<dut3> u<190> t<STRING_CONST> p<191> l<15:29> el<15:33>
                n<> u<193> t<Port_connection_list> p<194> c<192> l<15:34> el<15:34>
                  n<> u<192> t<Ordered_port_connection> p<193> l<15:34> el<15:34>
        n<> u<232> t<Non_port_module_item> p<234> c<231> s<233> l<16:4> el<16:43>
          n<> u<231> t<Module_or_generate_item> p<232> c<230> l<16:4> el<16:43>
            n<> u<230> t<Module_instantiation> p<231> c<198> l<16:4> el<16:43>
              n<dut> u<198> t<STRING_CONST> p<230> s<224> l<16:4> el<16:7>
              n<> u<224> t<Parameter_value_assignment> p<230> c<223> s<229> l<16:8> el<16:35>
                n<> u<223> t<Parameter_assignment_list> p<224> c<222> l<16:10> el<16:34>
                  n<> u<222> t<Named_parameter_assignment> p<223> c<199> l<16:10> el<16:34>
                    n<Width> u<199> t<STRING_CONST> p<222> s<221> l<16:11> el<16:16>
                    n<> u<221> t<Param_expression> p<222> c<220> l<16:17> el<16:33>
                      n<> u<220> t<Mintypmax_expression> p<221> c<219> l<16:17> el<16:33>
                        n<> u<219> t<Expression> p<220> c<218> l<16:17> el<16:33>
                          n<> u<218> t<Primary> p<219> c<217> l<16:17> el<16:33>
                            n<> u<217> t<Complex_func_call> p<218> c<200> l<16:17> el<16:33>
                              n<> u<200> t<Dollar_keyword> p<217> s<201> l<16:17> el<16:18>
                              n<bits> u<201> t<STRING_CONST> p<217> s<216> l<16:18> el<16:22>
                              n<> u<216> t<Argument_list> p<217> c<215> l<16:23> el<16:32>
                                n<> u<215> t<Expression> p<216> c<214> l<16:23> el<16:32>
                                  n<> u<214> t<Primary> p<215> c<213> l<16:23> el<16:32>
                                    n<> u<213> t<Concatenation> p<214> c<205> l<16:23> el<16:32>
                                      n<> u<205> t<Expression> p<213> c<204> s<212> l<16:24> el<16:26>
                                        n<> u<204> t<Primary> p<205> c<203> l<16:24> el<16:26>
                                          n<> u<203> t<Primary_literal> p<204> c<202> l<16:24> el<16:26>
                                            n<in> u<202> t<STRING_CONST> p<203> l<16:24> el<16:26>
                                      n<> u<212> t<Expression> p<213> c<211> l<16:27> el<16:31>
                                        n<> u<211> t<Primary> p<212> c<210> l<16:27> el<16:31>
                                          n<> u<210> t<Complex_func_call> p<211> c<206> l<16:27> el<16:31>
                                            n<in> u<206> t<STRING_CONST> p<210> s<207> l<16:27> el<16:29>
                                            n<x> u<207> t<STRING_CONST> p<210> s<209> l<16:30> el<16:31>
                                            n<> u<209> t<Select> p<210> c<208> l<16:31> el<16:31>
                                              n<> u<208> t<Bit_select> p<209> l<16:31> el<16:31>
              n<> u<229> t<Hierarchical_instance> p<230> c<226> l<16:36> el<16:42>
                n<> u<226> t<Name_of_instance> p<229> c<225> s<228> l<16:36> el<16:40>
                  n<dut4> u<225> t<STRING_CONST> p<226> l<16:36> el<16:40>
                n<> u<228> t<Port_connection_list> p<229> c<227> l<16:41> el<16:41>
                  n<> u<227> t<Ordered_port_connection> p<228> l<16:41> el<16:41>
        n<> u<233> t<ENDMODULE> p<234> l<17:1> el<17:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/BitsHierPath/dut.sv:1:1: No timescale set for "pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/BitsHierPath/dut.sv:8:1: No timescale set for "dut".
[WRN:PA0205] ${SURELOG_DIR}/tests/BitsHierPath/dut.sv:11:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/BitsHierPath/dut.sv:8:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/BitsHierPath/dut.sv:11:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               3
Design                                                 1
HierPath                                               1
IntTypespec                                            2
LogicTypespec                                          2
Module                                                 2
ModuleTypespec                                         1
Operation                                              1
Package                                                1
ParamAssign                                            2
Parameter                                              2
Port                                                   1
Range                                                  1
RefModule                                              4
RefObj                                                 3
RefTypespec                                            7
SourceFile                                             1
StructNet                                              1
StructTypespec                                         1
SysFuncCall                                            1
TypedefTypespec                                        1
TypespecMember                                         2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/BitsHierPath/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllPackages:
\_Package: pkg (pkg), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:1:1, endln:6:17
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:pkg
  |vpiTypedef:
  \_TypedefTypespec: (pkg::struct_t), line:5:5, endln:5:13
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:1:1, endln:6:17
    |vpiName:pkg::struct_t
    |vpiTypedefAlias:
    \_RefTypespec: (pkg::struct_t), line:2:11, endln:5:4
      |vpiParent:
      \_TypedefTypespec: (pkg::struct_t), line:5:5, endln:5:13
      |vpiFullName:pkg::struct_t
      |vpiActual:
      \_StructTypespec: , line:2:11, endln:5:4
  |vpiTypedef:
  \_StructTypespec: , line:2:11, endln:5:4
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:1:1, endln:6:17
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (x), line:3:16, endln:3:17
      |vpiParent:
      \_StructTypespec: , line:2:11, endln:5:4
      |vpiName:x
      |vpiTypespec:
      \_RefTypespec: (pkg::x), line:3:5, endln:3:15
        |vpiParent:
        \_TypespecMember: (x), line:3:16, endln:3:17
        |vpiFullName:pkg::x
        |vpiActual:
        \_LogicTypespec: 
    |vpiTypespecMember:
    \_TypespecMember: (z), line:4:16, endln:4:17
      |vpiParent:
      \_StructTypespec: , line:2:11, endln:5:4
      |vpiName:z
      |vpiTypespec:
      \_RefTypespec: (pkg::z), line:4:5, endln:4:10
        |vpiParent:
        \_TypespecMember: (z), line:4:16, endln:4:17
        |vpiFullName:pkg::z
        |vpiActual:
        \_LogicTypespec: 
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:1:1, endln:6:17
    |vpiRange:
    \_Range: , line:3:10, endln:3:15
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:3:11, endln:3:12
        |vpiParent:
        \_Range: , line:3:10, endln:3:15
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:13, endln:3:14
        |vpiParent:
        \_Range: , line:3:10, endln:3:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:1:1, endln:6:17
  |vpiImportTypespec:
  \_TypedefTypespec: (pkg::struct_t), line:5:5, endln:5:13
  |vpiImportTypespec:
  \_StructTypespec: , line:2:11, endln:5:4
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiDefName:pkg
  |vpiEndLabel:pkg
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:8:1, endln:9:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut
  |vpiParameter:
  \_Parameter: (work@dut.Width), line:8:28, endln:8:37
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:8:1, endln:9:10
    |UINT:1
    |vpiTypespec:
    \_RefTypespec: (work@dut.Width), line:8:24, endln:8:27
      |vpiParent:
      \_Parameter: (work@dut.Width), line:8:28, endln:8:37
      |vpiFullName:work@dut.Width
      |vpiActual:
      \_IntTypespec: 
    |vpiSigned:1
    |vpiName:Width
    |vpiFullName:work@dut.Width
  |vpiParamAssign:
  \_ParamAssign: , line:8:28, endln:8:37
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:8:1, endln:9:10
    |vpiRhs:
    \_Constant: , line:8:36, endln:8:37
      |vpiParent:
      \_ParamAssign: , line:8:28, endln:8:37
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@dut.Width), line:8:28, endln:8:37
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:8:1, endln:9:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiDefName:work@dut
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:11:1, endln:17:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiParameter:
  \_Parameter: (work@top.SyncWidth), line:12:19, endln:12:47
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:11:1, endln:17:10
    |vpiTypespec:
    \_RefTypespec: (work@top.SyncWidth), line:12:15, endln:12:18
      |vpiParent:
      \_Parameter: (work@top.SyncWidth), line:12:19, endln:12:47
      |vpiFullName:work@top.SyncWidth
      |vpiActual:
      \_IntTypespec: 
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:SyncWidth
    |vpiFullName:work@top.SyncWidth
  |vpiParamAssign:
  \_ParamAssign: , line:12:19, endln:12:47
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:11:1, endln:17:10
    |vpiRhs:
    \_SysFuncCall: ($bits), line:12:31, endln:12:47
      |vpiParent:
      \_ParamAssign: , line:12:19, endln:12:47
      |vpiArgument:
      \_Operation: , line:12:37, endln:12:46
        |vpiParent:
        \_SysFuncCall: ($bits), line:12:31, endln:12:47
        |vpiOpType:33
        |vpiOperand:
        \_RefObj: (work@top.in), line:12:38, endln:12:40
          |vpiParent:
          \_Operation: , line:12:37, endln:12:46
          |vpiName:in
          |vpiFullName:work@top.in
          |vpiActual:
          \_StructNet: (work@top.in), line:11:33, endln:11:35
        |vpiOperand:
        \_HierPath: (in.x), line:12:41, endln:12:45
          |vpiParent:
          \_Operation: , line:12:37, endln:12:46
          |vpiActual:
          \_RefObj: (in), line:12:41, endln:12:43
            |vpiParent:
            \_HierPath: (in.x), line:12:41, endln:12:45
            |vpiName:in
            |vpiActual:
            \_StructNet: (work@top.in), line:11:33, endln:11:35
          |vpiActual:
          \_RefObj: (work@top.x), line:12:44, endln:12:45
            |vpiParent:
            \_HierPath: (in.x), line:12:41, endln:12:45
            |vpiName:x
            |vpiFullName:work@top.x
            |vpiActual:
            \_LogicNet: (work@top.x), line:12:44, endln:12:45
          |vpiName:in.x
      |vpiName:$bits
    |vpiLhs:
    \_Parameter: (work@top.SyncWidth), line:12:19, endln:12:47
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:11:1, endln:17:10
    |vpiSigned:1
  |vpiTypedef:
  \_ModuleTypespec: (dut)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:11:1, endln:17:10
    |vpiName:dut
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_ModuleTypespec: (dut)
  |vpiImportTypespec:
  \_StructNet: (work@top.in), line:11:33, endln:11:35
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:11:1, endln:17:10
    |vpiTypespec:
    \_RefTypespec: (work@top.in.pkg::struct_t), line:11:19, endln:11:32
      |vpiParent:
      \_StructNet: (work@top.in), line:11:33, endln:11:35
      |vpiName:pkg::struct_t
      |vpiFullName:work@top.in.pkg::struct_t
      |vpiActual:
      \_TypedefTypespec: (pkg::struct_t), line:5:5, endln:5:13
    |vpiName:in
    |vpiFullName:work@top.in
  |vpiImportTypespec:
  \_LogicNet: (work@top.x), line:12:44, endln:12:45
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:11:1, endln:17:10
    |vpiName:x
    |vpiFullName:work@top.x
    |vpiNetType:1
  |vpiDefName:work@top
  |vpiNet:
  \_StructNet: (work@top.in), line:11:33, endln:11:35
  |vpiNet:
  \_LogicNet: (work@top.x), line:12:44, endln:12:45
  |vpiPort:
  \_Port: (in), line:11:33, endln:11:35
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:11:1, endln:17:10
    |vpiName:in
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@top.in.pkg::struct_t), line:11:19, endln:11:32
      |vpiParent:
      \_Port: (in), line:11:33, endln:11:35
      |vpiName:pkg::struct_t
      |vpiFullName:work@top.in.pkg::struct_t
      |vpiActual:
      \_TypedefTypespec: (pkg::struct_t), line:5:5, endln:5:13
  |vpiRefModule:
  \_RefModule: work@dut (dut1), line:13:4, endln:13:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:11:1, endln:17:10
    |vpiName:dut1
    |vpiDefName:work@dut
    |vpiActual:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:8:1, endln:9:10
  |vpiRefModule:
  \_RefModule: work@dut (dut2), line:14:4, endln:14:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:11:1, endln:17:10
    |vpiName:dut2
    |vpiDefName:work@dut
    |vpiActual:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:8:1, endln:9:10
  |vpiRefModule:
  \_RefModule: work@dut (dut3), line:15:4, endln:15:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:11:1, endln:17:10
    |vpiName:dut3
    |vpiDefName:work@dut
    |vpiActual:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:8:1, endln:9:10
  |vpiRefModule:
  \_RefModule: work@dut (dut4), line:16:4, endln:16:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:11:1, endln:17:10
    |vpiName:dut4
    |vpiDefName:work@dut
    |vpiActual:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/BitsHierPath/dut.sv, line:8:1, endln:9:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
