

================================================================
== Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config4_s'
================================================================
* Date:           Fri May 23 17:10:40 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.321 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        7| 10.000 ns | 35.000 ns |    2|    7|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                               |                                                                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                    Instance                                   |                               Module                               |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config4_mult_0_0_0_0_0_fu_123  |dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config4_mult_0_0_0_0_0  |        3|        3| 15.000 ns | 15.000 ns |    3|    3|   none   |
        |call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config4_s_fu_143        |shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config4_s             |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    342|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     411|    929|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    114|    -|
|Register         |        -|      -|     475|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     886|   1385|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+-----+-----+-----+
    |                                    Instance                                   |                               Module                               | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+-----+-----+-----+
    |grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config4_mult_0_0_0_0_0_fu_123  |dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config4_mult_0_0_0_0_0  |        0|      0|  154|  769|    0|
    |call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config4_s_fu_143        |shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config4_s             |        0|      0|  257|  160|    0|
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                                                          |                                                                    |        0|      0|  411|  929|    0|
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln311_fu_442_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln313_fu_453_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln316_fu_402_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln318_fu_413_p2       |     +    |      0|  0|  39|          32|           1|
    |and_ln284_1_fu_369_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln284_2_fu_375_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln284_fu_363_p2       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_144          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_153          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op65  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln284_1_fu_337_p2    |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln284_2_fu_347_p2    |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln284_3_fu_357_p2    |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln284_fu_327_p2      |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln303_fu_397_p2      |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln307_fu_437_p2      |   icmp   |      0|  0|  18|          32|           6|
    |select_ln313_fu_458_p3    |  select  |      0|  0|  32|           1|           1|
    |select_ln318_fu_418_p3    |  select  |      0|  0|  32|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 342|         329|          29|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  33|          6|    1|          6|
    |ap_phi_mux_storemerge_phi_fu_116_p4  |   9|          2|   32|         64|
    |pX                                   |   9|          2|   32|         64|
    |pY                                   |   9|          2|   32|         64|
    |res_stream_V_data_0_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n          |   9|          2|    1|          2|
    |sX                                   |   9|          2|   32|         64|
    |storemerge_reg_112                   |   9|          2|   32|         64|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 114|         24|  165|        334|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                            Name                                            | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln284_2_reg_594                                                                         |   1|   0|    1|          0|
    |ap_CS_fsm                                                                                   |   5|   0|    5|          0|
    |grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config4_mult_0_0_0_0_0_fu_123_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln284_1_reg_577                                                                        |   1|   0|    1|          0|
    |icmp_ln284_reg_567                                                                          |   1|   0|    1|          0|
    |icmp_ln303_reg_618                                                                          |   1|   0|    1|          0|
    |icmp_ln307_reg_627                                                                          |   1|   0|    1|          0|
    |kernel_data_V_2_0_ret_reg_517                                                               |   4|   0|    4|          0|
    |kernel_data_V_2_10_ret_reg_487                                                              |   4|   0|    4|          0|
    |kernel_data_V_2_11_ret_reg_482                                                              |   4|   0|    4|          0|
    |kernel_data_V_2_12                                                                          |   4|   0|    4|          0|
    |kernel_data_V_2_12_ret_reg_542                                                              |   4|   0|    4|          0|
    |kernel_data_V_2_13                                                                          |   4|   0|    4|          0|
    |kernel_data_V_2_13_ret_reg_547                                                              |   4|   0|    4|          0|
    |kernel_data_V_2_14                                                                          |   4|   0|    4|          0|
    |kernel_data_V_2_14_ret_reg_552                                                              |   4|   0|    4|          0|
    |kernel_data_V_2_15                                                                          |   4|   0|    4|          0|
    |kernel_data_V_2_15_ret_reg_557                                                              |   4|   0|    4|          0|
    |kernel_data_V_2_1_ret_reg_512                                                               |   4|   0|    4|          0|
    |kernel_data_V_2_2_ret_reg_507                                                               |   4|   0|    4|          0|
    |kernel_data_V_2_3_ret_reg_502                                                               |   4|   0|    4|          0|
    |kernel_data_V_2_4                                                                           |   4|   0|    4|          0|
    |kernel_data_V_2_4_ret_reg_522                                                               |   4|   0|    4|          0|
    |kernel_data_V_2_5                                                                           |   4|   0|    4|          0|
    |kernel_data_V_2_5_ret_reg_527                                                               |   4|   0|    4|          0|
    |kernel_data_V_2_6                                                                           |   4|   0|    4|          0|
    |kernel_data_V_2_6_ret_reg_532                                                               |   4|   0|    4|          0|
    |kernel_data_V_2_7                                                                           |   4|   0|    4|          0|
    |kernel_data_V_2_7_ret_reg_537                                                               |   4|   0|    4|          0|
    |kernel_data_V_2_8_ret_reg_497                                                               |   4|   0|    4|          0|
    |kernel_data_V_2_9_ret_reg_492                                                               |   4|   0|    4|          0|
    |pX                                                                                          |  32|   0|   32|          0|
    |pX_load_reg_588                                                                             |  32|   0|   32|          0|
    |pY                                                                                          |  32|   0|   32|          0|
    |pY_load_reg_582                                                                             |  32|   0|   32|          0|
    |res_out_0_V_reg_598                                                                         |   4|   0|    4|          0|
    |res_out_1_V_reg_603                                                                         |   4|   0|    4|          0|
    |res_out_2_V_reg_608                                                                         |   4|   0|    4|          0|
    |res_out_3_V_reg_613                                                                         |   4|   0|    4|          0|
    |sX                                                                                          |  32|   0|   32|          0|
    |sX_load_reg_562                                                                             |  32|   0|   32|          0|
    |sY                                                                                          |  32|   0|   32|          0|
    |sY_load_reg_572                                                                             |  32|   0|   32|          0|
    |select_ln313_reg_631                                                                        |  32|   0|   32|          0|
    |select_ln318_reg_622                                                                        |  32|   0|   32|          0|
    |storemerge_reg_112                                                                          |  32|   0|   32|          0|
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                       | 475|   0|  475|          0|
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config4> | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config4> | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config4> | return value |
|ap_done                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config4> | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config4> | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config4> | return value |
|in_elem_data_0_V_read         |  in |    4|   ap_none  |                         in_elem_data_0_V_read                         |    scalar    |
|in_elem_data_1_V_read         |  in |    4|   ap_none  |                         in_elem_data_1_V_read                         |    scalar    |
|in_elem_data_2_V_read         |  in |    4|   ap_none  |                         in_elem_data_2_V_read                         |    scalar    |
|in_elem_data_3_V_read         |  in |    4|   ap_none  |                         in_elem_data_3_V_read                         |    scalar    |
|res_stream_V_data_0_V_din     | out |    4|   ap_fifo  |                         res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_0_V_full_n  |  in |    1|   ap_fifo  |                         res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_0_V_write   | out |    1|   ap_fifo  |                         res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_1_V_din     | out |    4|   ap_fifo  |                         res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_1_V_full_n  |  in |    1|   ap_fifo  |                         res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_1_V_write   | out |    1|   ap_fifo  |                         res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_2_V_din     | out |    4|   ap_fifo  |                         res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_2_V_full_n  |  in |    1|   ap_fifo  |                         res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_2_V_write   | out |    1|   ap_fifo  |                         res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_3_V_din     | out |    4|   ap_fifo  |                         res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_3_V_full_n  |  in |    1|   ap_fifo  |                         res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_3_V_write   | out |    1|   ap_fifo  |                         res_stream_V_data_3_V                         |    pointer   |
+------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 4 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_elem_data_3_V_read_3 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %in_elem_data_3_V_read)"   --->   Operation 10 'read' 'in_elem_data_3_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_elem_data_2_V_read_3 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %in_elem_data_2_V_read)"   --->   Operation 11 'read' 'in_elem_data_2_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_elem_data_1_V_read_3 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %in_elem_data_1_V_read)"   --->   Operation 12 'read' 'in_elem_data_1_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_elem_data_0_V_read_3 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %in_elem_data_0_V_read)"   --->   Operation 13 'read' 'in_elem_data_0_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kernel_data_V_2_4_load = load i4* @kernel_data_V_2_4, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 14 'load' 'kernel_data_V_2_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_data_V_2_5_load = load i4* @kernel_data_V_2_5, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 15 'load' 'kernel_data_V_2_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_data_V_2_6_load = load i4* @kernel_data_V_2_6, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 16 'load' 'kernel_data_V_2_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_data_V_2_7_load = load i4* @kernel_data_V_2_7, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 17 'load' 'kernel_data_V_2_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_data_V_2_12_load = load i4* @kernel_data_V_2_12, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 18 'load' 'kernel_data_V_2_12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_data_V_2_13_load = load i4* @kernel_data_V_2_13, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 19 'load' 'kernel_data_V_2_13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_data_V_2_14_load = load i4* @kernel_data_V_2_14, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 20 'load' 'kernel_data_V_2_14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_data_V_2_15_load = load i4* @kernel_data_V_2_15, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 21 'load' 'kernel_data_V_2_15_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.62ns)   --->   "%call_ret = call fastcc { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } @"shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config4>"(i4 %in_elem_data_0_V_read_3, i4 %in_elem_data_1_V_read_3, i4 %in_elem_data_2_V_read_3, i4 %in_elem_data_3_V_read_3, i4 %kernel_data_V_2_4_load, i4 %kernel_data_V_2_5_load, i4 %kernel_data_V_2_6_load, i4 %kernel_data_V_2_7_load, i4 %kernel_data_V_2_12_load, i4 %kernel_data_V_2_13_load, i4 %kernel_data_V_2_14_load, i4 %kernel_data_V_2_15_load)" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 22 'call' 'call_ret' <Predicate = true> <Delay = 1.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_data_V_2_11_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 7" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 23 'extractvalue' 'kernel_data_V_2_11_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_data_V_2_10_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 6" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 24 'extractvalue' 'kernel_data_V_2_10_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_data_V_2_9_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 5" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 25 'extractvalue' 'kernel_data_V_2_9_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_data_V_2_8_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 4" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 26 'extractvalue' 'kernel_data_V_2_8_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_data_V_2_3_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 3" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 27 'extractvalue' 'kernel_data_V_2_3_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_data_V_2_2_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 28 'extractvalue' 'kernel_data_V_2_2_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%kernel_data_V_2_1_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 29 'extractvalue' 'kernel_data_V_2_1_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%kernel_data_V_2_0_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 0" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 30 'extractvalue' 'kernel_data_V_2_0_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_data_V_2_4_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 8" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 31 'extractvalue' 'kernel_data_V_2_4_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "store i4 %kernel_data_V_2_4_ret, i4* @kernel_data_V_2_4, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 32 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%kernel_data_V_2_5_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 9" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 33 'extractvalue' 'kernel_data_V_2_5_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "store i4 %kernel_data_V_2_5_ret, i4* @kernel_data_V_2_5, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 34 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%kernel_data_V_2_6_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 10" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 35 'extractvalue' 'kernel_data_V_2_6_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "store i4 %kernel_data_V_2_6_ret, i4* @kernel_data_V_2_6, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 36 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%kernel_data_V_2_7_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 11" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 37 'extractvalue' 'kernel_data_V_2_7_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "store i4 %kernel_data_V_2_7_ret, i4* @kernel_data_V_2_7, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 38 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%kernel_data_V_2_12_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 12" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 39 'extractvalue' 'kernel_data_V_2_12_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "store i4 %kernel_data_V_2_12_ret, i4* @kernel_data_V_2_12, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 40 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%kernel_data_V_2_13_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 13" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 41 'extractvalue' 'kernel_data_V_2_13_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "store i4 %kernel_data_V_2_13_ret, i4* @kernel_data_V_2_13, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 42 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%kernel_data_V_2_14_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 14" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 43 'extractvalue' 'kernel_data_V_2_14_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "store i4 %kernel_data_V_2_14_ret, i4* @kernel_data_V_2_14, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 44 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%kernel_data_V_2_15_ret = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %call_ret, 15" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 45 'extractvalue' 'kernel_data_V_2_15_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "store i4 %kernel_data_V_2_15_ret, i4* @kernel_data_V_2_15, align 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 46 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sX_load = load i32* @sX, align 4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 47 'load' 'sX_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (2.47ns)   --->   "%icmp_ln284 = icmp eq i32 %sX_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 48 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sY_load = load i32* @sY, align 4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 49 'load' 'sY_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (2.47ns)   --->   "%icmp_ln284_1 = icmp eq i32 %sY_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 50 'icmp' 'icmp_ln284_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%pY_load = load i32* @pY, align 4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 51 'load' 'pY_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (2.47ns)   --->   "%icmp_ln284_2 = icmp sgt i32 %pY_load, 0" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 52 'icmp' 'icmp_ln284_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%pX_load = load i32* @pX, align 4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 53 'load' 'pX_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (2.47ns)   --->   "%icmp_ln284_3 = icmp sgt i32 %pX_load, 0" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 54 'icmp' 'icmp_ln284_3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_2)   --->   "%and_ln284 = and i1 %icmp_ln284, %icmp_ln284_1" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 55 'and' 'and_ln284' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_2)   --->   "%and_ln284_1 = and i1 %icmp_ln284_2, %icmp_ln284_3" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 56 'and' 'and_ln284_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284_2 = and i1 %and_ln284_1, %and_ln284" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 57 'and' 'and_ln284_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %and_ln284_2, label %0, label %._crit_edge22" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.51>
ST_2 : Operation 59 [2/2] (3.51ns)   --->   "%call_ret1 = call fastcc { i4, i4, i4, i4 } @"dense_resource_rf_leq_nin<ap_fixed,ap_fixed,config4_mult>.0.0.0.0.0"(i4 %kernel_data_V_2_0_ret, i4 %kernel_data_V_2_1_ret, i4 %kernel_data_V_2_2_ret, i4 %kernel_data_V_2_3_ret, i4 %kernel_data_V_2_4_ret, i4 %kernel_data_V_2_5_ret, i4 %kernel_data_V_2_6_ret, i4 %kernel_data_V_2_7_ret, i4 %kernel_data_V_2_8_ret, i4 %kernel_data_V_2_9_ret, i4 %kernel_data_V_2_10_ret, i4 %kernel_data_V_2_11_ret, i4 %kernel_data_V_2_12_ret, i4 %kernel_data_V_2_13_ret, i4 %kernel_data_V_2_14_ret, i4 %kernel_data_V_2_15_ret)" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 59 'call' 'call_ret1' <Predicate = true> <Delay = 3.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.31>
ST_3 : Operation 60 [1/2] (3.31ns)   --->   "%call_ret1 = call fastcc { i4, i4, i4, i4 } @"dense_resource_rf_leq_nin<ap_fixed,ap_fixed,config4_mult>.0.0.0.0.0"(i4 %kernel_data_V_2_0_ret, i4 %kernel_data_V_2_1_ret, i4 %kernel_data_V_2_2_ret, i4 %kernel_data_V_2_3_ret, i4 %kernel_data_V_2_4_ret, i4 %kernel_data_V_2_5_ret, i4 %kernel_data_V_2_6_ret, i4 %kernel_data_V_2_7_ret, i4 %kernel_data_V_2_8_ret, i4 %kernel_data_V_2_9_ret, i4 %kernel_data_V_2_10_ret, i4 %kernel_data_V_2_11_ret, i4 %kernel_data_V_2_12_ret, i4 %kernel_data_V_2_13_ret, i4 %kernel_data_V_2_14_ret, i4 %kernel_data_V_2_15_ret)" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 60 'call' 'call_ret1' <Predicate = true> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%res_out_0_V = extractvalue { i4, i4, i4, i4 } %call_ret1, 0" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 61 'extractvalue' 'res_out_0_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%res_out_1_V = extractvalue { i4, i4, i4, i4 } %call_ret1, 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 62 'extractvalue' 'res_out_1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%res_out_2_V = extractvalue { i4, i4, i4, i4 } %call_ret1, 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 63 'extractvalue' 'res_out_2_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%res_out_3_V = extractvalue { i4, i4, i4, i4 } %call_ret1, 3" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 64 'extractvalue' 'res_out_3_V' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.32>
ST_4 : Operation 65 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %res_stream_V_data_0_V, i4* %res_stream_V_data_1_V, i4* %res_stream_V_data_2_V, i4* %res_stream_V_data_3_V, i4 %res_out_0_V, i4 %res_out_1_V, i4 %res_out_2_V, i4 %res_out_3_V)" [firmware/nnet_utils/nnet_conv_stream.h:299]   --->   Operation 65 'write' <Predicate = (and_ln284_2)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "br label %._crit_edge22" [firmware/nnet_utils/nnet_conv_stream.h:300]   --->   Operation 66 'br' <Predicate = (and_ln284_2)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (2.47ns)   --->   "%icmp_ln303 = icmp eq i32 %pX_load, 32" [firmware/nnet_utils/nnet_conv_stream.h:303]   --->   Operation 67 'icmp' 'icmp_ln303' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln303, label %1, label %5" [firmware/nnet_utils/nnet_conv_stream.h:303]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (2.55ns)   --->   "%add_ln316 = add nsw i32 %pX_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 69 'add' 'add_ln316' <Predicate = (!icmp_ln303)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.76ns)   --->   "store i32 %add_ln316, i32* @pX, align 4" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 70 'store' <Predicate = (!icmp_ln303)> <Delay = 1.76>
ST_4 : Operation 71 [1/1] (2.55ns)   --->   "%add_ln318 = add i32 %sX_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 71 'add' 'add_ln318' <Predicate = (!icmp_ln303 & !icmp_ln284)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.69ns)   --->   "%select_ln318 = select i1 %icmp_ln284, i32 1, i32 %add_ln318" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 72 'select' 'select_ln318' <Predicate = (!icmp_ln303)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (1.76ns)   --->   "store i32 0, i32* @pX, align 4" [firmware/nnet_utils/nnet_conv_stream.h:305]   --->   Operation 73 'store' <Predicate = (icmp_ln303)> <Delay = 1.76>
ST_4 : Operation 74 [1/1] (1.76ns)   --->   "store i32 0, i32* @sX, align 4" [firmware/nnet_utils/nnet_conv_stream.h:306]   --->   Operation 74 'store' <Predicate = (icmp_ln303)> <Delay = 1.76>
ST_4 : Operation 75 [1/1] (2.47ns)   --->   "%icmp_ln307 = icmp eq i32 %pY_load, 32" [firmware/nnet_utils/nnet_conv_stream.h:307]   --->   Operation 75 'icmp' 'icmp_ln307' <Predicate = (icmp_ln303)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln307, label %2, label %3" [firmware/nnet_utils/nnet_conv_stream.h:307]   --->   Operation 76 'br' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (2.55ns)   --->   "%add_ln311 = add nsw i32 %pY_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:311]   --->   Operation 77 'add' 'add_ln311' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (1.76ns)   --->   "store i32 %add_ln311, i32* @pY, align 4" [firmware/nnet_utils/nnet_conv_stream.h:311]   --->   Operation 78 'store' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 1.76>
ST_4 : Operation 79 [1/1] (2.55ns)   --->   "%add_ln313 = add i32 %sY_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 79 'add' 'add_ln313' <Predicate = (icmp_ln303 & !icmp_ln307 & !icmp_ln284_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.69ns)   --->   "%select_ln313 = select i1 %icmp_ln284_1, i32 1, i32 %add_ln313" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 80 'select' 'select_ln313' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (1.76ns)   --->   "store i32 0, i32* @pY, align 4" [firmware/nnet_utils/nnet_conv_stream.h:308]   --->   Operation 81 'store' <Predicate = (icmp_ln303 & icmp_ln307)> <Delay = 1.76>
ST_4 : Operation 82 [1/1] (1.76ns)   --->   "br label %4" [firmware/nnet_utils/nnet_conv_stream.h:310]   --->   Operation 82 'br' <Predicate = (icmp_ln303 & icmp_ln307)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 83 [1/1] (1.76ns)   --->   "store i32 %select_ln318, i32* @sX, align 4" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 83 'store' <Predicate = (!icmp_ln303)> <Delay = 1.76>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 84 'br' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (1.76ns)   --->   "br label %4"   --->   Operation 85 'br' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 1.76>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%storemerge = phi i32 [ %select_ln313, %3 ], [ 0, %2 ]" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 86 'phi' 'storemerge' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "store i32 %storemerge, i32* @sY, align 4" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 87 'store' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "br label %6" [firmware/nnet_utils/nnet_conv_stream.h:315]   --->   Operation 88 'br' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv_stream.h:320]   --->   Operation 89 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_elem_data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res_stream_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kernel_data_V_2_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_2_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface) [ 000000]
specinterface_ln0       (specinterface) [ 000000]
specinterface_ln0       (specinterface) [ 000000]
specinterface_ln0       (specinterface) [ 000000]
in_elem_data_3_V_read_3 (read         ) [ 000000]
in_elem_data_2_V_read_3 (read         ) [ 000000]
in_elem_data_1_V_read_3 (read         ) [ 000000]
in_elem_data_0_V_read_3 (read         ) [ 000000]
kernel_data_V_2_4_load  (load         ) [ 000000]
kernel_data_V_2_5_load  (load         ) [ 000000]
kernel_data_V_2_6_load  (load         ) [ 000000]
kernel_data_V_2_7_load  (load         ) [ 000000]
kernel_data_V_2_12_load (load         ) [ 000000]
kernel_data_V_2_13_load (load         ) [ 000000]
kernel_data_V_2_14_load (load         ) [ 000000]
kernel_data_V_2_15_load (load         ) [ 000000]
call_ret                (call         ) [ 000000]
kernel_data_V_2_11_ret  (extractvalue ) [ 001100]
kernel_data_V_2_10_ret  (extractvalue ) [ 001100]
kernel_data_V_2_9_ret   (extractvalue ) [ 001100]
kernel_data_V_2_8_ret   (extractvalue ) [ 001100]
kernel_data_V_2_3_ret   (extractvalue ) [ 001100]
kernel_data_V_2_2_ret   (extractvalue ) [ 001100]
kernel_data_V_2_1_ret   (extractvalue ) [ 001100]
kernel_data_V_2_0_ret   (extractvalue ) [ 001100]
kernel_data_V_2_4_ret   (extractvalue ) [ 001100]
store_ln281             (store        ) [ 000000]
kernel_data_V_2_5_ret   (extractvalue ) [ 001100]
store_ln281             (store        ) [ 000000]
kernel_data_V_2_6_ret   (extractvalue ) [ 001100]
store_ln281             (store        ) [ 000000]
kernel_data_V_2_7_ret   (extractvalue ) [ 001100]
store_ln281             (store        ) [ 000000]
kernel_data_V_2_12_ret  (extractvalue ) [ 001100]
store_ln281             (store        ) [ 000000]
kernel_data_V_2_13_ret  (extractvalue ) [ 001100]
store_ln281             (store        ) [ 000000]
kernel_data_V_2_14_ret  (extractvalue ) [ 001100]
store_ln281             (store        ) [ 000000]
kernel_data_V_2_15_ret  (extractvalue ) [ 001100]
store_ln281             (store        ) [ 000000]
sX_load                 (load         ) [ 001110]
icmp_ln284              (icmp         ) [ 001110]
sY_load                 (load         ) [ 001110]
icmp_ln284_1            (icmp         ) [ 001110]
pY_load                 (load         ) [ 001110]
icmp_ln284_2            (icmp         ) [ 000000]
pX_load                 (load         ) [ 001110]
icmp_ln284_3            (icmp         ) [ 000000]
and_ln284               (and          ) [ 000000]
and_ln284_1             (and          ) [ 000000]
and_ln284_2             (and          ) [ 011110]
br_ln284                (br           ) [ 000000]
call_ret1               (call         ) [ 000000]
res_out_0_V             (extractvalue ) [ 000010]
res_out_1_V             (extractvalue ) [ 000010]
res_out_2_V             (extractvalue ) [ 000010]
res_out_3_V             (extractvalue ) [ 000010]
write_ln299             (write        ) [ 000000]
br_ln300                (br           ) [ 000000]
icmp_ln303              (icmp         ) [ 000011]
br_ln303                (br           ) [ 000000]
add_ln316               (add          ) [ 000000]
store_ln316             (store        ) [ 000000]
add_ln318               (add          ) [ 000000]
select_ln318            (select       ) [ 000001]
store_ln305             (store        ) [ 000000]
store_ln306             (store        ) [ 000000]
icmp_ln307              (icmp         ) [ 000011]
br_ln307                (br           ) [ 000000]
add_ln311               (add          ) [ 000000]
store_ln311             (store        ) [ 000000]
add_ln313               (add          ) [ 000000]
select_ln313            (select       ) [ 000011]
store_ln308             (store        ) [ 000000]
br_ln310                (br           ) [ 000011]
store_ln318             (store        ) [ 000000]
br_ln0                  (br           ) [ 000000]
br_ln0                  (br           ) [ 000000]
storemerge              (phi          ) [ 000001]
store_ln309             (store        ) [ 000000]
br_ln315                (br           ) [ 000000]
ret_ln320               (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_elem_data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_elem_data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_elem_data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_elem_data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_stream_V_data_0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_stream_V_data_1_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_stream_V_data_2_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_stream_V_data_3_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_data_V_2_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_data_V_2_5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_data_V_2_6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_data_V_2_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_data_V_2_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_data_V_2_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_data_V_2_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_data_V_2_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="line_buffer_Array_V_2_0_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="line_buffer_Array_V_2_0_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="line_buffer_Array_V_2_0_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="line_buffer_Array_V_2_0_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="sX">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="sY">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="pY">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="pX">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_line_buffer<array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config4>"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_resource_rf_leq_nin<ap_fixed,ap_fixed,config4_mult>.0.0.0.0.0"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="in_elem_data_3_V_read_3_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="4" slack="0"/>
<pin id="74" dir="0" index="1" bw="4" slack="0"/>
<pin id="75" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_3_V_read_3/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="in_elem_data_2_V_read_3_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="0" index="1" bw="4" slack="0"/>
<pin id="81" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_2_V_read_3/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="in_elem_data_1_V_read_3_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="0" index="1" bw="4" slack="0"/>
<pin id="87" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_1_V_read_3/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="in_elem_data_0_V_read_3_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="4" slack="0"/>
<pin id="93" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_0_V_read_3/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln299_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="4" slack="0"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="0" index="3" bw="4" slack="0"/>
<pin id="101" dir="0" index="4" bw="4" slack="0"/>
<pin id="102" dir="0" index="5" bw="4" slack="1"/>
<pin id="103" dir="0" index="6" bw="4" slack="1"/>
<pin id="104" dir="0" index="7" bw="4" slack="1"/>
<pin id="105" dir="0" index="8" bw="4" slack="1"/>
<pin id="106" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln299/4 "/>
</bind>
</comp>

<comp id="112" class="1005" name="storemerge_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="1"/>
<pin id="114" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="storemerge_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="1" slack="1"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config4_mult_0_0_0_0_0_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="0"/>
<pin id="125" dir="0" index="1" bw="4" slack="1"/>
<pin id="126" dir="0" index="2" bw="4" slack="1"/>
<pin id="127" dir="0" index="3" bw="4" slack="1"/>
<pin id="128" dir="0" index="4" bw="4" slack="1"/>
<pin id="129" dir="0" index="5" bw="4" slack="1"/>
<pin id="130" dir="0" index="6" bw="4" slack="1"/>
<pin id="131" dir="0" index="7" bw="4" slack="1"/>
<pin id="132" dir="0" index="8" bw="4" slack="1"/>
<pin id="133" dir="0" index="9" bw="4" slack="1"/>
<pin id="134" dir="0" index="10" bw="4" slack="1"/>
<pin id="135" dir="0" index="11" bw="4" slack="1"/>
<pin id="136" dir="0" index="12" bw="4" slack="1"/>
<pin id="137" dir="0" index="13" bw="4" slack="1"/>
<pin id="138" dir="0" index="14" bw="4" slack="1"/>
<pin id="139" dir="0" index="15" bw="4" slack="1"/>
<pin id="140" dir="0" index="16" bw="4" slack="1"/>
<pin id="141" dir="1" index="17" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config4_s_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="0"/>
<pin id="145" dir="0" index="1" bw="4" slack="0"/>
<pin id="146" dir="0" index="2" bw="4" slack="0"/>
<pin id="147" dir="0" index="3" bw="4" slack="0"/>
<pin id="148" dir="0" index="4" bw="4" slack="0"/>
<pin id="149" dir="0" index="5" bw="4" slack="0"/>
<pin id="150" dir="0" index="6" bw="4" slack="0"/>
<pin id="151" dir="0" index="7" bw="4" slack="0"/>
<pin id="152" dir="0" index="8" bw="4" slack="0"/>
<pin id="153" dir="0" index="9" bw="4" slack="0"/>
<pin id="154" dir="0" index="10" bw="4" slack="0"/>
<pin id="155" dir="0" index="11" bw="4" slack="0"/>
<pin id="156" dir="0" index="12" bw="4" slack="0"/>
<pin id="157" dir="0" index="13" bw="4" slack="0"/>
<pin id="158" dir="0" index="14" bw="4" slack="0"/>
<pin id="159" dir="0" index="15" bw="4" slack="0"/>
<pin id="160" dir="0" index="16" bw="4" slack="0"/>
<pin id="161" dir="1" index="17" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="kernel_data_V_2_4_load_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_4_load/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="kernel_data_V_2_5_load_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_5_load/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="kernel_data_V_2_6_load_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_6_load/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="kernel_data_V_2_7_load_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_7_load/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="kernel_data_V_2_12_load_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="0"/>
<pin id="193" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_12_load/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="kernel_data_V_2_13_load_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="0"/>
<pin id="198" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_13_load/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="kernel_data_V_2_14_load_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_14_load/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="kernel_data_V_2_15_load_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_15_load/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="kernel_data_V_2_11_ret_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="64" slack="0"/>
<pin id="213" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_11_ret/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="kernel_data_V_2_10_ret_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="64" slack="0"/>
<pin id="217" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_10_ret/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="kernel_data_V_2_9_ret_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="0"/>
<pin id="221" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_9_ret/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="kernel_data_V_2_8_ret_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="0"/>
<pin id="225" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_8_ret/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="kernel_data_V_2_3_ret_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="0"/>
<pin id="229" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_3_ret/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="kernel_data_V_2_2_ret_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="0"/>
<pin id="233" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_2_ret/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="kernel_data_V_2_1_ret_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="0"/>
<pin id="237" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_1_ret/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="kernel_data_V_2_0_ret_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="0"/>
<pin id="241" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_0_ret/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="kernel_data_V_2_4_ret_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="0"/>
<pin id="245" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_4_ret/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln281_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="0" index="1" bw="4" slack="0"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="kernel_data_V_2_5_ret_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="0"/>
<pin id="255" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_5_ret/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln281_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="0" index="1" bw="4" slack="0"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="kernel_data_V_2_6_ret_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="0"/>
<pin id="265" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_6_ret/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln281_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="0" index="1" bw="4" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="kernel_data_V_2_7_ret_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="0"/>
<pin id="275" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_7_ret/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln281_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="0" index="1" bw="4" slack="0"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="kernel_data_V_2_12_ret_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="0"/>
<pin id="285" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_12_ret/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln281_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="0" index="1" bw="4" slack="0"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="kernel_data_V_2_13_ret_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="0"/>
<pin id="295" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_13_ret/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln281_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="0" index="1" bw="4" slack="0"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="kernel_data_V_2_14_ret_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="0"/>
<pin id="305" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_14_ret/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln281_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="0" index="1" bw="4" slack="0"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="kernel_data_V_2_15_ret_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="0"/>
<pin id="315" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_15_ret/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln281_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="0"/>
<pin id="319" dir="0" index="1" bw="4" slack="0"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="sX_load_load_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_load/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln284_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="sY_load_load_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_load/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln284_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_1/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="pY_load_load_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_load/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="icmp_ln284_2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_2/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="pX_load_load_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_load/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="icmp_ln284_3_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_3/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="and_ln284_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="and_ln284_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284_1/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="and_ln284_2_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284_2/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="res_out_0_V_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="16" slack="0"/>
<pin id="383" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_0_V/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="res_out_1_V_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="0"/>
<pin id="387" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_1_V/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="res_out_2_V_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="16" slack="0"/>
<pin id="391" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_2_V/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="res_out_3_V_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="0"/>
<pin id="395" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_3_V/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="icmp_ln303_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="3"/>
<pin id="399" dir="0" index="1" bw="32" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln303/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="add_ln316_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="3"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln316/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="store_ln316_store_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln316/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln318_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="3"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln318/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="select_ln318_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="3"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="0" index="2" bw="32" slack="0"/>
<pin id="422" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln318/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="store_ln305_store_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="0"/>
<pin id="428" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln305/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="store_ln306_store_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln306/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="icmp_ln307_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="3"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln307/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="add_ln311_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="3"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln311/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="store_ln311_store_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln311/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln313_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="3"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln313/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="select_ln313_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="3"/>
<pin id="460" dir="0" index="1" bw="32" slack="0"/>
<pin id="461" dir="0" index="2" bw="32" slack="0"/>
<pin id="462" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln313/4 "/>
</bind>
</comp>

<comp id="465" class="1004" name="store_ln308_store_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln308/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="store_ln318_store_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln318/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln309_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="0"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln309/5 "/>
</bind>
</comp>

<comp id="482" class="1005" name="kernel_data_V_2_11_ret_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="4" slack="1"/>
<pin id="484" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_11_ret "/>
</bind>
</comp>

<comp id="487" class="1005" name="kernel_data_V_2_10_ret_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4" slack="1"/>
<pin id="489" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_10_ret "/>
</bind>
</comp>

<comp id="492" class="1005" name="kernel_data_V_2_9_ret_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="4" slack="1"/>
<pin id="494" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_9_ret "/>
</bind>
</comp>

<comp id="497" class="1005" name="kernel_data_V_2_8_ret_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="4" slack="1"/>
<pin id="499" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_8_ret "/>
</bind>
</comp>

<comp id="502" class="1005" name="kernel_data_V_2_3_ret_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="4" slack="1"/>
<pin id="504" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_3_ret "/>
</bind>
</comp>

<comp id="507" class="1005" name="kernel_data_V_2_2_ret_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="4" slack="1"/>
<pin id="509" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_2_ret "/>
</bind>
</comp>

<comp id="512" class="1005" name="kernel_data_V_2_1_ret_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="4" slack="1"/>
<pin id="514" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_1_ret "/>
</bind>
</comp>

<comp id="517" class="1005" name="kernel_data_V_2_0_ret_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="4" slack="1"/>
<pin id="519" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_0_ret "/>
</bind>
</comp>

<comp id="522" class="1005" name="kernel_data_V_2_4_ret_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="4" slack="1"/>
<pin id="524" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_4_ret "/>
</bind>
</comp>

<comp id="527" class="1005" name="kernel_data_V_2_5_ret_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="4" slack="1"/>
<pin id="529" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_5_ret "/>
</bind>
</comp>

<comp id="532" class="1005" name="kernel_data_V_2_6_ret_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="4" slack="1"/>
<pin id="534" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_6_ret "/>
</bind>
</comp>

<comp id="537" class="1005" name="kernel_data_V_2_7_ret_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="4" slack="1"/>
<pin id="539" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_7_ret "/>
</bind>
</comp>

<comp id="542" class="1005" name="kernel_data_V_2_12_ret_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="4" slack="1"/>
<pin id="544" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_12_ret "/>
</bind>
</comp>

<comp id="547" class="1005" name="kernel_data_V_2_13_ret_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="4" slack="1"/>
<pin id="549" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_13_ret "/>
</bind>
</comp>

<comp id="552" class="1005" name="kernel_data_V_2_14_ret_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="4" slack="1"/>
<pin id="554" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_14_ret "/>
</bind>
</comp>

<comp id="557" class="1005" name="kernel_data_V_2_15_ret_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="4" slack="1"/>
<pin id="559" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_15_ret "/>
</bind>
</comp>

<comp id="562" class="1005" name="sX_load_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="3"/>
<pin id="564" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sX_load "/>
</bind>
</comp>

<comp id="567" class="1005" name="icmp_ln284_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="3"/>
<pin id="569" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln284 "/>
</bind>
</comp>

<comp id="572" class="1005" name="sY_load_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="3"/>
<pin id="574" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sY_load "/>
</bind>
</comp>

<comp id="577" class="1005" name="icmp_ln284_1_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="3"/>
<pin id="579" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln284_1 "/>
</bind>
</comp>

<comp id="582" class="1005" name="pY_load_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="3"/>
<pin id="584" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="pY_load "/>
</bind>
</comp>

<comp id="588" class="1005" name="pX_load_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="3"/>
<pin id="590" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="pX_load "/>
</bind>
</comp>

<comp id="594" class="1005" name="and_ln284_2_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="3"/>
<pin id="596" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln284_2 "/>
</bind>
</comp>

<comp id="598" class="1005" name="res_out_0_V_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="4" slack="1"/>
<pin id="600" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="res_out_0_V "/>
</bind>
</comp>

<comp id="603" class="1005" name="res_out_1_V_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="4" slack="1"/>
<pin id="605" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="res_out_1_V "/>
</bind>
</comp>

<comp id="608" class="1005" name="res_out_2_V_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="4" slack="1"/>
<pin id="610" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="res_out_2_V "/>
</bind>
</comp>

<comp id="613" class="1005" name="res_out_3_V_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="4" slack="1"/>
<pin id="615" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="res_out_3_V "/>
</bind>
</comp>

<comp id="618" class="1005" name="icmp_ln303_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="1"/>
<pin id="620" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln303 "/>
</bind>
</comp>

<comp id="622" class="1005" name="select_ln318_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="1"/>
<pin id="624" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln318 "/>
</bind>
</comp>

<comp id="627" class="1005" name="icmp_ln307_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="1"/>
<pin id="629" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln307 "/>
</bind>
</comp>

<comp id="631" class="1005" name="select_ln313_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="1"/>
<pin id="633" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln313 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="60" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="60" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="60" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="60" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="107"><net_src comp="68" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="96" pin=4"/></net>

<net id="115"><net_src comp="52" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="142"><net_src comp="66" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="162"><net_src comp="62" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="163"><net_src comp="90" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="164"><net_src comp="84" pin="2"/><net_sink comp="143" pin=2"/></net>

<net id="165"><net_src comp="78" pin="2"/><net_sink comp="143" pin=3"/></net>

<net id="166"><net_src comp="72" pin="2"/><net_sink comp="143" pin=4"/></net>

<net id="167"><net_src comp="32" pin="0"/><net_sink comp="143" pin=13"/></net>

<net id="168"><net_src comp="34" pin="0"/><net_sink comp="143" pin=14"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="143" pin=15"/></net>

<net id="170"><net_src comp="38" pin="0"/><net_sink comp="143" pin=16"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="143" pin=5"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="143" pin=6"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="143" pin=7"/></net>

<net id="189"><net_src comp="22" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="143" pin=8"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="143" pin=9"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="143" pin=10"/></net>

<net id="204"><net_src comp="28" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="143" pin=11"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="143" pin=12"/></net>

<net id="214"><net_src comp="143" pin="17"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="143" pin="17"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="143" pin="17"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="143" pin="17"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="143" pin="17"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="143" pin="17"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="143" pin="17"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="143" pin="17"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="143" pin="17"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="16" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="143" pin="17"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="18" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="143" pin="17"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="20" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="143" pin="17"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="22" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="143" pin="17"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="24" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="143" pin="17"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="26" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="143" pin="17"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="28" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="143" pin="17"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="313" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="30" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="40" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="323" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="64" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="42" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="333" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="64" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="44" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="343" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="52" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="46" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="353" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="52" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="327" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="337" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="347" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="357" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="363" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="123" pin="17"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="123" pin="17"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="123" pin="17"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="123" pin="17"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="70" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="64" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="402" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="46" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="64" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="64" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="424"><net_src comp="413" pin="2"/><net_sink comp="418" pin=2"/></net>

<net id="429"><net_src comp="52" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="46" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="52" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="40" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="70" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="64" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="442" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="44" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="64" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="64" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="464"><net_src comp="453" pin="2"/><net_sink comp="458" pin=2"/></net>

<net id="469"><net_src comp="52" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="44" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="40" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="116" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="42" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="211" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="123" pin=12"/></net>

<net id="490"><net_src comp="215" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="123" pin=11"/></net>

<net id="495"><net_src comp="219" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="123" pin=10"/></net>

<net id="500"><net_src comp="223" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="123" pin=9"/></net>

<net id="505"><net_src comp="227" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="123" pin=4"/></net>

<net id="510"><net_src comp="231" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="123" pin=3"/></net>

<net id="515"><net_src comp="235" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="520"><net_src comp="239" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="525"><net_src comp="243" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="123" pin=5"/></net>

<net id="530"><net_src comp="253" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="123" pin=6"/></net>

<net id="535"><net_src comp="263" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="123" pin=7"/></net>

<net id="540"><net_src comp="273" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="123" pin=8"/></net>

<net id="545"><net_src comp="283" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="123" pin=13"/></net>

<net id="550"><net_src comp="293" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="123" pin=14"/></net>

<net id="555"><net_src comp="303" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="123" pin=15"/></net>

<net id="560"><net_src comp="313" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="123" pin=16"/></net>

<net id="565"><net_src comp="323" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="570"><net_src comp="327" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="575"><net_src comp="333" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="580"><net_src comp="337" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="585"><net_src comp="343" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="591"><net_src comp="353" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="593"><net_src comp="588" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="597"><net_src comp="375" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="381" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="96" pin=5"/></net>

<net id="606"><net_src comp="385" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="96" pin=6"/></net>

<net id="611"><net_src comp="389" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="96" pin=7"/></net>

<net id="616"><net_src comp="393" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="96" pin=8"/></net>

<net id="621"><net_src comp="397" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="418" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="630"><net_src comp="437" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="458" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="116" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_stream_V_data_0_V | {4 }
	Port: res_stream_V_data_1_V | {4 }
	Port: res_stream_V_data_2_V | {4 }
	Port: res_stream_V_data_3_V | {4 }
	Port: kernel_data_V_2_4 | {1 }
	Port: kernel_data_V_2_5 | {1 }
	Port: kernel_data_V_2_6 | {1 }
	Port: kernel_data_V_2_7 | {1 }
	Port: kernel_data_V_2_12 | {1 }
	Port: kernel_data_V_2_13 | {1 }
	Port: kernel_data_V_2_14 | {1 }
	Port: kernel_data_V_2_15 | {1 }
	Port: line_buffer_Array_V_2_0_0 | {1 }
	Port: line_buffer_Array_V_2_0_1 | {1 }
	Port: line_buffer_Array_V_2_0_2 | {1 }
	Port: line_buffer_Array_V_2_0_3 | {1 }
	Port: sX | {4 5 }
	Port: sY | {5 }
	Port: pY | {4 }
	Port: pX | {4 }
 - Input state : 
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config4> : in_elem_data_0_V_read | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config4> : in_elem_data_1_V_read | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config4> : in_elem_data_2_V_read | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config4> : in_elem_data_3_V_read | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config4> : res_stream_V_data_0_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config4> : res_stream_V_data_1_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config4> : res_stream_V_data_2_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config4> : res_stream_V_data_3_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config4> : kernel_data_V_2_4 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config4> : kernel_data_V_2_5 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config4> : kernel_data_V_2_6 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config4> : kernel_data_V_2_7 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config4> : kernel_data_V_2_12 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config4> : kernel_data_V_2_13 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config4> : kernel_data_V_2_14 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config4> : kernel_data_V_2_15 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config4> : line_buffer_Array_V_2_0_0 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config4> : line_buffer_Array_V_2_0_1 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config4> : line_buffer_Array_V_2_0_2 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config4> : line_buffer_Array_V_2_0_3 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config4> : sX | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config4> : sY | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config4> : pY | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config4> : pX | {1 }
  - Chain level:
	State 1
		call_ret : 1
		kernel_data_V_2_11_ret : 2
		kernel_data_V_2_10_ret : 2
		kernel_data_V_2_9_ret : 2
		kernel_data_V_2_8_ret : 2
		kernel_data_V_2_3_ret : 2
		kernel_data_V_2_2_ret : 2
		kernel_data_V_2_1_ret : 2
		kernel_data_V_2_0_ret : 2
		kernel_data_V_2_4_ret : 2
		store_ln281 : 3
		kernel_data_V_2_5_ret : 2
		store_ln281 : 3
		kernel_data_V_2_6_ret : 2
		store_ln281 : 3
		kernel_data_V_2_7_ret : 2
		store_ln281 : 3
		kernel_data_V_2_12_ret : 2
		store_ln281 : 3
		kernel_data_V_2_13_ret : 2
		store_ln281 : 3
		kernel_data_V_2_14_ret : 2
		store_ln281 : 3
		kernel_data_V_2_15_ret : 2
		store_ln281 : 3
		icmp_ln284 : 1
		icmp_ln284_1 : 1
		icmp_ln284_2 : 1
		icmp_ln284_3 : 1
		and_ln284 : 2
		and_ln284_1 : 2
		and_ln284_2 : 2
		br_ln284 : 2
	State 2
	State 3
		res_out_0_V : 1
		res_out_1_V : 1
		res_out_2_V : 1
		res_out_3_V : 1
	State 4
		br_ln303 : 1
		store_ln316 : 1
		select_ln318 : 1
		br_ln307 : 1
		store_ln311 : 1
		select_ln313 : 1
	State 5
		storemerge : 1
		store_ln309 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------------|---------|---------|
| Operation|                                Functional Unit                                |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------------|---------|---------|
|   call   | grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config4_mult_0_0_0_0_0_fu_123 |   150   |   704   |
|          |    call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config4_s_fu_143    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|
|          |                                add_ln316_fu_402                               |    0    |    39   |
|    add   |                                add_ln318_fu_413                               |    0    |    39   |
|          |                                add_ln311_fu_442                               |    0    |    39   |
|          |                                add_ln313_fu_453                               |    0    |    39   |
|----------|-------------------------------------------------------------------------------|---------|---------|
|          |                               icmp_ln284_fu_327                               |    0    |    18   |
|          |                              icmp_ln284_1_fu_337                              |    0    |    18   |
|   icmp   |                              icmp_ln284_2_fu_347                              |    0    |    18   |
|          |                              icmp_ln284_3_fu_357                              |    0    |    18   |
|          |                               icmp_ln303_fu_397                               |    0    |    18   |
|          |                               icmp_ln307_fu_437                               |    0    |    18   |
|----------|-------------------------------------------------------------------------------|---------|---------|
|  select  |                              select_ln318_fu_418                              |    0    |    32   |
|          |                              select_ln313_fu_458                              |    0    |    32   |
|----------|-------------------------------------------------------------------------------|---------|---------|
|          |                                and_ln284_fu_363                               |    0    |    2    |
|    and   |                               and_ln284_1_fu_369                              |    0    |    2    |
|          |                               and_ln284_2_fu_375                              |    0    |    2    |
|----------|-------------------------------------------------------------------------------|---------|---------|
|          |                       in_elem_data_3_V_read_3_read_fu_72                      |    0    |    0    |
|   read   |                       in_elem_data_2_V_read_3_read_fu_78                      |    0    |    0    |
|          |                       in_elem_data_1_V_read_3_read_fu_84                      |    0    |    0    |
|          |                       in_elem_data_0_V_read_3_read_fu_90                      |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|
|   write  |                            write_ln299_write_fu_96                            |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|
|          |                         kernel_data_V_2_11_ret_fu_211                         |    0    |    0    |
|          |                         kernel_data_V_2_10_ret_fu_215                         |    0    |    0    |
|          |                          kernel_data_V_2_9_ret_fu_219                         |    0    |    0    |
|          |                          kernel_data_V_2_8_ret_fu_223                         |    0    |    0    |
|          |                          kernel_data_V_2_3_ret_fu_227                         |    0    |    0    |
|          |                          kernel_data_V_2_2_ret_fu_231                         |    0    |    0    |
|          |                          kernel_data_V_2_1_ret_fu_235                         |    0    |    0    |
|          |                          kernel_data_V_2_0_ret_fu_239                         |    0    |    0    |
|          |                          kernel_data_V_2_4_ret_fu_243                         |    0    |    0    |
|extractvalue|                          kernel_data_V_2_5_ret_fu_253                         |    0    |    0    |
|          |                          kernel_data_V_2_6_ret_fu_263                         |    0    |    0    |
|          |                          kernel_data_V_2_7_ret_fu_273                         |    0    |    0    |
|          |                         kernel_data_V_2_12_ret_fu_283                         |    0    |    0    |
|          |                         kernel_data_V_2_13_ret_fu_293                         |    0    |    0    |
|          |                         kernel_data_V_2_14_ret_fu_303                         |    0    |    0    |
|          |                         kernel_data_V_2_15_ret_fu_313                         |    0    |    0    |
|          |                               res_out_0_V_fu_381                              |    0    |    0    |
|          |                               res_out_1_V_fu_385                              |    0    |    0    |
|          |                               res_out_2_V_fu_389                              |    0    |    0    |
|          |                               res_out_3_V_fu_393                              |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|
|   Total  |                                                                               |   150   |   1038  |
|----------|-------------------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      and_ln284_2_reg_594     |    1   |
|     icmp_ln284_1_reg_577     |    1   |
|      icmp_ln284_reg_567      |    1   |
|      icmp_ln303_reg_618      |    1   |
|      icmp_ln307_reg_627      |    1   |
| kernel_data_V_2_0_ret_reg_517|    4   |
|kernel_data_V_2_10_ret_reg_487|    4   |
|kernel_data_V_2_11_ret_reg_482|    4   |
|kernel_data_V_2_12_ret_reg_542|    4   |
|kernel_data_V_2_13_ret_reg_547|    4   |
|kernel_data_V_2_14_ret_reg_552|    4   |
|kernel_data_V_2_15_ret_reg_557|    4   |
| kernel_data_V_2_1_ret_reg_512|    4   |
| kernel_data_V_2_2_ret_reg_507|    4   |
| kernel_data_V_2_3_ret_reg_502|    4   |
| kernel_data_V_2_4_ret_reg_522|    4   |
| kernel_data_V_2_5_ret_reg_527|    4   |
| kernel_data_V_2_6_ret_reg_532|    4   |
| kernel_data_V_2_7_ret_reg_537|    4   |
| kernel_data_V_2_8_ret_reg_497|    4   |
| kernel_data_V_2_9_ret_reg_492|    4   |
|        pX_load_reg_588       |   32   |
|        pY_load_reg_582       |   32   |
|      res_out_0_V_reg_598     |    4   |
|      res_out_1_V_reg_603     |    4   |
|      res_out_2_V_reg_608     |    4   |
|      res_out_3_V_reg_613     |    4   |
|        sX_load_reg_562       |   32   |
|        sY_load_reg_572       |   32   |
|     select_ln313_reg_631     |   32   |
|     select_ln318_reg_622     |   32   |
|      storemerge_reg_112      |   32   |
+------------------------------+--------+
|             Total            |   309  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   150  |  1038  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   309  |    -   |
+-----------+--------+--------+
|   Total   |   459  |  1038  |
+-----------+--------+--------+
