Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Dec 17 17:08:04 2023
| Host         : RamBo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file combine_control_sets_placed.rpt
| Design       : combine
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            1 |
|     10 |            1 |
|     12 |            4 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              56 |            7 |
| Yes          | No                    | No                     |              36 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             132 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+--------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal        |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------+------------------------------+--------------------+------------------+----------------+
|  clk_IBUF_BUFG | dc/al_on                     |                    |                1 |              2 |
|  clk_IBUF_BUFG | mode_controller[3]_i_2_n_0   | mode_controller    |                1 |              8 |
|  clk_IBUF_BUFG | monthDate/e2/hour_reg[4][0]  |                    |                1 |             10 |
|  clk_IBUF_BUFG | monthDate/e0/E[0]            | monthDate/e2/SR[0] |                2 |             12 |
|  clk_IBUF_BUFG | monthDate/e2/min_reg[5]_0[0] |                    |                3 |             12 |
|  clk_IBUF_BUFG | monthDate/e2/E[0]            |                    |                3 |             12 |
|  clk_IBUF_BUFG | monthDate/e3/E[0]            | dc/SR[0]           |                2 |             12 |
|  clk_IBUF_BUFG |                              |                    |                8 |             22 |
|  clk_IBUF_BUFG | led1_reg[2]_i_2_n_0          | led4_reg           |               12 |             44 |
|  clk_IBUF_BUFG |                              | get/clear          |                7 |             56 |
|  clk_IBUF_BUFG | dc/al_on                     | alert/counter      |                7 |             56 |
+----------------+------------------------------+--------------------+------------------+----------------+


