

================================================================
== Vitis HLS Report for 'Axi2Mat'
================================================================
* Date:           Sun Feb 25 00:53:05 2024

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        grayscaler
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+----------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max    | min |   max   |   Type   |
    +---------+---------+----------+-----------+-----+---------+----------+
    |       16|  2073615|  0.160 us|  20.736 ms|    9|  2073608|  dataflow|
    +---------+---------+----------+-----------+-----+---------+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+----------------------------+---------+---------+-----------+-----------+-----+---------+---------+
        |                                              |                            |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                   Instance                   |           Module           |   min   |   max   |    min    |    max    | min |   max   |   Type  |
        +----------------------------------------------+----------------------------+---------+---------+-----------+-----------+-----+---------+---------+
        |grp_AxiStream2MatStream_fu_144                |AxiStream2MatStream         |        8|  2073607|  80.000 ns|  20.736 ms|    8|  2073607|     none|
        |grp_Axi2AxiStream_fu_154                      |Axi2AxiStream               |        1|   777610|  10.000 ns|   7.776 ms|    1|   777610|     none|
        |grp_addrbound_fu_163                          |addrbound                   |        2|        2|  20.000 ns|  20.000 ns|    2|        2|     none|
        |call_ln1161_Axi2Mat_entry3_fu_172             |Axi2Mat_entry3              |        0|        0|       0 ns|       0 ns|    0|        0|     none|
        |call_ln1161_Axi2Mat_entry5_fu_185             |Axi2Mat_entry5              |        0|        0|       0 ns|       0 ns|    0|        0|     none|
        |call_ln1162_last_blk_pxl_width_fu_195         |last_blk_pxl_width          |        0|        0|       0 ns|       0 ns|    0|        0|     none|
        |axibound_V_Axi2Mat_Block_split26_proc_fu_200  |Axi2Mat_Block_split26_proc  |        0|        0|       0 ns|       0 ns|    0|        0|     none|
        +----------------------------------------------+----------------------------+---------+---------+-----------+-----------+-----+---------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 9 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 10 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%din_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %din" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 11 'read' 'din_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%cols_c3 = alloca i64 1" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 12 'alloca' 'cols_c3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%rows_c2 = alloca i64 1"   --->   Operation 13 'alloca' 'rows_c2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%din_c1 = alloca i64 1"   --->   Operation 14 'alloca' 'din_c1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_channel = alloca i64 1"   --->   Operation 15 'alloca' 'p_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 21> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%cols_c15 = alloca i64 1" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 16 'alloca' 'cols_c15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%rows_c14 = alloca i64 1"   --->   Operation 17 'alloca' 'rows_c14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%last_blk_width_c = alloca i64 1" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1162]   --->   Operation 18 'alloca' 'last_blk_width_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 4> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%cols_c = alloca i64 1" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 19 'alloca' 'cols_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%rows_c = alloca i64 1"   --->   Operation 20 'alloca' 'rows_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%din_c = alloca i64 1" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1172]   --->   Operation 21 'alloca' 'din_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%ldata = alloca i64 1" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1160]   --->   Operation 22 'alloca' 'ldata' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (3.63ns)   --->   "%call_ln1161 = call void @Axi2Mat.entry3, i64 %din_read, i32 %rows_read, i32 %cols_read, i64 %din_c1, i32 %rows_c2, i32 %cols_c3" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 23 'call' 'call_ln1161' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%call_ln1161 = call void @Axi2Mat.entry5, i64 %din_c1, i32 %rows_c2, i32 %cols_c3, i64 %din_c, i32 %rows_c, i32 %cols_c" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 24 'call' 'call_ln1161' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln301 = call void @addrbound, i21 %p_channel, i32 %rows_c, i32 %cols_c, i32 %rows_c14, i32 %cols_c15"   --->   Operation 25 'call' 'call_ln301' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.40>
ST_4 : Operation 26 [1/2] (2.40ns)   --->   "%call_ln301 = call void @addrbound, i21 %p_channel, i32 %rows_c, i32 %cols_c, i32 %rows_c14, i32 %cols_c15"   --->   Operation 26 'call' 'call_ln301' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.44>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%axibound_V = call i21 @Axi2Mat_Block_.split26_proc, i21 %p_channel"   --->   Operation 27 'call' 'axibound_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 21> <Depth = 2> <FIFO>
ST_5 : Operation 28 [2/2] (2.44ns)   --->   "%call_ln1172 = call void @Axi2AxiStream, i64 %gmem1, i64 %ldata, i64 %din_c, i21 %axibound_V" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1172]   --->   Operation 28 'call' 'call_ln1172' <Predicate = true> <Delay = 2.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%call_ln1162 = call void @last_blk_pxl_width, i4 %last_blk_width_c" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1162]   --->   Operation 29 'call' 'call_ln1162' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln1172 = call void @Axi2AxiStream, i64 %gmem1, i64 %ldata, i64 %din_c, i21 %axibound_V" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1172]   --->   Operation 30 'call' 'call_ln1172' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln1173 = call void @AxiStream2MatStream, i64 %ldata, i24 %in_mat_418, i32 %rows_c14, i32 %cols_c15, i4 %last_blk_width_c" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1173]   --->   Operation 31 'call' 'call_ln1173' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty"   --->   Operation 32 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem1, void @empty_9, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_10, void @empty_4, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %in_mat_418, void @empty_18, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @ldata_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %ldata, i64 %ldata"   --->   Operation 35 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ldata, void @empty_18, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%empty_79 = specchannel i32 @_ssdm_op_SpecChannel, void @din_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %din_c, i64 %din_c" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1172]   --->   Operation 37 'specchannel' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln1172 = specinterface void @_ssdm_op_SpecInterface, i64 %din_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1172]   --->   Operation 38 'specinterface' 'specinterface_ln1172' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%empty_80 = specchannel i32 @_ssdm_op_SpecChannel, void @rows_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %rows_c, i32 %rows_c"   --->   Operation 39 'specchannel' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln301 = specinterface void @_ssdm_op_SpecInterface, i32 %rows_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 40 'specinterface' 'specinterface_ln301' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%empty_81 = specchannel i32 @_ssdm_op_SpecChannel, void @cols_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %cols_c, i32 %cols_c" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 41 'specchannel' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln1161 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 42 'specinterface' 'specinterface_ln1161' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%empty_82 = specchannel i32 @_ssdm_op_SpecChannel, void @din_c1_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i64 %din_c1, i64 %din_c1"   --->   Operation 43 'specchannel' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %din_c1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%empty_83 = specchannel i32 @_ssdm_op_SpecChannel, void @rows_c2_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %rows_c2, i32 %rows_c2"   --->   Operation 45 'specchannel' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows_c2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%empty_84 = specchannel i32 @_ssdm_op_SpecChannel, void @cols_c3_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %cols_c3, i32 %cols_c3" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 47 'specchannel' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln1161 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_c3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 48 'specinterface' 'specinterface_ln1161' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%empty_85 = specchannel i32 @_ssdm_op_SpecChannel, void @last_blk_width_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i4 %last_blk_width_c, i4 %last_blk_width_c" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1162]   --->   Operation 49 'specchannel' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln1162 = specinterface void @_ssdm_op_SpecInterface, i4 %last_blk_width_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1162]   --->   Operation 50 'specinterface' 'specinterface_ln1162' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%empty_86 = specchannel i32 @_ssdm_op_SpecChannel, void @rows_c14_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i32 %rows_c14, i32 %rows_c14"   --->   Operation 51 'specchannel' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln301 = specinterface void @_ssdm_op_SpecInterface, i32 %rows_c14, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 52 'specinterface' 'specinterface_ln301' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%empty_87 = specchannel i32 @_ssdm_op_SpecChannel, void @cols_c15_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i32 %cols_c15, i32 %cols_c15" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 53 'specchannel' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln1161 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_c15, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 54 'specinterface' 'specinterface_ln1161' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln1173 = call void @AxiStream2MatStream, i64 %ldata, i24 %in_mat_418, i32 %rows_c14, i32 %cols_c15, i4 %last_blk_width_c" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1173]   --->   Operation 55 'call' 'call_ln1173' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln1174 = ret" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1174]   --->   Operation 56 'ret' 'ret_ln1174' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_mat_418]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ din]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_read                (read                ) [ 000000000]
rows_read                (read                ) [ 000000000]
din_read                 (read                ) [ 000000000]
cols_c3                  (alloca              ) [ 011111111]
rows_c2                  (alloca              ) [ 011111111]
din_c1                   (alloca              ) [ 011111111]
p_channel                (alloca              ) [ 001111000]
cols_c15                 (alloca              ) [ 001111111]
rows_c14                 (alloca              ) [ 001111111]
last_blk_width_c         (alloca              ) [ 001111111]
cols_c                   (alloca              ) [ 001111111]
rows_c                   (alloca              ) [ 001111111]
din_c                    (alloca              ) [ 001111111]
ldata                    (alloca              ) [ 001111111]
call_ln1161              (call                ) [ 000000000]
call_ln1161              (call                ) [ 000000000]
call_ln301               (call                ) [ 000000000]
axibound_V               (call                ) [ 000000100]
call_ln1162              (call                ) [ 000000000]
call_ln1172              (call                ) [ 000000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 000000000]
specinterface_ln0        (specinterface       ) [ 000000000]
specinterface_ln0        (specinterface       ) [ 000000000]
empty                    (specchannel         ) [ 000000000]
specinterface_ln0        (specinterface       ) [ 000000000]
empty_79                 (specchannel         ) [ 000000000]
specinterface_ln1172     (specinterface       ) [ 000000000]
empty_80                 (specchannel         ) [ 000000000]
specinterface_ln301      (specinterface       ) [ 000000000]
empty_81                 (specchannel         ) [ 000000000]
specinterface_ln1161     (specinterface       ) [ 000000000]
empty_82                 (specchannel         ) [ 000000000]
specinterface_ln0        (specinterface       ) [ 000000000]
empty_83                 (specchannel         ) [ 000000000]
specinterface_ln0        (specinterface       ) [ 000000000]
empty_84                 (specchannel         ) [ 000000000]
specinterface_ln1161     (specinterface       ) [ 000000000]
empty_85                 (specchannel         ) [ 000000000]
specinterface_ln1162     (specinterface       ) [ 000000000]
empty_86                 (specchannel         ) [ 000000000]
specinterface_ln301      (specinterface       ) [ 000000000]
empty_87                 (specchannel         ) [ 000000000]
specinterface_ln1161     (specinterface       ) [ 000000000]
call_ln1173              (call                ) [ 000000000]
ret_ln1174               (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_mat_418">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_mat_418"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="din">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rows">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cols">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Axi2Mat.entry3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Axi2Mat.entry5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addrbound"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Axi2Mat_Block_.split26_proc"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Axi2AxiStream"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_blk_pxl_width"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AxiStream2MatStream"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_c_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_c1_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_c2_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_c3_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_blk_width_c_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_c14_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_c15_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="cols_c3_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cols_c3/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="rows_c2_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rows_c2/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="din_c1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="din_c1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_channel_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="21" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_channel/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="cols_c15_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cols_c15/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="rows_c14_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rows_c14/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="last_blk_width_c_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="last_blk_width_c/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="cols_c_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cols_c/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="rows_c_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rows_c/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="din_c_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="din_c/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="ldata_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ldata/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="cols_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="rows_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="din_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_AxiStream2MatStream_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="6"/>
<pin id="147" dir="0" index="2" bw="24" slack="0"/>
<pin id="148" dir="0" index="3" bw="32" slack="6"/>
<pin id="149" dir="0" index="4" bw="32" slack="6"/>
<pin id="150" dir="0" index="5" bw="4" slack="6"/>
<pin id="151" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1173/7 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_Axi2AxiStream_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="0" index="2" bw="64" slack="4"/>
<pin id="158" dir="0" index="3" bw="64" slack="4"/>
<pin id="159" dir="0" index="4" bw="21" slack="0"/>
<pin id="160" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1172/5 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_addrbound_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="0" slack="0"/>
<pin id="165" dir="0" index="1" bw="21" slack="2"/>
<pin id="166" dir="0" index="2" bw="32" slack="2"/>
<pin id="167" dir="0" index="3" bw="32" slack="2"/>
<pin id="168" dir="0" index="4" bw="32" slack="2"/>
<pin id="169" dir="0" index="5" bw="32" slack="2"/>
<pin id="170" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln301/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="call_ln1161_Axi2Mat_entry3_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="0" index="2" bw="32" slack="0"/>
<pin id="176" dir="0" index="3" bw="32" slack="0"/>
<pin id="177" dir="0" index="4" bw="64" slack="0"/>
<pin id="178" dir="0" index="5" bw="32" slack="0"/>
<pin id="179" dir="0" index="6" bw="32" slack="0"/>
<pin id="180" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1161/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="call_ln1161_Axi2Mat_entry5_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="0" slack="0"/>
<pin id="187" dir="0" index="1" bw="64" slack="1"/>
<pin id="188" dir="0" index="2" bw="32" slack="1"/>
<pin id="189" dir="0" index="3" bw="32" slack="1"/>
<pin id="190" dir="0" index="4" bw="64" slack="1"/>
<pin id="191" dir="0" index="5" bw="32" slack="1"/>
<pin id="192" dir="0" index="6" bw="32" slack="1"/>
<pin id="193" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1161/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="call_ln1162_last_blk_pxl_width_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="0" slack="0"/>
<pin id="197" dir="0" index="1" bw="4" slack="5"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1162/6 "/>
</bind>
</comp>

<comp id="200" class="1004" name="axibound_V_Axi2Mat_Block_split26_proc_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="21" slack="0"/>
<pin id="202" dir="0" index="1" bw="21" slack="4"/>
<pin id="203" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="axibound_V/5 "/>
</bind>
</comp>

<comp id="206" class="1005" name="cols_c3_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cols_c3 "/>
</bind>
</comp>

<comp id="212" class="1005" name="rows_c2_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rows_c2 "/>
</bind>
</comp>

<comp id="218" class="1005" name="din_c1_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="0"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="din_c1 "/>
</bind>
</comp>

<comp id="224" class="1005" name="p_channel_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="21" slack="2"/>
<pin id="226" dir="1" index="1" bw="21" slack="2"/>
</pin_list>
<bind>
<opset="p_channel "/>
</bind>
</comp>

<comp id="230" class="1005" name="cols_c15_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="2"/>
<pin id="232" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cols_c15 "/>
</bind>
</comp>

<comp id="236" class="1005" name="rows_c14_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="2"/>
<pin id="238" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="rows_c14 "/>
</bind>
</comp>

<comp id="242" class="1005" name="last_blk_width_c_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="5"/>
<pin id="244" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="last_blk_width_c "/>
</bind>
</comp>

<comp id="248" class="1005" name="cols_c_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_c "/>
</bind>
</comp>

<comp id="254" class="1005" name="rows_c_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_c "/>
</bind>
</comp>

<comp id="260" class="1005" name="din_c_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="1"/>
<pin id="262" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="din_c "/>
</bind>
</comp>

<comp id="266" class="1005" name="ldata_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="4"/>
<pin id="268" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="ldata "/>
</bind>
</comp>

<comp id="272" class="1005" name="axibound_V_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="21" slack="1"/>
<pin id="274" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="axibound_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="12" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="2" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="0" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="171"><net_src comp="20" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="138" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="132" pin="2"/><net_sink comp="172" pin=2"/></net>

<net id="184"><net_src comp="126" pin="2"/><net_sink comp="172" pin=3"/></net>

<net id="194"><net_src comp="18" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="22" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="200" pin="2"/><net_sink comp="154" pin=4"/></net>

<net id="209"><net_src comp="82" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="172" pin=6"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="185" pin=3"/></net>

<net id="215"><net_src comp="86" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="172" pin=5"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="221"><net_src comp="90" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="172" pin=4"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="227"><net_src comp="94" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="233"><net_src comp="98" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="163" pin=5"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="144" pin=4"/></net>

<net id="239"><net_src comp="102" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="163" pin=4"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="144" pin=3"/></net>

<net id="245"><net_src comp="106" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="144" pin=5"/></net>

<net id="251"><net_src comp="110" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="185" pin=6"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="163" pin=3"/></net>

<net id="257"><net_src comp="114" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="185" pin=5"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="263"><net_src comp="118" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="185" pin=4"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="154" pin=3"/></net>

<net id="269"><net_src comp="122" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="275"><net_src comp="200" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="154" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_mat_418 | {7 8 }
 - Input state : 
	Port: Axi2Mat : gmem1 | {5 6 }
	Port: Axi2Mat : din | {1 }
	Port: Axi2Mat : rows | {1 }
	Port: Axi2Mat : cols | {1 }
  - Chain level:
	State 1
		call_ln1161 : 1
	State 2
	State 3
	State 4
	State 5
		call_ln1172 : 1
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |        grp_AxiStream2MatStream_fu_144        |    0    |    0    |   899   |   1842  |
|          |           grp_Axi2AxiStream_fu_154           |    0    |  3.176  |   286   |    74   |
|          |             grp_addrbound_fu_163             |    0    |    0    |    81   |   107   |
|   call   |       call_ln1161_Axi2Mat_entry3_fu_172      |    0    |    0    |    0    |    0    |
|          |       call_ln1161_Axi2Mat_entry5_fu_185      |    0    |    0    |    0    |    0    |
|          |     call_ln1162_last_blk_pxl_width_fu_195    |    0    |    0    |    0    |    0    |
|          | axibound_V_Axi2Mat_Block_split26_proc_fu_200 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |             cols_read_read_fu_126            |    0    |    0    |    0    |    0    |
|   read   |             rows_read_read_fu_132            |    0    |    0    |    0    |    0    |
|          |             din_read_read_fu_138             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                              |    0    |  3.176  |   1266  |   2023  |
|----------|----------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   axibound_V_reg_272   |   21   |
|    cols_c15_reg_230    |   32   |
|     cols_c3_reg_206    |   32   |
|     cols_c_reg_248     |   32   |
|     din_c1_reg_218     |   64   |
|      din_c_reg_260     |   64   |
|last_blk_width_c_reg_242|    4   |
|      ldata_reg_266     |   64   |
|    p_channel_reg_224   |   21   |
|    rows_c14_reg_236    |   32   |
|     rows_c2_reg_212    |   32   |
|     rows_c_reg_254     |   32   |
+------------------------+--------+
|          Total         |   430  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
| grp_Axi2AxiStream_fu_154 |  p4  |   2  |  21  |   42   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   42   ||  1.588  ||    9    |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    3   |  1266  |  2023  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   430  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    4   |  1696  |  2032  |
+-----------+--------+--------+--------+--------+
