{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686927263917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686927263917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 11:54:23 2023 " "Processing started: Fri Jun 16 11:54:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686927263917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686927263917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686927263917 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1686927264526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/sub6b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/sub6b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub6b-arc " "Found design unit 1: sub6b-arc" {  } { { "juscelino/cd-labs/projeto_1/sub6b.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/sub6b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265338 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub6b " "Found entity 1: sub6b" {  } { { "juscelino/cd-labs/projeto_1/sub6b.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/sub6b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/sub5b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/sub5b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub5b-arc " "Found design unit 1: sub5b-arc" {  } { { "juscelino/cd-labs/projeto_1/sub5b.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/sub5b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265338 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub5b " "Found entity 1: sub5b" {  } { { "juscelino/cd-labs/projeto_1/sub5b.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/sub5b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/sub_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/sub_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub_time-arc " "Found design unit 1: sub_time-arc" {  } { { "juscelino/cd-labs/projeto_1/sub_time.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/sub_time.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265338 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub_time " "Found entity 1: sub_time" {  } { { "juscelino/cd-labs/projeto_1/sub_time.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/sub_time.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/sub_min_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/sub_min_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub_min_seg-arc " "Found design unit 1: sub_min_seg-arc" {  } { { "juscelino/cd-labs/projeto_1/sub_min_seg.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/sub_min_seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265354 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub_min_seg " "Found entity 1: sub_min_seg" {  } { { "juscelino/cd-labs/projeto_1/sub_min_seg.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/sub_min_seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/sub_hour.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/sub_hour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub_hour-arc " "Found design unit 1: sub_hour-arc" {  } { { "juscelino/cd-labs/projeto_1/sub_hour.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/sub_hour.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265354 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub_hour " "Found entity 1: sub_hour" {  } { { "juscelino/cd-labs/projeto_1/sub_hour.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/sub_hour.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/reg2b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/reg2b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg2b-arc " "Found design unit 1: reg2b-arc" {  } { { "juscelino/cd-labs/projeto_1/reg2b.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/reg2b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265354 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg2b " "Found entity 1: reg2b" {  } { { "juscelino/cd-labs/projeto_1/reg2b.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/reg2b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/plus8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/plus8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 plus8-arc " "Found design unit 1: plus8-arc" {  } { { "juscelino/cd-labs/projeto_1/plus8.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/plus8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265370 ""} { "Info" "ISGN_ENTITY_NAME" "1 plus8 " "Found entity 1: plus8" {  } { { "juscelino/cd-labs/projeto_1/plus8.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/plus8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/plus4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/plus4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 plus4-arc " "Found design unit 1: plus4-arc" {  } { { "juscelino/cd-labs/projeto_1/plus4.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/plus4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265370 ""} { "Info" "ISGN_ENTITY_NAME" "1 plus4 " "Found entity 1: plus4" {  } { { "juscelino/cd-labs/projeto_1/plus4.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/plus4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/mux3x1_6b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/mux3x1_6b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3x1_6b-arc " "Found design unit 1: mux3x1_6b-arc" {  } { { "juscelino/cd-labs/projeto_1/mux3x1_6b.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/mux3x1_6b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265370 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3x1_6b " "Found entity 1: mux3x1_6b" {  } { { "juscelino/cd-labs/projeto_1/mux3x1_6b.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/mux3x1_6b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/mux3x1_5b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/mux3x1_5b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3x1_5b-arc " "Found design unit 1: mux3x1_5b-arc" {  } { { "juscelino/cd-labs/projeto_1/mux3x1_5b.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/mux3x1_5b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265385 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3x1_5b " "Found entity 1: mux3x1_5b" {  } { { "juscelino/cd-labs/projeto_1/mux3x1_5b.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/mux3x1_5b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/mux3x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/mux3x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3x1-arc " "Found design unit 1: mux3x1-arc" {  } { { "juscelino/cd-labs/projeto_1/mux3x1.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/mux3x1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265385 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3x1 " "Found entity 1: mux3x1" {  } { { "juscelino/cd-labs/projeto_1/mux3x1.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/mux3x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/mux2x1_6b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/mux2x1_6b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_6b-arc " "Found design unit 1: mux2x1_6b-arc" {  } { { "juscelino/cd-labs/projeto_1/mux2x1_6b.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/mux2x1_6b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265385 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_6b " "Found entity 1: mux2x1_6b" {  } { { "juscelino/cd-labs/projeto_1/mux2x1_6b.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/mux2x1_6b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/mux2x1_5b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/mux2x1_5b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_5b-arc " "Found design unit 1: mux2x1_5b-arc" {  } { { "juscelino/cd-labs/projeto_1/mux2x1_5b.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/mux2x1_5b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265385 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_5b " "Found entity 1: mux2x1_5b" {  } { { "juscelino/cd-labs/projeto_1/mux2x1_5b.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/mux2x1_5b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-arc " "Found design unit 1: mux2x1-arc" {  } { { "juscelino/cd-labs/projeto_1/mux2x1.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/mux2x1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265401 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "juscelino/cd-labs/projeto_1/mux2x1.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/mux2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/minus60.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/minus60.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 minus60-arc " "Found design unit 1: minus60-arc" {  } { { "juscelino/cd-labs/projeto_1/minus60.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/minus60.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265401 ""} { "Info" "ISGN_ENTITY_NAME" "1 minus60 " "Found entity 1: minus60" {  } { { "juscelino/cd-labs/projeto_1/minus60.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/minus60.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/minus24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/minus24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 minus24-arc " "Found design unit 1: minus24-arc" {  } { { "juscelino/cd-labs/projeto_1/minus24.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/minus24.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265417 ""} { "Info" "ISGN_ENTITY_NAME" "1 minus24 " "Found entity 1: minus24" {  } { { "juscelino/cd-labs/projeto_1/minus24.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/minus24.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/minus8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/minus8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 minus8-arc " "Found design unit 1: minus8-arc" {  } { { "juscelino/cd-labs/projeto_1/minus8.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/minus8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265432 ""} { "Info" "ISGN_ENTITY_NAME" "1 minus8 " "Found entity 1: minus8" {  } { { "juscelino/cd-labs/projeto_1/minus8.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/minus8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/minus4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/minus4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 minus4-arc " "Found design unit 1: minus4-arc" {  } { { "juscelino/cd-labs/projeto_1/minus4.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/minus4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265432 ""} { "Info" "ISGN_ENTITY_NAME" "1 minus4 " "Found entity 1: minus4" {  } { { "juscelino/cd-labs/projeto_1/minus4.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/minus4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/full_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/full_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_sub-arc " "Found design unit 1: full_sub-arc" {  } { { "juscelino/cd-labs/projeto_1/full_sub.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/full_sub.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265432 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_sub " "Found entity 1: full_sub" {  } { { "juscelino/cd-labs/projeto_1/full_sub.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/full_sub.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_1-arc " "Found design unit 1: full_adder_1-arc" {  } { { "juscelino/cd-labs/projeto_1/full_adder.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/full_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265448 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1 " "Found entity 1: full_adder_1" {  } { { "juscelino/cd-labs/projeto_1/full_adder.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/debouncer_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/debouncer_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer_logic-arc " "Found design unit 1: debouncer_logic-arc" {  } { { "juscelino/cd-labs/projeto_1/debouncer_logic.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/debouncer_logic.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265448 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer_logic " "Found entity 1: debouncer_logic" {  } { { "juscelino/cd-labs/projeto_1/debouncer_logic.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/debouncer_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-arc " "Found design unit 1: debouncer-arc" {  } { { "juscelino/cd-labs/projeto_1/debouncer.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/debouncer.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265448 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "juscelino/cd-labs/projeto_1/debouncer.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/debouncer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/control_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/control_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_logic-arc " "Found design unit 1: control_logic-arc" {  } { { "juscelino/cd-labs/projeto_1/control_logic.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/control_logic.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265463 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_logic " "Found entity 1: control_logic" {  } { { "juscelino/cd-labs/projeto_1/control_logic.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/control_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/adder6b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/adder6b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder6b-arc " "Found design unit 1: adder6b-arc" {  } { { "juscelino/cd-labs/projeto_1/adder6b.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/adder6b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265463 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder6b " "Found entity 1: adder6b" {  } { { "juscelino/cd-labs/projeto_1/adder6b.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/adder6b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/adder5b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/adder5b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder5b-arc " "Found design unit 1: adder5b-arc" {  } { { "juscelino/cd-labs/projeto_1/adder5b.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/adder5b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265463 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder5b " "Found entity 1: adder5b" {  } { { "juscelino/cd-labs/projeto_1/adder5b.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/adder5b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/add_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/add_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_time-arc " "Found design unit 1: add_time-arc" {  } { { "juscelino/cd-labs/projeto_1/add_time.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/add_time.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265479 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_time " "Found entity 1: add_time" {  } { { "juscelino/cd-labs/projeto_1/add_time.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/add_time.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/add_min_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/add_min_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_min_seg-arc " "Found design unit 1: add_min_seg-arc" {  } { { "juscelino/cd-labs/projeto_1/add_min_seg.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/add_min_seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265479 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_min_seg " "Found entity 1: add_min_seg" {  } { { "juscelino/cd-labs/projeto_1/add_min_seg.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/add_min_seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/add_hour.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/add_hour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_hour-arc " "Found design unit 1: add_hour-arc" {  } { { "juscelino/cd-labs/projeto_1/add_hour.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/add_hour.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265479 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_hour " "Found entity 1: add_hour" {  } { { "juscelino/cd-labs/projeto_1/add_hour.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/add_hour.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/somador_subtrator/registradores/reg_1x22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/somador_subtrator/registradores/reg_1x22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_1x22-comp " "Found design unit 1: reg_1x22-comp" {  } { { "cd-labs-dev/Projeto_RTL/Somador_subtrator/Registradores/reg_1x22.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Somador_subtrator/Registradores/reg_1x22.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265495 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_1x22 " "Found entity 1: reg_1x22" {  } { { "cd-labs-dev/Projeto_RTL/Somador_subtrator/Registradores/reg_1x22.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Somador_subtrator/Registradores/reg_1x22.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/somador_subtrator/registradores/ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/somador_subtrator/registradores/ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffd-bhv " "Found design unit 1: ffd-bhv" {  } { { "cd-labs-dev/Projeto_RTL/Somador_subtrator/Registradores/ffd.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Somador_subtrator/Registradores/ffd.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265495 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "cd-labs-dev/Projeto_RTL/Somador_subtrator/Registradores/ffd.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Somador_subtrator/Registradores/ffd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/somador_subtrator/multiplexadores/mux_2x1_22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/somador_subtrator/multiplexadores/mux_2x1_22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1_22-bhv " "Found design unit 1: mux_2x1_22-bhv" {  } { { "cd-labs-dev/Projeto_RTL/Somador_subtrator/Multiplexadores/mux_2x1_22.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Somador_subtrator/Multiplexadores/mux_2x1_22.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265510 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_22 " "Found entity 1: mux_2x1_22" {  } { { "cd-labs-dev/Projeto_RTL/Somador_subtrator/Multiplexadores/mux_2x1_22.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Somador_subtrator/Multiplexadores/mux_2x1_22.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/somador_subtrator/calculadora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/somador_subtrator/calculadora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculadora-comp " "Found design unit 1: calculadora-comp" {  } { { "cd-labs-dev/Projeto_RTL/Somador_subtrator/calculadora.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Somador_subtrator/calculadora.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265526 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculadora " "Found entity 1: calculadora" {  } { { "cd-labs-dev/Projeto_RTL/Somador_subtrator/calculadora.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Somador_subtrator/calculadora.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 8x22/registradores 8x22/latchd/latchd_22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 8x22/registradores 8x22/latchd/latchd_22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LatchD_22-behav " "Found design unit 1: LatchD_22-behav" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/Registradores 8x22/LatchD/LatchD_22.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/Registradores 8x22/LatchD/LatchD_22.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265526 ""} { "Info" "ISGN_ENTITY_NAME" "1 LatchD_22 " "Found entity 1: LatchD_22" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/Registradores 8x22/LatchD/LatchD_22.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/Registradores 8x22/LatchD/LatchD_22.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 8x22/registradores 8x22/reg_8x22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 8x22/registradores 8x22/reg_8x22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_8x22-behav " "Found design unit 1: reg_8x22-behav" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/Registradores 8x22/reg_8x22.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/Registradores 8x22/reg_8x22.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265542 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_8x22 " "Found entity 1: reg_8x22" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/Registradores 8x22/reg_8x22.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/Registradores 8x22/reg_8x22.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 8x22/driver de 3 estados/tri_states_driver_22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 8x22/driver de 3 estados/tri_states_driver_22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tri_states_driver_22-behav " "Found design unit 1: tri_states_driver_22-behav" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/Driver de 3 estados/tri_states_driver_22.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/Driver de 3 estados/tri_states_driver_22.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265542 ""} { "Info" "ISGN_ENTITY_NAME" "1 tri_states_driver_22 " "Found entity 1: tri_states_driver_22" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/Driver de 3 estados/tri_states_driver_22.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/Driver de 3 estados/tri_states_driver_22.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 8x22/decodificador/decoder_3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 8x22/decodificador/decoder_3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_3x8-behav " "Found design unit 1: decoder_3x8-behav" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/Decodificador/decoder_3x8.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/Decodificador/decoder_3x8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265557 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_3x8 " "Found entity 1: decoder_3x8" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/Decodificador/decoder_3x8.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/Decodificador/decoder_3x8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 8x22/bf_8x22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 8x22/bf_8x22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bf_8x22-behav " "Found design unit 1: bf_8x22-behav" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/bf_8x22.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/bf_8x22.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265557 ""} { "Info" "ISGN_ENTITY_NAME" "1 bf_8x22 " "Found entity 1: bf_8x22" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/bf_8x22.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/bf_8x22.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 1x8/bf_8x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 1x8/bf_8x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bf_8x1-behav " "Found design unit 1: bf_8x1-behav" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/bf_8x1.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/bf_8x1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265557 ""} { "Info" "ISGN_ENTITY_NAME" "1 bf_8x1 " "Found entity 1: bf_8x1" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/bf_8x1.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/bf_8x1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 1x8/registradores 8x1/latchd/latchd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 1x8/registradores 8x1/latchd/latchd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LatchD-behav " "Found design unit 1: LatchD-behav" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Registradores 8x1/LatchD/LatchD.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Registradores 8x1/LatchD/LatchD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265557 ""} { "Info" "ISGN_ENTITY_NAME" "1 LatchD " "Found entity 1: LatchD" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Registradores 8x1/LatchD/LatchD.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Registradores 8x1/LatchD/LatchD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 1x8/registradores 8x1/reg_8x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 1x8/registradores 8x1/reg_8x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_8x1-behav " "Found design unit 1: reg_8x1-behav" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Registradores 8x1/reg_8x1.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Registradores 8x1/reg_8x1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265573 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_8x1 " "Found entity 1: reg_8x1" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Registradores 8x1/reg_8x1.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Registradores 8x1/reg_8x1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 1x8/driver de 3 estados/tri_states_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 1x8/driver de 3 estados/tri_states_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tri_states_driver-behav " "Found design unit 1: tri_states_driver-behav" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Driver de 3 estados/tri_states_driver.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Driver de 3 estados/tri_states_driver.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265573 ""} { "Info" "ISGN_ENTITY_NAME" "1 tri_states_driver " "Found entity 1: tri_states_driver" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Driver de 3 estados/tri_states_driver.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Driver de 3 estados/tri_states_driver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 1x8/decodificador/decoder_3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 1x8/decodificador/decoder_3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dcd_3x8-behav " "Found design unit 1: dcd_3x8-behav" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Decodificador/decoder_3x8.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Decodificador/decoder_3x8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265573 ""} { "Info" "ISGN_ENTITY_NAME" "1 dcd_3x8 " "Found entity 1: dcd_3x8" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Decodificador/decoder_3x8.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Decodificador/decoder_3x8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/registradores/registrador 1x6/flip flop tipo d/ld_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/registradores/registrador 1x6/flip flop tipo d/ld_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ld_simple-behav " "Found design unit 1: ld_simple-behav" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/Flip Flop tipo D/ld_simple.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/Flip Flop tipo D/ld_simple.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265588 ""} { "Info" "ISGN_ENTITY_NAME" "1 ld_simple " "Found entity 1: ld_simple" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/Flip Flop tipo D/ld_simple.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/Flip Flop tipo D/ld_simple.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/registradores/registrador 1x6/flip flop tipo d/ffd_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/registradores/registrador 1x6/flip flop tipo d/ffd_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffd_6-behav " "Found design unit 1: ffd_6-behav" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/Flip Flop tipo D/ffd_6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/Flip Flop tipo D/ffd_6.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265588 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffd_6 " "Found entity 1: ffd_6" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/Flip Flop tipo D/ffd_6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/Flip Flop tipo D/ffd_6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/registradores/registrador 1x6/reg_1x6_s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/registradores/registrador 1x6/reg_1x6_s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_1x6_s-comp " "Found design unit 1: reg_1x6_s-comp" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/reg_1x6_s.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/reg_1x6_s.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265588 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_1x6_s " "Found entity 1: reg_1x6_s" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/reg_1x6_s.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/reg_1x6_s.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/registradores/registrador 1x6/reg_1x6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/registradores/registrador 1x6/reg_1x6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_1x6-comp " "Found design unit 1: reg_1x6-comp" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/reg_1x6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/reg_1x6.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265604 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_1x6 " "Found entity 1: reg_1x6" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/reg_1x6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/reg_1x6.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/registradores/registrador 1x5/flip flop tipo d/ffd_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/registradores/registrador 1x5/flip flop tipo d/ffd_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffd_5-behav " "Found design unit 1: ffd_5-behav" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x5/Flip Flop tipo D/ffd_5.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x5/Flip Flop tipo D/ffd_5.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265604 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffd_5 " "Found entity 1: ffd_5" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x5/Flip Flop tipo D/ffd_5.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x5/Flip Flop tipo D/ffd_5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/registradores/registrador 1x5/reg_1x5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/registradores/registrador 1x5/reg_1x5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_1x5-comp " "Found design unit 1: reg_1x5-comp" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x5/reg_1x5.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x5/reg_1x5.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265604 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_1x5 " "Found entity 1: reg_1x5" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x5/reg_1x5.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x5/reg_1x5.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/multiplexador/mux_2x1_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/multiplexador/mux_2x1_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1_6-behav " "Found design unit 1: mux_2x1_6-behav" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1_6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1_6.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265651 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_6 " "Found entity 1: mux_2x1_6" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1_6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1_6.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/multiplexador/mux_2x1_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/multiplexador/mux_2x1_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1_5-behav " "Found design unit 1: mux_2x1_5-behav" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1_5.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1_5.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265651 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_5 " "Found entity 1: mux_2x1_5" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1_5.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1_5.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/multiplexador/mux_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/multiplexador/mux_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1-behav " "Found design unit 1: mux_2x1-behav" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265651 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/divisor de clock/divide_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/divisor de clock/divide_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divide_freq-behav " "Found design unit 1: divide_freq-behav" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Divisor de clock/divide_freq.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Divisor de clock/divide_freq.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265651 ""} { "Info" "ISGN_ENTITY_NAME" "1 divide_freq " "Found entity 1: divide_freq" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Divisor de clock/divide_freq.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Divisor de clock/divide_freq.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/contadores/somadores/half_adder5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/contadores/somadores/half_adder5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder5-bhv " "Found design unit 1: half_adder5-bhv" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Somadores/half_adder5.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Somadores/half_adder5.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265667 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder5 " "Found entity 1: half_adder5" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Somadores/half_adder5.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Somadores/half_adder5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/contadores/somadores/half_adder_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/contadores/somadores/half_adder_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder_6-bhv " "Found design unit 1: half_adder_6-bhv" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Somadores/half_adder_6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Somadores/half_adder_6.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265667 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder_6 " "Found entity 1: half_adder_6" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Somadores/half_adder_6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Somadores/half_adder_6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/contadores/relogio/segundos/counter_seg_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/contadores/relogio/segundos/counter_seg_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_seg_6-bhv " "Found design unit 1: counter_seg_6-bhv" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Segundos/counter_seg_6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Segundos/counter_seg_6.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265667 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_seg_6 " "Found entity 1: counter_seg_6" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Segundos/counter_seg_6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Segundos/counter_seg_6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/contadores/relogio/minutos/counter_min_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/contadores/relogio/minutos/counter_min_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_min_6-bhv " "Found design unit 1: counter_min_6-bhv" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Minutos/counter_min_6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Minutos/counter_min_6.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265667 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_min_6 " "Found entity 1: counter_min_6" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Minutos/counter_min_6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Minutos/counter_min_6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/contadores/relogio/horas/counter_hours_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/contadores/relogio/horas/counter_hours_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_hours_5-bhv " "Found design unit 1: counter_hours_5-bhv" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Horas/counter_hours_5.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Horas/counter_hours_5.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265682 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_hours_5 " "Found entity 1: counter_hours_5" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Horas/counter_hours_5.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Horas/counter_hours_5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/contadores/relogio/dias/counter_days_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/contadores/relogio/dias/counter_days_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_days_5-bhv " "Found design unit 1: counter_days_5-bhv" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Dias/counter_days_5.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Dias/counter_days_5.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265682 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_days_5 " "Found entity 1: counter_days_5" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Dias/counter_days_5.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Dias/counter_days_5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/contadores/incrementador/incrementer5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/contadores/incrementador/incrementer5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementer5-rtl " "Found design unit 1: incrementer5-rtl" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Incrementador/incrementer5.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Incrementador/incrementer5.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265682 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementer5 " "Found entity 1: incrementer5" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Incrementador/incrementer5.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Incrementador/incrementer5.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/contadores/incrementador/incrementer_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/contadores/incrementador/incrementer_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementer6-rtl " "Found design unit 1: incrementer6-rtl" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Incrementador/incrementer_6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Incrementador/incrementer_6.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265698 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementer6 " "Found entity 1: incrementer6" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Incrementador/incrementer_6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Incrementador/incrementer_6.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/contadores/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/contadores/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-rtl " "Found design unit 1: counter-rtl" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/counter.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265698 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/counter.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/comparador/comparator_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/comparador/comparator_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_6-behav " "Found design unit 1: comparator_6-behav" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Comparador/comparator_6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Comparador/comparator_6.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265713 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_6 " "Found entity 1: comparator_6" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Comparador/comparator_6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Comparador/comparator_6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/comparador/comparator_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/comparador/comparator_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_5-behav " "Found design unit 1: comparator_5-behav" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Comparador/comparator_5.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Comparador/comparator_5.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265713 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_5 " "Found entity 1: comparator_5" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Comparador/comparator_5.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Comparador/comparator_5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-behav " "Found design unit 1: timer-behav" {  } { { "cd-labs-dev/Projeto_RTL/Timer/timer.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/timer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265713 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "cd-labs-dev/Projeto_RTL/Timer/timer.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/timer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/somador_subtrator/somadores/sum_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/somador_subtrator/somadores/sum_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum_sub-comp " "Found design unit 1: sum_sub-comp" {  } { { "cd-labs-dev/Projeto_RTL/Somador_subtrator/Somadores/sum_sub.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Somador_subtrator/Somadores/sum_sub.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265729 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum_sub " "Found entity 1: sum_sub" {  } { { "cd-labs-dev/Projeto_RTL/Somador_subtrator/Somadores/sum_sub.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Somador_subtrator/Somadores/sum_sub.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/somador_subtrator/somadores/full_adder_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/somador_subtrator/somadores/full_adder_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_6-comp " "Found design unit 1: full_adder_6-comp" {  } { { "cd-labs-dev/Projeto_RTL/Somador_subtrator/Somadores/full_adder_6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Somador_subtrator/Somadores/full_adder_6.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265729 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_6 " "Found entity 1: full_adder_6" {  } { { "cd-labs-dev/Projeto_RTL/Somador_subtrator/Somadores/full_adder_6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Somador_subtrator/Somadores/full_adder_6.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/somador_subtrator/somadores/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/somador_subtrator/somadores/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-behav " "Found design unit 1: full_adder-behav" {  } { { "cd-labs-dev/Projeto_RTL/Somador_subtrator/Somadores/full_adder.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Somador_subtrator/Somadores/full_adder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265745 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "cd-labs-dev/Projeto_RTL/Somador_subtrator/Somadores/full_adder.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Somador_subtrator/Somadores/full_adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/somador_subtrator/somadores/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/somador_subtrator/somadores/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-comp " "Found design unit 1: adder-comp" {  } { { "cd-labs-dev/Projeto_RTL/Somador_subtrator/Somadores/adder.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Somador_subtrator/Somadores/adder.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265745 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "cd-labs-dev/Projeto_RTL/Somador_subtrator/Somadores/adder.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Somador_subtrator/Somadores/adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-RTL " "Found design unit 1: datapath-RTL" {  } { { "juscelino/cd-labs/projeto_1/datapath.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/datapath.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265760 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "juscelino/cd-labs/projeto_1/datapath.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927265760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927265760 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1686927266573 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "E datapath.vhd(10) " "VHDL Signal Declaration warning at datapath.vhd(10): used implicit default value for signal \"E\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "juscelino/cd-labs/projeto_1/datapath.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/datapath.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1686927266713 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:timer0 " "Elaborating entity \"timer\" for hierarchy \"timer:timer0\"" {  } { { "juscelino/cd-labs/projeto_1/datapath.vhd" "timer0" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/datapath.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927267291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_seg_6 timer:timer0\|counter_seg_6:divfrq " "Elaborating entity \"counter_seg_6\" for hierarchy \"timer:timer0\|counter_seg_6:divfrq\"" {  } { { "cd-labs-dev/Projeto_RTL/Timer/timer.vhd" "divfrq" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/timer.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927267338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_6 timer:timer0\|counter_seg_6:divfrq\|mux_2x1_6:mux06 " "Elaborating entity \"mux_2x1_6\" for hierarchy \"timer:timer0\|counter_seg_6:divfrq\|mux_2x1_6:mux06\"" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Segundos/counter_seg_6.vhd" "mux06" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Segundos/counter_seg_6.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927267385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 timer:timer0\|counter_seg_6:divfrq\|mux_2x1_6:mux06\|mux_2x1:mux0 " "Elaborating entity \"mux_2x1\" for hierarchy \"timer:timer0\|counter_seg_6:divfrq\|mux_2x1_6:mux06\|mux_2x1:mux0\"" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1_6.vhd" "mux0" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1_6.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927267432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_1x6 timer:timer0\|counter_seg_6:divfrq\|reg_1x6:bit_register_6 " "Elaborating entity \"reg_1x6\" for hierarchy \"timer:timer0\|counter_seg_6:divfrq\|reg_1x6:bit_register_6\"" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Segundos/counter_seg_6.vhd" "bit_register_6" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Segundos/counter_seg_6.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927267557 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Q_bar_reg reg_1x6.vhd(17) " "VHDL Signal Declaration warning at reg_1x6.vhd(17): used implicit default value for signal \"Q_bar_reg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/reg_1x6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/reg_1x6.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1686927267604 "|timer|counter_seg_6:divfrq|reg_1x6:bit_register_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd_6 timer:timer0\|counter_seg_6:divfrq\|reg_1x6:bit_register_6\|ffd_6:inst0 " "Elaborating entity \"ffd_6\" for hierarchy \"timer:timer0\|counter_seg_6:divfrq\|reg_1x6:bit_register_6\|ffd_6:inst0\"" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/reg_1x6.vhd" "inst0" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/reg_1x6.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927267604 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear ffd_6.vhd(18) " "VHDL Process Statement warning at ffd_6.vhd(18): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/Flip Flop tipo D/ffd_6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/Flip Flop tipo D/ffd_6.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1686927267635 "|timer|counter_seg_6:divfrq|reg_1x6:bit_register_6|ffd_6:inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementer6 timer:timer0\|counter_seg_6:divfrq\|incrementer6:adder06 " "Elaborating entity \"incrementer6\" for hierarchy \"timer:timer0\|counter_seg_6:divfrq\|incrementer6:adder06\"" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Segundos/counter_seg_6.vhd" "adder06" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Segundos/counter_seg_6.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927267651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder_6 timer:timer0\|counter_seg_6:divfrq\|incrementer6:adder06\|half_adder_6:adder0 " "Elaborating entity \"half_adder_6\" for hierarchy \"timer:timer0\|counter_seg_6:divfrq\|incrementer6:adder06\|half_adder_6:adder0\"" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Incrementador/incrementer_6.vhd" "adder0" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Incrementador/incrementer_6.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927267682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_6 timer:timer0\|counter_seg_6:divfrq\|comparator_6:comp06 " "Elaborating entity \"comparator_6\" for hierarchy \"timer:timer0\|counter_seg_6:divfrq\|comparator_6:comp06\"" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Segundos/counter_seg_6.vhd" "comp06" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Segundos/counter_seg_6.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927267729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter timer:timer0\|counter:counter0 " "Elaborating entity \"counter\" for hierarchy \"timer:timer0\|counter:counter0\"" {  } { { "cd-labs-dev/Projeto_RTL/Timer/timer.vhd" "counter0" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/timer.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927267791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_min_6 timer:timer0\|counter:counter0\|counter_min_6:minutes " "Elaborating entity \"counter_min_6\" for hierarchy \"timer:timer0\|counter:counter0\|counter_min_6:minutes\"" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/counter.vhd" "minutes" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/counter.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927267885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_hours_5 timer:timer0\|counter:counter0\|counter_hours_5:hours " "Elaborating entity \"counter_hours_5\" for hierarchy \"timer:timer0\|counter:counter0\|counter_hours_5:hours\"" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/counter.vhd" "hours" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/counter.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927267979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_5 timer:timer0\|counter:counter0\|counter_hours_5:hours\|mux_2x1_5:mux0 " "Elaborating entity \"mux_2x1_5\" for hierarchy \"timer:timer0\|counter:counter0\|counter_hours_5:hours\|mux_2x1_5:mux0\"" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Horas/counter_hours_5.vhd" "mux0" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Horas/counter_hours_5.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927267979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_1x5 timer:timer0\|counter:counter0\|counter_hours_5:hours\|reg_1x5:register_5 " "Elaborating entity \"reg_1x5\" for hierarchy \"timer:timer0\|counter:counter0\|counter_hours_5:hours\|reg_1x5:register_5\"" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Horas/counter_hours_5.vhd" "register_5" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Horas/counter_hours_5.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927268057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd_5 timer:timer0\|counter:counter0\|counter_hours_5:hours\|reg_1x5:register_5\|ffd_5:inst0 " "Elaborating entity \"ffd_5\" for hierarchy \"timer:timer0\|counter:counter0\|counter_hours_5:hours\|reg_1x5:register_5\|ffd_5:inst0\"" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x5/reg_1x5.vhd" "inst0" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x5/reg_1x5.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927268073 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear ffd_5.vhd(18) " "VHDL Process Statement warning at ffd_5.vhd(18): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x5/Flip Flop tipo D/ffd_5.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x5/Flip Flop tipo D/ffd_5.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1686927268151 "|timer|counter:counter0|counter_hours_5:hours|reg_1x5:register_5|ffd_5:inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementer5 timer:timer0\|counter:counter0\|counter_hours_5:hours\|incrementer5:adder0 " "Elaborating entity \"incrementer5\" for hierarchy \"timer:timer0\|counter:counter0\|counter_hours_5:hours\|incrementer5:adder0\"" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Horas/counter_hours_5.vhd" "adder0" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Horas/counter_hours_5.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927268167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder5 timer:timer0\|counter:counter0\|counter_hours_5:hours\|incrementer5:adder0\|half_adder5:adder0 " "Elaborating entity \"half_adder5\" for hierarchy \"timer:timer0\|counter:counter0\|counter_hours_5:hours\|incrementer5:adder0\|half_adder5:adder0\"" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Incrementador/incrementer5.vhd" "adder0" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Incrementador/incrementer5.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927268213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_5 timer:timer0\|counter:counter0\|counter_hours_5:hours\|comparator_5:comp0 " "Elaborating entity \"comparator_5\" for hierarchy \"timer:timer0\|counter:counter0\|counter_hours_5:hours\|comparator_5:comp0\"" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Horas/counter_hours_5.vhd" "comp0" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Horas/counter_hours_5.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927268229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_days_5 timer:timer0\|counter:counter0\|counter_days_5:days " "Elaborating entity \"counter_days_5\" for hierarchy \"timer:timer0\|counter:counter0\|counter_days_5:days\"" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/counter.vhd" "days" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/counter.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927268292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bf_8x1 bf_8x1:bf0_8x1 " "Elaborating entity \"bf_8x1\" for hierarchy \"bf_8x1:bf0_8x1\"" {  } { { "juscelino/cd-labs/projeto_1/datapath.vhd" "bf0_8x1" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/datapath.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927268401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcd_3x8 bf_8x1:bf0_8x1\|dcd_3x8:decoder1 " "Elaborating entity \"dcd_3x8\" for hierarchy \"bf_8x1:bf0_8x1\|dcd_3x8:decoder1\"" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/bf_8x1.vhd" "decoder1" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/bf_8x1.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927268448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8x1 bf_8x1:bf0_8x1\|reg_8x1:reg0_8x1 " "Elaborating entity \"reg_8x1\" for hierarchy \"bf_8x1:bf0_8x1\|reg_8x1:reg0_8x1\"" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/bf_8x1.vhd" "reg0_8x1" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/bf_8x1.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927268526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LatchD bf_8x1:bf0_8x1\|reg_8x1:reg0_8x1\|LatchD:latchd0 " "Elaborating entity \"LatchD\" for hierarchy \"bf_8x1:bf0_8x1\|reg_8x1:reg0_8x1\|LatchD:latchd0\"" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Registradores 8x1/reg_8x1.vhd" "latchd0" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Registradores 8x1/reg_8x1.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927268604 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear LatchD.vhd(22) " "VHDL Process Statement warning at LatchD.vhd(22): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Registradores 8x1/LatchD/LatchD.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Registradores 8x1/LatchD/LatchD.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1686927268604 "|datapath|bf_8x1:bf0_8x1|reg_8x1:reg0_8x1|LatchD:latchd0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_states_driver bf_8x1:bf0_8x1\|tri_states_driver:tsd0 " "Elaborating entity \"tri_states_driver\" for hierarchy \"bf_8x1:bf0_8x1\|tri_states_driver:tsd0\"" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/bf_8x1.vhd" "tsd0" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/bf_8x1.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927268760 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_data tri_states_driver.vhd(22) " "VHDL Process Statement warning at tri_states_driver.vhd(22): signal \"in_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Driver de 3 estados/tri_states_driver.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Driver de 3 estados/tri_states_driver.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1686927268760 "|datapath|bf_8x1:bf0_8x1|tri_states_driver:tsd0"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "E GND " "Pin \"E\" is stuck at GND" {  } { { "juscelino/cd-labs/projeto_1/datapath.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/datapath.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686927272463 "|datapath|E"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1686927272463 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1686927274479 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686927274479 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LD_HOURS " "No output dependent on input pin \"LD_HOURS\"" {  } { { "juscelino/cd-labs/projeto_1/datapath.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/datapath.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686927275948 "|datapath|LD_HOURS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LD_LAST " "No output dependent on input pin \"LD_LAST\"" {  } { { "juscelino/cd-labs/projeto_1/datapath.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/datapath.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686927275948 "|datapath|LD_LAST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SHOW " "No output dependent on input pin \"SHOW\"" {  } { { "juscelino/cd-labs/projeto_1/datapath.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/datapath.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686927275948 "|datapath|SHOW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "juscelino/cd-labs/projeto_1/datapath.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686927275948 "|datapath|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "juscelino/cd-labs/projeto_1/datapath.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686927275948 "|datapath|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "juscelino/cd-labs/projeto_1/datapath.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686927275948 "|datapath|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1686927275948 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1686927275963 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1686927275963 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1686927275963 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1686927275963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686927276104 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 16 11:54:36 2023 " "Processing ended: Fri Jun 16 11:54:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686927276104 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686927276104 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686927276104 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686927276104 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686927278917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686927278917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 11:54:37 2023 " "Processing started: Fri Jun 16 11:54:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686927278917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1686927278917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off datapath -c datapath " "Command: quartus_fit --read_settings_files=off --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1686927278917 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1686927283432 ""}
{ "Info" "0" "" "Project  = datapath" {  } {  } 0 0 "Project  = datapath" 0 0 "Fitter" 0 0 1686927283510 ""}
{ "Info" "0" "" "Revision = datapath" {  } {  } 0 0 "Revision = datapath" 0 0 "Fitter" 0 0 1686927283510 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1686927284104 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "datapath EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"datapath\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1686927284213 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686927284307 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686927284307 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1686927286917 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1686927287307 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1686927289963 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1686927289963 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1686927289963 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/data_path_projrtl1/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1686927290307 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/data_path_projrtl1/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1686927290307 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/data_path_projrtl1/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1686927290307 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1686927290307 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 10 " "No exact pin location assignment(s) for 10 pins of 10 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LD_HOURS " "Pin LD_HOURS not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LD_HOURS } } } { "juscelino/cd-labs/projeto_1/datapath.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/datapath.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LD_HOURS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/data_path_projrtl1/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686927291698 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LD_LAST " "Pin LD_LAST not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LD_LAST } } } { "juscelino/cd-labs/projeto_1/datapath.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/datapath.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LD_LAST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/data_path_projrtl1/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686927291698 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHOW " "Pin SHOW not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SHOW } } } { "juscelino/cd-labs/projeto_1/datapath.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/datapath.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SHOW } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/data_path_projrtl1/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686927291698 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[0\] " "Pin KEY\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "juscelino/cd-labs/projeto_1/datapath.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/datapath.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/data_path_projrtl1/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686927291698 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[1\] " "Pin KEY\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "juscelino/cd-labs/projeto_1/datapath.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/datapath.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/data_path_projrtl1/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686927291698 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[2\] " "Pin KEY\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "juscelino/cd-labs/projeto_1/datapath.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/datapath.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/data_path_projrtl1/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686927291698 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T " "Pin T not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { T } } } { "juscelino/cd-labs/projeto_1/datapath.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/datapath.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/data_path_projrtl1/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686927291698 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E " "Pin E not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { E } } } { "juscelino/cd-labs/projeto_1/datapath.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/datapath.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/data_path_projrtl1/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686927291698 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESET " "Pin RESET not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RESET } } } { "juscelino/cd-labs/projeto_1/datapath.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/datapath.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/data_path_projrtl1/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686927291698 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "juscelino/cd-labs/projeto_1/datapath.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/datapath.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/data_path_projrtl1/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686927291698 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1686927291698 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "datapath.sdc " "Synopsys Design Constraints File file not found: 'datapath.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1686927292932 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1686927293026 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1686927293104 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timer:timer0\|counter_seg_6:divfrq\|comparator_6:comp06\|eq  " "Automatically promoted node timer:timer0\|counter_seg_6:divfrq\|comparator_6:comp06\|eq " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1686927293276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:timer0\|counter_seg_6:divfrq\|reg_1x6:bit_register_6\|ffd_6:inst2\|Q " "Destination node timer:timer0\|counter_seg_6:divfrq\|reg_1x6:bit_register_6\|ffd_6:inst2\|Q" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/Flip Flop tipo D/ffd_6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/Flip Flop tipo D/ffd_6.vhd" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer:timer0|counter_seg_6:divfrq|reg_1x6:bit_register_6|ffd_6:inst2|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/data_path_projrtl1/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1686927293276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:timer0\|counter_seg_6:divfrq\|mux_2x1_6:mux06\|mux_2x1:mux0\|o " "Destination node timer:timer0\|counter_seg_6:divfrq\|mux_2x1_6:mux06\|mux_2x1:mux0\|o" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1.vhd" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer:timer0|counter_seg_6:divfrq|mux_2x1_6:mux06|mux_2x1:mux0|o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/data_path_projrtl1/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1686927293276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:timer0\|counter_seg_6:divfrq\|mux_2x1_6:mux06\|mux_2x1:mux1\|o " "Destination node timer:timer0\|counter_seg_6:divfrq\|mux_2x1_6:mux06\|mux_2x1:mux1\|o" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1.vhd" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer:timer0|counter_seg_6:divfrq|mux_2x1_6:mux06|mux_2x1:mux1|o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/data_path_projrtl1/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1686927293276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:timer0\|counter_seg_6:divfrq\|mux_2x1_6:mux06\|mux_2x1:mux3\|o " "Destination node timer:timer0\|counter_seg_6:divfrq\|mux_2x1_6:mux06\|mux_2x1:mux3\|o" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1.vhd" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer:timer0|counter_seg_6:divfrq|mux_2x1_6:mux06|mux_2x1:mux3|o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/data_path_projrtl1/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1686927293276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:timer0\|counter_seg_6:divfrq\|mux_2x1_6:mux06\|mux_2x1:mux4\|o " "Destination node timer:timer0\|counter_seg_6:divfrq\|mux_2x1_6:mux06\|mux_2x1:mux4\|o" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1.vhd" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer:timer0|counter_seg_6:divfrq|mux_2x1_6:mux06|mux_2x1:mux4|o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/data_path_projrtl1/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1686927293276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:timer0\|counter_seg_6:divfrq\|mux_2x1_6:mux06\|mux_2x1:mux5\|o " "Destination node timer:timer0\|counter_seg_6:divfrq\|mux_2x1_6:mux06\|mux_2x1:mux5\|o" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1.vhd" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer:timer0|counter_seg_6:divfrq|mux_2x1_6:mux06|mux_2x1:mux5|o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/data_path_projrtl1/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1686927293276 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1686927293276 ""}  } { { "cd-labs-dev/Projeto_RTL/Timer/Comparador/comparator_6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Comparador/comparator_6.vhd" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer:timer0|counter_seg_6:divfrq|comparator_6:comp06|eq } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/data_path_projrtl1/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686927293276 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node RESET (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1686927293276 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RESET } } } { "juscelino/cd-labs/projeto_1/datapath.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/datapath.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/data_path_projrtl1/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686927293276 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1686927293932 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686927293932 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686927293963 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1686927293979 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1686927293979 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1686927293979 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1686927293979 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1686927293979 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1686927293979 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1686927293979 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1686927293979 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "9 unused 3.3V 7 2 0 " "Number of I/O pins in group: 9 (unused VREF, 3.3V VCCIO, 7 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1686927294010 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1686927294010 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1686927294010 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686927294010 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686927294010 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686927294010 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686927294010 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686927294010 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686927294010 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686927294010 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686927294010 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1686927294010 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1686927294010 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686927294151 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1686927298635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686927299104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1686927299338 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1686927300635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686927300635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1686927300760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y0 X43_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11" {  } { { "loc" "" { Generic "C:/altera/13.0sp1/data_path_projrtl1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11"} 33 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1686927302573 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1686927302573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686927303260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1686927303260 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1686927303260 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1686927303557 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1686927303604 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "2 " "Found 2 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T 0 " "Pin \"T\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686927303651 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "E 0 " "Pin \"E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1686927303651 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1686927303651 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1686927303963 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1686927304042 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1686927304167 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686927304823 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1686927305229 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/data_path_projrtl1/output_files/datapath.fit.smsg " "Generated suppressed messages file C:/altera/13.0sp1/data_path_projrtl1/output_files/datapath.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1686927307338 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686927310620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 16 11:55:10 2023 " "Processing ended: Fri Jun 16 11:55:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686927310620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686927310620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686927310620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1686927310620 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1686927324870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686927324870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 11:55:24 2023 " "Processing started: Fri Jun 16 11:55:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686927324870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1686927324870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off datapath -c datapath " "Command: quartus_asm --read_settings_files=off --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1686927324870 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1686927331338 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1686927331510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4564 " "Peak virtual memory: 4564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686927333620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 16 11:55:33 2023 " "Processing ended: Fri Jun 16 11:55:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686927333620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686927333620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686927333620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1686927333620 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1686927335307 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1686927345635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686927345635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 11:55:39 2023 " "Processing started: Fri Jun 16 11:55:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686927345635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686927345635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta datapath -c datapath " "Command: quartus_sta datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686927345635 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1686927346463 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1686927347495 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1686927347698 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1686927347698 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "datapath.sdc " "Synopsys Design Constraints File file not found: 'datapath.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1686927349510 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1686927349542 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1686927349682 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name timer:timer0\|counter_seg_6:divfrq\|reg_1x6:bit_register_6\|ffd_6:inst0\|Q timer:timer0\|counter_seg_6:divfrq\|reg_1x6:bit_register_6\|ffd_6:inst0\|Q " "create_clock -period 1.000 -name timer:timer0\|counter_seg_6:divfrq\|reg_1x6:bit_register_6\|ffd_6:inst0\|Q timer:timer0\|counter_seg_6:divfrq\|reg_1x6:bit_register_6\|ffd_6:inst0\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1686927349682 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1686927349682 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1686927349901 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1686927350010 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1686927350042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.389 " "Worst-case setup slack is -1.389" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686927350042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686927350042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.389       -23.652 timer:timer0\|counter_seg_6:divfrq\|reg_1x6:bit_register_6\|ffd_6:inst0\|Q  " "   -1.389       -23.652 timer:timer0\|counter_seg_6:divfrq\|reg_1x6:bit_register_6\|ffd_6:inst0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686927350042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.076        -6.367 CLK  " "   -1.076        -6.367 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686927350042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686927350042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.196 " "Worst-case hold slack is -2.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686927350057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686927350057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.196        -8.791 CLK  " "   -2.196        -8.791 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686927350057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 timer:timer0\|counter_seg_6:divfrq\|reg_1x6:bit_register_6\|ffd_6:inst0\|Q  " "    0.391         0.000 timer:timer0\|counter_seg_6:divfrq\|reg_1x6:bit_register_6\|ffd_6:inst0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686927350057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686927350057 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1686927350073 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1686927350088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686927350088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686927350088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -7.222 CLK  " "   -1.222        -7.222 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686927350088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -22.000 timer:timer0\|counter_seg_6:divfrq\|reg_1x6:bit_register_6\|ffd_6:inst0\|Q  " "   -0.500       -22.000 timer:timer0\|counter_seg_6:divfrq\|reg_1x6:bit_register_6\|ffd_6:inst0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686927350088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686927350088 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1686927350495 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1686927350510 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1686927350682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.074 " "Worst-case setup slack is -0.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686927350682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686927350682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.074        -0.426 timer:timer0\|counter_seg_6:divfrq\|reg_1x6:bit_register_6\|ffd_6:inst0\|Q  " "   -0.074        -0.426 timer:timer0\|counter_seg_6:divfrq\|reg_1x6:bit_register_6\|ffd_6:inst0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686927350682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.006        -0.006 CLK  " "   -0.006        -0.006 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686927350682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686927350682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.199 " "Worst-case hold slack is -1.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686927350698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686927350698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.199        -5.422 CLK  " "   -1.199        -5.422 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686927350698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 timer:timer0\|counter_seg_6:divfrq\|reg_1x6:bit_register_6\|ffd_6:inst0\|Q  " "    0.215         0.000 timer:timer0\|counter_seg_6:divfrq\|reg_1x6:bit_register_6\|ffd_6:inst0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686927350698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686927350698 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1686927350698 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1686927350713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686927350713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686927350713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -7.222 CLK  " "   -1.222        -7.222 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686927350713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -22.000 timer:timer0\|counter_seg_6:divfrq\|reg_1x6:bit_register_6\|ffd_6:inst0\|Q  " "   -0.500       -22.000 timer:timer0\|counter_seg_6:divfrq\|reg_1x6:bit_register_6\|ffd_6:inst0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686927350713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686927350713 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1686927350901 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1686927350979 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1686927350979 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4550 " "Peak virtual memory: 4550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686927351276 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 16 11:55:51 2023 " "Processing ended: Fri Jun 16 11:55:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686927351276 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686927351276 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686927351276 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686927351276 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686927354120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686927354120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 11:55:53 2023 " "Processing started: Fri Jun 16 11:55:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686927354120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686927354120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off datapath -c datapath " "Command: quartus_eda --read_settings_files=off --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686927354120 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "datapath.vo C:/altera/13.0sp1/data_path_projrtl1/simulation/modelsim/ simulation " "Generated file datapath.vo in folder \"C:/altera/13.0sp1/data_path_projrtl1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1686927356620 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4518 " "Peak virtual memory: 4518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686927356760 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 16 11:55:56 2023 " "Processing ended: Fri Jun 16 11:55:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686927356760 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686927356760 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686927356760 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686927356760 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus II Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686927357495 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686927373607 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686927373607 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 11:56:13 2023 " "Processing started: Fri Jun 16 11:56:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686927373607 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1686927373607 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp datapath -c datapath --netlist_type=sgate " "Command: quartus_rpp datapath -c datapath --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1686927373607 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4424 " "Peak virtual memory: 4424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686927374279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 16 11:56:14 2023 " "Processing ended: Fri Jun 16 11:56:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686927374279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686927374279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686927374279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1686927374279 ""}
