<stg><name>A_IO_L2_in_7_x1</name>


<trans_list>

<trans id="98" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="6" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_605" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_605" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="9" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_7_0_x137, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_8_x19, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_7_x18, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="256" op_0_bw="64">
<![CDATA[
:3 %local_A_pong_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_A_pong_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:4 %specmemcore_ln6879 = specmemcore void @_ssdm_op_SpecMemCore, i256 %local_A_pong_V, i64 666, i64 24, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln6879"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln6886 = br void

]]></Node>
<StgValue><ssdm name="br_ln6886"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten13 = phi i12 0, void, i12 %add_ln890_188, void

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:1 %c3_V = phi i4 7, void, i4 %select_ln890, void

]]></Node>
<StgValue><ssdm name="c3_V"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten = phi i11 0, void, i11 %select_ln890_480, void

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:3 %c4_V = phi i5 0, void, i5 %select_ln890_477, void

]]></Node>
<StgValue><ssdm name="c4_V"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:4 %c5_V_17 = phi i6 0, void, i6 %add_ln691_793, void

]]></Node>
<StgValue><ssdm name="c5_V_17"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5 %add_ln890_188 = add i12 %indvar_flatten13, i12 1

]]></Node>
<StgValue><ssdm name="add_ln890_188"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6 %icmp_ln890 = icmp_eq  i12 %indvar_flatten13, i12 3072

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln890 = br i1 %icmp_ln890, void %.split10, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split10:0 %add_ln691 = add i4 %c3_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:3 %icmp_ln890_604 = icmp_eq  i11 %indvar_flatten, i11 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_604"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split10:4 %select_ln6886 = select i1 %icmp_ln890_604, i5 0, i5 %c4_V

]]></Node>
<StgValue><ssdm name="select_ln6886"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split10:5 %cmp_i_i72_mid1 = icmp_eq  i4 %add_ln691, i4 7

]]></Node>
<StgValue><ssdm name="cmp_i_i72_mid1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split10:6 %cmp_i_i7244 = icmp_eq  i4 %c3_V, i4 7

]]></Node>
<StgValue><ssdm name="cmp_i_i7244"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split10:7 %select_ln6886_1 = select i1 %icmp_ln890_604, i1 %cmp_i_i72_mid1, i1 %cmp_i_i7244

]]></Node>
<StgValue><ssdm name="select_ln6886_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:8 %xor_ln6886 = xor i1 %icmp_ln890_604, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln6886"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split10:9 %icmp_ln89052 = icmp_eq  i6 %c5_V_17, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln89052"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:10 %and_ln6886 = and i1 %icmp_ln89052, i1 %xor_ln6886

]]></Node>
<StgValue><ssdm name="and_ln6886"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split10:11 %select_ln890 = select i1 %icmp_ln890_604, i4 %add_ln691, i4 %c3_V

]]></Node>
<StgValue><ssdm name="select_ln890"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split10:12 %add_ln691_790 = add i5 %select_ln6886, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_790"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:14 %or_ln890 = or i1 %and_ln6886, i1 %icmp_ln890_604

]]></Node>
<StgValue><ssdm name="or_ln890"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split10:15 %select_ln890_475 = select i1 %or_ln890, i6 0, i6 %c5_V_17

]]></Node>
<StgValue><ssdm name="select_ln890_475"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="5">
<![CDATA[
.split10:16 %trunc_ln6895 = trunc i5 %add_ln691_790

]]></Node>
<StgValue><ssdm name="trunc_ln6895"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="5">
<![CDATA[
.split10:17 %trunc_ln6895_1 = trunc i5 %c4_V

]]></Node>
<StgValue><ssdm name="trunc_ln6895_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split10:18 %select_ln6886_2 = select i1 %icmp_ln890_604, i4 0, i4 %trunc_ln6895_1

]]></Node>
<StgValue><ssdm name="select_ln6886_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split10:19 %select_ln890_476 = select i1 %and_ln6886, i4 %trunc_ln6895, i4 %select_ln6886_2

]]></Node>
<StgValue><ssdm name="select_ln890_476"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
.split10:20 %tmp_1224_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %select_ln890_476, i5 0

]]></Node>
<StgValue><ssdm name="tmp_1224_cast"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split10:21 %select_ln890_477 = select i1 %and_ln6886, i5 %add_ln691_790, i5 %select_ln6886

]]></Node>
<StgValue><ssdm name="select_ln890_477"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="6">
<![CDATA[
.split10:22 %zext_ln6895 = zext i6 %select_ln890_475

]]></Node>
<StgValue><ssdm name="zext_ln6895"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split10:23 %add_ln6895 = add i9 %tmp_1224_cast, i9 %zext_ln6895

]]></Node>
<StgValue><ssdm name="add_ln6895"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split10:29 %br_ln6894 = br i1 %select_ln6886_1, void, void

]]></Node>
<StgValue><ssdm name="br_ln6894"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0 %add_ln691_793 = add i6 %select_ln890_475, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_793"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1 %add_ln890_187 = add i11 %indvar_flatten, i11 1

]]></Node>
<StgValue><ssdm name="add_ln890_187"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:2 %select_ln890_480 = select i1 %icmp_ln890_604, i11 1, i11 %add_ln890_187

]]></Node>
<StgValue><ssdm name="select_ln890_480"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_7_x1_loop_1_A_IO_L2_in_7_x1_loop_2_A_IO_L2_in_7_x1_loop_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split10:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3072, i64 3072, i64 3072

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:13 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_7_x1_loop_2_A_IO_L2_in_7_x1_loop_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="9">
<![CDATA[
.split10:24 %zext_ln6895_1 = zext i9 %add_ln6895

]]></Node>
<StgValue><ssdm name="zext_ln6895_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:25 %local_A_pong_V_addr = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln6895_1

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split10:26 %specpipeline_ln6891 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_822

]]></Node>
<StgValue><ssdm name="specpipeline_ln6891"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:27 %specloopname_ln6891 = specloopname void @_ssdm_op_SpecLoopName, void @empty_279

]]></Node>
<StgValue><ssdm name="specloopname_ln6891"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split10:28 %tmp = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_A_A_IO_L2_in_7_x18

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln6886_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
:0 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_A_IO_L2_in_8_x19, i256 %tmp

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln6886_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="61" st_id="4" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln6886_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="256" op_1_bw="9">
<![CDATA[
:0 %store_ln6895 = store i256 %tmp, i9 %local_A_pong_V_addr

]]></Node>
<StgValue><ssdm name="store_ln6895"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln6886_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln6896 = br void

]]></Node>
<StgValue><ssdm name="br_ln6896"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0 %br_ln6905 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln6905"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten33 = phi i16 %add_ln890_186, void %.preheader, i16 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten33"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.preheader:1 %c5_V = phi i6 %select_ln890_478, void %.preheader, i6 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader.preheader:2 %indvar_flatten21 = phi i12 %select_ln890_479, void %.preheader, i12 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten21"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.preheader:3 %c7_V = phi i5 %add_ln691_792, void %.preheader, i5 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c7_V"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:4 %add_ln890_186 = add i16 %indvar_flatten33, i16 1

]]></Node>
<StgValue><ssdm name="add_ln890_186"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:5 %icmp_ln890_605 = icmp_eq  i16 %indvar_flatten33, i16 32768

]]></Node>
<StgValue><ssdm name="icmp_ln890_605"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:6 %br_ln890 = br i1 %icmp_ln890_605, void %.preheader, void

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_605" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:0 %add_ln691_791 = add i6 %c5_V, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_791"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_605" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:3 %icmp_ln890_606 = icmp_eq  i12 %indvar_flatten21, i12 1024

]]></Node>
<StgValue><ssdm name="icmp_ln890_606"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_605" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:4 %select_ln890_478 = select i1 %icmp_ln890_606, i6 %add_ln691_791, i6 %c5_V

]]></Node>
<StgValue><ssdm name="select_ln890_478"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_605" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:6 %xor_ln890 = xor i1 %icmp_ln890_606, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_605" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:7 %icmp_ln890_607 = icmp_eq  i5 %c7_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_607"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_605" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:8 %and_ln890 = and i1 %icmp_ln890_607, i1 %xor_ln890

]]></Node>
<StgValue><ssdm name="and_ln890"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_605" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:10 %or_ln6907 = or i1 %and_ln890, i1 %icmp_ln890_606

]]></Node>
<StgValue><ssdm name="or_ln6907"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_605" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader:11 %select_ln6907 = select i1 %or_ln6907, i5 0, i5 %c7_V

]]></Node>
<StgValue><ssdm name="select_ln6907"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_605" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="5">
<![CDATA[
.preheader:12 %trunc_ln6912 = trunc i5 %select_ln6907

]]></Node>
<StgValue><ssdm name="trunc_ln6912"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_605" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:21 %add_ln691_792 = add i5 %select_ln6907, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_792"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_605" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:22 %add_ln890 = add i12 %indvar_flatten21, i12 1

]]></Node>
<StgValue><ssdm name="add_ln890"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_605" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader:23 %select_ln890_479 = select i1 %icmp_ln890_606, i12 1, i12 %add_ln890

]]></Node>
<StgValue><ssdm name="select_ln890_479"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_605" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="6">
<![CDATA[
.preheader:5 %zext_ln890 = zext i6 %select_ln890_478

]]></Node>
<StgValue><ssdm name="zext_ln890"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_605" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
.preheader:13 %tmp_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln6912, i5 0

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_605" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:14 %add_ln6912 = add i9 %tmp_cast, i9 %zext_ln890

]]></Node>
<StgValue><ssdm name="add_ln6912"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_605" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="9">
<![CDATA[
.preheader:15 %zext_ln6912 = zext i9 %add_ln6912

]]></Node>
<StgValue><ssdm name="zext_ln6912"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_605" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:16 %local_A_pong_V_addr_11 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln6912

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_11"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_605" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="256" op_0_bw="9">
<![CDATA[
.preheader:19 %local_A_pong_V_load = load i9 %local_A_pong_V_addr_11

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="89" st_id="8" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_605" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="256" op_0_bw="9">
<![CDATA[
.preheader:19 %local_A_pong_V_load = load i9 %local_A_pong_V_addr_11

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="90" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_605" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_7_x1_loop_4_A_IO_L2_in_7_x1_loop_5_A_IO_L2_in_7_x1_loop_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_605" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_605" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:9 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_7_x1_loop_5_A_IO_L2_in_7_x1_loop_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_605" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:17 %specpipeline_ln6909 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_822

]]></Node>
<StgValue><ssdm name="specpipeline_ln6909"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_605" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:18 %specloopname_ln6909 = specloopname void @_ssdm_op_SpecLoopName, void @empty_310

]]></Node>
<StgValue><ssdm name="specloopname_ln6909"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_605" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader:20 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_7_0_x137, i256 %local_A_pong_V_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_605" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
.preheader:24 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0">
<![CDATA[
:0 %ret_ln6917 = ret

]]></Node>
<StgValue><ssdm name="ret_ln6917"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
