

================================================================
== Vitis HLS Report for 'jacobi_1d_Pipeline_VITIS_LOOP_11_2'
================================================================
* Date:           Mon May  5 03:23:12 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        jacobi_1d
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      253|      253|  1.265 us|  1.265 us|  253|  253|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_2  |      251|      251|        18|          2|          1|   118|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 2, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.92>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 21 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 1, i7 %i"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 26 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.59ns)   --->   "%icmp_ln11 = icmp_eq  i7 %i_2, i7 119" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:11]   --->   Operation 28 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 118, i64 118, i64 118"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %for.inc.split, void %for.inc28.preheader.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:11]   --->   Operation 30 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%i_cast1 = zext i7 %i_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 31 'zext' 'i_cast1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %i_2, i3 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 32 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.72ns)   --->   "%add_ln12 = add i10 %shl_ln, i10 1016" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 33 'add' 'add_ln12' <Predicate = (!icmp_ln11)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%lshr_ln12_1 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %add_ln12, i32 3, i32 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 34 'partselect' 'lshr_ln12_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i7 %lshr_ln12_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 35 'zext' 'zext_ln12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i64 %A, i64 0, i64 %zext_ln12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 36 'getelementptr' 'A_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.20ns)   --->   "%A_load = load i7 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 37 'load' 'A_load' <Predicate = (!icmp_ln11)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 120> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i64 %A, i64 0, i64 %i_cast1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 38 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.20ns)   --->   "%A_load_1 = load i7 %A_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 39 'load' 'A_load_1' <Predicate = (!icmp_ln11)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 120> <RAM>
ST_1 : Operation 40 [1/1] (0.70ns)   --->   "%add_ln12_1 = add i7 %i_2, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 40 'add' 'add_ln12_1' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.72ns)   --->   "%add_ln12_2 = add i10 %shl_ln, i10 8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 41 'add' 'add_ln12_2' <Predicate = (!icmp_ln11)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %add_ln12_2, i32 3, i32 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 42 'partselect' 'lshr_ln' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln11 = store i7 %add_ln12_1, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:11]   --->   Operation 43 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 44 [1/2] (1.20ns)   --->   "%A_load = load i7 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 44 'load' 'A_load' <Predicate = (!icmp_ln11)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 120> <RAM>
ST_2 : Operation 45 [1/2] (1.20ns)   --->   "%A_load_1 = load i7 %A_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 45 'load' 'A_load_1' <Predicate = (!icmp_ln11)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 120> <RAM>

State 3 <SV = 2> <Delay = 2.89>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln12 = bitcast i64 %A_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 46 'bitcast' 'bitcast_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln12_1 = bitcast i64 %A_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 47 'bitcast' 'bitcast_ln12_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [5/5] (2.89ns)   --->   "%add = dadd i64 %bitcast_ln12, i64 %bitcast_ln12_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 48 'dadd' 'add' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.89>
ST_4 : Operation 49 [4/5] (2.89ns)   --->   "%add = dadd i64 %bitcast_ln12, i64 %bitcast_ln12_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 49 'dadd' 'add' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.89>
ST_5 : Operation 50 [3/5] (2.89ns)   --->   "%add = dadd i64 %bitcast_ln12, i64 %bitcast_ln12_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 50 'dadd' 'add' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.89>
ST_6 : Operation 51 [2/5] (2.89ns)   --->   "%add = dadd i64 %bitcast_ln12, i64 %bitcast_ln12_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 51 'dadd' 'add' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i7 %lshr_ln" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 52 'zext' 'zext_ln12_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i64 %A, i64 0, i64 %zext_ln12_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 53 'getelementptr' 'A_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [2/2] (1.20ns)   --->   "%A_load_2 = load i7 %A_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 54 'load' 'A_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 120> <RAM>

State 7 <SV = 6> <Delay = 2.89>
ST_7 : Operation 55 [1/5] (2.89ns)   --->   "%add = dadd i64 %bitcast_ln12, i64 %bitcast_ln12_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 55 'dadd' 'add' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/2] (1.20ns)   --->   "%A_load_2 = load i7 %A_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 56 'load' 'A_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 120> <RAM>

State 8 <SV = 7> <Delay = 2.89>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%bitcast_ln12_2 = bitcast i64 %A_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 57 'bitcast' 'bitcast_ln12_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [5/5] (2.89ns)   --->   "%add9 = dadd i64 %add, i64 %bitcast_ln12_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 58 'dadd' 'add9' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.89>
ST_9 : Operation 59 [4/5] (2.89ns)   --->   "%add9 = dadd i64 %add, i64 %bitcast_ln12_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 59 'dadd' 'add9' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.89>
ST_10 : Operation 60 [3/5] (2.89ns)   --->   "%add9 = dadd i64 %add, i64 %bitcast_ln12_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 60 'dadd' 'add9' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.89>
ST_11 : Operation 61 [2/5] (2.89ns)   --->   "%add9 = dadd i64 %add, i64 %bitcast_ln12_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 61 'dadd' 'add9' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.89>
ST_12 : Operation 62 [1/5] (2.89ns)   --->   "%add9 = dadd i64 %add, i64 %bitcast_ln12_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 62 'dadd' 'add9' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.33>
ST_13 : Operation 63 [5/5] (3.33ns)   --->   "%mul = dmul i64 %add9, i64 0.33333" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 63 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.33>
ST_14 : Operation 64 [4/5] (3.33ns)   --->   "%mul = dmul i64 %add9, i64 0.33333" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 64 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.33>
ST_15 : Operation 65 [3/5] (3.33ns)   --->   "%mul = dmul i64 %add9, i64 0.33333" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 65 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.33>
ST_16 : Operation 66 [2/5] (3.33ns)   --->   "%mul = dmul i64 %add9, i64 0.33333" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 66 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 73 'ret' 'ret_ln0' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 3.33>
ST_17 : Operation 67 [1/5] (3.33ns)   --->   "%mul = dmul i64 %add9, i64 0.33333" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 67 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.20>
ST_18 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:5]   --->   Operation 68 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 69 [1/1] (0.00ns)   --->   "%bitcast_ln12_3 = bitcast i64 %mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 69 'bitcast' 'bitcast_ln12_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 70 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i64 %B, i64 0, i64 %i_cast1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 70 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 71 [1/1] (1.20ns)   --->   "%store_ln12 = store i64 %bitcast_ln12_3, i7 %B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12]   --->   Operation 71 'store' 'store_ln12' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 120> <RAM>
ST_18 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.inc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:11]   --->   Operation 72 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.92ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12) on local variable 'i' [9]  (0 ns)
	'add' operation ('add_ln12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12) [18]  (0.725 ns)
	'getelementptr' operation ('A_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12) [21]  (0 ns)
	'load' operation ('A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12) on array 'A' [22]  (1.2 ns)

 <State 2>: 1.2ns
The critical path consists of the following:
	'load' operation ('A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12) on array 'A' [22]  (1.2 ns)

 <State 3>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12) [27]  (2.9 ns)

 <State 4>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12) [27]  (2.9 ns)

 <State 5>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12) [27]  (2.9 ns)

 <State 6>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12) [27]  (2.9 ns)

 <State 7>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12) [27]  (2.9 ns)

 <State 8>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12) [35]  (2.9 ns)

 <State 9>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12) [35]  (2.9 ns)

 <State 10>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12) [35]  (2.9 ns)

 <State 11>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12) [35]  (2.9 ns)

 <State 12>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12) [35]  (2.9 ns)

 <State 13>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12) [36]  (3.33 ns)

 <State 14>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12) [36]  (3.33 ns)

 <State 15>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12) [36]  (3.33 ns)

 <State 16>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12) [36]  (3.33 ns)

 <State 17>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12) [36]  (3.33 ns)

 <State 18>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12) of variable 'bitcast_ln12_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:12 on array 'B' [39]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
