srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: VHDL library search path for library "std" is now "E:/Vivado/2023.2/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: VHDL library search path for library "synopsys" is now "E:/Vivado/2023.2/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: VHDL library search path for library "ieee" is now "E:/Vivado/2023.2/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: VHDL library search path for library "unimacro" is now "E:/Vivado/2023.2/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: VHDL library search path for library "unisim" is now "E:/Vivado/2023.2/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: VHDL library search path for library "vl" is now "E:/Vivado/2023.2/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: VHDL library search path for library "xpm" is now "E:/Vivado/2023.2/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
-- Analyzing VHDL file "C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sources_1/imports/modules/ALU.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ALU' (VHDL-1012)
INFO: analyzing architecture 'ALUBehavior' of entity 'alu' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sources_1/imports/design/modules/Accu.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'Accu' (VHDL-1012)
INFO: analyzing architecture 'AccuBehavior' of entity 'accu' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sources_1/imports/design/auxmodules/Aux_AUXMUX.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'Aux_AUXMUX' (VHDL-1012)
INFO: analyzing architecture 'Aux_AUXMUXBehavior' of entity 'aux_auxmux' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sources_1/imports/design/auxmodules/Aux_ButtonClk.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'Aux_ButtonClk' (VHDL-1012)
INFO: analyzing architecture 'Aux_ButtonClkBehavior' of entity 'aux_buttonclk' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sources_1/imports/auxmodules/Aux_ClockDiv.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'Aux_ClockDiv' (VHDL-1012)
INFO: analyzing architecture 'Aux_ClockDivBehavior' of entity 'aux_clockdiv' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sources_1/imports/auxmodules/Aux_NXS47Seg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'Aux_NXS47Seg' (VHDL-1012)
INFO: analyzing architecture 'Aux_NXS47SegBehavior' of entity 'aux_nxs47seg' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Marvin/AppData/Local/Temp/VivadoEditorAssist4586105489310205653.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'CtrlUnitV3' (VHDL-1012)
INFO: analyzing architecture 'CtrlUnitBehavior' of entity 'ctrlunitv3' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sources_1/imports/design/modules/IMUX.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'IMUX' (VHDL-1012)
INFO: analyzing architecture 'IMUXBehavior' of entity 'imux' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sources_1/imports/modules/InBuffer.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'InBuffer' (VHDL-1012)
INFO: analyzing architecture 'InBufferBehavior' of entity 'inbuffer' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sources_1/imports/design/modules/InstrPtr.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'InstrPtr' (VHDL-1012)
INFO: analyzing architecture 'InstrPtrBehavior' of entity 'instrptr' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sources_1/imports/design/modules/InstrReg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'InstrReg' (VHDL-1012)
INFO: analyzing architecture 'InstrRegBehavior' of entity 'instrreg' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Marvin/AppData/Local/Temp/VivadoEditorAssist17575756756485488184.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'MicroProgV3' (VHDL-1012)
INFO: analyzing architecture 'MicroProgV3Behavior' of entity 'microprogv3' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sources_1/imports/design/modules/OMUX.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'OMUX' (VHDL-1012)
INFO: analyzing architecture 'OMUXBehavior' of entity 'omux' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sources_1/imports/design/modules/OutReg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'OutReg' (VHDL-1012)
INFO: analyzing architecture 'OutRegBehavior' of entity 'outreg' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Marvin/AppData/Local/Temp/VivadoEditorAssist9082583267913099135.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ProgROM_Testprog3' (VHDL-1012)
INFO: analyzing architecture 'ProgROMBehavior' of entity 'progrom_testprog3' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sources_1/imports/modules/RAM.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'RAM' (VHDL-1012)
INFO: analyzing architecture 'RAMBehavior' of entity 'ram' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Marvin/AppData/Local/Temp/VivadoEditorAssist9170816810344453127.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'MINIuP_T6' (VHDL-1012)
INFO: analyzing architecture 'MINIuP_T6Behavior' of entity 'miniup_t6' (VHDL-9006)
C:/Users/Marvin/AppData/Local/Temp/VivadoEditorAssist9170816810344453127.tmp(185): ERROR: 'clk_cpu' is not declared (VHDL-1241)
-- Analyzing VHDL file "C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sources_1/imports/modules/CtrlUnitV2.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'CtrlUnitV2' (VHDL-1012)
INFO: analyzing architecture 'CtrlUnitBehavior' of entity 'ctrlunitv2' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sources_1/imports/modules/MicroProgV2.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'MicroProgV2' (VHDL-1012)
INFO: analyzing architecture 'MicroProgV2Behavior' of entity 'microprogv2' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sources_1/imports/testprgs/ProgROM_Testprog2.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ProgROM_Testprog2' (VHDL-1012)
INFO: analyzing architecture 'ProgROMBehavior' of entity 'progrom_testprog2' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sources_1/imports/tasks/MINIuP_T5.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'MINIuP_T5' (VHDL-1012)
INFO: analyzing architecture 'MINIuP_T5Behavior' of entity 'miniup_t5' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Marvin/Desktop/DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/modules/CtrlUnitV1.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'CtrlUnitV1' (VHDL-1012)
INFO: analyzing architecture 'CtrlUnitBehavior' of entity 'ctrlunitv1' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sources_1/imports/design/modules/MicroProgV1.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'MicroProgV1' (VHDL-1012)
INFO: analyzing architecture 'MicroProgV1Behavior' of entity 'microprogv1' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sources_1/imports/design/testprgs/ProgROM_Testprog1.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ProgROM_Testprog1' (VHDL-1012)
INFO: analyzing architecture 'ProgROMBehavior' of entity 'progrom_testprog1' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sources_1/imports/tasks/MINIuP_T4.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'MINIuP_T4' (VHDL-1012)
INFO: analyzing architecture 'MINIuP_T4Behavior' of entity 'miniup_t4' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sources_1/imports/auxmodules/Aux_ALUCtrlS.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'Aux_ALUCtrlS' (VHDL-1012)
INFO: analyzing architecture 'Aux_ALUCtrlSBehavior' of entity 'aux_aluctrls' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sources_1/imports/tasks/MINIuP_T1.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'MINIuP_T1' (VHDL-1012)
INFO: analyzing architecture 'MINIuP_T1Behavior' of entity 'miniup_t1' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sources_1/imports/design/tasks/MINIuP_T2.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'MINIuP_T2' (VHDL-1012)
INFO: analyzing architecture 'MINIuP_T2Behavior' of entity 'miniup_t2' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Marvin/Desktop/Labor_3Vorbereitung/Labor_3Vorbereitung.srcs/sources_1/imports/design/tasks/MINIuP_T3.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'MINIuP_T3' (VHDL-1012)
INFO: analyzing architecture 'MINIuP_T3Behavior' of entity 'miniup_t3' (VHDL-9006)
srcscan exits with return value 0
