/*================================================*\
		  Filename ï¹
			Author ï¹
	  Description  ï¹
		 Called by ï¹
Revision History   ï¹mm/dd/202x
		  			  Revision 1.0
  			  Emailï¹
			Companyï¹
\*================================================*/
module 	HC_SR04_TOP(
	input  			Clk		, //system clock 50MHz
	input   		Rst_n	, //reset ï¼Œlow valid
	
	input   		echo	, //
	output   		trig	, //è§¦å‘æµ‹è·ä¿¡å·
	output	[19:0] data
);
//Interrnal wire/reg declarations

	
	
//Module instantiations ï¼self-build module
	hc_sr_driver	hc_sr_driver(
		/*input  wire		*/.Clk		(Clk	), //system clock 50MHz
		/*input  wire 		*/.Rst_n	(Rst_n	), //reset ï¼Œlow valid

		/*input  wire 		*/.echo		(echo	), //
		/*output wire  		*/.trig		(trig	), //è§¦å‘æµ‹è·ä¿¡å·

		/*output reg [18:00]*/.data_o	(data)  //æ£€æµ‹è·ç¦»ï¼Œä¿ç•™3ä½å°æ•°ï¼Œå•ä½ï¼šcm
);


//top_seg_led top_seg_led(
//    .sys_clk        (Clk),       // å…¨å±€æ—¶é’Ÿä¿¡å·
//    .sys_rst_n      (Rst_n),       // å¤ä½ä¿¡å·ï¼ˆä½æœ‰æ•ˆï¼
//    .data           (line_data),     // æ•°ç ç®¡æ˜¾ç¤ºçš„æ•°å€
//    .point          (6'b001000),                // æ•°ç ç®¡å°æ•°ç‚¹çš„ä½ç½
//    .seg_sel        (sel),       // æ•°ç ç®¡ä½é€‰ä¿¡å
//    .seg_led        (seg),         // æ•°ç ç®¡æ®µé€‰ä¿¡å
//    .data4          (data4),
//    .data5          (data5)
//);

//Logic Description
	

endmodule 
