// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "12/03/2017 20:44:59"

// 
// Device: Altera EP4CE115F29I7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module FU (
	p3_lm_sm_bit,
	p4_lm_sm_bit,
	p5_lm_sm_bit,
	lm_sm_bit,
	op1_check,
	op2_check,
	p5_dest,
	p4_dest,
	p3_dest,
	p4_valid,
	p5_valid,
	p3_valid,
	flush_bit_pipe2,
	A1,
	A2,
	p3_a3,
	p4_a3,
	p5_a3,
	source1_cycle,
	source2_cycle,
	mux_memd,
	mux_dr,
	stall_bit,
	mux_op1,
	mux_op2,
	mux_d1,
	mux_d2);
input 	p3_lm_sm_bit;
input 	p4_lm_sm_bit;
input 	p5_lm_sm_bit;
input 	lm_sm_bit;
input 	op1_check;
input 	op2_check;
input 	p5_dest;
input 	p4_dest;
input 	p3_dest;
input 	p4_valid;
input 	p5_valid;
input 	p3_valid;
input 	flush_bit_pipe2;
input 	[2:0] A1;
input 	[2:0] A2;
input 	[2:0] p3_a3;
input 	[2:0] p4_a3;
input 	[2:0] p5_a3;
input 	[1:0] source1_cycle;
input 	[1:0] source2_cycle;
output 	mux_memd;
output 	mux_dr;
output 	stall_bit;
output 	[1:0] mux_op1;
output 	[1:0] mux_op2;
output 	[1:0] mux_d1;
output 	[1:0] mux_d2;

// Design Ports Information
// p5_dest	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// flush_bit_pipe2	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mux_memd	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mux_dr	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stall_bit	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mux_op1[0]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mux_op1[1]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mux_op2[0]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mux_op2[1]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mux_d1[0]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mux_d1[1]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mux_d2[0]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mux_d2[1]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A1[0]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A1[1]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p3_a3[1]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p3_a3[0]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p3_valid	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lm_sm_bit	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p3_lm_sm_bit	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A1[2]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p3_a3[2]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A2[0]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A2[1]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A2[2]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// source2_cycle[0]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// source2_cycle[1]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p4_valid	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p4_lm_sm_bit	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p4_a3[0]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p4_a3[2]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p4_a3[1]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p4_dest	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// source1_cycle[0]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// source1_cycle[1]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op1_check	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op2_check	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p3_dest	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p5_a3[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p5_a3[0]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p5_valid	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p5_lm_sm_bit	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p5_a3[2]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("test_v.sdo");
// synopsys translate_on

wire \p5_dest~input_o ;
wire \flush_bit_pipe2~input_o ;
wire \mux_memd~output_o ;
wire \mux_dr~output_o ;
wire \stall_bit~output_o ;
wire \mux_op1[0]~output_o ;
wire \mux_op1[1]~output_o ;
wire \mux_op2[0]~output_o ;
wire \mux_op2[1]~output_o ;
wire \mux_d1[0]~output_o ;
wire \mux_d1[1]~output_o ;
wire \mux_d2[0]~output_o ;
wire \mux_d2[1]~output_o ;
wire \op1_check~input_o ;
wire \op2_check~input_o ;
wire \process_0~11_combout ;
wire \source2_cycle[0]~input_o ;
wire \source2_cycle[1]~input_o ;
wire \Equal9~0_combout ;
wire \p4_dest~input_o ;
wire \p4_a3[0]~input_o ;
wire \p4_valid~input_o ;
wire \p4_lm_sm_bit~input_o ;
wire \lm_sm_bit~input_o ;
wire \process_0~5_combout ;
wire \p4_a3[1]~input_o ;
wire \p4_a3[2]~input_o ;
wire \A2[1]~input_o ;
wire \A2[2]~input_o ;
wire \process_0~6_combout ;
wire \A2[0]~input_o ;
wire \process_0~7_combout ;
wire \mux_memd~6_combout ;
wire \p3_a3[2]~input_o ;
wire \A1[2]~input_o ;
wire \p3_valid~input_o ;
wire \p3_lm_sm_bit~input_o ;
wire \process_0~1_combout ;
wire \p3_a3[0]~input_o ;
wire \p3_a3[1]~input_o ;
wire \A1[1]~input_o ;
wire \A1[0]~input_o ;
wire \process_0~0_combout ;
wire \process_0~2_combout ;
wire \process_0~3_combout ;
wire \process_0~4_combout ;
wire \mux_memd~2_combout ;
wire \Equal1~0_combout ;
wire \process_0~9_combout ;
wire \process_0~10_combout ;
wire \mux_memd~4_combout ;
wire \source1_cycle[0]~input_o ;
wire \source1_cycle[1]~input_o ;
wire \mux_dr~0_combout ;
wire \process_0~8_combout ;
wire \stall_bit~2_combout ;
wire \mux_memd~3_combout ;
wire \mux_memd~5_combout ;
wire \mux_memd$latch~combout ;
wire \mux_dr~1_combout ;
wire \mux_dr~2_combout ;
wire \mux_dr~3_combout ;
wire \mux_dr~4_combout ;
wire \mux_dr$latch~combout ;
wire \stall_bit~9_combout ;
wire \stall_bit~10_combout ;
wire \p3_dest~input_o ;
wire \stall_bit~11_combout ;
wire \stall_bit~15_combout ;
wire \mux_d2[1]~2_combout ;
wire \stall_bit~4_combout ;
wire \stall_bit~7_combout ;
wire \stall_bit~5_combout ;
wire \Equal3~0_combout ;
wire \stall_bit~6_combout ;
wire \stall_bit~8_combout ;
wire \stall_bit~3_combout ;
wire \stall_bit~12_combout ;
wire \stall_bit~13_combout ;
wire \mux_d2[1]~3_combout ;
wire \stall_bit~14_combout ;
wire \stall_bit$latch~combout ;
wire \mux_op1[0]~7_combout ;
wire \mux_op1[1]~8_combout ;
wire \mux_op1[1]~6_combout ;
wire \mux_op1[1]~6clkctrl_outclk ;
wire \mux_op1[0]$latch~combout ;
wire \mux_op1[1]~9_combout ;
wire \mux_op1[1]$latch~combout ;
wire \mux_op2[0]~4_combout ;
wire \mux_op2[1]~2_combout ;
wire \mux_op2[1]~2clkctrl_outclk ;
wire \mux_op2[0]$latch~combout ;
wire \Equal9~1_combout ;
wire \mux_op2[1]~3_combout ;
wire \mux_op2[1]$latch~combout ;
wire \mux_d1[0]~2_combout ;
wire \mux_d1[1]~7_combout ;
wire \mux_d1[1]~7clkctrl_outclk ;
wire \mux_d1[0]$latch~combout ;
wire \p5_a3[1]~input_o ;
wire \p5_a3[0]~input_o ;
wire \mux_d1[1]~3_combout ;
wire \p5_a3[2]~input_o ;
wire \p5_lm_sm_bit~input_o ;
wire \p5_valid~input_o ;
wire \process_0~12_combout ;
wire \mux_d1[1]~4_combout ;
wire \mux_d1[1]~5_combout ;
wire \mux_d1[1]~6_combout ;
wire \mux_d1[1]$latch~combout ;
wire \mux_d2[0]~4_combout ;
wire \mux_d2[1]~5_combout ;
wire \mux_d2[1]~5clkctrl_outclk ;
wire \mux_d2[0]$latch~combout ;
wire \mux_d2[1]~7_combout ;
wire \mux_d2[1]~6_combout ;
wire \mux_d2[1]~8_combout ;
wire \mux_d2[1]~9_combout ;
wire \mux_d2[1]$latch~combout ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \mux_memd~output (
	.i(\mux_memd$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mux_memd~output_o ),
	.obar());
// synopsys translate_off
defparam \mux_memd~output .bus_hold = "false";
defparam \mux_memd~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \mux_dr~output (
	.i(\mux_dr$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mux_dr~output_o ),
	.obar());
// synopsys translate_off
defparam \mux_dr~output .bus_hold = "false";
defparam \mux_dr~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \stall_bit~output (
	.i(\stall_bit$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stall_bit~output_o ),
	.obar());
// synopsys translate_off
defparam \stall_bit~output .bus_hold = "false";
defparam \stall_bit~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \mux_op1[0]~output (
	.i(\mux_op1[0]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mux_op1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mux_op1[0]~output .bus_hold = "false";
defparam \mux_op1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \mux_op1[1]~output (
	.i(\mux_op1[1]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mux_op1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mux_op1[1]~output .bus_hold = "false";
defparam \mux_op1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \mux_op2[0]~output (
	.i(\mux_op2[0]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mux_op2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mux_op2[0]~output .bus_hold = "false";
defparam \mux_op2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \mux_op2[1]~output (
	.i(\mux_op2[1]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mux_op2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mux_op2[1]~output .bus_hold = "false";
defparam \mux_op2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \mux_d1[0]~output (
	.i(\mux_d1[0]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mux_d1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mux_d1[0]~output .bus_hold = "false";
defparam \mux_d1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \mux_d1[1]~output (
	.i(\mux_d1[1]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mux_d1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mux_d1[1]~output .bus_hold = "false";
defparam \mux_d1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \mux_d2[0]~output (
	.i(\mux_d2[0]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mux_d2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mux_d2[0]~output .bus_hold = "false";
defparam \mux_d2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \mux_d2[1]~output (
	.i(\mux_d2[1]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mux_d2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mux_d2[1]~output .bus_hold = "false";
defparam \mux_d2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X115_Y25_N15
cycloneive_io_ibuf \op1_check~input (
	.i(op1_check),
	.ibar(gnd),
	.o(\op1_check~input_o ));
// synopsys translate_off
defparam \op1_check~input .bus_hold = "false";
defparam \op1_check~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y25_N22
cycloneive_io_ibuf \op2_check~input (
	.i(op2_check),
	.ibar(gnd),
	.o(\op2_check~input_o ));
// synopsys translate_off
defparam \op2_check~input .bus_hold = "false";
defparam \op2_check~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y25_N4
cycloneive_lcell_comb \process_0~11 (
// Equation(s):
// \process_0~11_combout  = (\op1_check~input_o ) # (\op2_check~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\op1_check~input_o ),
	.datad(\op2_check~input_o ),
	.cin(gnd),
	.combout(\process_0~11_combout ),
	.cout());
// synopsys translate_off
defparam \process_0~11 .lut_mask = 16'hFFF0;
defparam \process_0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \source2_cycle[0]~input (
	.i(source2_cycle[0]),
	.ibar(gnd),
	.o(\source2_cycle[0]~input_o ));
// synopsys translate_off
defparam \source2_cycle[0]~input .bus_hold = "false";
defparam \source2_cycle[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y41_N1
cycloneive_io_ibuf \source2_cycle[1]~input (
	.i(source2_cycle[1]),
	.ibar(gnd),
	.o(\source2_cycle[1]~input_o ));
// synopsys translate_off
defparam \source2_cycle[1]~input .bus_hold = "false";
defparam \source2_cycle[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N20
cycloneive_lcell_comb \Equal9~0 (
// Equation(s):
// \Equal9~0_combout  = (\source2_cycle[0]~input_o  & !\source2_cycle[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\source2_cycle[0]~input_o ),
	.datad(\source2_cycle[1]~input_o ),
	.cin(gnd),
	.combout(\Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal9~0 .lut_mask = 16'h00F0;
defparam \Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \p4_dest~input (
	.i(p4_dest),
	.ibar(gnd),
	.o(\p4_dest~input_o ));
// synopsys translate_off
defparam \p4_dest~input .bus_hold = "false";
defparam \p4_dest~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N8
cycloneive_io_ibuf \p4_a3[0]~input (
	.i(p4_a3[0]),
	.ibar(gnd),
	.o(\p4_a3[0]~input_o ));
// synopsys translate_off
defparam \p4_a3[0]~input .bus_hold = "false";
defparam \p4_a3[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y47_N22
cycloneive_io_ibuf \p4_valid~input (
	.i(p4_valid),
	.ibar(gnd),
	.o(\p4_valid~input_o ));
// synopsys translate_off
defparam \p4_valid~input .bus_hold = "false";
defparam \p4_valid~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y47_N15
cycloneive_io_ibuf \p4_lm_sm_bit~input (
	.i(p4_lm_sm_bit),
	.ibar(gnd),
	.o(\p4_lm_sm_bit~input_o ));
// synopsys translate_off
defparam \p4_lm_sm_bit~input .bus_hold = "false";
defparam \p4_lm_sm_bit~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y48_N8
cycloneive_io_ibuf \lm_sm_bit~input (
	.i(lm_sm_bit),
	.ibar(gnd),
	.o(\lm_sm_bit~input_o ));
// synopsys translate_off
defparam \lm_sm_bit~input .bus_hold = "false";
defparam \lm_sm_bit~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y47_N24
cycloneive_lcell_comb \process_0~5 (
// Equation(s):
// \process_0~5_combout  = (\p4_valid~input_o  & ((!\lm_sm_bit~input_o ) # (!\p4_lm_sm_bit~input_o )))

	.dataa(\p4_valid~input_o ),
	.datab(gnd),
	.datac(\p4_lm_sm_bit~input_o ),
	.datad(\lm_sm_bit~input_o ),
	.cin(gnd),
	.combout(\process_0~5_combout ),
	.cout());
// synopsys translate_off
defparam \process_0~5 .lut_mask = 16'h0AAA;
defparam \process_0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y31_N1
cycloneive_io_ibuf \p4_a3[1]~input (
	.i(p4_a3[1]),
	.ibar(gnd),
	.o(\p4_a3[1]~input_o ));
// synopsys translate_off
defparam \p4_a3[1]~input .bus_hold = "false";
defparam \p4_a3[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y26_N22
cycloneive_io_ibuf \p4_a3[2]~input (
	.i(p4_a3[2]),
	.ibar(gnd),
	.o(\p4_a3[2]~input_o ));
// synopsys translate_off
defparam \p4_a3[2]~input .bus_hold = "false";
defparam \p4_a3[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y33_N1
cycloneive_io_ibuf \A2[1]~input (
	.i(A2[1]),
	.ibar(gnd),
	.o(\A2[1]~input_o ));
// synopsys translate_off
defparam \A2[1]~input .bus_hold = "false";
defparam \A2[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y31_N8
cycloneive_io_ibuf \A2[2]~input (
	.i(A2[2]),
	.ibar(gnd),
	.o(\A2[2]~input_o ));
// synopsys translate_off
defparam \A2[2]~input .bus_hold = "false";
defparam \A2[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N20
cycloneive_lcell_comb \process_0~6 (
// Equation(s):
// \process_0~6_combout  = (\p4_a3[1]~input_o  & (\A2[1]~input_o  & (\p4_a3[2]~input_o  $ (!\A2[2]~input_o )))) # (!\p4_a3[1]~input_o  & (!\A2[1]~input_o  & (\p4_a3[2]~input_o  $ (!\A2[2]~input_o ))))

	.dataa(\p4_a3[1]~input_o ),
	.datab(\p4_a3[2]~input_o ),
	.datac(\A2[1]~input_o ),
	.datad(\A2[2]~input_o ),
	.cin(gnd),
	.combout(\process_0~6_combout ),
	.cout());
// synopsys translate_off
defparam \process_0~6 .lut_mask = 16'h8421;
defparam \process_0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N15
cycloneive_io_ibuf \A2[0]~input (
	.i(A2[0]),
	.ibar(gnd),
	.o(\A2[0]~input_o ));
// synopsys translate_off
defparam \A2[0]~input .bus_hold = "false";
defparam \A2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N30
cycloneive_lcell_comb \process_0~7 (
// Equation(s):
// \process_0~7_combout  = (\process_0~5_combout  & (\process_0~6_combout  & (\p4_a3[0]~input_o  $ (!\A2[0]~input_o ))))

	.dataa(\p4_a3[0]~input_o ),
	.datab(\process_0~5_combout ),
	.datac(\process_0~6_combout ),
	.datad(\A2[0]~input_o ),
	.cin(gnd),
	.combout(\process_0~7_combout ),
	.cout());
// synopsys translate_off
defparam \process_0~7 .lut_mask = 16'h8040;
defparam \process_0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N30
cycloneive_lcell_comb \mux_memd~6 (
// Equation(s):
// \mux_memd~6_combout  = (!\p4_dest~input_o  & (\process_0~7_combout  & ((\source2_cycle[1]~input_o ) # (!\source2_cycle[0]~input_o ))))

	.dataa(\source2_cycle[1]~input_o ),
	.datab(\p4_dest~input_o ),
	.datac(\process_0~7_combout ),
	.datad(\source2_cycle[0]~input_o ),
	.cin(gnd),
	.combout(\mux_memd~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux_memd~6 .lut_mask = 16'h2030;
defparam \mux_memd~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y26_N15
cycloneive_io_ibuf \p3_a3[2]~input (
	.i(p3_a3[2]),
	.ibar(gnd),
	.o(\p3_a3[2]~input_o ));
// synopsys translate_off
defparam \p3_a3[2]~input .bus_hold = "false";
defparam \p3_a3[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y30_N1
cycloneive_io_ibuf \A1[2]~input (
	.i(A1[2]),
	.ibar(gnd),
	.o(\A1[2]~input_o ));
// synopsys translate_off
defparam \A1[2]~input .bus_hold = "false";
defparam \A1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y46_N8
cycloneive_io_ibuf \p3_valid~input (
	.i(p3_valid),
	.ibar(gnd),
	.o(\p3_valid~input_o ));
// synopsys translate_off
defparam \p3_valid~input .bus_hold = "false";
defparam \p3_valid~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y46_N1
cycloneive_io_ibuf \p3_lm_sm_bit~input (
	.i(p3_lm_sm_bit),
	.ibar(gnd),
	.o(\p3_lm_sm_bit~input_o ));
// synopsys translate_off
defparam \p3_lm_sm_bit~input .bus_hold = "false";
defparam \p3_lm_sm_bit~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y46_N20
cycloneive_lcell_comb \process_0~1 (
// Equation(s):
// \process_0~1_combout  = (\p3_valid~input_o  & ((!\lm_sm_bit~input_o ) # (!\p3_lm_sm_bit~input_o )))

	.dataa(\p3_valid~input_o ),
	.datab(gnd),
	.datac(\p3_lm_sm_bit~input_o ),
	.datad(\lm_sm_bit~input_o ),
	.cin(gnd),
	.combout(\process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \process_0~1 .lut_mask = 16'h0AAA;
defparam \process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y44_N8
cycloneive_io_ibuf \p3_a3[0]~input (
	.i(p3_a3[0]),
	.ibar(gnd),
	.o(\p3_a3[0]~input_o ));
// synopsys translate_off
defparam \p3_a3[0]~input .bus_hold = "false";
defparam \p3_a3[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y27_N8
cycloneive_io_ibuf \p3_a3[1]~input (
	.i(p3_a3[1]),
	.ibar(gnd),
	.o(\p3_a3[1]~input_o ));
// synopsys translate_off
defparam \p3_a3[1]~input .bus_hold = "false";
defparam \p3_a3[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y34_N15
cycloneive_io_ibuf \A1[1]~input (
	.i(A1[1]),
	.ibar(gnd),
	.o(\A1[1]~input_o ));
// synopsys translate_off
defparam \A1[1]~input .bus_hold = "false";
defparam \A1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N1
cycloneive_io_ibuf \A1[0]~input (
	.i(A1[0]),
	.ibar(gnd),
	.o(\A1[0]~input_o ));
// synopsys translate_off
defparam \A1[0]~input .bus_hold = "false";
defparam \A1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N18
cycloneive_lcell_comb \process_0~0 (
// Equation(s):
// \process_0~0_combout  = (\p3_a3[0]~input_o  & (\A1[0]~input_o  & (\p3_a3[1]~input_o  $ (!\A1[1]~input_o )))) # (!\p3_a3[0]~input_o  & (!\A1[0]~input_o  & (\p3_a3[1]~input_o  $ (!\A1[1]~input_o ))))

	.dataa(\p3_a3[0]~input_o ),
	.datab(\p3_a3[1]~input_o ),
	.datac(\A1[1]~input_o ),
	.datad(\A1[0]~input_o ),
	.cin(gnd),
	.combout(\process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \process_0~0 .lut_mask = 16'h8241;
defparam \process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N16
cycloneive_lcell_comb \process_0~2 (
// Equation(s):
// \process_0~2_combout  = (\process_0~1_combout  & (\process_0~0_combout  & (\p3_a3[2]~input_o  $ (!\A1[2]~input_o ))))

	.dataa(\p3_a3[2]~input_o ),
	.datab(\A1[2]~input_o ),
	.datac(\process_0~1_combout ),
	.datad(\process_0~0_combout ),
	.cin(gnd),
	.combout(\process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \process_0~2 .lut_mask = 16'h9000;
defparam \process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N10
cycloneive_lcell_comb \process_0~3 (
// Equation(s):
// \process_0~3_combout  = (\p3_a3[0]~input_o  & (\A2[0]~input_o  & (\p3_a3[1]~input_o  $ (!\A2[1]~input_o )))) # (!\p3_a3[0]~input_o  & (!\A2[0]~input_o  & (\p3_a3[1]~input_o  $ (!\A2[1]~input_o ))))

	.dataa(\p3_a3[0]~input_o ),
	.datab(\p3_a3[1]~input_o ),
	.datac(\A2[1]~input_o ),
	.datad(\A2[0]~input_o ),
	.cin(gnd),
	.combout(\process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \process_0~3 .lut_mask = 16'h8241;
defparam \process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N2
cycloneive_lcell_comb \process_0~4 (
// Equation(s):
// \process_0~4_combout  = (\process_0~1_combout  & (\process_0~3_combout  & (\p3_a3[2]~input_o  $ (!\A2[2]~input_o ))))

	.dataa(\p3_a3[2]~input_o ),
	.datab(\process_0~1_combout ),
	.datac(\A2[2]~input_o ),
	.datad(\process_0~3_combout ),
	.cin(gnd),
	.combout(\process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \process_0~4 .lut_mask = 16'h8400;
defparam \process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N4
cycloneive_lcell_comb \mux_memd~2 (
// Equation(s):
// \mux_memd~2_combout  = (\process_0~2_combout  & (((\mux_memd~6_combout ) # (\process_0~4_combout )))) # (!\process_0~2_combout  & (\Equal9~0_combout  & ((\process_0~4_combout ))))

	.dataa(\Equal9~0_combout ),
	.datab(\mux_memd~6_combout ),
	.datac(\process_0~2_combout ),
	.datad(\process_0~4_combout ),
	.cin(gnd),
	.combout(\mux_memd~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_memd~2 .lut_mask = 16'hFAC0;
defparam \mux_memd~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N6
cycloneive_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = \p4_a3[2]~input_o  $ (\A1[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\p4_a3[2]~input_o ),
	.datad(\A1[2]~input_o ),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0FF0;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N24
cycloneive_lcell_comb \process_0~9 (
// Equation(s):
// \process_0~9_combout  = (\p4_a3[1]~input_o  $ (\A1[1]~input_o )) # (!\process_0~5_combout )

	.dataa(gnd),
	.datab(\p4_a3[1]~input_o ),
	.datac(\process_0~5_combout ),
	.datad(\A1[1]~input_o ),
	.cin(gnd),
	.combout(\process_0~9_combout ),
	.cout());
// synopsys translate_off
defparam \process_0~9 .lut_mask = 16'h3FCF;
defparam \process_0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N18
cycloneive_lcell_comb \process_0~10 (
// Equation(s):
// \process_0~10_combout  = (\Equal1~0_combout ) # ((\process_0~9_combout ) # (\p4_a3[0]~input_o  $ (\A1[0]~input_o )))

	.dataa(\Equal1~0_combout ),
	.datab(\p4_a3[0]~input_o ),
	.datac(\process_0~9_combout ),
	.datad(\A1[0]~input_o ),
	.cin(gnd),
	.combout(\process_0~10_combout ),
	.cout());
// synopsys translate_off
defparam \process_0~10 .lut_mask = 16'hFBFE;
defparam \process_0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N0
cycloneive_lcell_comb \mux_memd~4 (
// Equation(s):
// \mux_memd~4_combout  = (\p4_dest~input_o ) # (((\process_0~10_combout  & !\process_0~2_combout )) # (!\process_0~7_combout ))

	.dataa(\p4_dest~input_o ),
	.datab(\process_0~10_combout ),
	.datac(\process_0~7_combout ),
	.datad(\process_0~2_combout ),
	.cin(gnd),
	.combout(\mux_memd~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_memd~4 .lut_mask = 16'hAFEF;
defparam \mux_memd~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y34_N22
cycloneive_io_ibuf \source1_cycle[0]~input (
	.i(source1_cycle[0]),
	.ibar(gnd),
	.o(\source1_cycle[0]~input_o ));
// synopsys translate_off
defparam \source1_cycle[0]~input .bus_hold = "false";
defparam \source1_cycle[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N15
cycloneive_io_ibuf \source1_cycle[1]~input (
	.i(source1_cycle[1]),
	.ibar(gnd),
	.o(\source1_cycle[1]~input_o ));
// synopsys translate_off
defparam \source1_cycle[1]~input .bus_hold = "false";
defparam \source1_cycle[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N28
cycloneive_lcell_comb \mux_dr~0 (
// Equation(s):
// \mux_dr~0_combout  = (\source1_cycle[0]~input_o  & !\source1_cycle[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\source1_cycle[0]~input_o ),
	.datad(\source1_cycle[1]~input_o ),
	.cin(gnd),
	.combout(\mux_dr~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dr~0 .lut_mask = 16'h00F0;
defparam \mux_dr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N24
cycloneive_lcell_comb \process_0~8 (
// Equation(s):
// \process_0~8_combout  = (\p4_a3[1]~input_o  & ((\p4_a3[0]~input_o  $ (\A1[0]~input_o )) # (!\A1[1]~input_o ))) # (!\p4_a3[1]~input_o  & ((\A1[1]~input_o ) # (\p4_a3[0]~input_o  $ (\A1[0]~input_o ))))

	.dataa(\p4_a3[1]~input_o ),
	.datab(\p4_a3[0]~input_o ),
	.datac(\A1[1]~input_o ),
	.datad(\A1[0]~input_o ),
	.cin(gnd),
	.combout(\process_0~8_combout ),
	.cout());
// synopsys translate_off
defparam \process_0~8 .lut_mask = 16'h7BDE;
defparam \process_0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N14
cycloneive_lcell_comb \stall_bit~2 (
// Equation(s):
// \stall_bit~2_combout  = (\process_0~5_combout  & (!\Equal1~0_combout  & (!\p4_dest~input_o  & !\process_0~8_combout )))

	.dataa(\process_0~5_combout ),
	.datab(\Equal1~0_combout ),
	.datac(\p4_dest~input_o ),
	.datad(\process_0~8_combout ),
	.cin(gnd),
	.combout(\stall_bit~2_combout ),
	.cout());
// synopsys translate_off
defparam \stall_bit~2 .lut_mask = 16'h0002;
defparam \stall_bit~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N22
cycloneive_lcell_comb \mux_memd~3 (
// Equation(s):
// \mux_memd~3_combout  = (\mux_dr~0_combout ) # ((!\process_0~2_combout  & (!\stall_bit~2_combout  & \process_0~4_combout )))

	.dataa(\mux_dr~0_combout ),
	.datab(\process_0~2_combout ),
	.datac(\stall_bit~2_combout ),
	.datad(\process_0~4_combout ),
	.cin(gnd),
	.combout(\mux_memd~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_memd~3 .lut_mask = 16'hABAA;
defparam \mux_memd~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N12
cycloneive_lcell_comb \mux_memd~5 (
// Equation(s):
// \mux_memd~5_combout  = (\Equal9~0_combout ) # ((\mux_memd~3_combout ) # ((\mux_memd~4_combout  & !\process_0~4_combout )))

	.dataa(\Equal9~0_combout ),
	.datab(\mux_memd~4_combout ),
	.datac(\mux_memd~3_combout ),
	.datad(\process_0~4_combout ),
	.cin(gnd),
	.combout(\mux_memd~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_memd~5 .lut_mask = 16'hFAFE;
defparam \mux_memd~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N20
cycloneive_lcell_comb mux_memd$latch(
// Equation(s):
// \mux_memd$latch~combout  = (\process_0~11_combout  & ((\mux_memd~5_combout  & ((\mux_memd~2_combout ))) # (!\mux_memd~5_combout  & (\mux_memd$latch~combout ))))

	.dataa(\process_0~11_combout ),
	.datab(\mux_memd$latch~combout ),
	.datac(\mux_memd~2_combout ),
	.datad(\mux_memd~5_combout ),
	.cin(gnd),
	.combout(\mux_memd$latch~combout ),
	.cout());
// synopsys translate_off
defparam mux_memd$latch.lut_mask = 16'hA088;
defparam mux_memd$latch.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N16
cycloneive_lcell_comb \mux_dr~1 (
// Equation(s):
// \mux_dr~1_combout  = (\process_0~4_combout  & (((!\process_0~10_combout )))) # (!\process_0~4_combout  & (\process_0~7_combout  & ((\Equal9~0_combout ) # (!\process_0~10_combout ))))

	.dataa(\Equal9~0_combout ),
	.datab(\process_0~7_combout ),
	.datac(\process_0~10_combout ),
	.datad(\process_0~4_combout ),
	.cin(gnd),
	.combout(\mux_dr~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dr~1 .lut_mask = 16'h0F8C;
defparam \mux_dr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N12
cycloneive_lcell_comb \mux_dr~2 (
// Equation(s):
// \mux_dr~2_combout  = (\mux_dr~1_combout  & !\p4_dest~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_dr~1_combout ),
	.datad(\p4_dest~input_o ),
	.cin(gnd),
	.combout(\mux_dr~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dr~2 .lut_mask = 16'h00F0;
defparam \mux_dr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N8
cycloneive_lcell_comb \mux_dr~3 (
// Equation(s):
// \mux_dr~3_combout  = (\mux_dr~0_combout  & (((!\process_0~4_combout )))) # (!\mux_dr~0_combout  & ((\process_0~4_combout  & ((\stall_bit~2_combout ))) # (!\process_0~4_combout  & (\process_0~10_combout ))))

	.dataa(\mux_dr~0_combout ),
	.datab(\process_0~10_combout ),
	.datac(\stall_bit~2_combout ),
	.datad(\process_0~4_combout ),
	.cin(gnd),
	.combout(\mux_dr~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dr~3 .lut_mask = 16'h50EE;
defparam \mux_dr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N26
cycloneive_lcell_comb \mux_dr~4 (
// Equation(s):
// \mux_dr~4_combout  = (\process_0~4_combout  & (((!\process_0~2_combout  & !\mux_dr~3_combout )))) # (!\process_0~4_combout  & (((!\process_0~2_combout  & \mux_dr~3_combout )) # (!\mux_memd~6_combout )))

	.dataa(\mux_memd~6_combout ),
	.datab(\process_0~2_combout ),
	.datac(\mux_dr~3_combout ),
	.datad(\process_0~4_combout ),
	.cin(gnd),
	.combout(\mux_dr~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dr~4 .lut_mask = 16'h0375;
defparam \mux_dr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N2
cycloneive_lcell_comb mux_dr$latch(
// Equation(s):
// \mux_dr$latch~combout  = (\process_0~11_combout  & ((\mux_dr~4_combout  & ((\mux_dr~2_combout ))) # (!\mux_dr~4_combout  & (\mux_dr$latch~combout ))))

	.dataa(\process_0~11_combout ),
	.datab(\mux_dr$latch~combout ),
	.datac(\mux_dr~2_combout ),
	.datad(\mux_dr~4_combout ),
	.cin(gnd),
	.combout(\mux_dr$latch~combout ),
	.cout());
// synopsys translate_off
defparam mux_dr$latch.lut_mask = 16'hA088;
defparam mux_dr$latch.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N6
cycloneive_lcell_comb \stall_bit~9 (
// Equation(s):
// \stall_bit~9_combout  = (\source1_cycle[1]~input_o  & (!\source1_cycle[0]~input_o  & ((\source2_cycle[1]~input_o ) # (!\source2_cycle[0]~input_o ))))

	.dataa(\source1_cycle[1]~input_o ),
	.datab(\source1_cycle[0]~input_o ),
	.datac(\source2_cycle[0]~input_o ),
	.datad(\source2_cycle[1]~input_o ),
	.cin(gnd),
	.combout(\stall_bit~9_combout ),
	.cout());
// synopsys translate_off
defparam \stall_bit~9 .lut_mask = 16'h2202;
defparam \stall_bit~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N26
cycloneive_lcell_comb \stall_bit~10 (
// Equation(s):
// \stall_bit~10_combout  = (\source2_cycle[0]~input_o  & ((\process_0~2_combout ) # (\stall_bit~2_combout )))

	.dataa(gnd),
	.datab(\process_0~2_combout ),
	.datac(\source2_cycle[0]~input_o ),
	.datad(\stall_bit~2_combout ),
	.cin(gnd),
	.combout(\stall_bit~10_combout ),
	.cout());
// synopsys translate_off
defparam \stall_bit~10 .lut_mask = 16'hF0C0;
defparam \stall_bit~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N1
cycloneive_io_ibuf \p3_dest~input (
	.i(p3_dest),
	.ibar(gnd),
	.o(\p3_dest~input_o ));
// synopsys translate_off
defparam \p3_dest~input .bus_hold = "false";
defparam \p3_dest~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N14
cycloneive_lcell_comb \stall_bit~11 (
// Equation(s):
// \stall_bit~11_combout  = (\process_0~4_combout  & (\stall_bit~9_combout  & (\stall_bit~10_combout  & \p3_dest~input_o )))

	.dataa(\process_0~4_combout ),
	.datab(\stall_bit~9_combout ),
	.datac(\stall_bit~10_combout ),
	.datad(\p3_dest~input_o ),
	.cin(gnd),
	.combout(\stall_bit~11_combout ),
	.cout());
// synopsys translate_off
defparam \stall_bit~11 .lut_mask = 16'h8000;
defparam \stall_bit~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N22
cycloneive_lcell_comb \stall_bit~15 (
// Equation(s):
// \stall_bit~15_combout  = (!\source1_cycle[0]~input_o  & ((\process_0~2_combout ) # ((\source1_cycle[1]~input_o  & \stall_bit~2_combout ))))

	.dataa(\process_0~2_combout ),
	.datab(\source1_cycle[0]~input_o ),
	.datac(\source1_cycle[1]~input_o ),
	.datad(\stall_bit~2_combout ),
	.cin(gnd),
	.combout(\stall_bit~15_combout ),
	.cout());
// synopsys translate_off
defparam \stall_bit~15 .lut_mask = 16'h3222;
defparam \stall_bit~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N28
cycloneive_lcell_comb \mux_d2[1]~2 (
// Equation(s):
// \mux_d2[1]~2_combout  = (!\p3_dest~input_o  & \process_0~4_combout )

	.dataa(\p3_dest~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\process_0~4_combout ),
	.cin(gnd),
	.combout(\mux_d2[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_d2[1]~2 .lut_mask = 16'h5500;
defparam \mux_d2[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N6
cycloneive_lcell_comb \stall_bit~4 (
// Equation(s):
// \stall_bit~4_combout  = (\mux_d2[1]~2_combout  & (((\source2_cycle[1]~input_o  & \stall_bit~15_combout )) # (!\source2_cycle[0]~input_o )))

	.dataa(\source2_cycle[0]~input_o ),
	.datab(\source2_cycle[1]~input_o ),
	.datac(\stall_bit~15_combout ),
	.datad(\mux_d2[1]~2_combout ),
	.cin(gnd),
	.combout(\stall_bit~4_combout ),
	.cout());
// synopsys translate_off
defparam \stall_bit~4 .lut_mask = 16'hD500;
defparam \stall_bit~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N20
cycloneive_lcell_comb \stall_bit~7 (
// Equation(s):
// \stall_bit~7_combout  = ((\process_0~2_combout  & (!\source1_cycle[0]~input_o  & !\p3_dest~input_o ))) # (!\source2_cycle[0]~input_o )

	.dataa(\process_0~2_combout ),
	.datab(\source1_cycle[0]~input_o ),
	.datac(\source2_cycle[0]~input_o ),
	.datad(\p3_dest~input_o ),
	.cin(gnd),
	.combout(\stall_bit~7_combout ),
	.cout());
// synopsys translate_off
defparam \stall_bit~7 .lut_mask = 16'h0F2F;
defparam \stall_bit~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N12
cycloneive_lcell_comb \stall_bit~5 (
// Equation(s):
// \stall_bit~5_combout  = (\process_0~7_combout  & (!\p4_dest~input_o  & (!\process_0~4_combout  & \source2_cycle[1]~input_o )))

	.dataa(\process_0~7_combout ),
	.datab(\p4_dest~input_o ),
	.datac(\process_0~4_combout ),
	.datad(\source2_cycle[1]~input_o ),
	.cin(gnd),
	.combout(\stall_bit~5_combout ),
	.cout());
// synopsys translate_off
defparam \stall_bit~5 .lut_mask = 16'h0200;
defparam \stall_bit~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N22
cycloneive_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = (!\source1_cycle[0]~input_o  & \source1_cycle[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\source1_cycle[0]~input_o ),
	.datad(\source1_cycle[1]~input_o ),
	.cin(gnd),
	.combout(\Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~0 .lut_mask = 16'h0F00;
defparam \Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N28
cycloneive_lcell_comb \stall_bit~6 (
// Equation(s):
// \stall_bit~6_combout  = (\Equal3~0_combout  & ((\process_0~2_combout  & (\p3_dest~input_o )) # (!\process_0~2_combout  & ((!\process_0~10_combout )))))

	.dataa(\p3_dest~input_o ),
	.datab(\process_0~2_combout ),
	.datac(\Equal3~0_combout ),
	.datad(\process_0~10_combout ),
	.cin(gnd),
	.combout(\stall_bit~6_combout ),
	.cout());
// synopsys translate_off
defparam \stall_bit~6 .lut_mask = 16'h80B0;
defparam \stall_bit~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N0
cycloneive_lcell_comb \stall_bit~8 (
// Equation(s):
// \stall_bit~8_combout  = (\stall_bit~5_combout  & ((\stall_bit~7_combout ) # (\stall_bit~6_combout )))

	.dataa(\stall_bit~7_combout ),
	.datab(\stall_bit~5_combout ),
	.datac(gnd),
	.datad(\stall_bit~6_combout ),
	.cin(gnd),
	.combout(\stall_bit~8_combout ),
	.cout());
// synopsys translate_off
defparam \stall_bit~8 .lut_mask = 16'hCC88;
defparam \stall_bit~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N4
cycloneive_lcell_comb \stall_bit~3 (
// Equation(s):
// \stall_bit~3_combout  = (!\source2_cycle[0]~input_o  & (\process_0~4_combout  & \source2_cycle[1]~input_o ))

	.dataa(\source2_cycle[0]~input_o ),
	.datab(gnd),
	.datac(\process_0~4_combout ),
	.datad(\source2_cycle[1]~input_o ),
	.cin(gnd),
	.combout(\stall_bit~3_combout ),
	.cout());
// synopsys translate_off
defparam \stall_bit~3 .lut_mask = 16'h5000;
defparam \stall_bit~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N24
cycloneive_lcell_comb \stall_bit~12 (
// Equation(s):
// \stall_bit~12_combout  = (\stall_bit~11_combout ) # ((\stall_bit~4_combout ) # ((\stall_bit~8_combout ) # (\stall_bit~3_combout )))

	.dataa(\stall_bit~11_combout ),
	.datab(\stall_bit~4_combout ),
	.datac(\stall_bit~8_combout ),
	.datad(\stall_bit~3_combout ),
	.cin(gnd),
	.combout(\stall_bit~12_combout ),
	.cout());
// synopsys translate_off
defparam \stall_bit~12 .lut_mask = 16'hFFFE;
defparam \stall_bit~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N8
cycloneive_lcell_comb \stall_bit~13 (
// Equation(s):
// \stall_bit~13_combout  = ((!\source2_cycle[1]~input_o ) # (!\source1_cycle[0]~input_o )) # (!\source1_cycle[1]~input_o )

	.dataa(\source1_cycle[1]~input_o ),
	.datab(gnd),
	.datac(\source1_cycle[0]~input_o ),
	.datad(\source2_cycle[1]~input_o ),
	.cin(gnd),
	.combout(\stall_bit~13_combout ),
	.cout());
// synopsys translate_off
defparam \stall_bit~13 .lut_mask = 16'h5FFF;
defparam \stall_bit~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N18
cycloneive_lcell_comb \mux_d2[1]~3 (
// Equation(s):
// \mux_d2[1]~3_combout  = (!\process_0~4_combout  & ((\p4_dest~input_o ) # (!\process_0~7_combout )))

	.dataa(gnd),
	.datab(\p4_dest~input_o ),
	.datac(\process_0~7_combout ),
	.datad(\process_0~4_combout ),
	.cin(gnd),
	.combout(\mux_d2[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_d2[1]~3 .lut_mask = 16'h00CF;
defparam \mux_d2[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N10
cycloneive_lcell_comb \stall_bit~14 (
// Equation(s):
// \stall_bit~14_combout  = (\stall_bit~13_combout ) # ((\mux_d2[1]~3_combout ) # (!\stall_bit~10_combout ))

	.dataa(\stall_bit~13_combout ),
	.datab(\mux_d2[1]~3_combout ),
	.datac(gnd),
	.datad(\stall_bit~10_combout ),
	.cin(gnd),
	.combout(\stall_bit~14_combout ),
	.cout());
// synopsys translate_off
defparam \stall_bit~14 .lut_mask = 16'hEEFF;
defparam \stall_bit~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N8
cycloneive_lcell_comb stall_bit$latch(
// Equation(s):
// \stall_bit$latch~combout  = (\process_0~11_combout  & ((\stall_bit~14_combout  & (\stall_bit~12_combout )) # (!\stall_bit~14_combout  & ((\stall_bit$latch~combout )))))

	.dataa(\stall_bit~12_combout ),
	.datab(\process_0~11_combout ),
	.datac(\stall_bit$latch~combout ),
	.datad(\stall_bit~14_combout ),
	.cin(gnd),
	.combout(\stall_bit$latch~combout ),
	.cout());
// synopsys translate_off
defparam stall_bit$latch.lut_mask = 16'h88C0;
defparam stall_bit$latch.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N24
cycloneive_lcell_comb \mux_op1[0]~7 (
// Equation(s):
// \mux_op1[0]~7_combout  = (((!\source1_cycle[0]~input_o  & \source1_cycle[1]~input_o )) # (!\process_0~2_combout )) # (!\p3_dest~input_o )

	.dataa(\source1_cycle[0]~input_o ),
	.datab(\p3_dest~input_o ),
	.datac(\process_0~2_combout ),
	.datad(\source1_cycle[1]~input_o ),
	.cin(gnd),
	.combout(\mux_op1[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux_op1[0]~7 .lut_mask = 16'h7F3F;
defparam \mux_op1[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N6
cycloneive_lcell_comb \mux_op1[1]~8 (
// Equation(s):
// \mux_op1[1]~8_combout  = (\source1_cycle[0]~input_o  & (((!\stall_bit~2_combout  & !\process_0~2_combout )))) # (!\source1_cycle[0]~input_o  & ((\source1_cycle[1]~input_o ) # ((!\process_0~2_combout ))))

	.dataa(\source1_cycle[0]~input_o ),
	.datab(\source1_cycle[1]~input_o ),
	.datac(\stall_bit~2_combout ),
	.datad(\process_0~2_combout ),
	.cin(gnd),
	.combout(\mux_op1[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux_op1[1]~8 .lut_mask = 16'h445F;
defparam \mux_op1[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N26
cycloneive_lcell_comb \mux_op1[1]~6 (
// Equation(s):
// \mux_op1[1]~6_combout  = (\mux_op1[1]~8_combout ) # ((!\source1_cycle[1]~input_o  & (\p3_dest~input_o  & !\source1_cycle[0]~input_o )))

	.dataa(\source1_cycle[1]~input_o ),
	.datab(\p3_dest~input_o ),
	.datac(\source1_cycle[0]~input_o ),
	.datad(\mux_op1[1]~8_combout ),
	.cin(gnd),
	.combout(\mux_op1[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux_op1[1]~6 .lut_mask = 16'hFF04;
defparam \mux_op1[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \mux_op1[1]~6clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\mux_op1[1]~6_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\mux_op1[1]~6clkctrl_outclk ));
// synopsys translate_off
defparam \mux_op1[1]~6clkctrl .clock_type = "global clock";
defparam \mux_op1[1]~6clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N22
cycloneive_lcell_comb \mux_op1[0]$latch (
// Equation(s):
// \mux_op1[0]$latch~combout  = (\process_0~11_combout  & ((GLOBAL(\mux_op1[1]~6clkctrl_outclk ) & (!\mux_op1[0]~7_combout )) # (!GLOBAL(\mux_op1[1]~6clkctrl_outclk ) & ((\mux_op1[0]$latch~combout )))))

	.dataa(\mux_op1[0]~7_combout ),
	.datab(\process_0~11_combout ),
	.datac(\mux_op1[0]$latch~combout ),
	.datad(\mux_op1[1]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux_op1[0]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \mux_op1[0]$latch .lut_mask = 16'h44C0;
defparam \mux_op1[0]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N10
cycloneive_lcell_comb \mux_op1[1]~9 (
// Equation(s):
// \mux_op1[1]~9_combout  = (\process_0~2_combout ) # (((!\source1_cycle[0]~input_o  & \source1_cycle[1]~input_o )) # (!\stall_bit~2_combout ))

	.dataa(\source1_cycle[0]~input_o ),
	.datab(\source1_cycle[1]~input_o ),
	.datac(\process_0~2_combout ),
	.datad(\stall_bit~2_combout ),
	.cin(gnd),
	.combout(\mux_op1[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux_op1[1]~9 .lut_mask = 16'hF4FF;
defparam \mux_op1[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N28
cycloneive_lcell_comb \mux_op1[1]$latch (
// Equation(s):
// \mux_op1[1]$latch~combout  = (\process_0~11_combout  & ((GLOBAL(\mux_op1[1]~6clkctrl_outclk ) & ((!\mux_op1[1]~9_combout ))) # (!GLOBAL(\mux_op1[1]~6clkctrl_outclk ) & (\mux_op1[1]$latch~combout ))))

	.dataa(\process_0~11_combout ),
	.datab(\mux_op1[1]$latch~combout ),
	.datac(\mux_op1[1]~9_combout ),
	.datad(\mux_op1[1]~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux_op1[1]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \mux_op1[1]$latch .lut_mask = 16'h0A88;
defparam \mux_op1[1]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N30
cycloneive_lcell_comb \mux_op2[0]~4 (
// Equation(s):
// \mux_op2[0]~4_combout  = (((!\source2_cycle[0]~input_o  & \source2_cycle[1]~input_o )) # (!\process_0~4_combout )) # (!\p3_dest~input_o )

	.dataa(\p3_dest~input_o ),
	.datab(\process_0~4_combout ),
	.datac(\source2_cycle[0]~input_o ),
	.datad(\source2_cycle[1]~input_o ),
	.cin(gnd),
	.combout(\mux_op2[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_op2[0]~4 .lut_mask = 16'h7F77;
defparam \mux_op2[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N16
cycloneive_lcell_comb \mux_op2[1]~2 (
// Equation(s):
// \mux_op2[1]~2_combout  = (\mux_d2[1]~3_combout ) # ((!\source2_cycle[0]~input_o  & ((\source2_cycle[1]~input_o ) # (!\mux_d2[1]~2_combout ))))

	.dataa(\source2_cycle[1]~input_o ),
	.datab(\mux_d2[1]~2_combout ),
	.datac(\source2_cycle[0]~input_o ),
	.datad(\mux_d2[1]~3_combout ),
	.cin(gnd),
	.combout(\mux_op2[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_op2[1]~2 .lut_mask = 16'hFF0B;
defparam \mux_op2[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \mux_op2[1]~2clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\mux_op2[1]~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\mux_op2[1]~2clkctrl_outclk ));
// synopsys translate_off
defparam \mux_op2[1]~2clkctrl .clock_type = "global clock";
defparam \mux_op2[1]~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N14
cycloneive_lcell_comb \mux_op2[0]$latch (
// Equation(s):
// \mux_op2[0]$latch~combout  = (\process_0~11_combout  & ((GLOBAL(\mux_op2[1]~2clkctrl_outclk ) & (!\mux_op2[0]~4_combout )) # (!GLOBAL(\mux_op2[1]~2clkctrl_outclk ) & ((\mux_op2[0]$latch~combout )))))

	.dataa(\mux_op2[0]~4_combout ),
	.datab(\process_0~11_combout ),
	.datac(\mux_op2[0]$latch~combout ),
	.datad(\mux_op2[1]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux_op2[0]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \mux_op2[0]$latch .lut_mask = 16'h44C0;
defparam \mux_op2[0]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N24
cycloneive_lcell_comb \Equal9~1 (
// Equation(s):
// \Equal9~1_combout  = (!\source2_cycle[0]~input_o  & \source2_cycle[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\source2_cycle[0]~input_o ),
	.datad(\source2_cycle[1]~input_o ),
	.cin(gnd),
	.combout(\Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal9~1 .lut_mask = 16'h0F00;
defparam \Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N2
cycloneive_lcell_comb \mux_op2[1]~3 (
// Equation(s):
// \mux_op2[1]~3_combout  = (\process_0~4_combout ) # ((\Equal9~1_combout ) # ((\p4_dest~input_o ) # (!\process_0~7_combout )))

	.dataa(\process_0~4_combout ),
	.datab(\Equal9~1_combout ),
	.datac(\p4_dest~input_o ),
	.datad(\process_0~7_combout ),
	.cin(gnd),
	.combout(\mux_op2[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_op2[1]~3 .lut_mask = 16'hFEFF;
defparam \mux_op2[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N4
cycloneive_lcell_comb \mux_op2[1]$latch (
// Equation(s):
// \mux_op2[1]$latch~combout  = (\process_0~11_combout  & ((GLOBAL(\mux_op2[1]~2clkctrl_outclk ) & ((!\mux_op2[1]~3_combout ))) # (!GLOBAL(\mux_op2[1]~2clkctrl_outclk ) & (\mux_op2[1]$latch~combout ))))

	.dataa(\process_0~11_combout ),
	.datab(\mux_op2[1]$latch~combout ),
	.datac(\mux_op2[1]~3_combout ),
	.datad(\mux_op2[1]~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux_op2[1]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \mux_op2[1]$latch .lut_mask = 16'h0A88;
defparam \mux_op2[1]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N4
cycloneive_lcell_comb \mux_d1[0]~2 (
// Equation(s):
// \mux_d1[0]~2_combout  = (\process_0~2_combout  & (((\p3_dest~input_o )))) # (!\process_0~2_combout  & (\p4_dest~input_o  & ((!\process_0~10_combout ))))

	.dataa(\p4_dest~input_o ),
	.datab(\p3_dest~input_o ),
	.datac(\process_0~2_combout ),
	.datad(\process_0~10_combout ),
	.cin(gnd),
	.combout(\mux_d1[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_d1[0]~2 .lut_mask = 16'hC0CA;
defparam \mux_d1[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N2
cycloneive_lcell_comb \mux_d1[1]~7 (
// Equation(s):
// \mux_d1[1]~7_combout  = (\source1_cycle[0]~input_o  & (((!\stall_bit~2_combout  & !\process_0~2_combout )))) # (!\source1_cycle[0]~input_o  & ((\source1_cycle[1]~input_o ) # ((!\stall_bit~2_combout  & !\process_0~2_combout ))))

	.dataa(\source1_cycle[0]~input_o ),
	.datab(\source1_cycle[1]~input_o ),
	.datac(\stall_bit~2_combout ),
	.datad(\process_0~2_combout ),
	.cin(gnd),
	.combout(\mux_d1[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux_d1[1]~7 .lut_mask = 16'h444F;
defparam \mux_d1[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \mux_d1[1]~7clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\mux_d1[1]~7_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\mux_d1[1]~7clkctrl_outclk ));
// synopsys translate_off
defparam \mux_d1[1]~7clkctrl .clock_type = "global clock";
defparam \mux_d1[1]~7clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N14
cycloneive_lcell_comb \mux_d1[0]$latch (
// Equation(s):
// \mux_d1[0]$latch~combout  = (\process_0~11_combout  & ((GLOBAL(\mux_d1[1]~7clkctrl_outclk ) & ((\mux_d1[0]~2_combout ))) # (!GLOBAL(\mux_d1[1]~7clkctrl_outclk ) & (\mux_d1[0]$latch~combout ))))

	.dataa(\process_0~11_combout ),
	.datab(\mux_d1[0]$latch~combout ),
	.datac(\mux_d1[0]~2_combout ),
	.datad(\mux_d1[1]~7clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux_d1[0]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \mux_d1[0]$latch .lut_mask = 16'hA088;
defparam \mux_d1[0]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y30_N8
cycloneive_io_ibuf \p5_a3[1]~input (
	.i(p5_a3[1]),
	.ibar(gnd),
	.o(\p5_a3[1]~input_o ));
// synopsys translate_off
defparam \p5_a3[1]~input .bus_hold = "false";
defparam \p5_a3[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y41_N8
cycloneive_io_ibuf \p5_a3[0]~input (
	.i(p5_a3[0]),
	.ibar(gnd),
	.o(\p5_a3[0]~input_o ));
// synopsys translate_off
defparam \p5_a3[0]~input .bus_hold = "false";
defparam \p5_a3[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N20
cycloneive_lcell_comb \mux_d1[1]~3 (
// Equation(s):
// \mux_d1[1]~3_combout  = (\A1[1]~input_o  & (\p5_a3[1]~input_o  & (\p5_a3[0]~input_o  $ (!\A1[0]~input_o )))) # (!\A1[1]~input_o  & (!\p5_a3[1]~input_o  & (\p5_a3[0]~input_o  $ (!\A1[0]~input_o ))))

	.dataa(\A1[1]~input_o ),
	.datab(\p5_a3[1]~input_o ),
	.datac(\p5_a3[0]~input_o ),
	.datad(\A1[0]~input_o ),
	.cin(gnd),
	.combout(\mux_d1[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_d1[1]~3 .lut_mask = 16'h9009;
defparam \mux_d1[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y27_N1
cycloneive_io_ibuf \p5_a3[2]~input (
	.i(p5_a3[2]),
	.ibar(gnd),
	.o(\p5_a3[2]~input_o ));
// synopsys translate_off
defparam \p5_a3[2]~input .bus_hold = "false";
defparam \p5_a3[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y48_N1
cycloneive_io_ibuf \p5_lm_sm_bit~input (
	.i(p5_lm_sm_bit),
	.ibar(gnd),
	.o(\p5_lm_sm_bit~input_o ));
// synopsys translate_off
defparam \p5_lm_sm_bit~input .bus_hold = "false";
defparam \p5_lm_sm_bit~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y45_N15
cycloneive_io_ibuf \p5_valid~input (
	.i(p5_valid),
	.ibar(gnd),
	.o(\p5_valid~input_o ));
// synopsys translate_off
defparam \p5_valid~input .bus_hold = "false";
defparam \p5_valid~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y45_N8
cycloneive_lcell_comb \process_0~12 (
// Equation(s):
// \process_0~12_combout  = (\p5_valid~input_o  & ((!\lm_sm_bit~input_o ) # (!\p5_lm_sm_bit~input_o )))

	.dataa(gnd),
	.datab(\p5_lm_sm_bit~input_o ),
	.datac(\p5_valid~input_o ),
	.datad(\lm_sm_bit~input_o ),
	.cin(gnd),
	.combout(\process_0~12_combout ),
	.cout());
// synopsys translate_off
defparam \process_0~12 .lut_mask = 16'h30F0;
defparam \process_0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N18
cycloneive_lcell_comb \mux_d1[1]~4 (
// Equation(s):
// \mux_d1[1]~4_combout  = (\process_0~12_combout  & (\p5_a3[2]~input_o  $ (!\A1[2]~input_o )))

	.dataa(gnd),
	.datab(\p5_a3[2]~input_o ),
	.datac(\process_0~12_combout ),
	.datad(\A1[2]~input_o ),
	.cin(gnd),
	.combout(\mux_d1[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_d1[1]~4 .lut_mask = 16'hC030;
defparam \mux_d1[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N20
cycloneive_lcell_comb \mux_d1[1]~5 (
// Equation(s):
// \mux_d1[1]~5_combout  = (\stall_bit~2_combout ) # ((\mux_d1[1]~3_combout  & (\process_0~10_combout  & \mux_d1[1]~4_combout )))

	.dataa(\stall_bit~2_combout ),
	.datab(\mux_d1[1]~3_combout ),
	.datac(\process_0~10_combout ),
	.datad(\mux_d1[1]~4_combout ),
	.cin(gnd),
	.combout(\mux_d1[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_d1[1]~5 .lut_mask = 16'hEAAA;
defparam \mux_d1[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N22
cycloneive_lcell_comb \mux_d1[1]~6 (
// Equation(s):
// \mux_d1[1]~6_combout  = (\process_0~2_combout  & ((!\p3_dest~input_o ))) # (!\process_0~2_combout  & (\mux_d1[1]~5_combout ))

	.dataa(\mux_d1[1]~5_combout ),
	.datab(\process_0~2_combout ),
	.datac(gnd),
	.datad(\p3_dest~input_o ),
	.cin(gnd),
	.combout(\mux_d1[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux_d1[1]~6 .lut_mask = 16'h22EE;
defparam \mux_d1[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N12
cycloneive_lcell_comb \mux_d1[1]$latch (
// Equation(s):
// \mux_d1[1]$latch~combout  = (\process_0~11_combout  & ((GLOBAL(\mux_d1[1]~7clkctrl_outclk ) & ((\mux_d1[1]~6_combout ))) # (!GLOBAL(\mux_d1[1]~7clkctrl_outclk ) & (\mux_d1[1]$latch~combout ))))

	.dataa(\mux_d1[1]$latch~combout ),
	.datab(\mux_d1[1]~6_combout ),
	.datac(\process_0~11_combout ),
	.datad(\mux_d1[1]~7clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux_d1[1]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \mux_d1[1]$latch .lut_mask = 16'hC0A0;
defparam \mux_d1[1]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N0
cycloneive_lcell_comb \mux_d2[0]~4 (
// Equation(s):
// \mux_d2[0]~4_combout  = (\process_0~4_combout  & (\p3_dest~input_o )) # (!\process_0~4_combout  & (((\p4_dest~input_o  & \process_0~7_combout ))))

	.dataa(\p3_dest~input_o ),
	.datab(\p4_dest~input_o ),
	.datac(\process_0~7_combout ),
	.datad(\process_0~4_combout ),
	.cin(gnd),
	.combout(\mux_d2[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_d2[0]~4 .lut_mask = 16'hAAC0;
defparam \mux_d2[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N14
cycloneive_lcell_comb \mux_d2[1]~5 (
// Equation(s):
// \mux_d2[1]~5_combout  = (\Equal9~1_combout ) # ((!\process_0~4_combout  & ((\p4_dest~input_o ) # (!\process_0~7_combout ))))

	.dataa(\p4_dest~input_o ),
	.datab(\Equal9~1_combout ),
	.datac(\process_0~4_combout ),
	.datad(\process_0~7_combout ),
	.cin(gnd),
	.combout(\mux_d2[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_d2[1]~5 .lut_mask = 16'hCECF;
defparam \mux_d2[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \mux_d2[1]~5clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\mux_d2[1]~5_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\mux_d2[1]~5clkctrl_outclk ));
// synopsys translate_off
defparam \mux_d2[1]~5clkctrl .clock_type = "global clock";
defparam \mux_d2[1]~5clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N26
cycloneive_lcell_comb \mux_d2[0]$latch (
// Equation(s):
// \mux_d2[0]$latch~combout  = (\process_0~11_combout  & ((GLOBAL(\mux_d2[1]~5clkctrl_outclk ) & (\mux_d2[0]~4_combout )) # (!GLOBAL(\mux_d2[1]~5clkctrl_outclk ) & ((\mux_d2[0]$latch~combout )))))

	.dataa(\mux_d2[0]~4_combout ),
	.datab(\process_0~11_combout ),
	.datac(\mux_d2[0]$latch~combout ),
	.datad(\mux_d2[1]~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux_d2[0]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \mux_d2[0]$latch .lut_mask = 16'h88C0;
defparam \mux_d2[0]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N28
cycloneive_lcell_comb \mux_d2[1]~7 (
// Equation(s):
// \mux_d2[1]~7_combout  = (\process_0~12_combout  & (\p5_a3[2]~input_o  $ (!\A2[2]~input_o )))

	.dataa(gnd),
	.datab(\p5_a3[2]~input_o ),
	.datac(\process_0~12_combout ),
	.datad(\A2[2]~input_o ),
	.cin(gnd),
	.combout(\mux_d2[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux_d2[1]~7 .lut_mask = 16'hC030;
defparam \mux_d2[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N0
cycloneive_lcell_comb \mux_d2[1]~6 (
// Equation(s):
// \mux_d2[1]~6_combout  = (\A2[0]~input_o  & (\p5_a3[0]~input_o  & (\p5_a3[1]~input_o  $ (!\A2[1]~input_o )))) # (!\A2[0]~input_o  & (!\p5_a3[0]~input_o  & (\p5_a3[1]~input_o  $ (!\A2[1]~input_o ))))

	.dataa(\A2[0]~input_o ),
	.datab(\p5_a3[1]~input_o ),
	.datac(\p5_a3[0]~input_o ),
	.datad(\A2[1]~input_o ),
	.cin(gnd),
	.combout(\mux_d2[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux_d2[1]~6 .lut_mask = 16'h8421;
defparam \mux_d2[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N30
cycloneive_lcell_comb \mux_d2[1]~8 (
// Equation(s):
// \mux_d2[1]~8_combout  = (\process_0~7_combout  & (!\p4_dest~input_o )) # (!\process_0~7_combout  & (((\mux_d2[1]~7_combout  & \mux_d2[1]~6_combout ))))

	.dataa(\p4_dest~input_o ),
	.datab(\mux_d2[1]~7_combout ),
	.datac(\mux_d2[1]~6_combout ),
	.datad(\process_0~7_combout ),
	.cin(gnd),
	.combout(\mux_d2[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux_d2[1]~8 .lut_mask = 16'h55C0;
defparam \mux_d2[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N28
cycloneive_lcell_comb \mux_d2[1]~9 (
// Equation(s):
// \mux_d2[1]~9_combout  = (\process_0~4_combout  & ((!\p3_dest~input_o ))) # (!\process_0~4_combout  & (\mux_d2[1]~8_combout ))

	.dataa(gnd),
	.datab(\mux_d2[1]~8_combout ),
	.datac(\process_0~4_combout ),
	.datad(\p3_dest~input_o ),
	.cin(gnd),
	.combout(\mux_d2[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux_d2[1]~9 .lut_mask = 16'h0CFC;
defparam \mux_d2[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N10
cycloneive_lcell_comb \mux_d2[1]$latch (
// Equation(s):
// \mux_d2[1]$latch~combout  = (\process_0~11_combout  & ((GLOBAL(\mux_d2[1]~5clkctrl_outclk ) & (\mux_d2[1]~9_combout )) # (!GLOBAL(\mux_d2[1]~5clkctrl_outclk ) & ((\mux_d2[1]$latch~combout )))))

	.dataa(\mux_d2[1]~9_combout ),
	.datab(\process_0~11_combout ),
	.datac(\mux_d2[1]~5clkctrl_outclk ),
	.datad(\mux_d2[1]$latch~combout ),
	.cin(gnd),
	.combout(\mux_d2[1]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \mux_d2[1]$latch .lut_mask = 16'h8C80;
defparam \mux_d2[1]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \p5_dest~input (
	.i(p5_dest),
	.ibar(gnd),
	.o(\p5_dest~input_o ));
// synopsys translate_off
defparam \p5_dest~input .bus_hold = "false";
defparam \p5_dest~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N8
cycloneive_io_ibuf \flush_bit_pipe2~input (
	.i(flush_bit_pipe2),
	.ibar(gnd),
	.o(\flush_bit_pipe2~input_o ));
// synopsys translate_off
defparam \flush_bit_pipe2~input .bus_hold = "false";
defparam \flush_bit_pipe2~input .simulate_z_as = "z";
// synopsys translate_on

assign mux_memd = \mux_memd~output_o ;

assign mux_dr = \mux_dr~output_o ;

assign stall_bit = \stall_bit~output_o ;

assign mux_op1[0] = \mux_op1[0]~output_o ;

assign mux_op1[1] = \mux_op1[1]~output_o ;

assign mux_op2[0] = \mux_op2[0]~output_o ;

assign mux_op2[1] = \mux_op2[1]~output_o ;

assign mux_d1[0] = \mux_d1[0]~output_o ;

assign mux_d1[1] = \mux_d1[1]~output_o ;

assign mux_d2[0] = \mux_d2[0]~output_o ;

assign mux_d2[1] = \mux_d2[1]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
