Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Apr 16 02:11:51 2018
| Host         : 25thBam running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Microprocessor_Top_control_sets_placed.rpt
| Design       : Microprocessor_Top
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    20 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           16 |
| No           | No                    | Yes                    |               7 |            4 |
| No           | Yes                   | No                     |              80 |           21 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             111 |           40 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------+------------------------+----------------------------+------------------+----------------+
|          Clock Signal         |      Enable Signal     |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-------------------------------+------------------------+----------------------------+------------------+----------------+
|  cd1/CLK                      |                        | reset_IBUF                 |                1 |              2 |
|  clk_IBUF_BUFG                |                        |                            |                3 |              3 |
|  c1/tempOut0_reg[3]_i_2_n_0   |                        |                            |                2 |              4 |
|  c1/tempOut1_reg[3]_i_2_n_0   |                        |                            |                2 |              4 |
|  clkout_1Hz_BUFG              |                        | reset_IBUF                 |                3 |              5 |
|  c1/tempBitNum_reg[2]_i_2_n_0 |                        |                            |                3 |              6 |
|  clkout_1Hz_BUFG              | c1/Ledport1[6]_i_1_n_0 | reset_IBUF                 |                2 |              7 |
| ~c1/CurrState[2]              |                        |                            |                6 |              8 |
|  clkout_1Hz_BUFG              | c1//i___3_n_0          | reset_IBUF                 |                2 |              8 |
|  clkout_1Hz_BUFG              | c1/A                   | reset_IBUF                 |                3 |              8 |
|  clkout_1Hz_BUFG              | c1/B                   | reset_IBUF                 |                4 |              8 |
|  clkout_1Hz_BUFG              | c1/Ledport0[7]_i_1_n_0 | reset_IBUF                 |                4 |              8 |
|  clkout_1Hz_BUFG              | c1/MDR                 | reset_IBUF                 |                4 |              8 |
|  clkout_1Hz_BUFG              | c1//i___0_n_0          | reset_IBUF                 |                5 |              9 |
|  clkout_1Hz_BUFG              | c1/IR                  | reset_IBUF                 |                5 |              9 |
|  clkout_1Hz_BUFG              | c1/Outport0[6]_i_1_n_0 | reset_IBUF                 |                3 |             14 |
|  clk_IBUF_BUFG                |                        | cd1/clkCounter1[0]_i_1_n_0 |                5 |             20 |
|  clk_IBUF_BUFG                |                        | cd1/clear                  |                7 |             28 |
|  clkout_1Hz_BUFG              | c1/temp                | reset_IBUF                 |                8 |             32 |
|  clk_IBUF_BUFG                |                        | p1/counter[31]_i_1_n_0     |                9 |             32 |
+-------------------------------+------------------------+----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     2 |
| 5      |                     1 |
| 6      |                     1 |
| 7      |                     1 |
| 8      |                     6 |
| 9      |                     2 |
| 14     |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


