<html><head><meta http-equiv="Content-Type" content="text/html; charset=ISO-8859-1"><title>Register Details</title><link rel="stylesheet" type="text/css" href="html.css"><meta name="generator" content="DocBook XSL Stylesheets V1.79.1"><link rel="home" href="#idp36777592" title="Register Details"><link rel="next" href="#DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1-details" title=""></head><body bgcolor="white" text="black" link="#0000FF" vlink="#840084" alink="#0000FF"><div class="article"><div class="titlepage"><div><div><h2 class="title"><a name="idp36777592"></a>Register Details</h2></div></div><hr></div><div class="book"><div class="titlepage"><hr></div></div><div class="sect1"><div class="titlepage"><div><div><h2 class="title" style="clear: both"><a name="sectionStart"></a>DW_apb_i2c_addr_block1 Register Details</h2></div></div></div><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON"></a><span class="bold"><strong>
IC_CON
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>I2C Control Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>I2C Control Register.
This register can be written only when the DW_apb_i2c
is disabled, which corresponds to the IC_ENABLE[0] register
being set to 0. Writes at other times have no effect.<p class="BLANK"></p><span class="bold"><strong>Read/Write Access: </strong></span><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: circle; "><li class="listitem">
If configuration parameter I2C_DYNAMIC_TAR_UPDATE=1, bit 4 is read only.
</li><li class="listitem">
If configuration parameter IC_RX_FULL_HLD_BUS_EN =0, bit 9 is read only.
</li><li class="listitem">
If configuration parameter IC_STOP_DET_IF_MASTER_ACTIVE =0, bit 10 is read only.
</li><li class="listitem">
If configuration parameter IC_BUS_CLEAR_FEATURE=0, bit 11 is read only
</li><li class="listitem">
If configuration parameter IC_OPTIONAL_SAR=0, bit 16 is read only
</li><li class="listitem">
If configuration parameter IC_SMBUS=0, bit 17 is read only
</li><li class="listitem">
If configuration parameter IC_SMBUS_ARP=0, bits 18 and 19 are read only.
</li></ul></div></li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0x0
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col><col><col><col><col><col><col><col><col><col><col><col><col><col><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON_31_20">31:20</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON_19">19</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON_18">18</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON_17">17</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON_16">16</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON_15_12">15:12</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON_11">11</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON_10">10</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON_9">9</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON_8">8</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON_7">7</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON_6">6</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON_5">5</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON_4">4</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON_3">3</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON_2_1">2:1</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON_0">0</a></td></tr><tr><td>RSVD_IC_CON_2</td><td>RSVD_SMBUS_PERSISTENT_SLV_ADDR_EN</td><td>RSVD_SMBUS_ARP_EN</td><td>RSVD_SMBUS_SLAVE_QUICK_EN</td><td>RSVD_OPTIONAL_SAR_CTRL</td><td>RSVD_IC_CON_1</td><td>RSVD_BUS_CLEAR_FEATURE_CTRL</td><td>STOP_DET_IF_MASTER_ACTIVE</td><td>RX_FIFO_FULL_HLD_CTRL</td><td>TX_EMPTY_CTRL</td><td>STOP_DET_IFADDRESSED</td><td>IC_SLAVE_DISABLE</td><td>IC_RESTART_EN</td><td>IC_10BITADDR_MASTER</td><td>IC_10BITADDR_SLAVE</td><td>SPEED</td><td>MASTER_MODE</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON"></a><p class="title"><b>Table 1. Fields for Register: IC_CON</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_CON" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON_31_20"></a>31:20</p></td><td>RSVD_IC_CON_2</td><td>R</td><td>
              <p>IC_CON_2 Reserved bits - Read Only</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON_19"></a>19</p></td><td>RSVD_SMBUS_PERSISTENT_SLV_ADDR_EN</td><td>R</td><td>
              <p>SMBUS_PERSISTENT_SLV_ADDR_EN Reserved bits - Read Only</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON_18"></a>18</p></td><td>RSVD_SMBUS_ARP_EN</td><td>R</td><td>
              <p>SMBUS_ARP_EN Reserved bits - Read Only</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON_17"></a>17</p></td><td>RSVD_SMBUS_SLAVE_QUICK_EN</td><td>R</td><td>
              <p>SMBUS_SLAVE_QUICK_EN Reserved bits - Read Only</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON_16"></a>16</p></td><td>RSVD_OPTIONAL_SAR_CTRL</td><td>R</td><td>
              <p>OPTIONAL_SAR_CTRL Reserved bits - Read Only</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON_15_12"></a>15:12</p></td><td>RSVD_IC_CON_1</td><td>R</td><td>
              <p>IC_CON_1 Reserved bits - Read Only</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON_11"></a>11</p></td><td>RSVD_BUS_CLEAR_FEATURE_CTRL</td><td>R</td><td>
              <p>BUS_CLEAR_FEATURE_CTRL Reserved bits - Read Only</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON_10"></a>10</p></td><td>STOP_DET_IF_MASTER_ACTIVE</td><td>R</td><td>
              <p>In Master mode:
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
1'b1: issues the STOP_DET interrupt only when master is active.
</li><li class="listitem">
1'b0: issues the STOP_DET irrespective of whether master is active or not.<p class="BLANK"></p></li></ul></div><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ENABLED): Master issues the STOP_DET interrupt only when master is active
</li><li class="listitem">
0x0 (DISABLED): Master issues the STOP_DET interrupt irrespective of whether master is active or not
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON_9"></a>9</p></td><td>RX_FIFO_FULL_HLD_CTRL</td><td>R</td><td>
              <p>This bit controls whether 
DW_apb_i2c should hold the bus when the Rx FIFO is physically full to its RX_BUFFER_DEPTH,
as described in the IC_RX_FULL_HLD_BUS_EN parameter. </p><p class="BLANK"></p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ENABLED): Hold bus when RX_FIFO is full
</li><li class="listitem">
0x0 (DISABLED): Overflow when RX_FIFO is full
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON_8"></a>8</p></td><td>TX_EMPTY_CTRL</td><td>R/W</td><td>
              <p>This bit controls the generation 
of the TX_EMPTY interrupt, as described in the IC_RAW_INTR_STAT register.</p><p class="BLANK"></p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ENABLED): Controlled generation of TX_EMPTY interrupt
</li><li class="listitem">
0x0 (DISABLED): Default behaviour of TX_EMPTY interrupt
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON_7"></a>7</p></td><td>STOP_DET_IFADDRESSED</td><td>R/W</td><td>
              <p>In slave mode:
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
1'b1:  issues the STOP_DET interrrupt only when it is addressed.
</li><li class="listitem">
0'b0:  issues the STOP_DET irrespective of whether it's addressed or not.
</li></ul></div><p>
</p><p class="BLANK"></p><p>
<span class="bold"><strong>NOTE: </strong></span>During a general call address, this slave does not issue the 
STOP_DET interrupt if STOP_DET_IF_ADDRESSED = 1'b1, even if
the slave responds to the general call address by generating ACK.
The STOP_DET interrupt is generated only when the transmitted
address matches the slave address (SAR).</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ENABLED): slave issues STOP_DET intr only if addressed
</li><li class="listitem">
0x0 (DISABLED): slave issues STOP_DET intr always
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON_6"></a>6</p></td><td>IC_SLAVE_DISABLE</td><td>R/W</td><td>
              <p>This bit controls whether I2C has its slave disabled,
which means once the presetn signal is applied, then
this bit takes on the value of the configuration parameter
IC_SLAVE_DISABLE. You have the choice of having the slave enabled
or disabled after reset is applied, which means software does not
have to configure the slave. By default, the slave is always enabled
(in reset state as well). If you need to disable it after reset, set
this bit to 1.</p><p class="BLANK"></p><p>
If this bit is set (slave is disabled), DW_apb_i2c functions only as
a master and does not perform any action that requires a slave.
</p><p class="BLANK"></p><p>
<span class="bold"><strong>NOTE: </strong></span>Software should ensure that if this bit is written with 0,
then bit 0 should also be written with a 0.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (SLAVE_DISABLED): Slave mode is disabled
</li><li class="listitem">
0x0 (SLAVE_ENABLED): Slave mode is enabled
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x1</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON_5"></a>5</p></td><td>IC_RESTART_EN</td><td>R/W</td><td>
              <p>Determines whether RESTART conditions may be sent when
acting as a master. Some older slaves do not support handling
RESTART conditions; however, RESTART conditions are used in
several DW_apb_i2c operations. When RESTART is disabled, the master is prohibited from
performing the following functions:
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
Sending a START BYTE
</li><li class="listitem">
Performing any high-speed mode operation
</li><li class="listitem">
High-speed mode operation
</li><li class="listitem">
Performing direction changes in combined format mode
</li><li class="listitem">
Performing a read operation with a 10-bit address
</li></ul></div><p>
By replacing RESTART condition followed by a STOP and a
subsequent START condition, split operations are broken down
into multiple DW_apb_i2c transfers. If the above operations are
performed, it will result in setting bit 6 (TX_ABRT) of the
IC_RAW_INTR_STAT register.</p><p class="BLANK"></p><p>.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ENABLED): Master restart enabled
</li><li class="listitem">
0x0 (DISABLED): Master restart disabled
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x1</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON_4"></a>4</p></td><td>IC_10BITADDR_MASTER</td><td>R/W</td><td>
              <p>If the I2C_DYNAMIC_TAR_UPDATE configuration parameter is
set to 'No' (0), this bit is named IC_10BITADDR_MASTER and
controls whether the DW_apb_i2c starts its transfers in 7- or 10-bit
addressing mode when acting as a master.
If I2C_DYNAMIC_TAR_UPDATE is set to 'Yes' (1), the
function of this bit is handled by bit 12 of IC_TAR register, and
becomes a read-only copy called
IC_10BITADDR_MASTER_rd_only.
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0: 7-bit addressing
</li><li class="listitem">
1: 10-bit addressing
</li></ul></div><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ADDR_10BITS): Master 10Bit addressing mode
</li><li class="listitem">
0x0 (ADDR_7BITS): Master  7Bit addressing mode
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x1</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON_3"></a>3</p></td><td>IC_10BITADDR_SLAVE</td><td>R/W</td><td>
              <p>When acting as a slave, this bit controls whether the DW_apb_i2c responds to 7- or 10-bit addresses.
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0: 7-bit addressing. The DW_apb_i2c ignores transactions that involve 10-bit addressing; for 7-bit addressing, only the lower 7 bits of the IC_SAR register are compared.
</li><li class="listitem">
1: 10-bit addressing. The DW_apb_i2c responds to only 10-bit addressing transfers that match the full 10 bits of the IC_SAR register.
</li></ul></div><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ADDR_10BITS): Slave 10Bit addressing
</li><li class="listitem">
0x0 (ADDR_7BITS): Slave  7Bit addressing
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x1</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON_2_1"></a>2:1</p></td><td>SPEED</td><td>R/W</td><td>
              <p>These bits control at which speed the DW_apb_i2c operates; its
setting is relevant only if one is operating the DW_apb_i2c in
master mode. Hardware protects against illegal values being
programmed by software. These bits must be programmed
appropriately for slave mode also, as it is used to capture
correct value of spike filter as per the speed mode. </p><p class="BLANK"></p><p>
This register should be programmed only with a value in the range 
of 1 to IC_MAX_SPEED_MODE; otherwise, hardware updates this register with the value of
IC_MAX_SPEED_MODE.</p><p class="BLANK"></p><p>
1: standard mode (100 kbit/s)</p><p class="BLANK"></p><p>
2: fast mode (&lt;=400 kbit/s) or fast mode plus (&lt;=1000Kbit/s)</p><p class="BLANK"></p><p>
3: high speed mode (3.4 Mbit/s)</p><p class="BLANK"></p><p>
<span class="bold"><strong>Note:</strong></span> This field is not applicable  when IC_ULTRA_FAST_MODE=1</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (STANDARD): Standard Speed mode of operation
</li><li class="listitem">
0x2 (FAST): Fast or Fast Plus mode of operation
</li><li class="listitem">
0x3 (HIGH): High Speed mode of operation
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x3</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CON_0"></a>0</p></td><td>MASTER_MODE</td><td>R/W</td><td>
              <p>This bit controls whether the DW_apb_i2c master is enabled.
</p><p class="BLANK"></p><p>
<span class="bold"><strong>NOTE: </strong></span>Software should ensure that if this bit is written with '1'
then bit 6 should also be written with a '1'.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ENABLED): Master mode is enabled
</li><li class="listitem">
0x0 (DISABLED): Master mode is disabled
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x1</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TAR"></a><span class="bold"><strong>
IC_TAR
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>I2C Target Address Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>I2C Target Address Register<p class="BLANK"></p>
If the configuration parameter I2C_DYNAMIC_TAR_UPDATE is set to 'No' (0),
this register is 12 bits wide, and bits 31:12 are reserved. This register
can be written to only when IC_ENABLE[0] is set to 0.<p class="BLANK"></p>
However, if I2C_DYNAMIC_TAR_UPDATE = 1, then the register becomes 13 bits wide.
In this case, writes to IC_TAR succeed when one of the following conditions are true:
<div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: circle; "><li class="listitem">
DW_apb_i2c is NOT enabled (IC_ENABLE[0] is set to 0); or
</li><li class="listitem">
DW_apb_i2c is enabled (IC_ENABLE[0]=1); AND DW_apb_i2c is NOT engaged in any Master (tx, rx) operation (IC_STATUS[5]=0); AND DW_apb_i2c is enabled to operate in Master mode (IC_CON[0]=1); AND there are NO entries in the TX FIFO (IC_STATUS[2]=1)
</li></ul></div>
You can change the TAR address dynamically without losing the bus, only if the following conditions are met.
<div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: circle; "><li class="listitem">
DW_apb_i2c is enabled (IC_ENABLE[0]=1); AND IC_EMPTYFIFO_HOLD_MASTER_EN configuration parameter is set to 1; AND DW_apb_i2c is enabled to operate in Master mode (IC_CON[0]=1); AND there are NO entries in the Tx FIFO and the master is in HOLD state (IC_INTR_STAT[13]=1).
</li></ul></div><span class="bold"><strong>Note:</strong></span> If the software or application is aware that the DW_apb_i2c is not using the TAR address for the pending commands in the
    Tx FIFO, then it is possible to update the TAR address even while the Tx FIFO has entries (IC_STATUS[2]= 0).
<div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: circle; "><li class="listitem">
It is not necessary to perform any write to this register if DW_apb_i2c is enabled as an I2C slave only.
</li></ul></div></li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0x4
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TAR"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col><col><col><col><col><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TAR_31_17">31:17</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TAR_16">16</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TAR_15_14">15:14</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TAR_13">13</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TAR_12">12</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TAR_11">11</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TAR_10">10</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TAR_9_0">9:0</a></td></tr><tr><td>RSVD_IC_TAR_2</td><td>RSVD_SMBUS_QUICK_CMD</td><td>RSVD_IC_TAR_1</td><td>RSVD_DEVICE_ID</td><td>RSVD_IC_10BITADDR_MASTER</td><td>SPECIAL</td><td>GC_OR_START</td><td>IC_TAR</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TAR"></a><p class="title"><b>Table 2. Fields for Register: IC_TAR</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_TAR" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TAR_31_17"></a>31:17</p></td><td>RSVD_IC_TAR_2</td><td>R</td><td>
              <p>IC_TAR_2 Reserved bits - Read Only</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TAR_16"></a>16</p></td><td>RSVD_SMBUS_QUICK_CMD</td><td>R</td><td>
              <p>SMBUS_QUICK_CMD Reserved bits - Read Only</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TAR_15_14"></a>15:14</p></td><td>RSVD_IC_TAR_1</td><td>R</td><td>
              <p>IC_TAR_1 Reserved bits - Read Only</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TAR_13"></a>13</p></td><td>RSVD_DEVICE_ID</td><td>R</td><td>
              <p>DEVICE_ID Reserved bits - Read Only</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TAR_12"></a>12</p></td><td>RSVD_IC_10BITADDR_MASTER</td><td>R</td><td>
              <p>IC_10BITADDR_MASTER Reserved bits - Read Only</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TAR_11"></a>11</p></td><td>SPECIAL</td><td>R/W</td><td>
              <p>This bit indicates whether software performs a Device-ID or General Call or
START BYTE command.
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0: ignore bit 10 GC_OR_START and use IC_TAR normally
</li><li class="listitem">
1: perform special I2C command as specified in Device_ID or GC_OR_START bit
</li></ul></div><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ENABLED): Enables  programming of GENERAL_CALL or START_BYTE transmission
</li><li class="listitem">
0x0 (DISABLED): Disables programming of GENERAL_CALL or START_BYTE transmission
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TAR_10"></a>10</p></td><td>GC_OR_START</td><td>R/W</td><td>
              <p>If bit 11 (SPECIAL) is set to 1 and bit 13(Device-ID) is set to 0, then this bit indicates whether a
General Call or START byte command is to be performed by the
DW_apb_i2c.
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0: General Call Address - after issuing a General Call, only writes may be performed. Attempting to issue a read command results in setting bit 6 (TX_ABRT) of the IC_RAW_INTR_STAT register. The DW_apb_i2c remains in General Call mode until the SPECIAL bit value (bit 11) is cleared.
</li><li class="listitem">
1: START BYTE
</li></ul></div><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (START_BYTE): START byte transmission
</li><li class="listitem">
0x0 (GENERAL_CALL): GENERAL_CALL byte transmission
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TAR_9_0"></a>9:0</p></td><td>IC_TAR</td><td>R/W</td><td>
              <p>This is the target address for any master transaction. When
transmitting a General Call, these bits are ignored. To generate a
START BYTE, the CPU needs to write only once into these bits.</p><p class="BLANK"></p><p>
If the IC_TAR and IC_SAR are the same, loopback exists but the
FIFOs are shared between master and slave, so full loopback is
not feasible. Only one direction loopback mode is supported
(simplex), not duplex. A master cannot transmit to itself; it can
transmit to only a slave.</p><p class="BLANK"></p><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x33</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SAR"></a><span class="bold"><strong>
IC_SAR
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>I2C Slave Address Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>I2C Slave Address Register
      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0x8
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SAR"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SAR_31_10">31:10</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SAR_9_0">9:0</a></td></tr><tr><td>RSVD_IC_SAR</td><td>IC_SAR</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SAR"></a><p class="title"><b>Table 3. Fields for Register: IC_SAR</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_SAR" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SAR_31_10"></a>31:10</p></td><td>RSVD_IC_SAR</td><td>R</td><td>
              <p>IC_SAR Reserved bits - Read Only</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SAR_9_0"></a>9:0</p></td><td>IC_SAR</td><td>R/W</td><td>
              <p>The IC_SAR holds the slave address when the I2C is operating as a slave. For 7-bit
addressing, only IC_SAR[6:0] is used.</p><p class="BLANK"></p><p>
This register can be written only when the I2C interface is disabled, which
corresponds to the IC_ENABLE[0] register being set to 0. Writes at other times have
no effect.</p><p class="BLANK"></p><p>
<span class="bold"><strong>Note: </strong></span>
The default values cannot be any of the reserved address locations:
that is, 0x00 to 0x07, or 0x78 to 0x7f. The correct operation of the
device is not guaranteed if you program the IC_SAR or IC_TAR to
a reserved value. Refer to Table "I2C/SMBus Definition of Bits in First Byte" for a complete list of these reserved values.</p><p class="BLANK"></p><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x33</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_HS_MADDR"></a><span class="bold"><strong>
IC_HS_MADDR
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>I2C High Speed Master Mode Code Address Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>I2C High Speed Master Mode Code Address Register
      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0xc
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_HS_MADDR"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_HS_MADDR_31_3">31:3</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_HS_MADDR_2_0">2:0</a></td></tr><tr><td>RSVD_IC_HS_MAR</td><td>IC_HS_MAR</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_HS_MADDR"></a><p class="title"><b>Table 4. Fields for Register: IC_HS_MADDR</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_HS_MADDR" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_HS_MADDR_31_3"></a>31:3</p></td><td>RSVD_IC_HS_MAR</td><td>R</td><td>
              <p>IC_HS_MAR Reserved bits - Read Only</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_HS_MADDR_2_0"></a>2:0</p></td><td>IC_HS_MAR</td><td>R/W</td><td>
              <p>This bit field holds the value of the I2C HS mode master code. HS-mode
master codes are reserved 8-bit codes (00001xxx) that are not used for slave
addressing or other purposes. Each master has its unique master code; up to
eight high-speed mode masters can be present on the same I2C bus system.
Valid values are from 0 to 7. This register goes away and becomes read-only
returning 0's if the IC_MAX_SPEED_MODE configuration parameter is set
to either Standard (1) or Fast (2).</p><p class="BLANK"></p><p>
This register can be written only when the I2C interface is disabled, which
corresponds to the IC_ENABLE[0] register being set to 0. Writes at other times
have no effect.</p><p class="BLANK"></p><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x1</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_DATA_CMD"></a><span class="bold"><strong>
IC_DATA_CMD
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>I2C Rx/Tx Data Buffer and Command Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>I2C Rx/Tx Data Buffer and Command Register; this is the register the CPU writes to when filling the TX FIFO and the CPU reads from when retrieving bytes from RX FIFO.<p class="BLANK"></p>
The size of the register changes as follows:<p class="BLANK"></p>
Write:
<div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: circle; "><li class="listitem">
11 bits when IC_EMPTYFIFO_HOLD_MASTER_EN=1
</li><li class="listitem">
9 bits when IC_EMPTYFIFO_HOLD_MASTER_EN=0
</li></ul></div>
Read:
<div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: circle; "><li class="listitem">
12 bits when IC_FIRST_DATA_BYTE_STATUS = 1
</li><li class="listitem">
8 bits when IC_FIRST_DATA_BYTE_STATUS = 0
</li></ul></div><span class="bold"><strong>Note: </strong></span>In order for the DW_apb_i2c to continue acknowledging reads, a read command should be
written for every byte that is to be received; otherwise the DW_apb_i2c will stop
acknowledging.
      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0x10
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_DATA_CMD"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col><col><col><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_DATA_CMD_31_12">31:12</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_DATA_CMD_11">11</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_DATA_CMD_10">10</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_DATA_CMD_9">9</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_DATA_CMD_8">8</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_DATA_CMD_7_0">7:0</a></td></tr><tr><td>RSVD_IC_DATA_CMD</td><td>RSVD_FIRST_DATA_BYTE</td><td>RSVD_RESTART</td><td>RSVD_STOP</td><td>CMD</td><td>DAT</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_DATA_CMD"></a><p class="title"><b>Table 5. Fields for Register: IC_DATA_CMD</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_DATA_CMD" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_DATA_CMD_31_12"></a>31:12</p></td><td>RSVD_IC_DATA_CMD</td><td>R</td><td>
              <p>IC_DATA_CMD Reserved bits - Read Only</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_DATA_CMD_11"></a>11</p></td><td>RSVD_FIRST_DATA_BYTE</td><td>R</td><td>
              <p>FIRST_DATA_BYTE Reserved bits - Read Only</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_DATA_CMD_10"></a>10</p></td><td>RSVD_RESTART</td><td>R</td><td>
              <p>RESTART Reserved bits - Read Only</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_DATA_CMD_9"></a>9</p></td><td>RSVD_STOP</td><td>R</td><td>
              <p>STOP Reserved bits - Read Only</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_DATA_CMD_8"></a>8</p></td><td>CMD</td><td>W</td><td>
              <p>This bit controls whether a read or a write is performed.
This bit does not control the direction when the DW_apb_i2c
acts as a slave. It controls only the direction
when it acts as a master.</p><p class="BLANK"></p><p>
When a command is entered in the TX FIFO, this bit distinguishes the write
and read commands. In slave-receiver mode, this bit is a "don't care"
because writes to this register are not required. In slave-transmitter mode, a
"0" indicates that the data in IC_DATA_CMD is to be transmitted.</p><p class="BLANK"></p><p>
When programming this bit, you should remember the following: attempting
to perform a read operation after a General Call command has been sent
results in a TX_ABRT interrupt (bit 6 of the IC_RAW_INTR_STAT register),
unless bit 11 (SPECIAL) in the IC_TAR register has been cleared.
If a "1" is written to this bit after receiving a RD_REQ interrupt, then a
TX_ABRT interrupt occurs.</p><p class="BLANK"></p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (READ): Master Read  Command
</li><li class="listitem">
0x0 (WRITE): Master Write Command
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_DATA_CMD_7_0"></a>7:0</p></td><td>DAT</td><td>R/W</td><td>
              <p>This register contains the data to be transmitted or received on the I2C bus.
If you are writing to this register and want to perform a read,
bits 7:0 (DAT) are ignored by the DW_apb_i2c. However, when you read
this register, these bits return the value of data received on the
DW_apb_i2c interface.</p><p class="BLANK"></p><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SS_SCL_HCNT"></a><span class="bold"><strong>
IC_SS_SCL_HCNT
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>Standard Speed I2C Clock SCL High Count Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>Standard Speed I2C Clock SCL High Count Register
      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0x14
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SS_SCL_HCNT"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SS_SCL_HCNT_31_16">31:16</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SS_SCL_HCNT_15_0">15:0</a></td></tr><tr><td>RSVD_IC_SS_SCL_HIGH_COUNT</td><td>IC_SS_SCL_HCNT</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SS_SCL_HCNT"></a><p class="title"><b>Table 6. Fields for Register: IC_SS_SCL_HCNT</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_SS_SCL_HCNT" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SS_SCL_HCNT_31_16"></a>31:16</p></td><td>RSVD_IC_SS_SCL_HIGH_COUNT</td><td>R</td><td>
              <p>IC_SS_SCL_HCNT Reserved bits - Read Only</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SS_SCL_HCNT_15_0"></a>15:0</p></td><td>IC_SS_SCL_HCNT</td><td>R/W</td><td>
              <p>This register must be set before any I2C bus transaction can take place to
ensure proper I/O timing. This register sets the SCL clock high-period
count for standard speed. For more information, refer to "IC_CLK Frequency Configuration".</p><p class="BLANK"></p><p>  
This register can be written only when the I2C interface is disabled which
corresponds to the IC_ENABLE[0] register being set to 0. Writes at other
times have no effect.</p><p class="BLANK"></p><p>
The minimum valid value is 6; hardware prevents values less than this
being written, and if attempted results in 6 being set. For designs with
APB_DATA_WIDTH = 8, the order of programming is important to ensure
the correct operation of the DW_apb_i2c. The lower byte must be
programmed first. Then the upper byte is programmed.</p><p class="BLANK"></p><p>
When the configuration parameter IC_HC_COUNT_VALUES is set to 1,
this register is read only.</p><p class="BLANK"></p><p>
<span class="bold"><strong>NOTE: </strong></span>This register must not be programmed to a value higher than
65525, because DW_apb_i2c uses a 16-bit counter to flag an I2C bus idle
condition when this counter reaches a value of IC_SS_SCL_HCNT + 10.</p><p class="BLANK"></p><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x190</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SS_SCL_LCNT"></a><span class="bold"><strong>
IC_SS_SCL_LCNT
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>Standard Speed I2C Clock SCL Low Count Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>Standard Speed I2C Clock SCL Low Count Register
      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0x18
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SS_SCL_LCNT"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SS_SCL_LCNT_31_16">31:16</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SS_SCL_LCNT_15_0">15:0</a></td></tr><tr><td>RSVD_IC_SS_SCL_LOW_COUNT</td><td>IC_SS_SCL_LCNT</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SS_SCL_LCNT"></a><p class="title"><b>Table 7. Fields for Register: IC_SS_SCL_LCNT</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_SS_SCL_LCNT" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SS_SCL_LCNT_31_16"></a>31:16</p></td><td>RSVD_IC_SS_SCL_LOW_COUNT</td><td>R</td><td>
              <p>RSVD_IC_SS_SCL_LOW_COUNT Reserved bits - Read Only</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SS_SCL_LCNT_15_0"></a>15:0</p></td><td>IC_SS_SCL_LCNT</td><td>R/W</td><td>
              <p>This register must be set before any I2C bus transaction can take place to
ensure proper I/O timing. This register sets the SCL clock low period
count for standard speed. For more information, refer to "IC_CLK Frequency Configuration"</p><p class="BLANK"></p><p>
This register can be written only when the I2C interface is disabled which
corresponds to the IC_ENABLE[0] register being set to 0. Writes at other
times have no effect.</p><p class="BLANK"></p><p>
The minimum valid value is 8; hardware prevents values less than this
being written, and if attempted, results in 8 being set. For designs with
APB_DATA_WIDTH = 8, the order of programming is important to
ensure the correct operation of DW_apb_i2c. The lower byte must be
programmed first, and then the upper byte is programmed.</p><p class="BLANK"></p><p>
When the configuration parameter IC_HC_COUNT_VALUES is set to 1,
this register is read only.</p><p class="BLANK"></p><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x1d6</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_FS_SCL_HCNT"></a><span class="bold"><strong>
IC_FS_SCL_HCNT
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>Fast Mode or Fast Mode Plus I2C Clock SCL High Count Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>Fast Mode or Fast Mode Plus I2C Clock SCL High Count Register
      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0x1c
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_FS_SCL_HCNT"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_FS_SCL_HCNT_31_16">31:16</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_FS_SCL_HCNT_15_0">15:0</a></td></tr><tr><td>RSVD_IC_FS_SCL_HCNT</td><td>IC_FS_SCL_HCNT</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_FS_SCL_HCNT"></a><p class="title"><b>Table 8. Fields for Register: IC_FS_SCL_HCNT</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_FS_SCL_HCNT" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_FS_SCL_HCNT_31_16"></a>31:16</p></td><td>RSVD_IC_FS_SCL_HCNT</td><td>R</td><td>
              <p>IC_FS_SCL_HCNT Reserved bits - Read Only</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_FS_SCL_HCNT_15_0"></a>15:0</p></td><td>IC_FS_SCL_HCNT</td><td>R/W</td><td>
              <p>This register must be set before any I2C bus transaction can take place to
ensure proper I/O timing. This register sets the SCL clock high-period
count for fast mode or fast mode plus. It is used in high-speed mode to send the Master Code
and START BYTE or General CALL. For more information, refer
to "IC_CLK Frequency Configuration".</p><p class="BLANK"></p><p>
This register goes away and becomes read-only returning 0s if
IC_MAX_SPEED_MODE = standard. </p><p class="BLANK"></p><p>This register can be written only
when the I2C interface is disabled, which corresponds to the IC_ENABLE[0]
register being set to 0. Writes at other times have no effect.</p><p class="BLANK"></p><p>
The minimum valid value is 6; hardware prevents values less than this
being written, and if attempted results in 6 being set. For designs with
APB_DATA_WIDTH == 8 the order of programming is important to
ensure the correct operation of the DW_apb_i2c. The lower byte must be
programmed first. Then the upper byte is programmed.
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x3c</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_FS_SCL_LCNT"></a><span class="bold"><strong>
IC_FS_SCL_LCNT
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>Fast Mode or Fast Mode Plus I2C Clock SCL Low Count Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>Fast Mode or Fast Mode Plus I2C Clock SCL Low Count Register
      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0x20
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_FS_SCL_LCNT"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_FS_SCL_LCNT_31_16">31:16</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_FS_SCL_LCNT_15_0">15:0</a></td></tr><tr><td>RSVD_IC_FS_SCL_LCNT</td><td>IC_FS_SCL_LCNT</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_FS_SCL_LCNT"></a><p class="title"><b>Table 9. Fields for Register: IC_FS_SCL_LCNT</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_FS_SCL_LCNT" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_FS_SCL_LCNT_31_16"></a>31:16</p></td><td>RSVD_IC_FS_SCL_LCNT</td><td>R</td><td>
              <p>IC_FS_SCL_LCNT Reserved bits - Read Only</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_FS_SCL_LCNT_15_0"></a>15:0</p></td><td>IC_FS_SCL_LCNT</td><td>R/W</td><td>
              <p>This register must be set before any I2C bus transaction can take place to
ensure proper I/O timing. This register sets the SCL clock low period count
for fast speed. It is used in high-speed mode to send the Master Code and
START BYTE or General CALL. For more information, refer
to "IC_CLK Frequency Configuration".</p><p class="BLANK"></p><p>
This register goes away and becomes read-only returning 0s if
IC_MAX_SPEED_MODE = standard.</p><p class="BLANK"></p><p>
This register can be written only when the I2C interface is disabled, which
corresponds to the IC_ENABLE[0] register being set to 0. Writes at other times
have no effect.</p><p class="BLANK"></p><p>
The minimum valid value is 8; hardware prevents values less than this
being written, and if attempted results in 8 being set. For designs with
APB_DATA_WIDTH = 8 the order of programming is important to ensure
the correct operation of the DW_apb_i2c. The lower byte must be
programmed first. Then the upper byte is programmed. If the value is less
than 8 then the count value gets changed to 8.</p><p class="BLANK"></p><p>
When the configuration parameter IC_HC_COUNT_VALUES is set to 1,
this register is read only.
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x82</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_HS_SCL_HCNT"></a><span class="bold"><strong>
IC_HS_SCL_HCNT
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>High Speed I2C Clock SCL High Count Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>High Speed I2C Clock SCL High Count Register
      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0x24
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_HS_SCL_HCNT"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_HS_SCL_HCNT_31_16">31:16</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_HS_SCL_HCNT_15_0">15:0</a></td></tr><tr><td>RSVD_IC_HS_SCL_HCNT</td><td>IC_HS_SCL_HCNT</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_HS_SCL_HCNT"></a><p class="title"><b>Table 10. Fields for Register: IC_HS_SCL_HCNT</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_HS_SCL_HCNT" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_HS_SCL_HCNT_31_16"></a>31:16</p></td><td>RSVD_IC_HS_SCL_HCNT</td><td>R</td><td>
              <p>IC_HS_SCL_HCNT Reserved bits - Read Only</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_HS_SCL_HCNT_15_0"></a>15:0</p></td><td>IC_HS_SCL_HCNT</td><td>R/W</td><td>
              <p>This register must be set before any I2C bus transaction can take place to
ensure proper I/O timing. This register sets the SCL clock high period
count for high speed.refer to "IC_CLK Frequency Configuration". </p><p class="BLANK"></p><p>
The SCL High time depends on the loading of the bus. For 100pF loading,
the SCL High time is 60ns; for 400pF loading, the SCL High time is
120ns.
This register goes away and becomes read-only returning 0s if
IC_MAX_SPEED_MODE != high.</p><p class="BLANK"></p><p>
This register can be written only when the I2C interface is disabled, which
corresponds to the IC_ENABLE[0] register being set to 0. Writes at other
times have no effect.</p><p class="BLANK"></p><p>
The minimum valid value is 6; hardware prevents values less than this
being written, and if attempted results in 6 being set. For designs with
APB_DATA_WIDTH = 8 the order of programming is important to
ensure the correct operation of the DW_apb_i2c. The lower byte must be
programmed first. Then the upper byte is programmed.
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x6</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_HS_SCL_LCNT"></a><span class="bold"><strong>
IC_HS_SCL_LCNT
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>High Speed I2C Clock SCL Low Count Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>High Speed I2C Clock SCL Low Count Register
      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0x28
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_HS_SCL_LCNT"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_HS_SCL_LCNT_31_16">31:16</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_HS_SCL_LCNT_15_0">15:0</a></td></tr><tr><td>RSVD_IC_HS_SCL_LOW_CNT</td><td>IC_HS_SCL_LCNT</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_HS_SCL_LCNT"></a><p class="title"><b>Table 11. Fields for Register: IC_HS_SCL_LCNT</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_HS_SCL_LCNT" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_HS_SCL_LCNT_31_16"></a>31:16</p></td><td>RSVD_IC_HS_SCL_LOW_CNT</td><td>R</td><td>
              <p>IC_HS_SCL_LCNT Reserved bits - Read Only</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_HS_SCL_LCNT_15_0"></a>15:0</p></td><td>IC_HS_SCL_LCNT</td><td>R/W</td><td>
              <p>This register must be set before any I2C bus transaction can take place to
ensure proper I/O timing. This register sets the SCL clock low period count
for high speed. For more information, refer to "IC_CLK Frequency Configuration". </p><p class="BLANK"></p><p> 
The SCL low time depends on the loading of the bus. For 100pF loading,
the SCL low time is 160ns; for 400pF loading, the SCL low time is 320ns.
This register goes away and becomes read-only returning 0s if
IC_MAX_SPEED_MODE != high.</p><p class="BLANK"></p><p>
This register can be written only when the I2C interface is disabled, which
corresponds to the IC_ENABLE[0] register being set to 0. Writes at other
times have no effect.</p><p class="BLANK"></p><p>
The minimum valid value is 8; hardware prevents values less than this
being written, and if attempted results in 8 being set. For designs with
APB_DATA_WIDTH == 8 the order of programming is important to
ensure the correct operation of the DW_apb_i2c. The lower byte must be
programmed first. Then the upper byte is programmed. If the value is less
than 8 then the count value gets changed to 8.
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x10</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_STAT"></a><span class="bold"><strong>
IC_INTR_STAT
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>I2C Interrupt Status Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>I2C Interrupt Status Register<p class="BLANK"></p>
Each bit in this register has a corresponding mask bit
in the IC_INTR_MASK register. These bits are cleared by reading the matching
interrupt clear register. The unmasked raw versions of these bits are
available in the IC_RAW_INTR_STAT register.
      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0x2c
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_STAT"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col><col><col><col><col><col><col><col><col><col><col><col><col><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_STAT_31_15">31:15</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_STAT_14">14</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_STAT_13">13</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_STAT_12">12</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_STAT_11">11</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_STAT_10">10</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_STAT_9">9</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_STAT_8">8</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_STAT_7">7</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_STAT_6">6</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_STAT_5">5</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_STAT_4">4</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_STAT_3">3</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_STAT_2">2</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_STAT_1">1</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_STAT_0">0</a></td></tr><tr><td>RSVD_IC_INTR_STAT</td><td>RSVD_R_SCL_STUCK_AT_LOW</td><td>R_MASTER_ON_HOLD</td><td>R_RESTART_DET</td><td>R_GEN_CALL</td><td>R_START_DET</td><td>R_STOP_DET</td><td>R_ACTIVITY</td><td>R_RX_DONE</td><td>R_TX_ABRT</td><td>R_RD_REQ</td><td>R_TX_EMPTY</td><td>R_TX_OVER</td><td>R_RX_FULL</td><td>R_RX_OVER</td><td>R_RX_UNDER</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_STAT"></a><p class="title"><b>Table 12. Fields for Register: IC_INTR_STAT</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_INTR_STAT" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_STAT_31_15"></a>31:15</p></td><td>RSVD_IC_INTR_STAT</td><td>R</td><td>
              <p>IC_INTR_STAT Reserved bits - Read Only</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_STAT_14"></a>14</p></td><td>RSVD_R_SCL_STUCK_AT_LOW</td><td>R</td><td>
              <p>R_SCL_STUCK_AT_LOW Register field Reserved bits - Read Only</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ACTIVE): R_SCL_STUCK_AT_LOW interrupt is active
</li><li class="listitem">
0x0 (INACTIVE): R_SCL_STUCK_AT_LOW interrupt is inactive
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_STAT_13"></a>13</p></td><td>R_MASTER_ON_HOLD</td><td>R</td><td>
              <p>
See IC_RAW_INTR_STAT for a detailed description of R_MASTER_ON_HOLD bit.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ACTIVE): R_MASTER_ON_HOLD interrupt is active
</li><li class="listitem">
0x0 (INACTIVE): R_MASTER_ON_HOLD interrupt is inactive
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_STAT_12"></a>12</p></td><td>R_RESTART_DET</td><td>R</td><td>
              <p>
See IC_RAW_INTR_STAT for a detailed description of R_RESTART_DET bit.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ACTIVE): R_RESTART_DET interrupt is active
</li><li class="listitem">
0x0 (INACTIVE): R_RESTART_DET interrupt is inactive
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_STAT_11"></a>11</p></td><td>R_GEN_CALL</td><td>R</td><td>
              <p>
See IC_RAW_INTR_STAT for a detailed description of R_GEN_CALL bit.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ACTIVE): R_GEN_CALL interrupt is active
</li><li class="listitem">
0x0 (INACTIVE): R_GEN_CALL interrupt is inactive
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_STAT_10"></a>10</p></td><td>R_START_DET</td><td>R</td><td>
              <p>
See IC_RAW_INTR_STAT for a detailed description of R_START_DET bit.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ACTIVE): R_START_DET interrupt is active
</li><li class="listitem">
0x0 (INACTIVE): R_START_DET interrupt is inactive
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_STAT_9"></a>9</p></td><td>R_STOP_DET</td><td>R</td><td>
              <p>
See IC_RAW_INTR_STAT for a detailed description of R_STOP_DET bit.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ACTIVE): R_STOP_DET interrupt is active
</li><li class="listitem">
0x0 (INACTIVE): R_STOP_DET interrupt is inactive
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_STAT_8"></a>8</p></td><td>R_ACTIVITY</td><td>R</td><td>
              <p>
See IC_RAW_INTR_STAT for a detailed description of R_ACTIVITY bit.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ACTIVE): R_ACTIVITY interrupt is active
</li><li class="listitem">
0x0 (INACTIVE): R_ACTIVITY interrupt is inactive
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_STAT_7"></a>7</p></td><td>R_RX_DONE</td><td>R</td><td>
              <p>
See IC_RAW_INTR_STAT for a detailed description of R_RX_DONE bit.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ACTIVE): R_RX_DONE interrupt is active
</li><li class="listitem">
0x0 (INACTIVE): R_RX_DONE interrupt is inactive
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_STAT_6"></a>6</p></td><td>R_TX_ABRT</td><td>R</td><td>
              <p>
See IC_RAW_INTR_STAT for a detailed description of R_TX_ABRT bit.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ACTIVE): R_TX_ABRT interrupt is active
</li><li class="listitem">
0x0 (INACTIVE): R_TX_ABRT interrupt is inactive
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_STAT_5"></a>5</p></td><td>R_RD_REQ</td><td>R</td><td>
              <p>
See IC_RAW_INTR_STAT for a detailed description of R_RD_REQ bit.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ACTIVE): R_RD_REQ interrupt is active
</li><li class="listitem">
0x0 (INACTIVE): R_RD_REQ interrupt is inactive
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_STAT_4"></a>4</p></td><td>R_TX_EMPTY</td><td>R</td><td>
              <p>
See IC_RAW_INTR_STAT for a detailed description of R_TX_EMPTY bit.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ACTIVE): R_TX_EMPTY interrupt is active
</li><li class="listitem">
0x0 (INACTIVE): R_TX_EMPTY interrupt is inactive
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_STAT_3"></a>3</p></td><td>R_TX_OVER</td><td>R</td><td>
              <p>
See IC_RAW_INTR_STAT for a detailed description of R_TX_OVER bit.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ACTIVE): R_TX_OVER interrupt is active
</li><li class="listitem">
0x0 (INACTIVE): R_TX_OVER interrupt is inactive
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_STAT_2"></a>2</p></td><td>R_RX_FULL</td><td>R</td><td>
              <p>
See IC_RAW_INTR_STAT for a detailed description of R_RX_FULL bit.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ACTIVE): R_RX_FULL interrupt is active
</li><li class="listitem">
0x0 (INACTIVE): R_RX_FULL interrupt is inactive
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_STAT_1"></a>1</p></td><td>R_RX_OVER</td><td>R</td><td>
              <p>
See IC_RAW_INTR_STAT for a detailed description of R_RX_OVER bit.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ACTIVE): R_RX_OVER interrupt is active
</li><li class="listitem">
0x0 (INACTIVE): R_RX_OVER interrupt is inactive
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_STAT_0"></a>0</p></td><td>R_RX_UNDER</td><td>R</td><td>
              <p>
See IC_RAW_INTR_STAT for a detailed description of R_RX_UNDER bit.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ACTIVE): RX_UNDER interrupt is active
</li><li class="listitem">
0x0 (INACTIVE): RX_UNDER interrupt is inactive
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_MASK"></a><span class="bold"><strong>
IC_INTR_MASK
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>I2C Interrupt Mask Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>I2C Interrupt Mask Register.<p class="BLANK"></p>
These bits mask their corresponding interrupt status bits. This register is active low; 
a value of 0 masks the interrupt, whereas a value of 1 unmasks the interrupt.

      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0x30
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_MASK"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col><col><col><col><col><col><col><col><col><col><col><col><col><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_MASK_31_15">31:15</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_MASK_14">14</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_MASK_13">13</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_MASK_12">12</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_MASK_11">11</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_MASK_10">10</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_MASK_9">9</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_MASK_8">8</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_MASK_7">7</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_MASK_6">6</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_MASK_5">5</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_MASK_4">4</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_MASK_3">3</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_MASK_2">2</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_MASK_1">1</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_MASK_0">0</a></td></tr><tr><td>RSVD_IC_INTR_STAT</td><td>RSVD_M_SCL_STUCK_AT_LOW</td><td>M_MASTER_ON_HOLD_read_only</td><td>M_RESTART_DET_read_only</td><td>M_GEN_CALL</td><td>M_START_DET</td><td>M_STOP_DET</td><td>M_ACTIVITY</td><td>M_RX_DONE</td><td>M_TX_ABRT</td><td>M_RD_REQ</td><td>M_TX_EMPTY</td><td>M_TX_OVER</td><td>M_RX_FULL</td><td>M_RX_OVER</td><td>M_RX_UNDER</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_MASK"></a><p class="title"><b>Table 13. Fields for Register: IC_INTR_MASK</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_INTR_MASK" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_MASK_31_15"></a>31:15</p></td><td>RSVD_IC_INTR_STAT</td><td>R</td><td>
              <p>IC_INTR_STAT Reserved bits - Read Only</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_MASK_14"></a>14</p></td><td>RSVD_M_SCL_STUCK_AT_LOW</td><td>R</td><td>
              <p>M_SCL_STUCK_AT_LOW Register field Reserved bits - Read Only</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_MASK_13"></a>13</p></td><td>M_MASTER_ON_HOLD_read_only</td><td>R</td><td>
              <p>This M_MASTER_ON_HOLD_read_only bit masks the R_MASTER_ON_HOLD interrupt in IC_INTR_STAT register.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (DISABLED): MASTER_ON_HOLD interrupt is unmasked
</li><li class="listitem">
0x0 (ENABLED): MASTER_ON_HOLD interrupt is   masked
</li></ul></div><p>
</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_MASK_12"></a>12</p></td><td>M_RESTART_DET_read_only</td><td>R</td><td>
              <p>This M_RESTART_DET_read_only bit masks the R_RESTART_DET interrupt in IC_INTR_STAT register.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (DISABLED): RESTART_DET interrupt is unmasked
</li><li class="listitem">
0x0 (ENABLED): RESTART_DET interrupt is   masked
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_MASK_11"></a>11</p></td><td>M_GEN_CALL</td><td>R/W</td><td>
              <p>This bit masks the R_GEN_CALL interrupt in IC_INTR_STAT register.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (DISABLED): GEN_CALL interrupt is unmasked
</li><li class="listitem">
0x0 (ENABLED): GEN_CALL interrupt is   masked
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x1</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_MASK_10"></a>10</p></td><td>M_START_DET</td><td>R/W</td><td>
              <p>This bit masks the R_START_DET interrupt in IC_INTR_STAT register.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (DISABLED): START_DET interrupt is unmasked
</li><li class="listitem">
0x0 (ENABLED): START_DET interrupt is   masked
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_MASK_9"></a>9</p></td><td>M_STOP_DET</td><td>R/W</td><td>
              <p>This bit masks the R_STOP_DET interrupt in IC_INTR_STAT register.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (DISABLED): STOP_DET interrupt is unmasked
</li><li class="listitem">
0x0 (ENABLED): STOP_DET interrupt is   masked
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_MASK_8"></a>8</p></td><td>M_ACTIVITY</td><td>R/W</td><td>
              <p>This bit masks the R_ACTIVITY interrupt in IC_INTR_STAT register.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (DISABLED): ACTIVITY interrupt is unmasked
</li><li class="listitem">
0x0 (ENABLED): ACTIVITY interrupt is   masked
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_MASK_7"></a>7</p></td><td>M_RX_DONE</td><td>R/W</td><td>
              <p>This bit masks the R_RX_DONE interrupt in IC_INTR_STAT register.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (DISABLED): RX_DONE interrupt is unmasked
</li><li class="listitem">
0x0 (ENABLED): RX_DONE interrupt is   masked
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x1</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_MASK_6"></a>6</p></td><td>M_TX_ABRT</td><td>R/W</td><td>
              <p>This bit masks the R_TX_ABRT interrupt in IC_INTR_STAT register.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (DISABLED): TX_ABORT interrupt is unmasked
</li><li class="listitem">
0x0 (ENABLED): TX_ABORT interrupt is   masked
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x1</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_MASK_5"></a>5</p></td><td>M_RD_REQ</td><td>R/W</td><td>
              <p>This bit masks the R_RD_REQ interrupt in IC_INTR_STAT register.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (DISABLED): RD_REQ interrupt is unmasked
</li><li class="listitem">
0x0 (ENABLED): RD_REQ interrupt is   masked
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x1</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_MASK_4"></a>4</p></td><td>M_TX_EMPTY</td><td>R/W</td><td>
              <p>This bit masks the R_TX_EMPTY interrupt in IC_INTR_STAT register.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (DISABLED): TX_EMPTY interrupt is unmasked
</li><li class="listitem">
0x0 (ENABLED): TX_EMPTY interrupt is   masked
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x1</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_MASK_3"></a>3</p></td><td>M_TX_OVER</td><td>R/W</td><td>
              <p>This bit masks the R_TX_OVER interrupt in IC_INTR_STAT register.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (DISABLED): TX_OVER interrupt is unmasked
</li><li class="listitem">
0x0 (ENABLED): TX_OVER interrupt is   masked
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x1</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_MASK_2"></a>2</p></td><td>M_RX_FULL</td><td>R/W</td><td>
              <p>This bit masks the R_RX_FULL interrupt in IC_INTR_STAT register.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (DISABLED): RX_FULL interrupt is unmasked
</li><li class="listitem">
0x0 (ENABLED): RX_FULL interrupt is   masked
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x1</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_MASK_1"></a>1</p></td><td>M_RX_OVER</td><td>R/W</td><td>
              <p>This bit masks the R_RX_OVER interrupt in IC_INTR_STAT register.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (DISABLED): RX_OVER interrupt is unmasked
</li><li class="listitem">
0x0 (ENABLED): RX_OVER interrupt is   masked
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x1</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_INTR_MASK_0"></a>0</p></td><td>M_RX_UNDER</td><td>R/W</td><td>
              <p>This bit masks the R_RX_UNDER interrupt in IC_INTR_STAT register.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (DISABLED): RX_UNDER interrupt is unmasked
</li><li class="listitem">
0x0 (ENABLED): RX_UNDER interrupt is masked
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x1</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RAW_INTR_STAT"></a><span class="bold"><strong>
IC_RAW_INTR_STAT
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>I2C Raw Interrupt Status Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>I2C Raw Interrupt Status Register<p class="BLANK"></p>
Unlike the IC_INTR_STAT register, these bits are not masked so they
always show the true status of the DW_apb_i2c.
      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0x34
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RAW_INTR_STAT"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col><col><col><col><col><col><col><col><col><col><col><col><col><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RAW_INTR_STAT_31_15">31:15</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RAW_INTR_STAT_14">14</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RAW_INTR_STAT_13">13</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RAW_INTR_STAT_12">12</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RAW_INTR_STAT_11">11</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RAW_INTR_STAT_10">10</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RAW_INTR_STAT_9">9</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RAW_INTR_STAT_8">8</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RAW_INTR_STAT_7">7</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RAW_INTR_STAT_6">6</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RAW_INTR_STAT_5">5</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RAW_INTR_STAT_4">4</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RAW_INTR_STAT_3">3</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RAW_INTR_STAT_2">2</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RAW_INTR_STAT_1">1</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RAW_INTR_STAT_0">0</a></td></tr><tr><td>RSVD_IC_RAW_INTR_STAT</td><td>RSVD_SCL_STUCK_AT_LOW</td><td>MASTER_ON_HOLD</td><td>RESTART_DET</td><td>GEN_CALL</td><td>START_DET</td><td>STOP_DET</td><td>ACTIVITY</td><td>RX_DONE</td><td>TX_ABRT</td><td>RD_REQ</td><td>TX_EMPTY</td><td>TX_OVER</td><td>RX_FULL</td><td>RX_OVER</td><td>RX_UNDER</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RAW_INTR_STAT"></a><p class="title"><b>Table 14. Fields for Register: IC_RAW_INTR_STAT</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_RAW_INTR_STAT" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RAW_INTR_STAT_31_15"></a>31:15</p></td><td>RSVD_IC_RAW_INTR_STAT</td><td>R</td><td>
              <p>IC_RAW_INTR_STAT Reserved bits - Read Only</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RAW_INTR_STAT_14"></a>14</p></td><td>RSVD_SCL_STUCK_AT_LOW</td><td>R</td><td>
              <p>SCL_STUCK_AT_LOW Register field Reserved bits - Read Only</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RAW_INTR_STAT_13"></a>13</p></td><td>MASTER_ON_HOLD</td><td>R</td><td>
              <p>Indicates whether master is holding the bus and TX FIFO is empty.
Enabled only when I2C_DYNAMIC_TAR_UPDATE=1 and IC_EMPTYFIFO_HOLD_MASTER_EN=1.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ACTIVE): MASTER_ON_HOLD interrupt is active
</li><li class="listitem">
0x0 (INACTIVE): MASTER_ON_HOLD interrupt is inactive
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RAW_INTR_STAT_12"></a>12</p></td><td>RESTART_DET</td><td>R</td><td>
              <p>Indicates whether a RESTART condition has occurred on the I2C interface 
when DW_apb_i2c is operating in Slave mode and the slave is being addressed.</p><p class="BLANK"></p><p> Enabled only when IC_SLV_RESTART_DET_EN=1.
</p><p class="BLANK"></p><p><span class="bold"><strong>Note: </strong></span>However, in high-speed mode or during a START BYTE transfer, the RESTART comes before the address field as 
per the I2C protocol. In this case, the slave is not the addressed slave when the RESTART is issued, therefore DW_apb_i2c 
does not generate the RESTART_DET interrupt.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ACTIVE): RESTART_DET interrupt is active
</li><li class="listitem">
0x0 (INACTIVE): RESTART_DET interrupt is inactive
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RAW_INTR_STAT_11"></a>11</p></td><td>GEN_CALL</td><td>R</td><td>
              <p>Set only when a General Call address is received and it is acknowledged. It
stays set until it is cleared either by disabling DW_apb_i2c or when the CPU
reads bit 0 of the IC_CLR_GEN_CALL register. DW_apb_i2c stores the
received data in the Rx buffer.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ACTIVE): GEN_CALL interrupt is active
</li><li class="listitem">
0x0 (INACTIVE): GEN_CALL interrupt is inactive
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RAW_INTR_STAT_10"></a>10</p></td><td>START_DET</td><td>R</td><td>
              <p>Indicates whether a START or RESTART condition has occurred on the I2C
interface regardless of whether DW_apb_i2c is operating in slave or master
mode.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ACTIVE): START_DET interrupt is active
</li><li class="listitem">
0x0 (INACTIVE): START_DET interrupt is inactive
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RAW_INTR_STAT_9"></a>9</p></td><td>STOP_DET</td><td>R</td><td>
              <p>Indicates whether a STOP condition has occurred on the I2C interface regardless of whether DW_apb_i2c is operating in slave or master mode.</p><p class="BLANK"></p><p>
<span class="bold"><strong>In Slave Mode:</strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
If IC_CON[7]=1'b1  (STOP_DET_IFADDRESSED), the STOP_DET interrupt will be issued only if slave is addressed.
</li></ul></div><p>
<span class="bold"><strong>Note: </strong></span>During a general call address, this slave does not issue a STOP_DET interrupt if STOP_DET_IF_ADDRESSED=1'b1, even if the slave responds to the general call address by generating ACK. The STOP_DET interrupt is generated only when the transmitted address matches the slave address (SAR).
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
If IC_CON[7]=1'b0 (STOP_DET_IFADDRESSED), the STOP_DET interrupt is issued irrespective of whether it is being addressed.
</li></ul></div><p>
<span class="bold"><strong>In Master Mode:</strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
If IC_CON[10]=1'b1  (STOP_DET_IF_MASTER_ACTIVE),the STOP_DET interrupt will be issued only if Master is active.
</li><li class="listitem">
If IC_CON[10]=1'b0  (STOP_DET_IFADDRESSED),the STOP_DET interrupt will be issued irrespective of whether master is active or not.
</li></ul></div><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ACTIVE): STOP_DET interrupt is active
</li><li class="listitem">
0x0 (INACTIVE): STOP_DET interrupt is inactive
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RAW_INTR_STAT_8"></a>8</p></td><td>ACTIVITY</td><td>R</td><td>
              <p>This bit captures DW_apb_i2c activity and stays set until it is cleared. There
are four ways to clear it:
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
Disabling the DW_apb_i2c
</li><li class="listitem">
Reading the IC_CLR_ACTIVITY register
</li><li class="listitem">
Reading the IC_CLR_INTR register
</li><li class="listitem">
System reset
</li></ul></div><p>
Once this bit is set, it stays set unless one of the four methods is used to clear it. Even if the DW_apb_i2c module is idle, this bit remains set until cleared, indicating that there was activity on the bus.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ACTIVE): RAW_INTR_ACTIVITY interrupt is active
</li><li class="listitem">
0x0 (INACTIVE): RAW_INTR_ACTIVITY interrupt is inactive
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RAW_INTR_STAT_7"></a>7</p></td><td>RX_DONE</td><td>R</td><td>
              <p>When the DW_apb_i2c is acting as a slave-transmitter,
this bit is set to 1 if the master does not acknowledge
a transmitted byte. This occurs on the last byte of
the transmission, indicating that the transmission is done.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ACTIVE): RX_DONE interrupt is active
</li><li class="listitem">
0x0 (INACTIVE): RX_DONE interrupt is inactive
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RAW_INTR_STAT_6"></a>6</p></td><td>TX_ABRT</td><td>R</td><td>
              <p>This bit indicates if DW_apb_i2c, as an I2C transmitter,
is unable to complete the intended actions on the
contents of the transmit FIFO. This situation can
occur both as an I2C master or an I2C slave, and is
referred to as a 'transmit abort'.
When this bit is set to 1, the IC_TX_ABRT_SOURCE register
indicates the reason why the transmit abort takes places.
</p><p class="BLANK"></p><p><span class="bold"><strong>Note: </strong></span> The DW_apb_i2c flushes/resets/empties only the TX_FIFO whenever
there is a transmit abort caused by any of the events tracked by the
IC_TX_ABRT_SOURCE register. The Tx FIFO remains in this flushed state
until the register IC_CLR_TX_ABRT is read. Once this read is performed, the
Tx FIFO is then ready to accept more data bytes from the APB interface. RX
FIFO flush because of TX_ABRT is controlled by the coreConsultant parameter IC_AVOID_RX_FIFO_FLUSH_ON_TX_ABRT.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ACTIVE): TX_ABRT interrupt is active
</li><li class="listitem">
0x0 (INACTIVE): TX_ABRT interrupt is inactive
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RAW_INTR_STAT_5"></a>5</p></td><td>RD_REQ</td><td>R</td><td>
              <p>This bit is set to 1 when DW_apb_i2c is acting as a slave and another I2C
master is attempting to read data from DW_apb_i2c. The DW_apb_i2c holds
the I2C bus in a wait state (SCL=0) until this interrupt is serviced, which means
that the slave has been addressed by a remote master that is asking for data to
be transferred. The processor must respond to this interrupt and then write the
requested data to the IC_DATA_CMD register. This bit is set to 0 just after the
processor reads the IC_CLR_RD_REQ register.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ACTIVE): RD_REQ interrupt is active
</li><li class="listitem">
0x0 (INACTIVE): RD_REQ interrupt is inactive
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RAW_INTR_STAT_4"></a>4</p></td><td>TX_EMPTY</td><td>R</td><td>
              <p>The behavior of the TX_EMPTY interrupt status 
differs based on the TX_EMPTY_CTRL selection in the IC_CON register.
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
When TX_EMPTY_CTRL = 0:<p class="BLANK"></p>This bit is set to 1 when the transmit buffer is at or below the threshold value set in the IC_TX_TL register.
</li><li class="listitem">
When TX_EMPTY_CTRL = 1:<p class="BLANK"></p>This bit is set to 1 when the transmit buffer is at or below the threshold value set in the IC_TX_TL register and the transmission of the address/data from the internal shift register for the most recently popped command is completed.
</li></ul></div><p>
It is automatically cleared by hardware when the buffer level goes above the
threshold. When IC_ENABLE[0] is set to 0, the TX FIFO is flushed and held in
reset. There the TX FIFO looks like it has no data within it, so this bit is set to 1,
provided there is activity in the master or slave state machines. When there is no
longer any activity, then with ic_en=0, this bit is set to 0.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ACTIVE): TX_EMPTY interrupt is active
</li><li class="listitem">
0x0 (INACTIVE): TX_EMPTY interrupt is inactive
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RAW_INTR_STAT_3"></a>3</p></td><td>TX_OVER</td><td>R</td><td>
              <p>Set during transmit if the transmit buffer is filled to IC_TX_BUFFER_DEPTH
and the processor attempts to issue another I2C command by writing to the
IC_DATA_CMD register. When the module is disabled, this bit keeps its level
until the master or slave state machines go into idle, and when ic_en goes to 0,
this interrupt is cleared.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ACTIVE): TX_OVER interrupt is active
</li><li class="listitem">
0x0 (INACTIVE): TX_OVER interrupt is inactive
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RAW_INTR_STAT_2"></a>2</p></td><td>RX_FULL</td><td>R</td><td>
              <p>Set when the receive buffer reaches or goes above the RX_TL threshold in the
IC_RX_TL register. It is automatically cleared by hardware when buffer level
goes below the threshold. If the module is disabled (IC_ENABLE[0]=0), the
RX FIFO is flushed and held in reset; therefore the RX FIFO is not full. So this
bit is cleared once the IC_ENABLE bit 0 is programmed with a 0, regardless of
the activity that continues.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ACTIVE): RX_FULL interrupt is active
</li><li class="listitem">
0x0 (INACTIVE): RX_FULL interrupt is inactive
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RAW_INTR_STAT_1"></a>1</p></td><td>RX_OVER</td><td>R</td><td>
              <p>Set if the receive buffer is completely filled to IC_RX_BUFFER_DEPTH and
an additional byte is received from an external I2C device. The DW_apb_i2c
acknowledges this, but any data bytes received after the FIFO is full are lost. If
the module is disabled (IC_ENABLE[0]=0), this bit keeps its level until the
master or slave state machines go into idle, and when ic_en goes to 0, this
interrupt is cleared.
</p><p class="BLANK"></p><p><span class="bold"><strong>Note: </strong></span> If the configuration parameter IC_RX_FULL_HLD_BUS_EN is enabled
and bit 9 of the IC_CON register (RX_FIFO_FULL_HLD_CTRL) is
programmed to HIGH, then the RX_OVER interrupt never occurs, because the
Rx FIFO never overflows.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ACTIVE): RX_OVER interrupt is active
</li><li class="listitem">
0x0 (INACTIVE): RX_OVER interrupt is inactive
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RAW_INTR_STAT_0"></a>0</p></td><td>RX_UNDER</td><td>R</td><td>
              <p>Set if the processor attempts to read the receive buffer when it is empty by
reading from the IC_DATA_CMD register. If the module is disabled
(IC_ENABLE[0]=0), this bit keeps its level until the master or slave state
machines go into idle, and when ic_en goes to 0, this interrupt is cleared.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ACTIVE): RX_UNDER interrupt is active
</li><li class="listitem">
0x0 (INACTIVE): RX_UNDER interrupt is inactive
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RX_TL"></a><span class="bold"><strong>
IC_RX_TL
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>I2C Receive FIFO Threshold Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>I2C Receive FIFO Threshold Register
      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0x38
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RX_TL"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RX_TL_31_8">31:8</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RX_TL_7_0">7:0</a></td></tr><tr><td>RSVD_IC_RX_TL</td><td>RX_TL</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RX_TL"></a><p class="title"><b>Table 15. Fields for Register: IC_RX_TL</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_RX_TL" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RX_TL_31_8"></a>31:8</p></td><td>RSVD_IC_RX_TL</td><td>R</td><td>
              <p>IC_RX_TL Reserved bits - Read Only</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RX_TL_7_0"></a>7:0</p></td><td>RX_TL</td><td>R/W</td><td>
              <p>Receive FIFO Threshold Level.</p><p class="BLANK"></p><p>
Controls the level of entries (or above) that triggers
the RX_FULL interrupt (bit 2 in IC_RAW_INTR_STAT register).
The valid range is 0-255, with the additional restriction that
hardware does not allow this value to be set to a value larger
than the depth of the buffer. If an attempt is made to do that,
the actual value set will be the maximum depth of the buffer.
A value of 0 sets the threshold for 1 entry, and a value of 255
sets the threshold for 256 entries.
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_TL"></a><span class="bold"><strong>
IC_TX_TL
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>I2C Transmit FIFO Threshold Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>I2C Transmit FIFO Threshold Register
      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0x3c
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_TL"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_TL_31_8">31:8</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_TL_7_0">7:0</a></td></tr><tr><td>RSVD_IC_TX_TL</td><td>TX_TL</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_TL"></a><p class="title"><b>Table 16. Fields for Register: IC_TX_TL</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_TX_TL" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_TL_31_8"></a>31:8</p></td><td>RSVD_IC_TX_TL</td><td>R</td><td>
              <p>IC_TX_TL Reserved bits - Read Only</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_TL_7_0"></a>7:0</p></td><td>TX_TL</td><td>R/W</td><td>
              <p>Transmit FIFO Threshold Level.</p><p class="BLANK"></p><p>
Controls the level of entries (or below) that trigger
the TX_EMPTY interrupt (bit 4 in IC_RAW_INTR_STAT register).
The valid range is 0-255, with the additional restriction that
it may not be set to value larger than the depth of the buffer.
If an attempt is made to do that, the actual value set will be
the maximum depth of the buffer.
A value of 0 sets the threshold for 0 entries, and a value of 255
sets the threshold for 255 entries.
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_INTR"></a><span class="bold"><strong>
IC_CLR_INTR
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>Clear Combined and Individual Interrupt Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>Clear Combined and Individual Interrupt Register
      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0x40
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_INTR"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_INTR_31_1">31:1</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_INTR_0">0</a></td></tr><tr><td>RSVD_IC_CLR_INTR</td><td>CLR_INTR</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_INTR"></a><p class="title"><b>Table 17. Fields for Register: IC_CLR_INTR</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_CLR_INTR" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_INTR_31_1"></a>31:1</p></td><td>RSVD_IC_CLR_INTR</td><td>R</td><td>
              <p>CLR_INTR Reserved bits - Read Only</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_INTR_0"></a>0</p></td><td>CLR_INTR</td><td>R</td><td>
              <p>Read this register to clear the combined interrupt,
all individual interrupts, and the IC_TX_ABRT_SOURCE register.
This bit does not clear hardware clearable interrupts but software
clearable interrupts. Refer to Bit 9 of the IC_TX_ABRT_SOURCE register
for an exception to clearing IC_TX_ABRT_SOURCE.
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_RX_UNDER"></a><span class="bold"><strong>
IC_CLR_RX_UNDER
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>Clear RX_UNDER Interrupt Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>Clear RX_UNDER Interrupt Register
      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0x44
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_RX_UNDER"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_RX_UNDER_31_1">31:1</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_RX_UNDER_0">0</a></td></tr><tr><td>RSVD_IC_CLR_RX_UNDER</td><td>CLR_RX_UNDER</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_RX_UNDER"></a><p class="title"><b>Table 18. Fields for Register: IC_CLR_RX_UNDER</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_CLR_RX_UNDER" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_RX_UNDER_31_1"></a>31:1</p></td><td>RSVD_IC_CLR_RX_UNDER</td><td>R</td><td>
              <p>IC_CLR_RX_UNDER Reserved bits - Read Only</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_RX_UNDER_0"></a>0</p></td><td>CLR_RX_UNDER</td><td>R</td><td>
              <p>Read this register to clear the RX_UNDER
interrupt (bit 0) of the IC_RAW_INTR_STAT register.
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_RX_OVER"></a><span class="bold"><strong>
IC_CLR_RX_OVER
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>Clear RX_OVER Interrupt Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>Clear RX_OVER Interrupt Register
      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0x48
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_RX_OVER"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_RX_OVER_31_1">31:1</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_RX_OVER_0">0</a></td></tr><tr><td>RSVD_IC_CLR_RX_OVER</td><td>CLR_RX_OVER</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_RX_OVER"></a><p class="title"><b>Table 19. Fields for Register: IC_CLR_RX_OVER</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_CLR_RX_OVER" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_RX_OVER_31_1"></a>31:1</p></td><td>RSVD_IC_CLR_RX_OVER</td><td>R</td><td>
              <p>IC_CLR_RX_OVER Reserved bits - Read Only</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_RX_OVER_0"></a>0</p></td><td>CLR_RX_OVER</td><td>R</td><td>
              <p>Read this register to clear the RX_OVER
interrupt (bit 1) of the IC_RAW_INTR_STAT register.
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_TX_OVER"></a><span class="bold"><strong>
IC_CLR_TX_OVER
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>Clear TX_OVER Interrupt Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>Clear TX_OVER Interrupt Register
      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0x4c
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_TX_OVER"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_TX_OVER_31_1">31:1</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_TX_OVER_0">0</a></td></tr><tr><td>RSVD_IC_CLR_TX_OVER</td><td>CLR_TX_OVER</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_TX_OVER"></a><p class="title"><b>Table 20. Fields for Register: IC_CLR_TX_OVER</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_CLR_TX_OVER" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_TX_OVER_31_1"></a>31:1</p></td><td>RSVD_IC_CLR_TX_OVER</td><td>R</td><td>
              <p>IC_CLR_TX_OVER Reserved bits - Read Only</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_TX_OVER_0"></a>0</p></td><td>CLR_TX_OVER</td><td>R</td><td>
              <p>Read this register to clear the TX_OVER
interrupt (bit 3) of the IC_RAW_INTR_STAT register.</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_RD_REQ"></a><span class="bold"><strong>
IC_CLR_RD_REQ
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>Clear RD_REQ Interrupt Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>Clear RD_REQ Interrupt Register
      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0x50
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_RD_REQ"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_RD_REQ_31_1">31:1</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_RD_REQ_0">0</a></td></tr><tr><td>RSVD_IC_CLR_RD_REQ</td><td>CLR_RD_REQ</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_RD_REQ"></a><p class="title"><b>Table 21. Fields for Register: IC_CLR_RD_REQ</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_CLR_RD_REQ" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_RD_REQ_31_1"></a>31:1</p></td><td>RSVD_IC_CLR_RD_REQ</td><td>R</td><td>
              <p>IC_CLR_RD_REQ Reserved bits - Read Only</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_RD_REQ_0"></a>0</p></td><td>CLR_RD_REQ</td><td>R</td><td>
              <p>Read this register to clear the RD_REQ
interrupt (bit 5) of the IC_RAW_INTR_STAT register.
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_TX_ABRT"></a><span class="bold"><strong>
IC_CLR_TX_ABRT
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>Clear TX_ABRT Interrupt Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>Clear TX_ABRT Interrupt Register
      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0x54
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_TX_ABRT"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_TX_ABRT_31_1">31:1</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_TX_ABRT_0">0</a></td></tr><tr><td>RSVD_IC_CLR_TX_ABRT</td><td>CLR_TX_ABRT</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_TX_ABRT"></a><p class="title"><b>Table 22. Fields for Register: IC_CLR_TX_ABRT</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_CLR_TX_ABRT" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_TX_ABRT_31_1"></a>31:1</p></td><td>RSVD_IC_CLR_TX_ABRT</td><td>R</td><td>
              <p>IC_CLR_TX_ABRT Reserved bits - Read Only</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_TX_ABRT_0"></a>0</p></td><td>CLR_TX_ABRT</td><td>R</td><td>
              <p>Read this register to clear the TX_ABRT
interrupt (bit 6) of the IC_RAW_INTR_STAT register,
and the IC_TX_ABRT_SOURCE register.
This also releases the TX FIFO from the flushed/reset
state, allowing more writes to the TX FIFO.
Refer to Bit 9 of the IC_TX_ABRT_SOURCE register for
an exception to clearing IC_TX_ABRT_SOURCE.
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_RX_DONE"></a><span class="bold"><strong>
IC_CLR_RX_DONE
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>Clear RX_DONE Interrupt Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>Clear RX_DONE Interrupt Register
      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0x58
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_RX_DONE"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_RX_DONE_31_1">31:1</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_RX_DONE_0">0</a></td></tr><tr><td>RSVD_IC_CLR_RX_DONE</td><td>CLR_RX_DONE</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_RX_DONE"></a><p class="title"><b>Table 23. Fields for Register: IC_CLR_RX_DONE</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_CLR_RX_DONE" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_RX_DONE_31_1"></a>31:1</p></td><td>RSVD_IC_CLR_RX_DONE</td><td>R</td><td>
              <p>IC_CLR_RX_DONE Reserved bits - Read Only</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_RX_DONE_0"></a>0</p></td><td>CLR_RX_DONE</td><td>R</td><td>
              <p>Read this register to clear the RX_DONE
interrupt (bit 7) of the IC_RAW_INTR_STAT register.
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_ACTIVITY"></a><span class="bold"><strong>
IC_CLR_ACTIVITY
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>Clear ACTIVITY Interrupt Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>Clear ACTIVITY Interrupt Register
      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0x5c
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_ACTIVITY"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_ACTIVITY_31_1">31:1</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_ACTIVITY_0">0</a></td></tr><tr><td>RSVD_IC_CLR_ACTIVITY</td><td>CLR_ACTIVITY</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_ACTIVITY"></a><p class="title"><b>Table 24. Fields for Register: IC_CLR_ACTIVITY</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_CLR_ACTIVITY" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_ACTIVITY_31_1"></a>31:1</p></td><td>RSVD_IC_CLR_ACTIVITY</td><td>R</td><td>
              <p>IC_CLR_ACTIVITY Reserved bits - Read Only</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_ACTIVITY_0"></a>0</p></td><td>CLR_ACTIVITY</td><td>R</td><td>
              <p>Reading this register clears the ACTIVITY
interrupt if the I2C is not active anymore. If the
I2C module is still active on the bus, the ACTIVITY
interrupt bit continues to be set. It is automatically
cleared by hardware if the module is disabled and if
there is no further activity on the bus. The value read
from this register to get status of the ACTIVITY interrupt
(bit 8) of the IC_RAW_INTR_STAT register.
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_STOP_DET"></a><span class="bold"><strong>
IC_CLR_STOP_DET
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>Clear STOP_DET Interrupt Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>Clear STOP_DET Interrupt Register
      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0x60
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_STOP_DET"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_STOP_DET_31_1">31:1</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_STOP_DET_0">0</a></td></tr><tr><td>RSVD_IC_CLR_STOP_DET</td><td>CLR_STOP_DET</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_STOP_DET"></a><p class="title"><b>Table 25. Fields for Register: IC_CLR_STOP_DET</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_CLR_STOP_DET" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_STOP_DET_31_1"></a>31:1</p></td><td>RSVD_IC_CLR_STOP_DET</td><td>R</td><td>
              <p>IC_CLR_STOP_DET Reserved bits - Read Only</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_STOP_DET_0"></a>0</p></td><td>CLR_STOP_DET</td><td>R</td><td>
              <p>Read this register to clear the STOP_DET
interrupt (bit 9) of the IC_RAW_INTR_STAT register.</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_START_DET"></a><span class="bold"><strong>
IC_CLR_START_DET
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>Clear START_DET Interrupt Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>Clear START_DET Interrupt Register
      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0x64
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_START_DET"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_START_DET_31_1">31:1</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_START_DET_0">0</a></td></tr><tr><td>RSVD_IC_CLR_START_DET</td><td>CLR_START_DET</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_START_DET"></a><p class="title"><b>Table 26. Fields for Register: IC_CLR_START_DET</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_CLR_START_DET" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_START_DET_31_1"></a>31:1</p></td><td>RSVD_IC_CLR_START_DET</td><td>R</td><td>
              <p>IC_CLR_START_DET Reserved bits - Read Only</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_START_DET_0"></a>0</p></td><td>CLR_START_DET</td><td>R</td><td>
              <p>Read this register to clear the START_DET
interrupt (bit 10) of the IC_RAW_INTR_STAT register.
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_GEN_CALL"></a><span class="bold"><strong>
IC_CLR_GEN_CALL
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>Clear GEN_CALL Interrupt Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>Clear GEN_CALL Interrupt Register
      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0x68
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_GEN_CALL"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_GEN_CALL_31_1">31:1</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_GEN_CALL_0">0</a></td></tr><tr><td>RSVD_IC_CLR_GEN_CALL</td><td>CLR_GEN_CALL</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_GEN_CALL"></a><p class="title"><b>Table 27. Fields for Register: IC_CLR_GEN_CALL</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_CLR_GEN_CALL" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_GEN_CALL_31_1"></a>31:1</p></td><td>RSVD_IC_CLR_GEN_CALL</td><td>R</td><td>
              <p>IC_CLR_GEN_CALL Reserved bits - Read Only</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_CLR_GEN_CALL_0"></a>0</p></td><td>CLR_GEN_CALL</td><td>R</td><td>
              <p>Read this register to clear the GEN_CALL
interrupt (bit 11) of IC_RAW_INTR_STAT register.
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ENABLE"></a><span class="bold"><strong>
IC_ENABLE
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>I2C ENABLE Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>I2C Enable Register
      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0x6c
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ENABLE"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col><col><col><col><col><col><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ENABLE_31_19">31:19</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ENABLE_18">18</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ENABLE_17">17</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ENABLE_16">16</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ENABLE_15_4">15:4</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ENABLE_3">3</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ENABLE_2">2</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ENABLE_1">1</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ENABLE_0">0</a></td></tr><tr><td>RSVD_IC_ENABLE_2</td><td>RSVD_SMBUS_ALERT_EN</td><td>RSVD_SMBUS_SUSPEND_EN</td><td>RSVD_SMBUS_CLK_RESET</td><td>RSVD_IC_ENABLE_1</td><td>RSVD_SDA_STUCK_RECOVERY_ENABLE</td><td>TX_CMD_BLOCK</td><td>ABORT</td><td>ENABLE</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ENABLE"></a><p class="title"><b>Table 28. Fields for Register: IC_ENABLE</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_ENABLE" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ENABLE_31_19"></a>31:19</p></td><td>RSVD_IC_ENABLE_2</td><td>R</td><td>
              <p>IC_ENABLE Reserved bits - Read Only</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ENABLE_18"></a>18</p></td><td>RSVD_SMBUS_ALERT_EN</td><td>R</td><td>
              <p>SMBUS_ALERT_EN Register field Reserved bits - Read Only</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ENABLE_17"></a>17</p></td><td>RSVD_SMBUS_SUSPEND_EN</td><td>R</td><td>
              <p>SMBUS_SUSPEND_EN Register field Reserved bits - Read Only</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ENABLE_16"></a>16</p></td><td>RSVD_SMBUS_CLK_RESET</td><td>R</td><td>
              <p>SMBUS_CLK_RESET Register field Reserved bits - Read Only</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ENABLE_15_4"></a>15:4</p></td><td>RSVD_IC_ENABLE_1</td><td>R</td><td>
              <p>RSVD_IC_ENABLE_1 Reserved bits - Read Only</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ENABLE_3"></a>3</p></td><td>RSVD_SDA_STUCK_RECOVERY_ENABLE</td><td>R</td><td>
              <p>SDA_STUCK_RECOVERY_ENABLE Register field Reserved bits - Read Only</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ENABLE_2"></a>2</p></td><td>TX_CMD_BLOCK</td><td>R/W</td><td>
              <p>In Master mode:
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
1'b1: Blocks the transmission of data on I2C bus even if Tx FIFO has data to transmit.
</li><li class="listitem">
1'b0: The transmission of data starts on I2C bus automatically, as soon as the first data is available in the Tx FIFO.
</li></ul></div><p>
<span class="bold"><strong>Note: </strong></span>To block the execution of Master commands,
set the TX_CMD_BLOCK bit only when  Tx FIFO is empty (IC_STATUS[2]==1) and Master is in Idle state (IC_STATUS[5] == 0). 
Any further commands put in the Tx FIFO are not executed until TX_CMD_BLOCK bit is unset.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (BLOCKED): Tx Command execution blocked
</li><li class="listitem">
0x0 (NOT_BLOCKED): Tx Command execution not blocked
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ENABLE_1"></a>1</p></td><td>ABORT</td><td>R/W</td><td>
              <p>
When set, the controller initiates the transfer abort.
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0: ABORT not initiated or ABORT done
</li><li class="listitem">
1: ABORT operation in progress
</li></ul></div><p>
The software can abort the I2C transfer in master mode by setting this bit. The software 
can set this bit only when ENABLE is already set; otherwise, the controller ignores any 
write to ABORT bit. The software cannot clear the ABORT bit once set. In response to 
an ABORT, the controller issues a STOP and flushes the Tx FIFO after completing the 
current transfer, then sets the TX_ABORT interrupt after the abort operation. The 
ABORT bit is cleared automatically after the abort operation. </p><p class="BLANK"></p><p>
For a detailed description on how to abort I2C transfers, refer to "Aborting I2C Transfers".</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ENABLED): ABORT operation in progress
</li><li class="listitem">
0x0 (DISABLE): ABORT operation not in progress
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ENABLE_0"></a>0</p></td><td>ENABLE</td><td>R/W</td><td>
              <p>Controls whether the DW_apb_i2c is enabled.
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0: Disables DW_apb_i2c (TX and RX FIFOs are held in an erased state)
</li><li class="listitem">
1: Enables DW_apb_i2c
</li></ul></div><p>
Software can disable DW_apb_i2c while it is active.
However, it is important that care be taken to ensure
that DW_apb_i2c is disabled properly. A recommended procedure is 
described in "Disabling DW_apb_i2c".</p><p class="BLANK"></p><p>
When DW_apb_i2c is disabled, the following occurs:
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
The TX FIFO and RX FIFO get flushed.
</li><li class="listitem">
Status bits in the IC_INTR_STAT register are still active until DW_apb_i2c goes into IDLE state.
</li></ul></div><p>
If the module is transmitting, it stops as well as deletes
the contents of the transmit buffer after the current transfer
is complete. If the module is receiving, the DW_apb_i2c stops
the current transfer at the end of the current byte and does not
acknowledge the transfer.</p><p class="BLANK"></p><p>
In systems with asynchronous pclk and ic_clk when IC_CLK_TYPE
parameter set to asynchronous (1), there is a two ic_clk delay
when enabling or disabling the DW_apb_i2c.
For a detailed description on how to disable DW_apb_i2c, refer to "Disabling
DW_apb_i2c"</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ENABLED): I2C is enabled
</li><li class="listitem">
0x0 (DISABLED): I2C is disabled
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS"></a><span class="bold"><strong>
IC_STATUS
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>I2C STATUS Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>I2C Status Register <p class="BLANK"></p>
This is a read-only register used to indicate the current
transfer status and FIFO status. The status register may be
read at any time. None of the bits in this register request
an interrupt.<p class="BLANK"></p>
When the I2C is disabled by writing 0 in bit 0 of the IC_ENABLE register:
<div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: circle; "><li class="listitem">
Bits 1 and 2 are set to 1
</li><li class="listitem">
Bits 3 and 10 are set to 0
</li></ul></div>
When the master or slave state machines goes to idle and ic_en=0:
<div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: circle; "><li class="listitem">
Bits 5 and 6 are set to 0
</li></ul></div></li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0x70
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col><col><col><col><col><col><col><col><col><col><col><col><col><col><col><col><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_31_21">31:21</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_20">20</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_19">19</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_18">18</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_17">17</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_16">16</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_15_12">15:12</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_11">11</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_10">10</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_9">9</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_8">8</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_7">7</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_6">6</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_5">5</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_4">4</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_3">3</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_2">2</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_1">1</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_0">0</a></td></tr><tr><td>RSVD_IC_STATUS_2</td><td>RSVD_SMBUS_ALERT_STATUS</td><td>RSVD_SMBUS_SUSPEND_STATUS</td><td>RSVD_SMBUS_SLAVE_ADDR_RESOLVED</td><td>RSVD_SMBUS_SLAVE_ADDR_VALID</td><td>RSVD_SMBUS_QUICK_CMD_BIT</td><td>RSVD_IC_STATUS_1</td><td>RSVD_SDA_STUCK_NOT_RECOVERED</td><td>RSVD_SLV_HOLD_RX_FIFO_FULL</td><td>RSVD_SLV_HOLD_TX_FIFO_EMPTY</td><td>RSVD_MST_HOLD_RX_FIFO_FULL</td><td>RSVD_MST_HOLD_TX_FIFO_EMPTY</td><td>SLV_ACTIVITY</td><td>MST_ACTIVITY</td><td>RFF</td><td>RFNE</td><td>TFE</td><td>TFNF</td><td>ACTIVITY</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS"></a><p class="title"><b>Table 29. Fields for Register: IC_STATUS</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_STATUS" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_31_21"></a>31:21</p></td><td>RSVD_IC_STATUS_2</td><td>R</td><td>
              <p>IC_STATUS Reserved bits - Read Only</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_20"></a>20</p></td><td>RSVD_SMBUS_ALERT_STATUS</td><td>R</td><td>
              <p>SMBUS_ALERT_STATUS Register field Reserved bits - Read Only</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_19"></a>19</p></td><td>RSVD_SMBUS_SUSPEND_STATUS</td><td>R</td><td>
              <p>SMBUS_SUSPEND_STATUS Register field Reserved bits - Read Only</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_18"></a>18</p></td><td>RSVD_SMBUS_SLAVE_ADDR_RESOLVED</td><td>R</td><td>
              <p>SMBUS_SLAVE_ADDR_RESOLVED Register field Reserved bits - Read Only</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_17"></a>17</p></td><td>RSVD_SMBUS_SLAVE_ADDR_VALID</td><td>R</td><td>
              <p>SMBUS_SLAVE_ADDR_VALID Register field Reserved bits - Read Only</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_16"></a>16</p></td><td>RSVD_SMBUS_QUICK_CMD_BIT</td><td>R</td><td>
              <p>SMBUS_QUICK_CMD_BIT Register field Reserved bits - Read Only</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_15_12"></a>15:12</p></td><td>RSVD_IC_STATUS_1</td><td>R</td><td>
              <p>RSVD_IC_STATUS_1 Reserved bits - Read Only</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_11"></a>11</p></td><td>RSVD_SDA_STUCK_NOT_RECOVERED</td><td>R</td><td>
              <p>SDA_STUCK_NOT_RECOVERED Register field Reserved bits - Read Only</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_10"></a>10</p></td><td>RSVD_SLV_HOLD_RX_FIFO_FULL</td><td>R</td><td>
              <p>SLV_HOLD_RX_FIFO_FULL Register field Reserved bits - Read Only</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_9"></a>9</p></td><td>RSVD_SLV_HOLD_TX_FIFO_EMPTY</td><td>R</td><td>
              <p>SLV_HOLD_TX_FIFO_EMPTY Regsiter field Reserved bits - Read Only</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_8"></a>8</p></td><td>RSVD_MST_HOLD_RX_FIFO_FULL</td><td>R</td><td>
              <p>MST_HOLD_RX_FIFO_FULL Register field Reserved bits - Read Only</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_7"></a>7</p></td><td>RSVD_MST_HOLD_TX_FIFO_EMPTY</td><td>R</td><td>
              <p>MST_HOLD_TX_FIFO_EMPTY Register field Reserved bits - Read Only</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_6"></a>6</p></td><td>SLV_ACTIVITY</td><td>R</td><td>
              <p>Slave FSM Activity Status.
When the Slave Finite State Machine (FSM) is not
in the IDLE state, this bit is set.
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0: Slave FSM is in IDLE state so the Slave part of DW_apb_i2c is not Active
</li><li class="listitem">
1: Slave FSM is not in IDLE state so the Slave part of DW_apb_i2c is Active
</li></ul></div><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ACTIVE): Slave not idle
</li><li class="listitem">
0x0 (IDLE): Slave is  idle
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_5"></a>5</p></td><td>MST_ACTIVITY</td><td>R</td><td>
              <p>Master FSM Activity Status.
When the Master Finite State Machine (FSM) is
not in the IDLE state, this bit is set.
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0: Master FSM is in IDLE state so the Master part of DW_apb_i2c is not Active
</li><li class="listitem">
1: Master FSM is not in IDLE state so the Master part of DW_apb_i2c is Active
</li></ul></div><p>
<span class="bold"><strong>Note: </strong></span>
IC_STATUS[0]-that is, ACTIVITY bit-is the OR of
SLV_ACTIVITY and MST_ACTIVITY bits.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ACTIVE): Master not idle
</li><li class="listitem">
0x0 (IDLE): Master is  idle
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_4"></a>4</p></td><td>RFF</td><td>R</td><td>
              <p>Receive FIFO Completely Full.
When the receive FIFO is completely full, this
bit is set. When the receive FIFO contains one
or more empty location, this bit is cleared.
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0: Receive FIFO is not full
</li><li class="listitem">
1: Receive FIFO is full
</li></ul></div><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (FULL): Rx FIFO is full
</li><li class="listitem">
0x0 (NOT_FULL): Rx FIFO not full
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_3"></a>3</p></td><td>RFNE</td><td>R</td><td>
              <p>Receive FIFO Not Empty.
This bit is set when the receive FIFO contains one or
more entries; it is cleared when the receive FIFO is empty.
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0: Receive FIFO is empty
</li><li class="listitem">
1: Receive FIFO is not empty
</li></ul></div><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (NOT_EMPTY): Rx FIFO not empty
</li><li class="listitem">
0x0 (EMPTY): Rx FIFO is empty
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_2"></a>2</p></td><td>TFE</td><td>R</td><td>
              <p>Transmit FIFO Completely Empty.
When the transmit FIFO is completely empty, this bit is set.
When it contains one or more valid entries, this bit is
cleared. This bit field does not request an interrupt.
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0: Transmit FIFO is not empty
</li><li class="listitem">
1: Transmit FIFO is empty
</li></ul></div><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (EMPTY): Tx FIFO is empty
</li><li class="listitem">
0x0 (NON_EMPTY): Tx FIFO not empty
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x1</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_1"></a>1</p></td><td>TFNF</td><td>R</td><td>
              <p>Transmit FIFO Not Full.
Set when the transmit FIFO contains one or more
empty locations, and is cleared when the FIFO is full.
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0: Transmit FIFO is full
</li><li class="listitem">
1: Transmit FIFO is not full
</li></ul></div><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (NOT_FULL): Tx FIFO not full
</li><li class="listitem">
0x0 (FULL): Tx FIFO is full
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x1</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_STATUS_0"></a>0</p></td><td>ACTIVITY</td><td>R</td><td>
              <p>I2C Activity Status.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ACTIVE): I2C is active
</li><li class="listitem">
0x0 (INACTIVE): I2C is idle
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TXFLR"></a><span class="bold"><strong>
IC_TXFLR
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>I2C Transmit FIFO Level Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>I2C Transmit FIFO Level Register<p class="BLANK"></p>This register contains the number of valid data entries in the transmit FIFO buffer. It is cleared whenever:
<div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: circle; "><li class="listitem">
The I2C is disabled
</li><li class="listitem">
There is a transmit abort - that is, TX_ABRT bit is set in the IC_RAW_INTR_STAT register
</li><li class="listitem">
The slave bulk transmit mode is aborted
</li></ul></div>
The register increments whenever data is placed into the transmit FIFO and decrements when data is taken from the transmit FIFO.
      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0x74
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TXFLR"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TXFLR_31_4">31:4</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TXFLR_3_0">3:0</a></td></tr><tr><td>RSVD_TXFLR</td><td>TXFLR</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TXFLR"></a><p class="title"><b>Table 30. Fields for Register: IC_TXFLR</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_TXFLR" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TXFLR_31_4"></a>31:4</p></td><td>RSVD_TXFLR</td><td>R</td><td>
              <p>TXFLR Register field Reserved bits - Read Only</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TXFLR_3_0"></a>3:0</p></td><td>TXFLR</td><td>R</td><td>
              <p>Transmit FIFO Level.
Contains the number of valid data entries in the
transmit FIFO.
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RXFLR"></a><span class="bold"><strong>
IC_RXFLR
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>I2C Receive FIFO Level Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>I2C Receive FIFO Level Register<p class="BLANK"></p>This register contains the number of valid data entries in the receive FIFO buffer. It is cleared whenever:
<div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: circle; "><li class="listitem">
The I2C is disabled
</li><li class="listitem">
Whenever there is a transmit abort caused by any of the events tracked in IC_TX_ABRT_SOURCE
</li></ul></div>
The register increments whenever data is placed into the receive FIFO and decrements when data is taken from the receive FIFO.
      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0x78
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RXFLR"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RXFLR_31_4">31:4</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RXFLR_3_0">3:0</a></td></tr><tr><td>RSVD_RXFLR</td><td>RXFLR</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RXFLR"></a><p class="title"><b>Table 31. Fields for Register: IC_RXFLR</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_RXFLR" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RXFLR_31_4"></a>31:4</p></td><td>RSVD_RXFLR</td><td>R</td><td>
              <p>RXFLR Reserved bits - Read Only</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_RXFLR_3_0"></a>3:0</p></td><td>RXFLR</td><td>R</td><td>
              <p>Receive FIFO Level.
Contains the number of valid data entries in the
receive FIFO.
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SDA_HOLD"></a><span class="bold"><strong>
IC_SDA_HOLD
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>I2C SDA Hold Time Length Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>I2C SDA Hold Time Length Register<p class="BLANK"></p>
The bits [15:0] of this register are used to control the hold time of SDA during
transmit in both slave and master mode (after SCL goes from HIGH to LOW).<p class="BLANK"></p>
The bits [23:16] of this register are used to extend the SDA transition (if any) 
whenever SCL is HIGH in the receiver in either master or slave mode.<p class="BLANK"></p>
Writes to this register succeed only when IC_ENABLE[0]=0.<p class="BLANK"></p>
The values in this register are in units of ic_clk period. The value programmed 
in IC_SDA_TX_HOLD must be greater than the minimum hold time in each mode one 
cycle in master mode, seven cycles in slave mode for the value to be implemented.<p class="BLANK"></p>
The programmed SDA hold time during transmit (IC_SDA_TX_HOLD) cannot exceed at any 
time the duration of the low part of scl. Therefore the programmed value cannot be 
larger than N_SCL_LOW-2, where N_SCL_LOW is the duration of the low part of the scl 
period measured in ic_clk cycles.<p class="BLANK"></p></li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0x7c
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SDA_HOLD"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SDA_HOLD_31_24">31:24</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SDA_HOLD_23_16">23:16</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SDA_HOLD_15_0">15:0</a></td></tr><tr><td>RSVD_IC_SDA_HOLD</td><td>IC_SDA_RX_HOLD</td><td>IC_SDA_TX_HOLD</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SDA_HOLD"></a><p class="title"><b>Table 32. Fields for Register: IC_SDA_HOLD</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_SDA_HOLD" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SDA_HOLD_31_24"></a>31:24</p></td><td>RSVD_IC_SDA_HOLD</td><td>R</td><td>
              <p>IC_SDA_HOLD Reserved bits - Read Only</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SDA_HOLD_23_16"></a>23:16</p></td><td>IC_SDA_RX_HOLD</td><td>R/W</td><td>
              <p>Sets the required SDA hold time 
in units of ic_clk period, when DW_apb_i2c acts as a receiver.
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SDA_HOLD_15_0"></a>15:0</p></td><td>IC_SDA_TX_HOLD</td><td>R/W</td><td>
              <p>Sets the required SDA hold time 
in units of ic_clk period, when DW_apb_i2c acts as a transmitter.
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x1</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE"></a><span class="bold"><strong>
IC_TX_ABRT_SOURCE
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>I2C Transmit Abort Source Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>I2C Transmit Abort Source Register<p class="BLANK"></p>
This register has 32 bits that indicate the source
of the TX_ABRT bit. Except for Bit 9, this register is
cleared whenever the IC_CLR_TX_ABRT register or the
IC_CLR_INTR register is read. To clear Bit 9, the source
of the ABRT_SBYTE_NORSTRT must be fixed first; RESTART must
be enabled (IC_CON[5]=1), the SPECIAL bit must be cleared
(IC_TAR[11]), or the GC_OR_START bit must be cleared (IC_TAR[10]).<p class="BLANK"></p>
Once the source of the ABRT_SBYTE_NORSTRT is fixed, then this
bit can be cleared in the same manner as other bits in this
register. If the source of the ABRT_SBYTE_NORSTRT is not fixed
before attempting to clear this bit, Bit 9 clears for one cycle
and is then re-asserted.
      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0x80
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col><col><col><col><col><col><col><col><col><col><col><col><col><col><col><col><col><col><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_31_23">31:23</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_22_21">22:21</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_20_18">20:18</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_17">17</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_16">16</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_15">15</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_14">14</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_13">13</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_12">12</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_11">11</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_10">10</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_9">9</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_8">8</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_7">7</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_6">6</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_5">5</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_4">4</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_3">3</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_2">2</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_1">1</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_0">0</a></td></tr><tr><td>TX_FLUSH_CNT</td><td>RSVD_IC_TX_ABRT_SOURCE</td><td>RSVD_ABRT_DEVICE_WRITE</td><td>RSVD_ABRT_SDA_STUCK_AT_LOW</td><td>ABRT_USER_ABRT</td><td>ABRT_SLVRD_INTX</td><td>ABRT_SLV_ARBLOST</td><td>ABRT_SLVFLUSH_TXFIFO</td><td>ARB_LOST</td><td>ABRT_MASTER_DIS</td><td>ABRT_10B_RD_NORSTRT</td><td>ABRT_SBYTE_NORSTRT</td><td>ABRT_HS_NORSTRT</td><td>ABRT_SBYTE_ACKDET</td><td>ABRT_HS_ACKDET</td><td>ABRT_GCALL_READ</td><td>ABRT_GCALL_NOACK</td><td>ABRT_TXDATA_NOACK</td><td>ABRT_10ADDR2_NOACK</td><td>ABRT_10ADDR1_NOACK</td><td>ABRT_7B_ADDR_NOACK</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE"></a><p class="title"><b>Table 33. Fields for Register: IC_TX_ABRT_SOURCE</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_TX_ABRT_SOURCE" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_31_23"></a>31:23</p></td><td>TX_FLUSH_CNT</td><td>R</td><td>
              <p>This field indicates the 
number of Tx FIFO Data Commands which are flushed due to TX_ABRT interrupt. 
It is cleared whenever I2C is disabled.
</p><p class="BLANK"></p><p><span class="bold"><strong>Role of DW_apb_i2c: </strong></span> Master-Transmitter or Slave-Transmitter</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_22_21"></a>22:21</p></td><td>RSVD_IC_TX_ABRT_SOURCE</td><td>R</td><td>
              <p>IC_TX_ABRT_SOURCE Reserved bits - Read Only</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_20_18"></a>20:18</p></td><td>RSVD_ABRT_DEVICE_WRITE</td><td>R</td><td>
              <p>ABRT_DEVICE_WRITE Register field Reserved bits - Read Only</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_17"></a>17</p></td><td>RSVD_ABRT_SDA_STUCK_AT_LOW</td><td>R</td><td>
              <p>ABRT_SDA_STUCK_AT_LOW Register field Reserved bits - Read Only</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_16"></a>16</p></td><td>ABRT_USER_ABRT</td><td>R</td><td>
              <p>This is a master-mode-only bit. Master has 
detected the transfer abort (IC_ENABLE[1])
</p><p class="BLANK"></p><p><span class="bold"><strong>Role of DW_apb_i2c: </strong></span> Master-Transmitter</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ABRT_USER_ABRT_GENERATED): Transfer abort detected by master
</li><li class="listitem">
0x0 (ABRT_USER_ABRT_VOID): Transfer abort detected by master- scenario not present
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_15"></a>15</p></td><td>ABRT_SLVRD_INTX</td><td>R</td><td>
              <p>1: When the processor side responds to
a slave mode request for data to be
transmitted to a remote master and user
writes a 1 in CMD (bit 8) of
IC_DATA_CMD register.
</p><p class="BLANK"></p><p><span class="bold"><strong>Role of DW_apb_i2c: </strong></span> Slave-Transmitter</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ABRT_SLVRD_INTX_GENERATED): Slave trying to transmit to remote master in read mode
</li><li class="listitem">
0x0 (ABRT_SLVRD_INTX_VOID): Slave trying to transmit to remote master in read mode- scenario not present
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_14"></a>14</p></td><td>ABRT_SLV_ARBLOST</td><td>R</td><td>
              <p>This field indicates that a Slave has lost the bus while transmitting data to a remote master. IC_TX_ABRT_SOURCE[12] is set at the same time.</p><p class="BLANK"></p><p><span class="bold"><strong>Note: </strong></span> Even though the slave never
'owns' the bus, something could go
wrong on the bus. This is a fail safe
check. For instance, during a data
transmission at the low-to-high
transition of SCL, if what is on the data
bus is not what is supposed to be
transmitted, then DW_apb_i2c no
longer own the bus.
</p><p class="BLANK"></p><p><span class="bold"><strong>Role of DW_apb_i2c: </strong></span> Slave-Transmitter</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ABRT_SLV_ARBLOST_GENERATED): Slave lost arbitration to remote master
</li><li class="listitem">
0x0 (ABRT_SLV_ARBLOST_VOID): Slave lost arbitration to remote master- scenario not present
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_13"></a>13</p></td><td>ABRT_SLVFLUSH_TXFIFO</td><td>R</td><td>
              <p>This field specifies that the Slave has received a read command and some data exists in the TX FIFO, so the slave issues a TX_ABRT interrupt to flush old data in TX FIFO.
</p><p class="BLANK"></p><p><span class="bold"><strong>Role of DW_apb_i2c: </strong></span> Slave-Transmitter</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ABRT_SLVFLUSH_TXFIFO_GENERATED): Slave flushes existing data in TX-FIFO upon getting read command
</li><li class="listitem">
0x0 (ABRT_SLVFLUSH_TXFIFO_VOID): Slave flushes existing data in TX-FIFO upon getting read command- scenario not present
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_12"></a>12</p></td><td>ARB_LOST</td><td>R</td><td>
              <p>This field specifies that the Master has lost arbitration, or if IC_TX_ABRT_SOURCE[14] is also set, then the slave transmitter has lost arbitration.
</p><p class="BLANK"></p><p><span class="bold"><strong>Role of DW_apb_i2c: </strong></span> Master-Transmitter or Slave-Transmitter</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ABRT_LOST_GENERATED): Master or Slave-Transmitter lost arbitration
</li><li class="listitem">
0x0 (ABRT_LOST_VOID): Master or Slave-Transmitter lost arbitration- scenario not present
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_11"></a>11</p></td><td>ABRT_MASTER_DIS</td><td>R</td><td>
              <p>This field indicates that the User tries to initiate a Master operation with the Master mode disabled.
</p><p class="BLANK"></p><p><span class="bold"><strong>Role of DW_apb_i2c: </strong></span> Master-Transmitter or Master-Receiver</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ABRT_MASTER_DIS_GENERATED): User intitating master operation when MASTER disabled
</li><li class="listitem">
0x0 (ABRT_MASTER_DIS_VOID): User initiating master operation when MASTER disabled- scenario not present
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_10"></a>10</p></td><td>ABRT_10B_RD_NORSTRT</td><td>R</td><td>
              <p>This field indicates that the restart is disabled (IC_RESTART_EN bit (IC_CON[5]) =0) and the master sends a read command in 10-bit addressing mode.
</p><p class="BLANK"></p><p><span class="bold"><strong>Role of DW_apb_i2c: </strong></span> Master-Receiver</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ABRT_10B_RD_GENERATED): Master trying to read in 10Bit addressing mode when RESTART disabled
</li><li class="listitem">
0x0 (ABRT_10B_RD_VOID): Master not trying to read in 10Bit addressing mode when RESTART disabled
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_9"></a>9</p></td><td>ABRT_SBYTE_NORSTRT</td><td>R</td><td>
              <p>To clear Bit 9, the source of the
ABRT_SBYTE_NORSTRT must be fixed first;
restart must be enabled (IC_CON[5]=1),
the SPECIAL bit must be cleared (IC_TAR[11]),
or the GC_OR_START bit must be cleared
(IC_TAR[10]). Once the source of the
ABRT_SBYTE_NORSTRT is fixed,
then this bit can be cleared in the same
manner as other bits in this register. If
the source of the ABRT_SBYTE_NORSTRT is not fixed
before attempting to clear this bit, bit 9
clears for one cycle and then gets reasserted. When this field is set to 1, the restart is disabled (IC_RESTART_EN bit (IC_CON[5]) =0) and the user is trying to send a START Byte.
</p><p class="BLANK"></p><p><span class="bold"><strong>Role of DW_apb_i2c: </strong></span> Master</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ABRT_SBYTE_NORSTRT_GENERATED): User trying to send START byte when RESTART disabled
</li><li class="listitem">
0x0 (ABRT_SBYTE_NORSTRT_VOID): User trying to send START byte when RESTART disabled- scenario not present
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_8"></a>8</p></td><td>ABRT_HS_NORSTRT</td><td>R</td><td>
              <p>This field indicates that the restart is disabled (IC_RESTART_EN bit (IC_CON[5]) =0) and the user is trying to use the master to transfer data in High Speed mode.
</p><p class="BLANK"></p><p><span class="bold"><strong>Role of DW_apb_i2c: </strong></span> Master-Transmitter or Master-Receiver</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ABRT_HS_NORSTRT_GENERATED): User trying to switch Master to HS mode when RESTART disabled
</li><li class="listitem">
0x0 (ABRT_HS_NORSTRT_VOID): User trying to switch Master to HS mode when RESTART disabled- scenario not present
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_7"></a>7</p></td><td>ABRT_SBYTE_ACKDET</td><td>R</td><td>
              <p>This field indicates that the Master has sent a START Byte and the START Byte was acknowledged (wrong behavior).
</p><p class="BLANK"></p><p><span class="bold"><strong>Role of DW_apb_i2c: </strong></span> Master</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ABRT_SBYTE_ACKDET_GENERATED): ACK detected for START byte
</li><li class="listitem">
0x0 (ABRT_SBYTE_ACKDET_VOID): ACK detected for START byte- scenario not present
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_6"></a>6</p></td><td>ABRT_HS_ACKDET</td><td>R</td><td>
              <p>This field indicates that the Master is in High Speed mode and the High Speed Master code was acknowledged (wrong behavior).</p><p class="BLANK"></p><p class="BLANK"></p><p><span class="bold"><strong>Role of DW_apb_i2c: </strong></span> Master</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ABRT_HS_ACK_GENERATED): HS Master code ACKed in HS Mode
</li><li class="listitem">
0x0 (ABRT_HS_ACK_VOID): HS Master code ACKed in HS Mode- scenario not present
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_5"></a>5</p></td><td>ABRT_GCALL_READ</td><td>R</td><td>
              <p>This field indicates that DW_apb_i2c in the master mode has sent a General Call but the user programmed the byte following the General Call to be a read from the bus (IC_DATA_CMD[9] is set to 1).</p><p class="BLANK"></p><p class="BLANK"></p><p><span class="bold"><strong>Role of DW_apb_i2c: </strong></span> Master-Transmitter</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ABRT_GCALL_READ_GENERATED): GCALL is followed by read from bus
</li><li class="listitem">
0x0 (ABRT_GCALL_READ_VOID): GCALL is followed by read from bus-scenario not present
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_4"></a>4</p></td><td>ABRT_GCALL_NOACK</td><td>R</td><td>
              <p>This field indicates that DW_apb_i2c in master mode has sent a General Call and no slave on the bus acknowledged the General Call.</p><p class="BLANK"></p><p class="BLANK"></p><p><span class="bold"><strong>Role of DW_apb_i2c: </strong></span> Master-Transmitter</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ABRT_GCALL_NOACK_GENERATED): GCALL not ACKed by any slave
</li><li class="listitem">
0x0 (ABRT_GCALL_NOACK_VOID): GCALL not ACKed by any slave-scenario not present
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_3"></a>3</p></td><td>ABRT_TXDATA_NOACK</td><td>R</td><td>
              <p>This field indicates the master-mode only bit. When the master receives an acknowledgement for the address, but when it sends data byte(s) following the address, it did not receive an acknowledge from the remote slave(s).</p><p class="BLANK"></p><p class="BLANK"></p><p><span class="bold"><strong>Role of DW_apb_i2c: </strong></span> Master-Transmitter</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ABRT_TXDATA_NOACK_GENERATED): Transmitted data not ACKed by addressed slave
</li><li class="listitem">
0x0 (ABRT_TXDATA_NOACK_VOID): Transmitted data non-ACKed by addressed slave-scenario not present
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_2"></a>2</p></td><td>ABRT_10ADDR2_NOACK</td><td>R</td><td>
              <p>This field indicates that the Master is in 10-bit address mode and that the second address byte of the 10-bit address was not acknowledged by any slave.
</p><p class="BLANK"></p><p><span class="bold"><strong>Role of DW_apb_i2c: </strong></span> Master-Transmitter or Master-Receiver</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ACTIVE): Byte 2 of 10Bit Address not ACKed by any slave
</li><li class="listitem">
0x0 (INACTIVE): This abort is not generated
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_1"></a>1</p></td><td>ABRT_10ADDR1_NOACK</td><td>R</td><td>
              <p>This field indicates that the Master is in 10-bit address mode and the first 10-bit address byte was not acknowledged by any slave.
</p><p class="BLANK"></p><p><span class="bold"><strong>Reset value: </strong></span>0x0
</p><p class="BLANK"></p><p><span class="bold"><strong>Role of DW_apb_i2c: </strong></span> Master-Transmitter or Master-Receiver</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ACTIVE): Byte 1 of 10Bit Address not ACKed by any slave
</li><li class="listitem">
0x0 (INACTIVE): This abort is not generated
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_TX_ABRT_SOURCE_0"></a>0</p></td><td>ABRT_7B_ADDR_NOACK</td><td>R</td><td>
              <p>This field indicates that the Master is in 7-bit addressing mode and the address sent was not acknowledged by any slave.
</p><p class="BLANK"></p><p><span class="bold"><strong>Role of DW_apb_i2c: </strong></span> Master-Transmitter or Master-Receiver</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ACTIVE): This abort is generated because of NOACK for 7-bit address
</li><li class="listitem">
0x0 (INACTIVE): This abort is not generated
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SDA_SETUP"></a><span class="bold"><strong>
IC_SDA_SETUP
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>I2C SDA Setup Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>I2C SDA Setup Register<p class="BLANK"></p>
This register controls the amount of time delay
(in terms of number of ic_clk clock periods) introduced
in the rising edge of SCL - relative to SDA changing - when
DW_apb_i2c services a read request in a slave-transmitter operation.
The relevant I2C requirement is tSU:DAT (note 4) as detailed in the
I2C Bus Specification.
This register must be programmed with a value equal to or greater than 2. <p class="BLANK"></p>
Writes to this register succeed only when IC_ENABLE[0] = 0.<p class="BLANK"></p><span class="bold"><strong>Note: </strong></span>The length of setup time is calculated using [(IC_SDA_SETUP - 1) * (ic_clk_period)], so if the
user requires 10 ic_clk periods of setup time, they should program a value of 11.
The IC_SDA_SETUP register is only used by the DW_apb_i2c when operating as a slave
transmitter.

      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0x94
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SDA_SETUP"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SDA_SETUP_31_8">31:8</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SDA_SETUP_7_0">7:0</a></td></tr><tr><td>RSVD_IC_SDA_SETUP</td><td>SDA_SETUP</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SDA_SETUP"></a><p class="title"><b>Table 34. Fields for Register: IC_SDA_SETUP</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_SDA_SETUP" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SDA_SETUP_31_8"></a>31:8</p></td><td>RSVD_IC_SDA_SETUP</td><td>R</td><td>
              <p>IC_SDA_SETUP Reserved bits - Read Only</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_SDA_SETUP_7_0"></a>7:0</p></td><td>SDA_SETUP</td><td>R/W</td><td>
              <p>SDA Setup.
It is recommended that if the required delay is 1000ns,
then for an ic_clk frequency of 10 MHz, IC_SDA_SETUP
should be programmed to a value of 11. IC_SDA_SETUP must be programmed with a minimum value of 2.</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x64</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ACK_GENERAL_CALL"></a><span class="bold"><strong>
IC_ACK_GENERAL_CALL
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>I2C ACK General Call Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>I2C ACK General Call Register<p class="BLANK"></p>
The register controls whether DW_apb_i2c responds
with a ACK or NACK when it receives an I2C
General Call address.<p class="BLANK"></p>
This register is applicable only when the DW_apb_i2c is in slave mode.

      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0x98
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ACK_GENERAL_CALL"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ACK_GENERAL_CALL_31_1">31:1</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ACK_GENERAL_CALL_0">0</a></td></tr><tr><td>RSVD_IC_ACK_GEN_1_31</td><td>ACK_GEN_CALL</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ACK_GENERAL_CALL"></a><p class="title"><b>Table 35. Fields for Register: IC_ACK_GENERAL_CALL</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_ACK_GENERAL_CALL" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ACK_GENERAL_CALL_31_1"></a>31:1</p></td><td>RSVD_IC_ACK_GEN_1_31</td><td>R</td><td>
              <p>RSVD_IC_ACK_GEN_1_31 Reserved bits - Read Only</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ACK_GENERAL_CALL_0"></a>0</p></td><td>ACK_GEN_CALL</td><td>R/W</td><td>
              <p>ACK General Call.
When set to 1, DW_apb_i2c responds with a ACK
(by asserting ic_data_oe) when it receives a General Call.
Otherwise, DW_apb_i2c responds with a NACK
(by negating ic_data_oe).</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ENABLED): Generate ACK for a General Call
</li><li class="listitem">
0x0 (DISABLED): Generate NACK for  General Call
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x1</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ENABLE_STATUS"></a><span class="bold"><strong>
IC_ENABLE_STATUS
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>I2C Enable Status Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>I2C Enable Status Register<p class="BLANK"></p>
The register is used to report the DW_apb_i2c hardware
status when the IC_ENABLE[0] register is set from 1 to 0;
that is, when DW_apb_i2c is disabled.<p class="BLANK"></p>
If IC_ENABLE[0] has been set to 1, bits 2:1 are forced to 0,
and bit 0 is forced to 1.<p class="BLANK"></p>
If IC_ENABLE[0] has been set to 0, bits 2:1 is only be valid
as soon as bit 0 is read as '0'.
<p class="BLANK"></p><span class="bold"><strong>Note: </strong></span>
When IC_ENABLE[0] has been set to 0, a delay occurs for bit 0 to be read as 0 because
disabling the DW_apb_i2c depends on I2C bus activities.

      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0x9c
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ENABLE_STATUS"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ENABLE_STATUS_31_3">31:3</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ENABLE_STATUS_2">2</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ENABLE_STATUS_1">1</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ENABLE_STATUS_0">0</a></td></tr><tr><td>RSVD_IC_ENABLE_STATUS</td><td>SLV_RX_DATA_LOST</td><td>SLV_DISABLED_WHILE_BUSY</td><td>IC_EN</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ENABLE_STATUS"></a><p class="title"><b>Table 36. Fields for Register: IC_ENABLE_STATUS</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_ENABLE_STATUS" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ENABLE_STATUS_31_3"></a>31:3</p></td><td>RSVD_IC_ENABLE_STATUS</td><td>R</td><td>
              <p>IC_ENABLE_STATUS Reserved bits - Read Only</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ENABLE_STATUS_2"></a>2</p></td><td>SLV_RX_DATA_LOST</td><td>R</td><td>
              <p>Slave Received Data Lost.
This bit indicates if a Slave-Receiver operation has been
aborted with at least one data byte received from an
I2C transfer due to the setting bit 0 of IC_ENABLE from 1 to 0.
When read as 1, DW_apb_i2c is deemed to have been actively engaged
in an aborted I2C transfer (with matching address) and the
data phase of the I2C transfer has been entered, even though
a data byte has been responded with a NACK.
</p><p class="BLANK"></p><p><span class="bold"><strong>Note: </strong></span> If the remote I2C master terminates the transfer with a
STOP condition before the DW_apb_i2c has a chance to NACK a
transfer, and IC_ENABLE[0] has been set to 0, then this bit is
also set to 1.</p><p class="BLANK"></p><p>
When read as 0, DW_apb_i2c is deemed to have been disabled without
being actively involved in the data phase of a Slave-Receiver transfer.
</p><p class="BLANK"></p><p><span class="bold"><strong>Note: </strong></span> The CPU can safely read this bit when IC_EN (bit 0) is
read as 0.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ACTIVE): Slave RX Data is lost
</li><li class="listitem">
0x0 (INACTIVE): Slave RX Data is not lost
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ENABLE_STATUS_1"></a>1</p></td><td>SLV_DISABLED_WHILE_BUSY</td><td>R</td><td>
              <p>Slave Disabled While Busy (Transmit, Receive).
This bit indicates if a potential or active Slave
operation has been aborted due to the setting bit 0 of
the IC_ENABLE register from 1 to 0. This bit is set
when the CPU writes a 0 to the IC_ENABLE register
while:</p><p class="BLANK"></p><p> 
(a) DW_apb_i2c is receiving the address byte
of the Slave-Transmitter operation from a remote master;</p><p class="BLANK"></p><p>
OR, </p><p class="BLANK"></p><p>
(b) address and data bytes of the Slave-Receiver
operation from a remote master.</p><p class="BLANK"></p><p>
When read as 1, DW_apb_i2c is deemed to have forced a
NACK during any part of an I2C transfer, irrespective
of whether the I2C address matches the slave address set
in DW_apb_i2c (IC_SAR register) OR if the transfer is
completed before IC_ENABLE is set to 0 but has not
taken effect.
</p><p class="BLANK"></p><p><span class="bold"><strong>Note: </strong></span> If the remote I2C master terminates the transfer
with a STOP condition before the DW_apb_i2c has a chance
to NACK a transfer, and IC_ENABLE[0] has been set to 0, then
this bit will also be set to 1.</p><p class="BLANK"></p><p>
When read as 0, DW_apb_i2c is deemed to have been disabled
when there is master activity, or when the I2C bus is idle.
</p><p class="BLANK"></p><p><span class="bold"><strong>Note: </strong></span> The CPU can safely read this bit when IC_EN (bit 0)
is read as 0.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ACTIVE): Slave is disabled when it is active
</li><li class="listitem">
0x0 (INACTIVE): Slave is disabled when it is idle
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_ENABLE_STATUS_0"></a>0</p></td><td>IC_EN</td><td>R</td><td>
              <p>ic_en Status.
This bit always reflects the value driven
on the output port ic_en.
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
When read as 1, DW_apb_i2c is deemed to be in an enabled state.
</li><li class="listitem">
When read as 0, DW_apb_i2c is deemed completely inactive.
</li></ul></div><p>
<span class="bold"><strong>Note: </strong></span> The CPU can safely read this bit anytime.
When this bit is read as 0, the CPU can safely
read SLV_RX_DATA_LOST (bit 2) and
SLV_DISABLED_WHILE_BUSY (bit 1).</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ENABLED): I2C enabled
</li><li class="listitem">
0x0 (DISABLED): I2C disabled
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_FS_SPKLEN"></a><span class="bold"><strong>
IC_FS_SPKLEN
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>I2C SS, FS or FM+  spike suppression limit
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>I2C SS, FS or FM+  spike suppression limit<p class="BLANK"></p>
This register is used to store the duration, measured in ic_clk cycles,
of the longest spike that is filtered out by the spike suppression logic w
hen the component is operating in SS, FS or FM+ modes. 
The relevant I2C requirement is tSP (table 4) as detailed in the 
I2C Bus Specification. This register must be programmed with a minimum value of 1.

      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0xa0
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_FS_SPKLEN"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_FS_SPKLEN_31_8">31:8</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_FS_SPKLEN_7_0">7:0</a></td></tr><tr><td>RSVD_IC_FS_SPKLEN</td><td>IC_FS_SPKLEN</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_FS_SPKLEN"></a><p class="title"><b>Table 37. Fields for Register: IC_FS_SPKLEN</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_FS_SPKLEN" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_FS_SPKLEN_31_8"></a>31:8</p></td><td>RSVD_IC_FS_SPKLEN</td><td>R</td><td>
              <p>IC_FS_SPKLEN Reserved bits - Read Only</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_FS_SPKLEN_7_0"></a>7:0</p></td><td>IC_FS_SPKLEN</td><td>R/W</td><td>
              <p>This register must be set before any I2C bus transaction can take place to
ensure stable operation. This register sets the duration, measured in ic_clk cycles,
of the longest spike in the SCL or SDA lines that will be filtered out by the spike 
suppression logic.
This register can be written only when the I2C interface is disabled which
corresponds to the IC_ENABLE[0] register being set to 0. Writes at other times
have no effect.
The minimum valid value is 1; hardware prevents values less than this being
written, and if attempted results in 1 being set. or more information, refer to "Spike Suppression".
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x5</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_HS_SPKLEN"></a><span class="bold"><strong>
IC_HS_SPKLEN
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>I2C HS spike suppression limit register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>I2C HS spike suppression limit register<p class="BLANK"></p>
This register is used to store the duration, measured in ic_clk cycles,
of the longest spike that is filtered out by the spike suppression logic when the component is operating in HS modes. 
The relevant I2C requirement is tSP (table 6) as detailed in the 
I2C Bus Specification. This register must be programmed with a minimum value of 1 and is implemented only
if the component is configured to support HS mode; that is, if the IC_MAX_SPEED_MODE parameter is set to 3.

      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0xa4
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_HS_SPKLEN"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_HS_SPKLEN_31_8">31:8</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_HS_SPKLEN_7_0">7:0</a></td></tr><tr><td>RSVD_IC_HS_SPKLEN</td><td>IC_HS_SPKLEN</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_HS_SPKLEN"></a><p class="title"><b>Table 38. Fields for Register: IC_HS_SPKLEN</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_HS_SPKLEN" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_HS_SPKLEN_31_8"></a>31:8</p></td><td>RSVD_IC_HS_SPKLEN</td><td>R</td><td>
              <p>IC_HS_SPKLEN Reserved bits - Read Only</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_HS_SPKLEN_7_0"></a>7:0</p></td><td>IC_HS_SPKLEN</td><td>R/W</td><td>
              <p>This register must be set before any I2C bus transaction can take place to
ensure stable operation. This register sets the duration, measured in ic_clk cycles,
of the longest spike in the SCL or SDA lines that will be filtered out by the spike 
suppression logic; for more information, refer to "Spike Suppression"</p><p class="BLANK"></p><p>
This register can be written only when the I2C interface is disabled which
corresponds to the IC_ENABLE[0] register being set to 0. Writes at other times
have no effect.</p><p class="BLANK"></p><p>
The minimum valid value is 1; hardware prevents values less than this being
written, and if attempted results in 1 being set. 
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x1</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_REG_TIMEOUT_RST"></a><span class="bold"><strong>
REG_TIMEOUT_RST
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>Register timeout counter reset value
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>Name: Register timeout counter reset register
Size: REG_TIMEOUT_WIDTH bits
Address: 0xF0
Read/Write Access: Read/Write
This register keeps the timeout value of register timer counter. The reset value of the register is REG_TIMEOUT_VALUE. The default reset value can be further modified if HC_REG_TIMEOUT_VALUE = 0. The
final programmed value (or the default reset value if not programmed) determines from what value the register timeout counter starts counting down. A zero on this counter will break the waited
transaction with PSLVERR as high.
      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0xf0
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_REG_TIMEOUT_RST"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_REG_TIMEOUT_RST_31_4">31:4</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_REG_TIMEOUT_RST_3_0">3:0</a></td></tr><tr><td>RSVD_REG_TIMEOUT_RST</td><td>REG_TIMEOUT_RST_rw</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_REG_TIMEOUT_RST"></a><p class="title"><b>Table 39. Fields for Register: REG_TIMEOUT_RST</b></p><div class="table-contents"><table class="table" summary="Fields for Register: REG_TIMEOUT_RST" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_REG_TIMEOUT_RST_31_4"></a>31:4</p></td><td>RSVD_REG_TIMEOUT_RST</td><td>R</td><td>
              <p>Reserved bits - Read Only</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_REG_TIMEOUT_RST_3_0"></a>3:0</p></td><td>REG_TIMEOUT_RST_rw</td><td>R/W</td><td>
              <p>This field holds reset value of REG_TIMEOUT counter register.
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x8</p>
              <p><span class="bold"><strong>Volatile: </strong></span>true</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_COMP_PARAM_1"></a><span class="bold"><strong>
IC_COMP_PARAM_1
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>Component Parameter Register 1
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>Component Parameter Register 1<p class="BLANK"></p><span class="bold"><strong>Note</strong></span>
This is a constant read-only register that contains
encoded information about the component's parameter settings.
The reset value depends on coreConsultant parameter(s).
      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0xf4
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_COMP_PARAM_1"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col><col><col><col><col><col><col><col><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_COMP_PARAM_1_31_24">31:24</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_COMP_PARAM_1_23_16">23:16</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_COMP_PARAM_1_15_8">15:8</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_COMP_PARAM_1_7">7</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_COMP_PARAM_1_6">6</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_COMP_PARAM_1_5">5</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_COMP_PARAM_1_4">4</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_COMP_PARAM_1_3_2">3:2</a></td><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_COMP_PARAM_1_1_0">1:0</a></td></tr><tr><td>RSVD_IC_COMP_PARAM_1</td><td>TX_BUFFER_DEPTH</td><td>RX_BUFFER_DEPTH</td><td>ADD_ENCODED_PARAMS</td><td>HAS_DMA</td><td>INTR_IO</td><td>HC_COUNT_VALUES</td><td>MAX_SPEED_MODE</td><td>APB_DATA_WIDTH</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_COMP_PARAM_1"></a><p class="title"><b>Table 40. Fields for Register: IC_COMP_PARAM_1</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_COMP_PARAM_1" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_COMP_PARAM_1_31_24"></a>31:24</p></td><td>RSVD_IC_COMP_PARAM_1</td><td>R</td><td>
              <p>IC_COMP_PARAM_1 Reserved bits - Read Only</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_COMP_PARAM_1_23_16"></a>23:16</p></td><td>TX_BUFFER_DEPTH</td><td>R</td><td>
              <p>The value of this register is derived
from the IC_TX_BUFFER_DEPTH coreConsultant
parameter.
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x00 = Reserved
</li><li class="listitem">
0x01 = 2
</li><li class="listitem">
0x02 = 3
</li><li class="listitem">
...
</li><li class="listitem">
0xFF = 256
</li></ul></div>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x7</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_COMP_PARAM_1_15_8"></a>15:8</p></td><td>RX_BUFFER_DEPTH</td><td>R</td><td>
              <p>The value of this register is
derived from the IC_RX_BUFFER_DEPTH coreConsultant
parameter.
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x00: Reserved
</li><li class="listitem">
0x01: 2
</li><li class="listitem">
0x02: 3
</li><li class="listitem">
...
</li><li class="listitem">
0xFF: 256
</li></ul></div>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x7</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_COMP_PARAM_1_7"></a>7</p></td><td>ADD_ENCODED_PARAMS</td><td>R</td><td>
              <p>The value of this register is derived
from the IC_ADD_ENCODED_PARAMS coreConsultant
parameter.
Reading 1 in this bit means that the capability
of reading these encoded parameters via software has been
included. Otherwise, the entire register is 0 regardless of
the setting of any other parameters that are encoded in the
bits.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ENABLED): Enables  capability of reading encoded parameters
</li><li class="listitem">
0x0 (DISBALED): Disables capability of reading encoded parameters
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x1</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_COMP_PARAM_1_6"></a>6</p></td><td>HAS_DMA</td><td>R</td><td>
              <p>The value of this register is
derived from the IC_HAS_DMA coreConsultant
parameter.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ENABLED): DMA handshaking signals are enabled
</li><li class="listitem">
0x0 (DISABLED): DMA handshaking signals are disabled
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_COMP_PARAM_1_5"></a>5</p></td><td>INTR_IO</td><td>R</td><td>
              <p>The value of this register is
derived from the IC_INTR_IO coreConsultant
parameter.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (COMBINED): COMBINED   Interrupt outputs
</li><li class="listitem">
0x0 (INDIVIDUAL): INDIVIDUAL Interrupt outputs
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_COMP_PARAM_1_4"></a>4</p></td><td>HC_COUNT_VALUES</td><td>R</td><td>
              <p>The value of this register is
derived from the IC_HC_COUNT VALUES coreConsultant
parameter.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (ENABLED): Hard code the count values for each mode.
</li><li class="listitem">
0x0 (DISABLED): Programmable count values for each mode.
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x0</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_COMP_PARAM_1_3_2"></a>3:2</p></td><td>MAX_SPEED_MODE</td><td>R</td><td>
              <p>The value of this register is
derived from the IC_MAX_SPEED_MODE coreConsultant
parameter.
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x0: Reserved
</li><li class="listitem">
0x1: Standard
</li><li class="listitem">
0x2: Fast
</li><li class="listitem">
0x3: High
</li></ul></div><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x1 (STANDARD): IC MAX SPEED is STANDARD MODE
</li><li class="listitem">
0x2 (FAST): IC MAX SPEED is FAST MODE
</li><li class="listitem">
0x3 (HIGH): IC MAX SPEED is HIGH MODE
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x3</p>
            </td></tr><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_COMP_PARAM_1_1_0"></a>1:0</p></td><td>APB_DATA_WIDTH</td><td>R</td><td>
              <p>The value of this register is
derived from the APB_DATA_WIDTH coreConsultant
parameter.</p><p class="BLANK"></p><p><span class="bold"><strong>Values: </strong></span>
</p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem">
0x0 (APB_08BITS): APB data bus width is 08 bits
</li><li class="listitem">
0x1 (APB_16BITS): APB data bus width is 16 bits
</li><li class="listitem">
0x2 (APB_32BITS): APB data bus width is 32 bits
</li><li class="listitem">
0x3 (RESERVED): Reserved bits
</li></ul></div><p>
</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x2</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_COMP_VERSION"></a><span class="bold"><strong>
IC_COMP_VERSION
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>I2C Component Version Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>I2C Component Version Register
      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0xf8
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_COMP_VERSION"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_COMP_VERSION_31_0">31:0</a></td></tr><tr><td>IC_COMP_VERSION</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_COMP_VERSION"></a><p class="title"><b>Table 41. Fields for Register: IC_COMP_VERSION</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_COMP_VERSION" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_COMP_VERSION_31_0"></a>31:0</p></td><td>IC_COMP_VERSION</td><td>R</td><td>
              <p>Specific values for this register are
described in the Releases Table in the
DW_apb_i2c Release Notes</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x3230322a</p>
            </td></tr></tbody></table></div></div><br class="table-break"><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_COMP_TYPE"></a><span class="bold"><strong>
IC_COMP_TYPE
    </strong></span></p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><span class="bold"><strong>Name: </strong></span>I2C Component Type Register
      </li><li class="listitem"><span class="bold"><strong>Description: </strong></span>I2C Component Type Register
      </li><li class="listitem"><span class="bold"><strong>Size: </strong></span>32 bits
      </li><li class="listitem"><span class="bold"><strong>Offset: </strong></span>0xfc
      </li></ul></div><div class="informaltable"><a name="fld-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_COMP_TYPE"></a><table class="informaltable" cellpadding="4" border="1"><colgroup><col></colgroup><tbody><tr bgcolor="#C0C0C0"><td><a class="link" href="#H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_COMP_TYPE_31_0">31:0</a></td></tr><tr><td>IC_COMP_TYPE</td></tr></tbody></table></div><div class="table"><a name="fieldtable-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_COMP_TYPE"></a><p class="title"><b>Table 42. Fields for Register: IC_COMP_TYPE</b></p><div class="table-contents"><table class="table" summary="Fields for Register: IC_COMP_TYPE" cellpadding="4" width="100%" border="1"><colgroup><col><col><col><col></colgroup><thead><tr bgcolor="#C0C0C0"><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DW_apb_i2c_mem_map_DW_apb_i2c_addr_block1_IC_COMP_TYPE_31_0"></a>31:0</p></td><td>IC_COMP_TYPE</td><td>R</td><td>
              <p>Designware Component Type number
= 0x44_57_01_40. This assigned unique
hex value is constant and is derived
from the two ASCII letters 'DW' followed
by a 16-bit unsigned number.</p>
              <p><span class="bold"><strong>Value After Reset: </strong></span>0x44570140</p>
            </td></tr></tbody></table></div></div><br class="table-break"></div></div></body></html>
