Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Nov  4 23:10:58 2023
| Host         : 400p1t176rg0516 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   591 |
|    Minimum number of control sets                        |   591 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   545 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   591 |
| >= 0 to < 4        |   107 |
| >= 4 to < 6        |    80 |
| >= 6 to < 8        |    18 |
| >= 8 to < 10       |   195 |
| >= 10 to < 12      |    13 |
| >= 12 to < 14      |    16 |
| >= 14 to < 16      |     3 |
| >= 16              |   159 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             353 |          169 |
| No           | No                    | Yes                    |              60 |           16 |
| No           | Yes                   | No                     |             836 |          282 |
| Yes          | No                    | No                     |            5083 |          800 |
| Yes          | No                    | Yes                    |              60 |           10 |
| Yes          | Yes                   | No                     |            5795 |          997 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                          Set/Reset Signal                                                                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/o_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_Pipeline_RELU1_fu_224/Q[0]                                                                                                                                                    |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/bus_write/wreq_burst_conv/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_CS_fsm_state94                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/o_m_axi_U/bus_write/wreq_burst_conv/p_13_in                                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_CS_fsm_state124                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/pop                                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/push                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/dout0                                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_conv3_Pipeline_RELU_fu_750/Q[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/bus_write/wreq_burst_conv/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/o_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_Pipeline_RELU_fu_202/Q[0]                                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/dout0                                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/o_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/o_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_conv3_Pipeline_RELU3_fu_768/ap_CS_fsm_pp0_stage0                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg                                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg                                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_RELU6_fu_362/ap_CS_fsm_pp0_stage0                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_RELU_fu_336/ap_CS_fsm_pp0_stage0                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/store_unit/buff_wdata/ap_block_pp0_stage0_subdone                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_Pipeline_RELU_fu_202/Q[1]                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/o_m_axi_U/store_unit/buff_wdata/ap_block_pp0_stage0_subdone                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/ap_NS_fsm115_out                                                                                                                                                                                                                             | design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_fu_316_m_axi_gmem_RREADY                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/store_unit/buff_wdata/ap_block_pp0_stage0_subdone_0                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w2_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_13_in                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_Pipeline_RELU_fu_202/Q[1]                                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/S00_AXI_rready[0]                                                                                                                                |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/S00_AXI_rready[0]                                                                                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg_0[0]                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_ier10_out                                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/bus_write/wreq_burst_conv/E[0]                                                                                                                                                                                                                     | design_1_i/srcnn_0/inst/i2_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.loop_cnt[1]_i_1__5_n_0                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_Pipeline_RELU1_fu_224/Q[1]                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/raddr[1]_i_1__14_n_0                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_Pipeline_RELU1_fu_224/Q[1]                                                                                                                                                    |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_conv3_Pipeline_COL_fu_686/Q[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_conv3_Pipeline_RELU_fu_750/ap_CS_fsm_pp0_stage1                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/store_unit/buff_wdata/ap_block_pp0_stage0_subdone                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/o_m_axi_U/store_unit/buff_wdata/ap_block_pp0_stage0_subdone_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/bus_read/rreq_burst_conv/E[0]                                                                                                                                                                                                                      | design_1_i/srcnn_0/inst/i2_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[1]_i_1__6_n_0                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_conv3_Pipeline_RELU_fu_750/ap_CS_fsm_pp0_stage1                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/bus_read/rreq_burst_conv/E[0]                                                                                                                                                                                                                      | design_1_i/srcnn_0/inst/i1_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[1]_i_1__8_n_0                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_conv3_Pipeline_RELU3_fu_768/ap_CS_fsm_pp0_stage1                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_conv3_Pipeline_RELU3_fu_768/ap_CS_fsm_pp0_stage1                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w3_m_axi_U/load_unit/fifo_rreq/raddr[1]_i_1__3_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_13_in                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/bus_read/rreq_burst_conv/rs_req/m_axi_i1_ARREADY_0[0]                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w3_m_axi_U/bus_read/rreq_burst_conv/E[0]                                                                                                                                                                                                                      | design_1_i/srcnn_0/inst/w3_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[1]_i_1__3_n_0                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w3_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_13_in                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/bus_read/rreq_burst_conv/rs_req/m_axi_w1_ARREADY_0[0]                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/o_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                               | design_1_i/srcnn_0/inst/o_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.loop_cnt[1]_i_1__2_n_0                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/bus_read/rreq_burst_conv/E[0]                                                                                                                                                                                                                      | design_1_i/srcnn_0/inst/w1_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[1]_i_1__7_n_0                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w2_m_axi_U/bus_read/rreq_burst_conv/E[0]                                                                                                                                                                                                                      | design_1_i/srcnn_0/inst/w2_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[1]_i_1__4_n_0                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/E[0]                                                                                                                                                                                                                      | design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[1]_i_1__1_n_0                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/bus_write/wreq_burst_conv/E[0]                                                                                                                                                                                                                     | design_1_i/srcnn_0/inst/i3_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.loop_cnt[1]_i_1__0_n_0                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629/ap_block_pp0_stage0_subdone                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/urem_8ns_8ns_8_12_1_U267/srcnn_urem_8ns_8ns_8_12_1_divider_u/E[0]                                                                                                                                  | design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/ap_enable_reg_pp0_iter1_i_1__8_n_0                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_RELU_fu_336/ap_CS_fsm_pp0_stage1                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_13_in                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_309/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_subdone                                                                                                                                |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_OUT_ROW_COL_fu_318/ap_CS_fsm_pp0_stage1                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_RELU6_fu_362/ap_CS_fsm_pp0_stage1                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_RELU6_fu_362/ap_CS_fsm_pp0_stage1                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/store_unit/buff_wdata/ap_block_pp0_stage0_subdone_0                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_RELU_fu_336/ap_CS_fsm_pp0_stage1                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_CS_fsm_state26                                                                                                                                                                                                                            | design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_NS_fsm168_out                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/o_m_axi_U/store_unit/fifo_wreq/raddr[2]_i_1__16_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/ap_CS_fsm_state15                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/o_m_axi_U/store_unit/user_resp/dout_vld_reg_1[0]                                                                                                                                                                                                              | design_1_i/srcnn_0/inst/grp_conv3_fu_346/bh_reg_607[2]_i_1_n_0                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_CS_fsm_state58                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_CS_fsm_state14                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/ap_CS_fsm_pp0_stage1                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_NS_fsm14_out                                                                                                                                                                                                                              | design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_CS_fsm_state123                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_BW8_fu_410/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                  | design_1_i/srcnn_0/inst/grp_conv2_fu_316/ap_NS_fsm110_out                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/store_unit/fifo_wreq/raddr[2]_i_1__20_n_0                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/fifo_rreq/raddr                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/ap_CS_fsm_state14                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w2_m_axi_U/load_unit/fifo_rreq/raddr[2]_i_1__4_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_CS_fsm_state70                                                                                                                                                                                                                            | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/SR[0]                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/ap_NS_fsm16_out                                                                                                                                                                                                                              | design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_OUT_ROW_COL_fu_318/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg_0[0]                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/fifo_rreq/raddr                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/load_unit/fifo_rreq/raddr[2]_i_1__9_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                  |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_NS_fsm114_out                                                                                                                                                                                                                             | design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_NS_fsm120_out                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/store_unit/fifo_wreq/raddr[2]_i_1__6_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/ap_CS_fsm_pp0_stage1                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/ap_CS_fsm_state34                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/fifo_rreq/raddr[2]_i_1__23_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_CS_fsm_state93                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_NS_fsm116_out                                                                                                                                                                                                                             | design_1_i/srcnn_0/inst/grp_conv1_fu_280/bout_reg_642[3]_i_1_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/empty_713_reg_23720                                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/empty_728_reg_25320                                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[1][0]                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_Pipeline_BW2_fu_255/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[32]_0[0]                                                                                           | design_1_i/srcnn_0/inst/grp_conv1_fu_280/grp_export_output_buffer_c1_fu_798/h_1_reg_1900                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_Pipeline_BW_fu_246/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                              | design_1_i/srcnn_0/inst/grp_conv1_fu_280/grp_export_output_buffer_c1_fu_798/ap_NS_fsm110_out                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1__36_n_0                                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__40_n_0                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/grp_export_output_buffer_c1_fu_798/ap_CS_fsm_state10                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/grp_export_output_buffer_c1_fu_798/add_ln72_reg_8550                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/grp_export_output_buffer_c1_fu_798/ap_NS_fsm16_out                                                                                                                                                                                           | design_1_i/srcnn_0/inst/grp_conv1_fu_280/grp_export_output_buffer_c1_fu_798/ap_NS_fsm111_out                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/grp_export_output_buffer_c1_fu_798/ap_NS_fsm112_out                                                                                                                                                                                          | design_1_i/srcnn_0/inst/grp_conv1_fu_280/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_fu_798_m_axi_gmem_RREADY                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                  |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/o_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1__30_n_0                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/o_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/o_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__32_n_0                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/ap_CS_fsm_state11                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_CS_fsm_state146                                                                                                                                                                                                                           | design_1_i/srcnn_0/inst/grp_conv1_fu_280/loop_index_1_i466_reg_767                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__17_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/am_addmul_4ns_6ns_9ns_16_4_1_U235/srcnn_am_addmul_4ns_6ns_9ns_16_4_1_DSP48_0_U/E[0]                                                                                                                                                          | design_1_i/srcnn_0/inst/grp_conv1_fu_280/grp_export_output_buffer_c1_fu_798/ap_CS_fsm_reg[118][0]                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__25_n_0                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__19_n_0                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/bus_write/fifo_burst/raddr[3]_i_1__15_n_0                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__8_n_0                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w3_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__7_n_0                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/fifo_rreq/mOutPtr                                                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__18_n_0                                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/raddr_reg[1][0]                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[1][0]                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w2_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__11_n_0                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/o_m_axi_U/bus_write/fifo_resp/U_fifo_srl/E[0]                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/o_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/fifo_rreq/mOutPtr                                                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_CS_fsm_state105                                                                                                                                                                                                                           | design_1_i/srcnn_0/inst/grp_conv1_fu_280/loop_index_0_i_reg_688                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_CS_fsm_state114                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_CS_fsm_state144                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/grp_export_output_buffer_c1_fu_798/ap_CS_fsm_state29                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_CS_fsm_state116                                                                                                                                                                                                                           | design_1_i/srcnn_0/inst/grp_conv1_fu_280/loop_index_1_i_reg_699                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_CS_fsm_state120                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_CS_fsm_state135                                                                                                                                                                                                                           | design_1_i/srcnn_0/inst/grp_conv1_fu_280/loop_index_0_i456_reg_756                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg_1[0]                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1__15_n_0                                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__6_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_CS_fsm_state119                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/buff_rdata/dout_vld_reg_1                                                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__31_n_0                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__17_n_0                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/E[0]                                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/pop                                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/o_m_axi_U/bus_write/fifo_burst/U_fifo_srl/could_multi_bursts.burst_valid_reg[0]                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/o_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg[0]                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/bus_write/fifo_burst/U_fifo_srl/full_n_reg[0]                                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__20_n_0                                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt[4]_i_1_n_0                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__30_n_0                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/bus_read/fifo_rctl/mOutPtr                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__16_n_0                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__19_n_0                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w2_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__10_n_0                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__15_n_0                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/E[0]                                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/bus_read/fifo_rctl/mOutPtr                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__32_n_0                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                        |                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/o_m_axi_U/bus_write/fifo_resp/U_fifo_srl/full_n_reg[0]                                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w3_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_0                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/o_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__24_n_0                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                                                                                                                |                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/could_multi_bursts.burst_valid_reg[0]                                                                                                                                                                            | design_1_i/srcnn_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[5]_i_1_n_0                                                                                                                              |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                                                   |                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/bout_reg_642[3]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                7 |              7 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/ap_NS_fsm13_out                                                                                                                                                                                                                              | design_1_i/srcnn_0/inst/grp_conv2_fu_316/ap_CS_fsm_state10                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                6 |              7 |         1.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/grp_export_output_buffer_c1_fu_798/ap_CS_fsm_reg[148][0]                                                                                                                                                                                     | design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_NS_fsm126_out                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_conv3_Pipeline_COL_fu_686/Q[0]                                                                                                                                                                                                           | design_1_i/srcnn_0/inst/grp_conv3_fu_346/c_reg_1453[0]_i_1_n_0                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_conv3_Pipeline_COL_fu_686/col_fu_1100                                                                                                                                                                                                    | design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_conv3_Pipeline_COL_fu_686/flow_control_loop_pipe_sequential_init_U/col_fu_110037_out                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_NS_fsm19_out                                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_conv3_Pipeline_COL_fu_686/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                  | design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg_0                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_346/ap_CS_fsm_state13                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_896_959_0_6_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_960_1023_0_6_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/gmem_m_axi_U/bus_read/rs_rdata/push_0                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0_63_0_6_i_1__2_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_192_255_0_6_i_1__2_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_128_191_0_6_i_1__2_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_64_127_0_6_i_1__2_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/o_m_axi_U/bus_write/wreq_burst_conv/push_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/o_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_NS_fsm121_out                                                                                                                                                                                                                             | design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_NS_fsm128_out                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_CS_fsm_state47                                                                                                                                                                                                                            | design_1_i/srcnn_0/inst/grp_conv1_fu_280/loop_index_i_0_reg_597                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_CS_fsm_state35                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_CS_fsm_state2                                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_CS_fsm_state91                                                                                                                                                                                                                            | design_1_i/srcnn_0/inst/grp_conv1_fu_280/loop_index_i_1_reg_619                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_CS_fsm_state79                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_Pipeline_2_fu_212/flow_control_loop_pipe_sequential_init_U/loop_index_0_fu_64_reg[7]                                                                                          |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_Pipeline_4_fu_234/flow_control_loop_pipe_sequential_init_U/loop_index_1_fu_64                                                                                                 |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_Pipeline_BW2_fu_255/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                             |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_Pipeline_BW_fu_246/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                         |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_Pipeline_RELU1_fu_224/flow_control_loop_pipe_sequential_init_U/bw_fu_56                                                                                                       |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_Pipeline_RELU_fu_202/flow_control_loop_pipe_sequential_init_U/bw_fu_56                                                                                                        |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_5_fu_348/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_7_fu_374/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_BW7_fu_399/p_2_in                                                                                                                                                                                                         | design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_BW7_fu_399/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_BW8_fu_410/p_2_in                                                                                                                                                                                                         | design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_BW8_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_BW_fu_388/p_2_in                                                                                                                                                                                                          | design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_BW_fu_388/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/o_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                                                                                                                                                                   | design_1_i/srcnn_0/inst/o_m_axi_U/bus_write/fifo_burst/U_fifo_srl/SR[0]                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_RELU6_fu_362/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_RELU_fu_336/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/ap_NS_fsm113_out                                                                                                                                                                                                                             | design_1_i/srcnn_0/inst/grp_conv2_fu_316/ap_NS_fsm114_out                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/ap_CS_fsm_state10                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_conv3_Pipeline_4_fu_758/flow_control_loop_pipe_sequential_init_U/loop_index_0_i_fu_54                                                                                                                                                    |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_conv3_Pipeline_6_fu_782/flow_control_loop_pipe_sequential_init_U/grp_conv3_Pipeline_6_fu_782_ap_start_reg_reg                                                                                                                            |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_conv3_Pipeline_CLEARW4_fu_792/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_conv3_Pipeline_CLEARW5_fu_798/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_conv3_Pipeline_CLEARW_fu_776/flow_control_loop_pipe_sequential_init_U/w_fu_30                                                                                                                                                            |                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_conv3_Pipeline_RELU3_fu_768/flow_control_loop_pipe_sequential_init_U/bw_2_fu_46                                                                                                                                                          |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_conv3_Pipeline_RELU_fu_750/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]                                                                                                                                                     |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_346/ap_CS_fsm_state12                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_346/ap_NS_fsm14_out                                                                                                                                                                                                                              | design_1_i/srcnn_0/inst/grp_conv3_fu_346/ap_NS_fsm110_out                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1024_1087_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0_63_0_6_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1088_1151_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1152_1215_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1216_1279_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_128_191_0_6_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1280_1343_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1344_1407_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1408_1471_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1536_1599_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1472_1535_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1600_1663_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1664_1727_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1728_1791_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1792_1855_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1856_1919_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_192_255_0_6_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1920_1983_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_2048_2111_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1984_2047_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_2112_2175_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_2176_2239_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_2304_2367_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_2240_2303_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_2432_2495_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_2368_2431_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_2496_2559_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_2560_2623_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_256_319_0_6_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_2688_2751_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_2624_2687_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_2816_2879_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_2752_2815_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_2944_3007_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_2880_2943_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3008_3071_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3072_3135_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3136_3199_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_320_383_0_6_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3200_3263_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_2112_2175_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3328_3391_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3392_3455_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3456_3519_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3520_3583_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3584_3647_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3648_3711_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3712_3775_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3776_3839_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_384_447_0_6_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3840_3903_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3904_3967_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3968_4031_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_4032_4095_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_512_575_0_6_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_448_511_0_6_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_576_639_0_6_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_640_703_0_6_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_64_127_0_6_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_704_767_0_6_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_768_831_0_6_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_832_895_0_6_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_896_959_0_6_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_960_1023_0_6_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop                                                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/dout_vld_reg[0]                                                                                                                                                                                                    | design_1_i/srcnn_0/inst/i2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/SR[0]                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/bus_write/wreq_burst_conv/push                                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3264_3327_0_6_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/bus_write/fifo_burst/U_fifo_srl/dout_vld_reg[0]                                                                                                                                                                                                    | design_1_i/srcnn_0/inst/i3_m_axi_U/bus_write/fifo_burst/U_fifo_srl/SR[0]                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/bus_write/wreq_burst_conv/push                                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1344_1407_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0_63_0_6_i_1__1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1024_1087_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1088_1151_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1216_1279_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1152_1215_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1280_1343_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_128_191_0_6_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_448_511_0_6_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_4032_4095_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1408_1471_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1472_1535_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1536_1599_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1600_1663_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1664_1727_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1728_1791_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1792_1855_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1856_1919_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1920_1983_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_192_255_0_6_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1984_2047_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_2048_2111_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_2176_2239_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_2304_2367_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_2240_2303_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_2432_2495_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_2368_2431_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_2496_2559_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_2560_2623_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_256_319_0_6_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_2624_2687_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_2688_2751_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_2752_2815_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_2816_2879_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_2880_2943_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3008_3071_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_2944_3007_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3136_3199_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3072_3135_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_320_383_0_6_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3200_3263_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3264_3327_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3328_3391_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3392_3455_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3456_3519_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3520_3583_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3584_3647_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3648_3711_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3712_3775_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3776_3839_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_384_447_0_6_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3840_3903_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3904_3967_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3968_4031_0_6_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_576_639_0_6_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_512_575_0_6_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_640_703_0_6_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_704_767_0_6_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_64_127_0_6_i_1__0_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_768_831_0_6_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_832_895_0_6_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/urem_8ns_8ns_8_12_1_U267/srcnn_urem_8ns_8ns_8_12_1_divider_u/E[0]                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              9 |         9.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/bh_reg_5740                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/o_m_axi_U/bus_write/fifo_burst/full_n_reg_1[0]                                                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WLAST_Dummy_reg[0]                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/o_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[8]_i_1__8_n_0                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_309/flow_control_loop_pipe_sequential_init_U/indvar_flatten24_fu_72                                                                                                                                     |                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[8]_i_1__5_n_0                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/o_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg_0[0]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WLAST_Dummy_reg[0]                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[8]_i_1__12_n_0                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/gmem_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1__6_n_0                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629/flow_control_loop_pipe_sequential_init_U/icmp_ln117_reg_753_reg[0]_2                                                                                                                             |                                                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/p_13_in                                                                                                                                                                                                                 | design_1_i/srcnn_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1__1_n_0                                                                                                                                        |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/could_multi_bursts.sect_handling_reg                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/o_m_axi_U/bus_write/wreq_burst_conv/sect_len_buf[9]_i_1__6_n_0                                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_13_in                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                6 |             11 |         1.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_13_in                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             11 |         2.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEA[0]                                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEA[0]                                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/bus_read/rs_rdata/WEA[0]                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rs_rdata/WEA[0]                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/buff_rdata/mOutPtr[12]_i_1__5_n_0                                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             13 |         2.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w2_m_axi_U/load_unit/buff_rdata/mOutPtr[12]_i_1__2_n_0                                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             13 |         2.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/mOutPtr                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             13 |         2.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w3_m_axi_U/load_unit/buff_rdata/mOutPtr[12]_i_1__1_n_0                                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/load_unit/buff_rdata/mOutPtr[12]_i_1__3_n_0                                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/mOutPtr                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             13 |         2.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/col_fu_316077_out                                                                                                                                                                                      | design_1_i/srcnn_0/inst/grp_conv1_fu_280/grp_conv1_Pipeline_OUT_ROW_COL_fu_778/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                     |                3 |             14 |         4.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/col_fu_316077_out                                                                                                                                                                                     | design_1_i/srcnn_0/inst/grp_conv1_fu_280/grp_conv1_Pipeline_OUT_ROW_COL9_fu_814/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                    |                3 |             14 |         4.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             15 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_OUT_ROW_COL_fu_318/c_fu_11402_out                                                                                                                                                                                         | design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_OUT_ROW_COL_fu_318/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/bh_fu_616                                                                                                                                                           |                                                                                                                                                                                                                                   |                6 |             17 |         2.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/sub_ln80_reg_899[18]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                6 |             17 |         2.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                               |                6 |             18 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                   |                5 |             20 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                   |                6 |             20 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/urem_8ns_8ns_8_12_1_U267/srcnn_urem_8ns_8ns_8_12_1_divider_u/E[0]                                                                                                                                  |                                                                                                                                                                                                                                   |                7 |             20 |         2.86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                   |                7 |             20 |         2.86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                   |                5 |             20 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                   |                7 |             20 |         2.86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                   |                7 |             21 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/grp_export_output_buffer_c1_fu_798/ap_CS_fsm_state9                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                8 |             22 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/bus_read/rs_rdata/push                                                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             24 |         4.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/bus_read/rs_rdata/push                                                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                6 |             24 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                9 |             27 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                   |                7 |             28 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                   |                3 |             28 |         9.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                   |                3 |             29 |         9.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                   |                5 |             29 |         5.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv3_weights[63]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv3_biases[31]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv1_output_ftmap[63]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv2_weights[31]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv2_output_ftmap[31]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_output_ftmap[63]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv2_weights[63]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv3_weights[31]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_output_ftmap[31]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                   |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv1_output_ftmap[31]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv1_weights[31]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv2_biases[31]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv1_biases[31]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_input_ftmap[63]_i_1_n_0                                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv1_biases[63]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                   |                7 |             32 |         4.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv3_biases[63]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv2_biases[63]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv1_weights[63]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_input_ftmap[31]_i_1_n_0                                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv2_output_ftmap[63]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                   |               13 |             33 |         2.54 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                   |               12 |             33 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                   |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                   |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                   |               12 |             37 |         3.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                   |               17 |             37 |         2.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/or_ln80_2_reg_6410                                                                                                                                                                                 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                 |                8 |             41 |         5.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                8 |             52 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               11 |             52 |         4.73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                9 |             52 |         5.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                9 |             52 |         5.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                7 |             52 |         7.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                8 |             52 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                6 |             52 |         8.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w3_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               11 |             52 |         4.73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w2_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               10 |             52 |         5.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/o_m_axi_U/bus_write/wreq_burst_conv/rs_req/state_reg[0]_0[0]                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             52 |        10.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/p_13_in                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               11 |             53 |         4.82 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               18 |             59 |         3.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               18 |             59 |         3.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/grp_export_output_buffer_c1_fu_798/ap_CS_fsm_state1                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                8 |             62 |         7.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/grp_export_output_buffer_c1_fu_798/add_ln138_reg_7300                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                8 |             62 |         7.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_NS_fsm115_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                9 |             62 |         6.89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_NS_fsm120_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                8 |             62 |         7.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_CS_fsm_state123                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                8 |             62 |         7.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_346/ap_CS_fsm_state1                                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |               18 |             62 |         3.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/CEA2                                                                                                                                                                |                                                                                                                                                                                                                                   |                8 |             62 |         7.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/add_ln112_reg_9310                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                8 |             62 |         7.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_NS_fsm15_out                                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                9 |             62 |         6.89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w2_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                5 |             63 |        12.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/and_ln79_reg_6270                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                9 |             63 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w2_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             63 |        12.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_NS_fsm122_out                                                                                                                                                                                                                             | design_1_i/srcnn_0/inst/grp_conv1_fu_280/bh_reg_574[1]_i_1_n_0                                                                                                                                                                    |                8 |             63 |         7.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/trunc_ln122_1_reg_990[61]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               12 |             64 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/p_0_out_1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                5 |             64 |        12.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             64 |        12.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                5 |             65 |        13.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w3_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             65 |        13.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/w1_addr_2_reg_25080                                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               10 |             65 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w3_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                5 |             65 |        13.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             65 |        13.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/w1_addr_reg_23480                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               11 |             65 |         5.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_346/add_ln134_reg_16940                                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               15 |             65 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/grp_export_output_buffer_c1_fu_798/add_ln135_reg_8050                                                                                                                                                                                        |                                                                                                                                                                                                                                   |               19 |             66 |         3.47 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/could_multi_bursts.burst_valid_reg[0]                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               12 |             66 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               21 |             66 |         3.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               20 |             66 |         3.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               20 |             66 |         3.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/p_0_out                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                5 |             70 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_RELU_fu_336/flow_control_loop_pipe_sequential_init_U/push_2                                                                                                                                                               |                                                                                                                                                                                                                                   |                5 |             70 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             70 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/grp_export_output_buffer_c1_fu_798/grp_export_output_buffer_c1_Pipeline_RELU_fu_202/flow_control_loop_pipe_sequential_init_U/push                                                                                                            |                                                                                                                                                                                                                                   |                5 |             70 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             70 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             70 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                6 |             70 |        11.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/o_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             70 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_conv3_Pipeline_RELU_fu_750/flow_control_loop_pipe_sequential_init_U/push                                                                                                                                                                 |                                                                                                                                                                                                                                   |                5 |             70 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/push_1                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                5 |             70 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/push                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                6 |             70 |        11.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             70 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               20 |             71 |         3.55 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               20 |             71 |         3.55 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               18 |             71 |         3.94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |               13 |             71 |         5.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               19 |             71 |         3.74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |               13 |             71 |         5.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                   |               16 |             74 |         4.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                   |               14 |             74 |         5.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               12 |             89 |         7.42 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               22 |             92 |         4.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w3_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               25 |             92 |         3.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |               21 |             92 |         4.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w3_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               21 |             92 |         4.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/o_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               21 |             92 |         4.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               21 |             92 |         4.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w3_m_axi_U/load_unit/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               25 |             92 |         3.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |               21 |             92 |         4.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               21 |             92 |         4.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               17 |             92 |         5.41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/o_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p2                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               20 |             92 |         4.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w2_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               20 |             92 |         4.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p2                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               26 |             92 |         3.54 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w2_m_axi_U/load_unit/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               19 |             92 |         4.84 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               19 |             92 |         4.84 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               22 |             92 |         4.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/fifo_rreq/next_rreq                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               22 |             92 |         4.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/o_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/E[0]                                                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               19 |             92 |         4.84 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               26 |             92 |         3.54 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w2_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               17 |             92 |         5.41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/load_unit/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               22 |             92 |         4.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                   |                6 |             96 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w1_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               16 |            109 |         6.81 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i1_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               20 |            109 |         5.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               16 |            110 |         6.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w3_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               20 |            110 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               17 |            110 |         6.47 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/w2_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               17 |            110 |         6.47 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/ap_CS_fsm_state1                                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |               48 |            124 |         2.58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_RELU_fu_336_ap_start_reg0                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |               16 |            124 |         7.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_NS_fsm125_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |               16 |            124 |         7.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/grp_export_output_buffer_c1_fu_798/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |               16 |            124 |         7.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_conv3_Pipeline_RELU_fu_750_ap_start_reg0                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |               17 |            125 |         7.35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i3_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               23 |            133 |         5.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/i2_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               23 |            134 |         5.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/o_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               25 |            134 |         5.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               25 |            144 |         5.76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                   |                9 |            144 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_CS_fsm_state3                                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |               25 |            155 |         6.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/ap_CS_fsm[255]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               23 |            246 |        10.70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |              169 |            365 |         2.16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |              167 |            627 |         3.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |              262 |            801 |         3.06 |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


