0.7
2020.2
Sep  5 2024
14:48:23
/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/AESL_axi_slave_BUS1.v,1748182992,systemVerilog,,,,AESL_axi_slave_BUS1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/axil_conv2D.autotb.v,1748182992,systemVerilog,,,/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/fifo_para.vh,apatb_axil_conv2D_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/axil_conv2D.v,1747999383,systemVerilog,,,,axil_conv2D,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/axil_conv2D_BUS1_s_axi.v,1747999387,systemVerilog,,,,axil_conv2D_BUS1_s_axi;axil_conv2D_BUS1_s_axi_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1.v,1747999382,systemVerilog,,,,axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1;axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/axil_conv2D_axil_conv2D_Pipeline_loop_k.v,1747999383,systemVerilog,,,,axil_conv2D_axil_conv2D_Pipeline_loop_k,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/axil_conv2D_flow_control_loop_pipe_sequential_init.v,1747999386,systemVerilog,,,,axil_conv2D_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1.v,1747999383,systemVerilog,,,,axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1;axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1.v,1747999383,systemVerilog,,,,axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1;axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/axil_conv2D_mul_8ns_8s_16_1_1.v,1747999382,systemVerilog,,,,axil_conv2D_mul_8ns_8s_16_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/csv_file_dump.svh,1748182992,verilog,,,,,,,,,,,,
/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/dataflow_monitor.sv,1748182992,systemVerilog,/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/nodf_module_interface.svh;/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/seq_loop_interface.svh;/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/upc_loop_interface.svh,,/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/dump_file_agent.svh;/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/csv_file_dump.svh;/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/sample_agent.svh;/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/loop_sample_agent.svh;/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/sample_manager.svh;/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/nodf_module_interface.svh;/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/nodf_module_monitor.svh;/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/seq_loop_interface.svh;/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/seq_loop_monitor.svh;/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/upc_loop_interface.svh;/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/dump_file_agent.svh,1748182992,verilog,,,,,,,,,,,,
/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/fifo_para.vh,1748182992,verilog,,,,,,,,,,,,
/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/loop_sample_agent.svh,1748182992,verilog,,,,,,,,,,,,
/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/nodf_module_interface.svh,1748182992,verilog,,,,nodf_module_intf,,,,,,,,
/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/nodf_module_monitor.svh,1748182992,verilog,,,,,,,,,,,,
/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/sample_agent.svh,1748182992,verilog,,,,,,,,,,,,
/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/sample_manager.svh,1748182992,verilog,,,,,,,,,,,,
/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/seq_loop_interface.svh,1748182992,verilog,,,,seq_loop_intf,,,,,,,,
/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/seq_loop_monitor.svh,1748182992,verilog,,,,,,,,,,,,
/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/upc_loop_interface.svh,1748182992,verilog,,,,upc_loop_intf,,,,,,,,
/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/sim/verilog/upc_loop_monitor.svh,1748182992,verilog,,,,,,,,,,,,
