{
  "module_name": "amdgpu_socbb.h",
  "hash_id": "a43e2b491f83a99fdc06505bf1c6b3c13810442b384abd7c53d5f67ed5623864",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/amdgpu/amdgpu_socbb.h",
  "human_readable_source": " \n#ifndef __AMDGPU_SOCBB_H__\n#define __AMDGPU_SOCBB_H__\n\nstruct gpu_info_voltage_scaling_v1_0 {\n\tuint32_t state;\n\tuint32_t dscclk_mhz;\n\tuint32_t dcfclk_mhz;\n\tuint32_t socclk_mhz;\n\tuint32_t dram_speed_mts;\n\tuint32_t fabricclk_mhz;\n\tuint32_t dispclk_mhz;\n\tuint32_t phyclk_mhz;\n\tuint32_t dppclk_mhz;\n};\n\nstruct gpu_info_soc_bounding_box_v1_0 {\n\tuint32_t sr_exit_time_us;\n\tuint32_t sr_enter_plus_exit_time_us;\n\tuint32_t urgent_latency_us;\n\tuint32_t urgent_latency_pixel_data_only_us;\n\tuint32_t urgent_latency_pixel_mixed_with_vm_data_us;\n\tuint32_t urgent_latency_vm_data_only_us;\n\tuint32_t writeback_latency_us;\n\tuint32_t ideal_dram_bw_after_urgent_percent;\n\tuint32_t pct_ideal_dram_sdp_bw_after_urgent_pixel_only; \n\tuint32_t pct_ideal_dram_sdp_bw_after_urgent_pixel_and_vm;\n\tuint32_t pct_ideal_dram_sdp_bw_after_urgent_vm_only;\n\tuint32_t max_avg_sdp_bw_use_normal_percent;\n\tuint32_t max_avg_dram_bw_use_normal_percent;\n\tuint32_t max_request_size_bytes;\n\tuint32_t downspread_percent;\n\tuint32_t dram_page_open_time_ns;\n\tuint32_t dram_rw_turnaround_time_ns;\n\tuint32_t dram_return_buffer_per_channel_bytes;\n\tuint32_t dram_channel_width_bytes;\n\tuint32_t fabric_datapath_to_dcn_data_return_bytes;\n\tuint32_t dcn_downspread_percent;\n\tuint32_t dispclk_dppclk_vco_speed_mhz;\n\tuint32_t dfs_vco_period_ps;\n\tuint32_t urgent_out_of_order_return_per_channel_pixel_only_bytes;\n\tuint32_t urgent_out_of_order_return_per_channel_pixel_and_vm_bytes;\n\tuint32_t urgent_out_of_order_return_per_channel_vm_only_bytes;\n\tuint32_t round_trip_ping_latency_dcfclk_cycles;\n\tuint32_t urgent_out_of_order_return_per_channel_bytes;\n\tuint32_t channel_interleave_bytes;\n\tuint32_t num_banks;\n\tuint32_t num_chans;\n\tuint32_t vmm_page_size_bytes;\n\tuint32_t dram_clock_change_latency_us;\n\tuint32_t writeback_dram_clock_change_latency_us;\n\tuint32_t return_bus_width_bytes;\n\tuint32_t voltage_override;\n\tuint32_t xfc_bus_transport_time_us;\n\tuint32_t xfc_xbuf_latency_tolerance_us;\n\tuint32_t use_urgent_burst_bw;\n\tuint32_t num_states;\n\tstruct gpu_info_voltage_scaling_v1_0 clock_limits[8];\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}