[08/28 15:21:32      0] 
[08/28 15:21:32      0] Cadence Innovus(TM) Implementation System.
[08/28 15:21:32      0] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[08/28 15:21:32      0] 
[08/28 15:21:32      0] Version:	v15.28-s017_1, built Mon Mar 20 11:28:11 PDT 2017
[08/28 15:21:32      0] Options:	
[08/28 15:21:32      0] Date:		Mon Aug 28 15:21:32 2017
[08/28 15:21:32      0] Host:		s2424.it.kth.se (x86_64 w/Linux 2.6.18-417.el5) (8cores*32cpus*Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz 20480KB)
[08/28 15:21:32      0] OS:		CentOS release 5.11 (Final)
[08/28 15:21:32      0] 
[08/28 15:21:32      0] License:
[08/28 15:21:32      0] 		invs	Innovus Implementation System	15.2	checkout succeeded
[08/28 15:21:32      0] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[08/28 15:21:40      6] @(#)CDS: Innovus v15.28-s017_1 (64bit) 03/20/2017 11:28 (Linux 2.6.18-194.el5)
[08/28 15:21:40      6] @(#)CDS: NanoRoute 15.28-s017_1 NR170225-1338/15_28-UB (database version 2.30, 317.6.1) {superthreading v1.26}
[08/28 15:21:40      6] @(#)CDS: AAE 15.28-s003 (64bit) 03/20/2017 (Linux 2.6.18-194.el5)
[08/28 15:21:40      6] @(#)CDS: CTE 15.28-s006_1 () Feb 16 2017 04:38:28 ( )
[08/28 15:21:40      6] @(#)CDS: SYNTECH 15.28-s002_1 () Feb 14 2017 21:05:47 ( )
[08/28 15:21:40      6] @(#)CDS: CPE v15.28-s003
[08/28 15:21:40      6] @(#)CDS: IQRC/TQRC 15.1.4-s213 (64bit) Tue Feb  9 17:31:28 PST 2016 (Linux 2.6.18-194.el5)
[08/28 15:21:40      6] @(#)CDS: OA 22.50-p036 Tue Nov  3 09:29:52 2015
[08/28 15:21:40      6] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[08/28 15:21:40      6] @(#)CDS: RCDB 11.7
[08/28 15:21:40      6] --- Running on s2424.it.kth.se (x86_64 w/Linux 2.6.18-417.el5) (8cores*32cpus*Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz 20480KB) ---
[08/28 15:21:40      6] Create and set the environment variable TMPDIR to /tmp/innovus_temp_31162_s2424.it.kth.se_saul_hlD6e0.

[08/28 15:21:40      7] Sourcing startup file ./enc.tcl
[08/28 15:21:40      7] <CMD> setCheckMode -tapeOut true
[08/28 15:21:40      7] <CMD> setDelayCalMode -siAware false
[08/28 15:21:40      7] <CMD> setGenerateViaMode -auto true
[08/28 15:21:40      7] <CMD> setExtractRCMode -lefTechFileMap /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/qrclaymap.ccl
[08/28 15:21:40      7] <CMD> suppressMessage IMPFP-3961
[08/28 15:21:40      7] <CMD> suppressMessage TECHLIB-436
[08/28 15:21:40      7] <CMD> set defHierChar /
[08/28 15:21:40      7] <CMD> set init_oa_ref_lib {TECH_C18A6  CORELIB  }
[08/28 15:21:40      7] <CMD> set init_verilog ../VERILOG/nnspc.v
[08/28 15:21:40      7] <CMD> set init_top_cell nnspc
[08/28 15:21:40      7] <CMD> set init_pwr_net {vdd!  }
[08/28 15:21:40      7] <CMD> set init_gnd_net {gnd! subc!  }
[08/28 15:21:40      7] <CMD> set init_mmmc_file ../CONFIG/ac18_nnspc_mmmc.view
[08/28 15:21:40      7] <CMD> set conf_gen_footprint 1
[08/28 15:21:40      7] <CMD> set fp_core_to_left 50.000000
[08/28 15:21:40      7] <CMD> set fp_core_to_right 50.000000
[08/28 15:21:40      7] <CMD> set fp_core_to_top 50.000000
[08/28 15:21:40      7] <CMD> set fp_core_to_bottom 50.000000
[08/28 15:21:40      7] <CMD> set lsgOCPGainMult 1.000000
[08/28 15:21:40      7] <CMD> set conf_ioOri R0
[08/28 15:21:40      7] <CMD> set fp_core_util 0.800
[08/28 15:21:40      7] <CMD> set init_assign_buffer 0
[08/28 15:21:40      7] **WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
[08/28 15:21:40      7] <CMD> set conf_in_tran_delay 0.1ps
[08/28 15:21:40      7] <CMD> set init_import_mode { -keepEmptyModule 1 -treatUndefinedCellAsBbox 0}
[08/28 15:21:40      7] <CMD> set init_layout_view layout
[08/28 15:21:40      7] <CMD> set init_abstract_view abstract
[08/28 15:21:40      7] <CMD> set init_io_file {}
[08/28 15:21:40      7] <CMD_INTERNAL> print {---# TCL Script amsSetup.tcl loaded}
[08/28 15:21:40      7] ---# TCL Script amsSetup.tcl loaded
[08/28 15:21:40      7] <CMD_INTERNAL> print {---# TCL Script ../SCRIPTS/amsVoltusSetup.tcl loaded}
[08/28 15:21:40      7] ---# TCL Script ../SCRIPTS/amsVoltusSetup.tcl loaded
[08/28 15:21:40      7] <CMD_INTERNAL> print {---# Additional ams TCL Procedures loaded}
[08/28 15:21:40      7] ---# Additional ams TCL Procedures loaded
[08/28 15:21:40      7] <CMD> getVersion
[08/28 15:21:40      7] <CMD> getVersion
[08/28 15:21:40      7] <CMD_INTERNAL> print {### austriamicrosystems HitKit-Utilities Menu added}
[08/28 15:21:40      7] ### austriamicrosystems HitKit-Utilities Menu added
[08/28 15:21:40      7] 
[08/28 15:21:40      7] **INFO:  MMMC transition support version v31-84 
[08/28 15:21:40      7] 
[08/28 15:21:40      7] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[08/28 15:21:40      7] <CMD> suppressMessage ENCEXT-2799
[08/28 15:21:41      7] <CMD> getDrawView
[08/28 15:21:41      7] <CMD> loadWorkspace -name Physical
[08/28 15:21:41      7] <CMD> win
[08/28 15:22:13      8] <CMD> setGenerateViaMode -auto true
[08/28 15:22:13      8] <CMD> setDesignMode -process 180
[08/28 15:22:13      8] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[08/28 15:22:13      8] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[08/28 15:22:13      8] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[08/28 15:22:13      8] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[08/28 15:22:13      8] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[08/28 15:22:13      8] Updating process node dependent CCOpt properties for the 180nm process node.
[08/28 15:22:13      8] <CMD> init_design
[08/28 15:22:13      8] ---# Setup MMMC
---#
[08/28 15:22:13      8] ---#   rc_corner        : ams_rc_corner_typ
[08/28 15:22:13      8] ---#   rc_corner        : ams_rc_corner_maxCaR
[08/28 15:22:13      8] ---#   rc_corner        : ams_rc_corner_minCaR
[08/28 15:22:13      8] ---#   rc_corner        : ams_rc_corner_maxCaR2
[08/28 15:22:13      8] ---#   rc_corner        : ams_rc_corner_minCaR2
[08/28 15:22:13      8] ---#   lib-sets         : libs_min, libs_max, libs_typ
[08/28 15:22:13      8] ---#   constraint-modes : func test
[08/28 15:22:13      8] ---#   delay-corners    : corner_min, corner_max, corner_typ
[08/28 15:22:13      8] ---#   analysis-views   : 
[08/28 15:22:13      8] ---#          #  Name: func_min  # Constraint-Mode: func # Corner: corner_min
[08/28 15:22:13      8] ---#          #  Name: func_max  # Constraint-Mode: func # Corner: corner_max
[08/28 15:22:13      8] ---#          #  Name: func_typ  # Constraint-Mode: func # Corner: corner_typ
[08/28 15:22:13      8] ---#          #  Name: func_min2  # Constraint-Mode: func # Corner: corner_min2
[08/28 15:22:13      8] ---#          #  Name: func_max2  # Constraint-Mode: func # Corner: corner_max2
[08/28 15:22:13      8] ---#          #  Name: test_min  # Constraint-Mode: test # Corner: corner_min
[08/28 15:22:13      8] ---#          #  Name: test_max  # Constraint-Mode: test # Corner: corner_max
[08/28 15:22:13      8] ---#          #  Name: test_typ  # Constraint-Mode: test # Corner: corner_typ
[08/28 15:22:13      8] ---#          #  Name: test_min2  # Constraint-Mode: test # Corner: corner_min2
[08/28 15:22:13      8] ---#          #  Name: test_max2  # Constraint-Mode: test # Corner: corner_max2
[08/28 15:22:13      8] ---#
---# use following command to show analysis view definitions
         report_analysis_view 

[08/28 15:22:13      8] **WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
[08/28 15:22:13      8] Reading tech data from OA library 'TECH_C18A6' ...
[08/28 15:22:13      8] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[08/28 15:22:13      8] **WARN: (IMPOAX-1645):	'minWidth' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
[08/28 15:22:13      8] **WARN: (IMPOAX-1645):	'minSpacing' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
[08/28 15:22:13      8] Set DBUPerIGU to M2 pitch 560.
[08/28 15:22:13      8] **WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
[08/28 15:22:13      8] **WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1_min' contains poly layer, enclosure and width values will be ignored by the tool.
[08/28 15:22:13      8] **WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DRX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
[08/28 15:22:13      8] **WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'PC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
[08/28 15:22:13      8] **WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DPC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
[08/28 15:22:13      8] LEFDefaultRouteSpec(LDRS) is read from rule 'LEFDefaultRouteSpec' and library 'TECH_C18A6'. Only default vias, routing layers, pitch, routing width, routing direction, layer offset, wire extension constraints are read from it and rest of rules are read from foundry constraint group.
[08/28 15:22:13      8] Reading OA reference library 'CORELIB' ...
[08/28 15:22:14      8] **WARN: (IMPOAX-738):	Non-Default Rule 'VSRDefaultSetup' has already been defined in Innovus. Its contents will be skipped.
[08/28 15:22:14      8] **WARN: (IMPOAX-741):	Site 'ams018Site' has already been defined in Innovus, the contents will be skipped.
[08/28 15:22:14      8] **WARN: (IMPOAX-741):	Site 'ams018Site3B' has already been defined in Innovus, the contents will be skipped.
[08/28 15:22:14      8] **WARN: (IMPOAX-741):	Site 'ams018Site7tr' has already been defined in Innovus, the contents will be skipped.
[08/28 15:22:14      8] **WARN: (IMPOAX-741):	Site 'ams018twSite' has already been defined in Innovus, the contents will be skipped.
[08/28 15:22:14      8] **WARN: (IMPOAX-741):	Site 'ams018SiteLL' has already been defined in Innovus, the contents will be skipped.
[08/28 15:22:14      8] **WARN: (IMPOAX-741):	Site 'amsIoSite' has already been defined in Innovus, the contents will be skipped.
[08/28 15:22:14      8] **WARN: (IMPOAX-741):	Site 'amsIoSiteC' has already been defined in Innovus, the contents will be skipped.
[08/28 15:22:14      8] **WARN: (IMPOAX-741):	Site 'amsCornerSite' has already been defined in Innovus, the contents will be skipped.
[08/28 15:22:14      8] **WARN: (IMPOAX-741):	Site 'amsCornerSiteC' has already been defined in Innovus, the contents will be skipped.
[08/28 15:22:14      8] 
[08/28 15:22:14      8] viaInitial starts at Mon Aug 28 15:22:14 2017
viaInitial ends at Mon Aug 28 15:22:14 2017
Loading view definition file from ../CONFIG/ac18_nnspc_mmmc.view
[08/28 15:22:14      8] Reading libs_max timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_WC.lib' ...
[08/28 15:22:15      9] Read 483 cells in library 'ac18_CORELIB_WC' 
[08/28 15:22:15      9] Reading libs_min timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_BC.lib' ...
[08/28 15:22:16     11] Read 483 cells in library 'ac18_CORELIB_BC' 
[08/28 15:22:16     11] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.18min, fe_real=0.73min, fe_mem=520.7M) ***
[08/28 15:22:16     11] *** Begin netlist parsing (mem=520.7M) ***
[08/28 15:22:16     11] Created 483 new cells from 2 timing libraries.
[08/28 15:22:16     11] Reading netlist ...
[08/28 15:22:16     11] Backslashed names will retain backslash and a trailing blank character.
[08/28 15:22:16     11] Reading verilog netlist '../VERILOG/nnspc.v'
[08/28 15:22:16     11] 
[08/28 15:22:16     11] *** Memory Usage v#1 (Current mem = 520.746M, initial mem = 151.129M) ***
[08/28 15:22:16     11] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=520.7M) ***
[08/28 15:22:16     11] Set top cell to nnspc.
[08/28 15:22:16     11] Hooked 966 DB cells to tlib cells.
[08/28 15:22:16     11] Starting recursive module instantiation check.
[08/28 15:22:16     11] No recursion found.
[08/28 15:22:16     11] Building hierarchical netlist for Cell nnspc ...
[08/28 15:22:16     11] *** Netlist is unique.
[08/28 15:22:16     11] ** info: there are 967 modules.
[08/28 15:22:16     11] ** info: there are 37 stdCell insts.
[08/28 15:22:16     11] 
[08/28 15:22:16     11] *** Memory Usage v#1 (Current mem = 558.504M, initial mem = 151.129M) ***
[08/28 15:22:16     11] *info: set bottom ioPad orient R0
[08/28 15:22:16     11] Adjusting Core to Left to: 50.4000. Core to Bottom to: 50.4000.
[08/28 15:22:16     11] **WARN: (EMS-42):	Message (IMPFP-3961) has been suppressed from output.
[08/28 15:22:16     11] Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
[08/28 15:22:16     11] Set Default Net Delay as 1000 ps.
[08/28 15:22:16     11] Set Default Net Load as 0.5 pF. 
[08/28 15:22:16     11] Set Default Input Pin Transition as 0.1 ps.
[08/28 15:22:17     11] Initializing multi-corner RC extraction with 2 active RC Corners ...
[08/28 15:22:17     11] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[08/28 15:22:17     11] Type 'man IMPEXT-6202' for more detail.
[08/28 15:22:17     11] Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
[08/28 15:22:17     11] Cap table was created using Encounter 13.22-s020_1.
[08/28 15:22:17     11] Process name: ac18a6-worst.
[08/28 15:22:17     11] Set Shrink Factor to 1.00000
[08/28 15:22:17     11] Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
[08/28 15:22:17     11] Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
[08/28 15:22:17     11] Decrypted 59392 characters.
[08/28 15:22:17     11] Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
[08/28 15:22:17     11] Cap table was created using Encounter 13.22-s020_1.
[08/28 15:22:17     11] Process name: ac18a6-best.
[08/28 15:22:17     11] Set Shrink Factor to 1.00000
[08/28 15:22:17     11] Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
[08/28 15:22:17     11] Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
[08/28 15:22:17     11] Decrypted 41984 characters.
[08/28 15:22:17     11] Importing multi-corner RC tables ... 
[08/28 15:22:17     11] Summary of Active RC-Corners : 
[08/28 15:22:17     11]  
[08/28 15:22:17     11]  Analysis View: func_max
[08/28 15:22:17     11]     RC-Corner Name        : ams_rc_corner_maxCaR
[08/28 15:22:17     11]     RC-Corner Index       : 0
[08/28 15:22:17     11]     RC-Corner Temperature : 150 Celsius
[08/28 15:22:17     11]     RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
[08/28 15:22:17     11]     RC-Corner PreRoute Res Factor         : 1
[08/28 15:22:17     11]     RC-Corner PreRoute Cap Factor         : 1
[08/28 15:22:17     11]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/28 15:22:17     11]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/28 15:22:17     11]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/28 15:22:17     11]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[08/28 15:22:17     11]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[08/28 15:22:17     11]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/28 15:22:17     11]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/28 15:22:17     11]     RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
[08/28 15:22:17     11]  
[08/28 15:22:17     11]  Analysis View: test_max
[08/28 15:22:17     11]     RC-Corner Name        : ams_rc_corner_maxCaR
[08/28 15:22:17     11]     RC-Corner Index       : 0
[08/28 15:22:17     11]     RC-Corner Temperature : 150 Celsius
[08/28 15:22:17     11]     RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
[08/28 15:22:17     11]     RC-Corner PreRoute Res Factor         : 1
[08/28 15:22:17     11]     RC-Corner PreRoute Cap Factor         : 1
[08/28 15:22:17     11]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/28 15:22:17     11]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/28 15:22:17     11]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/28 15:22:17     11]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[08/28 15:22:17     11]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[08/28 15:22:17     11]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/28 15:22:17     11]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/28 15:22:17     11]     RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
[08/28 15:22:17     11]  
[08/28 15:22:17     11]  Analysis View: func_min
[08/28 15:22:17     11]     RC-Corner Name        : ams_rc_corner_minCaR
[08/28 15:22:17     11]     RC-Corner Index       : 1
[08/28 15:22:17     11]     RC-Corner Temperature : -50 Celsius
[08/28 15:22:17     11]     RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
[08/28 15:22:17     11]     RC-Corner PreRoute Res Factor         : 1
[08/28 15:22:17     11]     RC-Corner PreRoute Cap Factor         : 1
[08/28 15:22:17     11]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/28 15:22:17     11]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/28 15:22:17     11]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/28 15:22:17     11]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[08/28 15:22:17     11]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[08/28 15:22:17     11]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/28 15:22:17     11]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/28 15:22:17     11]     RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
[08/28 15:22:17     11]  
[08/28 15:22:17     11]  Analysis View: test_min
[08/28 15:22:17     11]     RC-Corner Name        : ams_rc_corner_minCaR
[08/28 15:22:17     11]     RC-Corner Index       : 1
[08/28 15:22:17     11]     RC-Corner Temperature : -50 Celsius
[08/28 15:22:17     11]     RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
[08/28 15:22:17     11]     RC-Corner PreRoute Res Factor         : 1
[08/28 15:22:17     11]     RC-Corner PreRoute Cap Factor         : 1
[08/28 15:22:17     11]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/28 15:22:17     11]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/28 15:22:17     11]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/28 15:22:17     11]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[08/28 15:22:17     11]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[08/28 15:22:17     11]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/28 15:22:17     11]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/28 15:22:17     11]     RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
[08/28 15:22:17     11] Technology file '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile' associated with first view 'func_max' will be used as the primary corner for the multi-corner extraction.
[08/28 15:22:17     11] *Info: initialize multi-corner CTS.
[08/28 15:22:17     11] Reading timing constraints file '../CONSTRAINTS/nnspc_test.sdc' ...
[08/28 15:22:17     11] Current (total cpu=0:00:11.7, real=0:00:45.0, peak res=277.5M, current mem=677.4M)
[08/28 15:22:17     11] **WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/nnspc_test.sdc, Line 28).
[08/28 15:22:17     11] 
[08/28 15:22:17     11] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:22:17     11] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:22:17     11] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:22:17     11] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:22:17     11] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:22:17     11] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:22:17     11] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:22:17     11] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:22:17     11] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:22:17     11] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:22:17     11] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:22:17     11] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:22:17     11] INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/nnspc_test.sdc completed, with 1 WARNING
[08/28 15:22:17     11] WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/nnspc_test.sdc : Skipped unsupported command: set_units
[08/28 15:22:17     11] 
[08/28 15:22:17     11] 
[08/28 15:22:17     11] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=294.1M, current mem=694.6M)
[08/28 15:22:17     11] Current (total cpu=0:00:11.7, real=0:00:45.0, peak res=294.1M, current mem=694.6M)
[08/28 15:22:17     11] Reading timing constraints file '../CONSTRAINTS/nnspc_func.sdc' ...
[08/28 15:22:17     11] Current (total cpu=0:00:11.7, real=0:00:45.0, peak res=294.2M, current mem=694.6M)
[08/28 15:22:17     11] **WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/nnspc_func.sdc, Line 28).
[08/28 15:22:17     11] 
[08/28 15:22:17     11] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:22:17     11] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:22:17     11] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:22:17     11] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:22:17     11] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:22:17     11] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:22:17     11] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:22:17     11] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:22:17     11] **WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
[08/28 15:22:17     11] To increase the message display limit, refer to the product command reference manual.
[08/28 15:22:17     11] INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/nnspc_func.sdc completed, with 1 WARNING
[08/28 15:22:17     11] WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/nnspc_func.sdc : Skipped unsupported command: set_units
[08/28 15:22:17     11] 
[08/28 15:22:17     11] 
[08/28 15:22:17     11] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=294.6M, current mem=696.1M)
[08/28 15:22:17     11] Current (total cpu=0:00:11.8, real=0:00:45.0, peak res=294.6M, current mem=696.1M)
[08/28 15:22:17     11] Summary for sequential cells idenfication: 
[08/28 15:22:17     11] Identified SBFF number: 41
[08/28 15:22:17     11] Identified MBFF number: 0
[08/28 15:22:17     11] Not identified SBFF number: 0
[08/28 15:22:17     11] Not identified MBFF number: 0
[08/28 15:22:17     11] Number of sequential cells which are not FFs: 44
[08/28 15:22:17     11] 
[08/28 15:22:17     11] Total number of combinational cells: 384
[08/28 15:22:17     11] Total number of sequential cells: 85
[08/28 15:22:17     11] Total number of tristate cells: 14
[08/28 15:22:17     11] Total number of level shifter cells: 0
[08/28 15:22:17     11] Total number of power gating cells: 0
[08/28 15:22:17     11] Total number of isolation cells: 0
[08/28 15:22:17     11] Total number of power switch cells: 0
[08/28 15:22:17     11] Total number of pulse generator cells: 0
[08/28 15:22:17     11] Total number of always on buffers: 0
[08/28 15:22:17     11] Total number of retention cells: 0
[08/28 15:22:17     11] List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
[08/28 15:22:17     11] Total number of usable buffers: 19
[08/28 15:22:17     11] List of unusable buffers: BUF2_ESDIF
[08/28 15:22:17     11] Total number of unusable buffers: 1
[08/28 15:22:17     11] List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
[08/28 15:22:17     11] Total number of usable inverters: 22
[08/28 15:22:17     11] List of unusable inverters:
[08/28 15:22:17     11] Total number of unusable inverters: 0
[08/28 15:22:17     11] List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
[08/28 15:22:17     11] Total number of identified usable delay cells: 4
[08/28 15:22:17     11] List of identified unusable delay cells:
[08/28 15:22:17     11] Total number of identified unusable delay cells: 0
[08/28 15:22:17     11] Start generating vias ...
[08/28 15:22:17     11] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:22:17     11] Type 'man IMPRM-143' for more detail.
[08/28 15:22:17     11] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:22:17     11] Type 'man IMPRM-143' for more detail.
[08/28 15:22:17     11] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:22:17     11] Type 'man IMPRM-143' for more detail.
[08/28 15:22:17     11] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:22:17     11] Type 'man IMPRM-143' for more detail.
[08/28 15:22:17     11] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:22:17     11] Type 'man IMPRM-143' for more detail.
[08/28 15:22:17     11] Generating vias for default rule ...
[08/28 15:22:17     11] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:22:17     11] Type 'man IMPRM-143' for more detail.
[08/28 15:22:17     11] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:22:17     11] Type 'man IMPRM-143' for more detail.
[08/28 15:22:17     11] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:22:17     11] Type 'man IMPRM-143' for more detail.
[08/28 15:22:17     11] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:22:17     11] Type 'man IMPRM-143' for more detail.
[08/28 15:22:17     11] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:22:17     11] Type 'man IMPRM-143' for more detail.
[08/28 15:22:17     11] Total 49 vias inserted to default rule.
[08/28 15:22:17     11] Via generation for default rule completed.
[08/28 15:22:17     11] Generating vias for nondefault rule VSRDefaultSetup ...
[08/28 15:22:17     11] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:22:17     11] Type 'man IMPRM-143' for more detail.
[08/28 15:22:17     11] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:22:17     11] Type 'man IMPRM-143' for more detail.
[08/28 15:22:17     11] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:22:17     11] Type 'man IMPRM-143' for more detail.
[08/28 15:22:17     11] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:22:17     11] Type 'man IMPRM-143' for more detail.
[08/28 15:22:17     11] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:22:17     11] Type 'man IMPRM-143' for more detail.
[08/28 15:22:17     11] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:22:17     11] Type 'man IMPRM-143' for more detail.
[08/28 15:22:17     11] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:22:17     11] Type 'man IMPRM-143' for more detail.
[08/28 15:22:17     11] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:22:17     11] Type 'man IMPRM-143' for more detail.
[08/28 15:22:17     11] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:22:17     11] Type 'man IMPRM-143' for more detail.
[08/28 15:22:17     11] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:22:17     11] Type 'man IMPRM-143' for more detail.
[08/28 15:22:17     11] Total 42 vias added to nondefault rule VSRDefaultSetup
[08/28 15:22:17     11] Via generation for nondefault rule VSRDefaultSetup completed.
[08/28 15:22:17     11] Via generation completed.
[08/28 15:22:17     11] 
[08/28 15:22:17     11] *** Summary of all messages that are not suppressed in this session:
[08/28 15:22:17     11] Severity  ID               Count  Summary                                  
[08/28 15:22:17     11] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[08/28 15:22:17     11] WARNING   IMPSYC-6163          1  Command '%s' is obsolete and will be mad...
[08/28 15:22:17     11] WARNING   IMPRM-143           20  %s is not defined on cut layer "%s" in t...
[08/28 15:22:17     11] WARNING   IMPOAX-1637          5  Enclosure and width are supported on rou...
[08/28 15:22:17     11] WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
[08/28 15:22:17     11] WARNING   IMPOAX-738           1  Non-Default Rule '%s' has already been d...
[08/28 15:22:17     11] WARNING   IMPOAX-741           9  Site '%s' has already been defined in %s...
[08/28 15:22:17     11] WARNING   IMPCTE-290          24  Could not locate cell %s in any library ...
[08/28 15:22:17     11] *** Message Summary: 63 warning(s), 0 error(s)
[08/28 15:22:17     11] 
[08/28 15:22:17     11] <CMD> setCTSMode -bottomPreferredLayer 1
[08/28 15:22:17     11] <CMD> setMaxRouteLayer 5
[08/28 15:22:17     11] <CMD> setExtractRCMode -lefTechFileMap /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/qrclaymap.ccl
[08/28 15:22:17     11] <CMD> checkDesign -all -outDir ../REPORTS/checkDesignDbSetup
[08/28 15:22:17     11] #spOpts: N=180 
[08/28 15:22:17     11] Core basic site is ams018Site
[08/28 15:22:17     11] Estimated cell power/ground rail width = 0.630 um
[08/28 15:22:17     11] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/28 15:22:17     11] Begin checking placement ... (start mem=705.1M, init mem=705.1M)
[08/28 15:22:17     11] *info: Recommended don't use cell = 0           
[08/28 15:22:17     11] *info: Placed = 0             
[08/28 15:22:17     11] *info: Unplaced = 37          
[08/28 15:22:17     11] Placement Density:80.49%(1840/2286)
[08/28 15:22:17     11] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=705.1M)
[08/28 15:22:17     11] ############################################################################
[08/28 15:22:17     11] # Innovus Netlist Design Rule Check
[08/28 15:22:17     11] # Mon Aug 28 15:22:17 2017

[08/28 15:22:17     11] ############################################################################
[08/28 15:22:17     11] Design: nnspc
[08/28 15:22:17     11] 
[08/28 15:22:17     11] ------ Design Summary:
[08/28 15:22:17     11] Total Standard Cell Number   (cells) : 37
[08/28 15:22:17     11] Total Block Cell Number      (cells) : 0
[08/28 15:22:17     11] Total I/O Pad Cell Number    (cells) : 0
[08/28 15:22:17     11] Total Standard Cell Area     ( um^2) : 1840.20
[08/28 15:22:17     11] Total Block Cell Area        ( um^2) : 0.00
[08/28 15:22:17     11] Total I/O Pad Cell Area      ( um^2) : 0.00
[08/28 15:22:17     11] 
[08/28 15:22:17     11] ------ Design Statistics:
[08/28 15:22:17     11] 
[08/28 15:22:17     11] Number of Instances            : 37
[08/28 15:22:17     11] Number of Nets                 : 68
[08/28 15:22:17     11] Average number of Pins per Net : 2.57
[08/28 15:22:17     11] Maximum number of Pins in Net  : 26
[08/28 15:22:17     11] 
[08/28 15:22:17     11] ------ I/O Port summary
[08/28 15:22:17     11] 
[08/28 15:22:17     11] Number of Primary I/O Ports    : 13
[08/28 15:22:17     11] Number of Input Ports          : 3
[08/28 15:22:17     11] Number of Output Ports         : 10
[08/28 15:22:17     11] Number of Bidirectional Ports  : 0
[08/28 15:22:17     11] Number of Power/Ground Ports   : 0
[08/28 15:22:17     11] Number of Floating Ports                     *: 0
[08/28 15:22:17     11] Number of Ports Connected to Multiple Pads   *: 0
[08/28 15:22:17     11] Number of Ports Connected to Core Instances   : 13
[08/28 15:22:17     11] 
[08/28 15:22:17     11] ------ Design Rule Checking:
[08/28 15:22:17     11] 
[08/28 15:22:17     11] Number of Output Pins connect to Power/Ground *: 0
[08/28 15:22:17     11] Number of Insts with Input Pins tied together ?: 0
[08/28 15:22:17     11] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[08/28 15:22:17     11] Number of Input/InOut Floating Pins            : 0
[08/28 15:22:17     11] Number of Output Floating Pins                 : 0
[08/28 15:22:17     11] Number of Output Term Marked TieHi/Lo         *: 0
[08/28 15:22:17     11] 
[08/28 15:22:17     11] Number of nets with tri-state drivers          : 0
[08/28 15:22:17     11] Number of nets with parallel drivers           : 0
[08/28 15:22:17     11] Number of nets with multiple drivers           : 0
[08/28 15:22:17     11] Number of nets with no driver (No FanIn)       : 0
[08/28 15:22:17     11] Number of Output Floating nets (No FanOut)     : 24
[08/28 15:22:17     11] Number of High Fanout nets (>50)               : 0
[08/28 15:22:17     11] Checking routing tracks.....
[08/28 15:22:17     11] Checking other grids.....
[08/28 15:22:17     11] Checking routing blockage.....
[08/28 15:22:17     11] Checking components.....
[08/28 15:22:17     11] Checking IO Pins.....
[08/28 15:22:17     11] Unplaced Io Pins = 13 
[08/28 15:22:17     11] Checking constraints (guide/region/fence).....
[08/28 15:22:17     11] Checking groups.....
[08/28 15:22:17     11] 
[08/28 15:22:17     11] Checking Ptn Pins .....
[08/28 15:22:17     11] Checking Ptn Core Box.....
[08/28 15:22:17     11] 
[08/28 15:22:17     11] Checking Preroutes.....
[08/28 15:22:17     11] No. of regular pre-routes not on tracks : 0 
[08/28 15:22:17     11]  Design check done.
[08/28 15:22:17     11] Report saved in file ../REPORTS/checkDesignDbSetup/nnspc.main.htm.ascii.
[08/28 15:22:17     11] *** Message Summary: 0 warning(s), 0 error(s)
[08/28 15:22:17     11] 
[08/28 15:22:17     11] <CMD> check_timing -verbose  > $filename2
[08/28 15:22:17     11] #################################################################################
[08/28 15:22:17     11] # Design Stage: PreRoute
[08/28 15:22:17     11] # Design Name: nnspc
[08/28 15:22:17     11] # Design Mode: 180nm
[08/28 15:22:17     11] # Analysis Mode: MMMC Non-OCV 
[08/28 15:22:17     11] # Parasitics Mode: No SPEF/RCDB
[08/28 15:22:17     11] # Signoff Settings: SI Off 
[08/28 15:22:17     11] #################################################################################
[08/28 15:22:17     11] Calculate delays in BcWc mode...
[08/28 15:22:17     11] Calculate delays in BcWc mode...
[08/28 15:22:17     11] Topological Sorting (CPU = 0:00:00.0, MEM = 724.4M, InitMEM = 724.4M)
[08/28 15:22:18     12] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[08/28 15:22:18     12] Type 'man IMPTS-403' for more detail.
[08/28 15:22:18     12] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/28 15:22:18     12] End delay calculation. (MEM=887.754 CPU=0:00:00.0 REAL=0:00:00.0)
[08/28 15:22:18     12] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 887.8M) ***
[08/28 15:22:18     12] <CMD_INTERNAL> print {#### }
[08/28 15:22:18     12] #### 
[08/28 15:22:18     12] <CMD_INTERNAL> print {---# CheckDesign Result: ../REPORTS/checkDesignDbSetup/nnspc.main.htm}
[08/28 15:22:18     12] ---# CheckDesign Result: ../REPORTS/checkDesignDbSetup/nnspc.main.htm
[08/28 15:22:18     12] <CMD_INTERNAL> print {---# CheckTiming Result: ../REPORTS/checkDesignDbSetup/nnspc.checkTiming}
[08/28 15:22:18     12] ---# CheckTiming Result: ../REPORTS/checkDesignDbSetup/nnspc.checkTiming
[08/28 15:22:18     12] <CMD_INTERNAL> print {#### }
[08/28 15:22:18     12] #### 
[08/28 15:22:58     12] <CMD> setPreference ConstraintUserXGrid 0.01
[08/28 15:22:58     12] <CMD> setPreference ConstraintUserXOffset 0.01
[08/28 15:22:58     12] <CMD> setPreference ConstraintUserYGrid 0.01
[08/28 15:22:58     12] <CMD> setPreference ConstraintUserYOffset 0.01
[08/28 15:22:58     12] <CMD> setPreference SnapAllCorners 1
[08/28 15:22:58     12] <CMD> setPreference BlockSnapRule 2
[08/28 15:22:58     13] **WARN: (IMPSYT-3004):	Preference BlockSnapRule for Snap Macros/Blackboxes is obsolete and will be removed in future release.To avoid this warning and to ensure compatibility with future releases, please remove the obsolete preference from your script.
[08/28 15:22:58     13] <CMD> snapFPlanIO -usergrid
[08/28 15:23:11     13] <CMD> getIoFlowFlag
[08/28 15:23:26     13] <CMD> setIoFlowFlag 0
[08/28 15:23:26     13] <CMD> floorPlan -site ams018Site -r 0.894321766562 0.70 12 12 12 12
[08/28 15:23:26     13] Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
[08/28 15:23:26     13] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[08/28 15:23:26     13] <CMD> uiSetTool select
[08/28 15:23:26     13] <CMD> getIoFlowFlag
[08/28 15:23:26     13] <CMD> fit
[08/28 15:23:48     14] <CMD> set sprCreateIeRingNets {}
[08/28 15:23:48     14] <CMD> set sprCreateIeRingLayers {}
[08/28 15:23:48     14] <CMD> set sprCreateIeRingWidth 1.0
[08/28 15:23:48     14] <CMD> set sprCreateIeRingSpacing 1.0
[08/28 15:23:48     14] <CMD> set sprCreateIeRingOffset 1.0
[08/28 15:23:48     14] <CMD> set sprCreateIeRingThreshold 1.0
[08/28 15:23:48     14] <CMD> set sprCreateIeRingJogDistance 1.0
[08/28 15:24:30     15] <CMD> clearGlobalNets
[08/28 15:24:30     15] <CMD> globalNetConnect vdd! -type pgpin -pin vdd! -inst * -module {}
[08/28 15:24:30     15] <CMD_INTERNAL> print {---# GlobalConnect all vdd! pins to net vdd!}
[08/28 15:24:30     15] ---# GlobalConnect all vdd! pins to net vdd!
[08/28 15:24:30     15] <CMD> globalNetConnect gnd! -type pgpin -pin gnd! -inst * -module {}
[08/28 15:24:30     15] <CMD_INTERNAL> print {---# GlobalConnect all gnd! pins to net gnd!}
[08/28 15:24:30     15] ---# GlobalConnect all gnd! pins to net gnd!
[08/28 15:24:55     15] <CMD_INTERNAL> print {---# Libray nnspc_OADB already exists
}
[08/28 15:24:55     15] ---# Libray nnspc_OADB already exists

[08/28 15:24:55     15] <CMD> saveDesign -cellview {nnspc_OADB nnspc loaded}
[08/28 15:24:55     16] ----- oaOut ---------------------------
[08/28 15:24:55     16] Saving OA database: Lib: nnspc_OADB, Cell: nnspc, View: loaded
[08/28 15:24:55     16] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[08/28 15:24:55     16] Special routes: 0 strips and 0 vias are crated in OA database.
[08/28 15:24:55     16] Created 37 insts; 74 instTerms; 68 nets; 0 routes.
[08/28 15:24:55     16] TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
[08/28 15:24:55     16] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
[08/28 15:24:55     16] TIMER: oaOut total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0
[08/28 15:24:55     16] Saving AAE Data ...
[08/28 15:24:55     16] Saving preference file /home/saul/projects/DIGIMP/NNSENSE_SPC/PLACE_ROUTE/OADB/nnspc_OADB/nnspc/loaded/inn_data/gui.pref.tcl ...
[08/28 15:24:55     16] Saving mode setting ...
[08/28 15:24:55     16] Saving global file ...
[08/28 15:24:55     16] Saving thumbnail file...
[08/28 15:24:55     16] *** Message Summary: 0 warning(s), 0 error(s)
[08/28 15:24:55     16] 
[08/28 15:24:55     16] <CMD_INTERNAL> print {---#   Saved As OA: nnspc_OADB nnspc loaded
}
[08/28 15:24:55     16] ---#   Saved As OA: nnspc_OADB nnspc loaded

[08/28 15:26:22     18] <CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer AM -type core_rings -jog_distance 2.52 -threshold 2.52 -nets {gnd! vdd!} -follow core -stacked_via_bottom_layer M1 -layer {bottom M1 top M1 right M2 left M2} -width 5 -spacing {bottom 0.6 top 0.6 right 0.4 left 0.4} -offset 2.52
[08/28 15:26:22     18] <CMD> setViaGenMode -symmetrical_via_only true
[08/28 15:26:22     18] 'setViaGenMode -symmetrical_via_only true' is set by default for this OA design. 
[08/28 15:26:22     18] 'setViaGenMode -parameterized_via_only true' is set by default for this OA design. 
[08/28 15:26:22     18] <CMD> setViaGenMode -parameterized_via_only true
[08/28 15:26:22     18] -parameterized_via_only is set to 1. ViaGen will generate parameterized vias only, which means the DEF syntax of generated vias is with +VIARULE.
[08/28 15:26:22     18] 
[08/28 15:26:22     18] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[08/28 15:26:22     18] **WARN: (IMPPP-4051):	Fail to add rings. Gaps among IO cells may exist. Execute command addIoFiller to fill gaps among cells before addRing.
[08/28 15:26:22     18] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 887.8M) ***
[08/28 15:26:38     18] <CMD> setLayerPreference pinblock -isVisible 1
[08/28 15:26:38     18] <CMD> setLayerPreference pinstdCell -isVisible 1
[08/28 15:26:38     18] <CMD> setLayerPreference pinio -isVisible 1
[08/28 15:26:38     18] <CMD> setLayerPreference piniopin -isVisible 1
[08/28 15:26:38     18] <CMD> setLayerPreference pinother -isVisible 1
[08/28 15:26:38     18] <CMD> setLayerPreference obsblock -isVisible 1
[08/28 15:26:38     18] <CMD> setLayerPreference obsstdCell -isVisible 1
[08/28 15:26:38     18] <CMD> setLayerPreference obsio -isVisible 1
[08/28 15:26:38     18] <CMD> setLayerPreference obsother -isVisible 1
[08/28 15:26:38     18] <CMD> setLayerPreference layoutObj -isVisible 1
[08/28 15:26:40     18] <CMD> setLayerPreference pinblock -isSelectable 1
[08/28 15:26:40     18] <CMD> setLayerPreference pinstdCell -isSelectable 1
[08/28 15:26:40     18] <CMD> setLayerPreference pinio -isSelectable 1
[08/28 15:26:40     18] <CMD> setLayerPreference piniopin -isSelectable 1
[08/28 15:26:40     18] <CMD> setLayerPreference pinother -isSelectable 1
[08/28 15:26:40     18] <CMD> setLayerPreference obsblock -isSelectable 1
[08/28 15:26:40     18] <CMD> setLayerPreference obsstdCell -isSelectable 1
[08/28 15:26:40     18] <CMD> setLayerPreference obsio -isSelectable 1
[08/28 15:26:40     18] <CMD> setLayerPreference obsother -isSelectable 1
[08/28 15:26:40     18] <CMD> setLayerPreference layoutObj -isSelectable 1
[08/28 15:26:42     18] <CMD> setDrawView place
[08/28 15:26:42     18] <CMD> setDrawView ameba
[08/28 15:26:43     18] <CMD> setDrawView fplan
[08/28 15:26:44     18] <CMD> setDrawView ameba
[08/28 15:26:45     18] <CMD> setDrawView place
[08/28 15:26:50     19] <CMD> getCTSMode -engine -quiet
[08/28 15:26:50     19] <CMD> getCTSMode -engine -quiet
[08/28 15:26:50     19] <CMD> getCTSMode -engine -quiet
[08/28 15:26:50     19] <CMD> getCTSMode -engine -quiet
[08/28 15:26:50     19] <CMD> getCTSMode -engine -quiet
[08/28 15:26:50     19] <CMD> getCTSMode -engine -quiet
[08/28 15:26:50     19] <CMD> getCTSMode -engine -quiet
[08/28 15:26:50     19] <CMD> getCTSMode -engine -quiet
[08/28 15:26:50     19] <CMD> getCTSMode -engine -quiet
[08/28 15:26:50     19] <CMD> getCTSMode -engine -quiet
[08/28 15:26:50     19] <CMD> getCTSMode -engine -quiet
[08/28 15:26:50     19] <CMD> getCTSMode -engine -quiet
[08/28 15:26:50     19] <CMD> getCTSMode -engine -quiet
[08/28 15:26:56     19] <CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer AM -type core_rings -jog_distance 2.52 -threshold 2.52 -nets {gnd! vdd!} -follow core -stacked_via_bottom_layer M1 -layer {bottom M1 top M1 right M2 left M2} -width 5 -spacing {bottom 0.6 top 0.6 right 0.4 left 0.4} -offset 2.52
[08/28 15:26:56     19] 
[08/28 15:26:56     19] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[08/28 15:26:56     19] **WARN: (IMPPP-4051):	Fail to add rings. Gaps among IO cells may exist. Execute command addIoFiller to fill gaps among cells before addRing.
[08/28 15:26:56     19] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 887.8M) ***
[08/28 15:27:10     20] <CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer AM -type core_rings -jog_distance 2.52 -threshold 2.52 -nets {gnd! vdd!} -follow core -stacked_via_bottom_layer M1 -layer {bottom M1 top M1 right M2 left M2} -width 4 -spacing {bottom 0.6 top 0.6 right 0.4 left 0.4} -offset 2.52
[08/28 15:27:10     20] 
[08/28 15:27:10     20] Ring generation is complete; vias are now being generated.
[08/28 15:27:10     20] The power planner created 8 wires.
[08/28 15:27:10     20] <CMD_INTERNAL> editPushUndo
[08/28 15:27:10     20] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 887.8M) ***
[08/28 15:28:57     23] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1(1) AM(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1(1) AM(6) } -nets { vdd! gnd! } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1(1) AM(6) }
[08/28 15:28:57     23] *** Begin SPECIAL ROUTE on Mon Aug 28 15:28:57 2017 ***
[08/28 15:28:57     23] SPECIAL ROUTE ran on directory: /home/saul/projects/DIGIMP/NNSENSE_SPC/PLACE_ROUTE/rundir_innovus
[08/28 15:28:57     23] SPECIAL ROUTE ran on machine: s2424.it.kth.se (Linux 2.6.18-417.el5 Xeon 2.40Ghz)
[08/28 15:28:57     23] 
[08/28 15:28:57     23] Begin option processing ...
[08/28 15:28:57     23] srouteConnectPowerBump set to false
[08/28 15:28:57     23] routeSelectNet set to "vdd! gnd!"
[08/28 15:28:57     23] routeSpecial set to true
[08/28 15:28:57     23] srouteBlockPin set to "useLef"
[08/28 15:28:57     23] srouteBottomLayerLimit set to 1
[08/28 15:28:57     23] srouteBottomTargetLayerLimit set to 1
[08/28 15:28:57     23] srouteConnectConverterPin set to false
[08/28 15:28:57     23] srouteCrossoverViaBottomLayer set to 1
[08/28 15:28:57     23] srouteCrossoverViaTopLayer set to 6
[08/28 15:28:57     23] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[08/28 15:28:57     23] srouteFollowCorePinEnd set to 3
[08/28 15:28:57     23] srouteJogControl set to "preferWithChanges differentLayer"
[08/28 15:28:57     23] sroutePadPinAllPorts set to true
[08/28 15:28:57     23] sroutePreserveExistingRoutes set to true
[08/28 15:28:57     23] srouteRoutePowerBarPortOnBothDir set to true
[08/28 15:28:57     23] srouteStopBlockPin set to "nearestTarget"
[08/28 15:28:57     23] srouteTopLayerLimit set to 6
[08/28 15:28:57     23] srouteTopTargetLayerLimit set to 6
[08/28 15:28:57     23] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1815.00 megs.
[08/28 15:28:57     23] 
[08/28 15:28:57     23] Reading DB technology information...
[08/28 15:28:57     24] Finished reading DB technology information.
[08/28 15:28:57     24] Reading floorplan and netlist information...
[08/28 15:28:57     24] Finished reading floorplan and netlist information.
[08/28 15:28:57     24] Read in 13 layers, 6 routing layers, 1 overlap layer
[08/28 15:28:57     24] Read in 2 nondefault rules, 0 used
[08/28 15:28:57     24] Read in 483 macros, 12 used
[08/28 15:28:57     24] Read in 9 components
[08/28 15:28:57     24]   9 core components: 9 unplaced, 0 placed, 0 fixed
[08/28 15:28:57     24] Read in 13 logical pins
[08/28 15:28:57     24] Read in 13 nets
[08/28 15:28:57     24] Read in 3 special nets, 2 routed
[08/28 15:28:57     24] Read in 18 terminals
[08/28 15:28:57     24] 2 nets selected.
[08/28 15:28:57     24] 
[08/28 15:28:57     24] Begin power routing ...
[08/28 15:28:57     24] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd!. Check netlist, or change option to include the pin.
[08/28 15:28:57     24] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[08/28 15:28:57     24] Type 'man IMPSR-1256' for more detail.
[08/28 15:28:57     24] Cannot find any AREAIO class pad pin of net vdd!. Check net list, or change port class in the technology file, or change option to include pin in given range.
[08/28 15:28:57     24] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd!. Check netlist, or change option to include the pin.
[08/28 15:28:57     24] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[08/28 15:28:57     24] Type 'man IMPSR-1256' for more detail.
[08/28 15:28:57     24] Cannot find any AREAIO class pad pin of net gnd!. Check net list, or change port class in the technology file, or change option to include pin in given range.
[08/28 15:28:57     24] CPU time for FollowPin 0 seconds
[08/28 15:28:57     24] CPU time for FollowPin 0 seconds
[08/28 15:28:58     24]   Number of IO ports routed: 0
[08/28 15:28:58     24]   Number of Block ports routed: 0
[08/28 15:28:58     24]   Number of Stripe ports routed: 0
[08/28 15:28:58     24]   Number of Core ports routed: 20
[08/28 15:28:58     24]   Number of Pad ports routed: 0
[08/28 15:28:58     24]   Number of Power Bump ports routed: 0
[08/28 15:28:58     24]   Number of Followpin connections: 10
[08/28 15:28:58     24] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 1827.00 megs.
[08/28 15:28:58     24] 
[08/28 15:28:58     24] 
[08/28 15:28:58     24] 
[08/28 15:28:58     24]  Begin updating DB with routing results ...
[08/28 15:28:58     24]  Updating DB with 55 via definition ...Extracting standard cell pins and blockage ...... 
[08/28 15:28:58     24] Pin and blockage extraction finished
[08/28 15:28:58     24] 
[08/28 15:28:58     24] 
sroute post-processing starts at Mon Aug 28 15:28:58 2017
The viaGen is rebuilding shadow vias for net gnd!.
[08/28 15:28:58     24] sroute post-processing ends at Mon Aug 28 15:28:58 2017

sroute post-processing starts at Mon Aug 28 15:28:58 2017
The viaGen is rebuilding shadow vias for net vdd!.
[08/28 15:28:58     24] sroute post-processing ends at Mon Aug 28 15:28:58 2017
sroute: Total CPU time used = 0:0:0
[08/28 15:28:58     24] sroute: Total Real time used = 0:0:1
[08/28 15:28:58     24] sroute: Total Memory used = 10.30 megs
[08/28 15:28:58     24] sroute: Total Peak Memory used = 858.01 megs
[08/28 15:29:11     24] <CMD> getMultiCpuUsage -localCpu
[08/28 15:29:11     24] <CMD> get_verify_drc_mode -disable_rules -quiet
[08/28 15:29:11     24] <CMD> get_verify_drc_mode -quiet -area
[08/28 15:29:11     24] <CMD> get_verify_drc_mode -quiet -layer_range
[08/28 15:29:11     24] <CMD> get_verify_drc_mode -check_implant -quiet
[08/28 15:29:11     24] <CMD> get_verify_drc_mode -check_implant_across_rows -quiet
[08/28 15:29:11     24] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[08/28 15:29:11     24] <CMD> get_verify_drc_mode -check_only -quiet
[08/28 15:29:11     24] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[08/28 15:29:11     24] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[08/28 15:29:11     24] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[08/28 15:29:11     24] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[08/28 15:29:11     24] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[08/28 15:29:11     24] <CMD> get_verify_drc_mode -limit -quiet
[08/28 15:29:13     24] <CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report nnspc.drc.rpt -limit 1000
[08/28 15:29:13     24] <CMD> verify_drc
[08/28 15:29:13     24]  *** Starting Verify DRC (MEM: 858.0) ***
[08/28 15:29:13     24] 
[08/28 15:29:14     24]   VERIFY DRC ...... Starting Verification
[08/28 15:29:14     24]   VERIFY DRC ...... Initializing
[08/28 15:29:14     24]   VERIFY DRC ...... Deleting Existing Violations
[08/28 15:29:14     24]   VERIFY DRC ...... Creating Sub-Areas
[08/28 15:29:14     24]   VERIFY DRC ...... Using new threading
[08/28 15:29:14     24]   VERIFY DRC ...... Sub-Area : 1 of 1
[08/28 15:29:14     25]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[08/28 15:29:14     25] 
[08/28 15:29:14     25]   Verification Complete : 0 Viols.
[08/28 15:29:14     25] 
[08/28 15:29:14     25]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 95.9M) ***
[08/28 15:29:14     25] 
[08/28 15:29:14     25] <CMD> set_verify_drc_mode -area {0 0 0 0}
[08/28 15:29:32     25] <CMD_INTERNAL> print {---# Libray nnspc_OADB already exists
}
[08/28 15:29:32     25] ---# Libray nnspc_OADB already exists

[08/28 15:29:32     25] <CMD> saveDesign -cellview {nnspc_OADB nnspc floowplan}
[08/28 15:29:32     25] ----- oaOut ---------------------------
[08/28 15:29:32     25] Saving OA database: Lib: nnspc_OADB, Cell: nnspc, View: floowplan
[08/28 15:29:32     25] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[08/28 15:29:32     25] Special routes: 38 strips and 28 vias are crated in OA database.
[08/28 15:29:32     25] Created 37 insts; 74 instTerms; 68 nets; 0 routes.
[08/28 15:29:32     25] TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
[08/28 15:29:32     25] TIMER: Purge OA from memory: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
[08/28 15:29:32     25] TIMER: oaOut total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0
[08/28 15:29:32     25] Saving AAE Data ...
[08/28 15:29:32     25] Saving preference file /home/saul/projects/DIGIMP/NNSENSE_SPC/PLACE_ROUTE/OADB/nnspc_OADB/nnspc/floowplan/inn_data/gui.pref.tcl ...
[08/28 15:29:32     25] Saving mode setting ...
[08/28 15:29:32     25] Saving global file ...
[08/28 15:29:32     25] Saving thumbnail file...
[08/28 15:29:33     25] *** Message Summary: 0 warning(s), 0 error(s)
[08/28 15:29:33     25] 
[08/28 15:29:33     25] <CMD_INTERNAL> print {---#   Saved As OA: nnspc_OADB nnspc floowplan
}
[08/28 15:29:33     25] ---#   Saved As OA: nnspc_OADB nnspc floowplan

[08/28 15:31:18     28] <CMD> getPinAssignMode -pinEditInBatch -quiet
[08/28 15:31:51     28] <CMD> setPinAssignMode -pinEditInBatch true
[08/28 15:31:51     28] <CMD> editPin -fixOverlap 1 -side Top -layer 3 -assign 0.0 0.0 -pin {Cfg_in Clk Resetn}
[08/28 15:31:51     28] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[08/28 15:31:51     28] **WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
[08/28 15:31:51     28] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 981.0M).
[08/28 15:31:56     29] <CMD> setPinAssignMode -pinEditInBatch true
[08/28 15:31:56     29] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType start -spacing 0.56 -start 0.28 70.0 -pin {Cfg_in Clk Resetn}
[08/28 15:31:56     29] Successfully spread [3] pins.
[08/28 15:31:56     29] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 981.0M).
[08/28 15:32:05     29] <CMD> setPinAssignMode -pinEditInBatch true
[08/28 15:32:05     29] <CMD> editPin -pinWidth 0.28 -pinDepth 1.12 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 0.56 -pin {Cfg_in Clk Resetn}
[08/28 15:32:05     29] Successfully spread [3] pins.
[08/28 15:32:05     29] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 981.0M).
[08/28 15:38:56     31] <CMD> setPinAssignMode -pinEditInBatch true
[08/28 15:38:56     31] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 0.56 -pin {{NSEL[4]} {NSEL[3]} {NSEL[2]} {NSEL[1]} {NSEL[0]} {DAC[3]} {DAC[2]} {DAC[1]} {DAC[0]} RE}
[08/28 15:38:56     31] Successfully spread [10] pins.
[08/28 15:38:56     31] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 981.0M).
[08/28 15:39:07     32] <CMD> setPinAssignMode -pinEditInBatch true
[08/28 15:39:07     32] <CMD> editPin -pinWidth 0.24 -pinDepth 0.72 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 1.12 -pin {{NSEL[0]} {NSEL[1]} {NSEL[2]} {NSEL[3]} {NSEL[4]} {DAC[0]} {DAC[1]} {DAC[2]} {DAC[3]} RE}
[08/28 15:39:07     32] Successfully spread [10] pins.
[08/28 15:39:07     32] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 981.0M).
[08/28 15:39:16     32] <CMD> setPinAssignMode -pinEditInBatch true
[08/28 15:39:16     32] <CMD> editPin -pinWidth 0.24 -pinDepth 0.72 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing -1.12 -pin {{NSEL[0]} {NSEL[1]} {NSEL[2]} {NSEL[3]} {NSEL[4]} {DAC[0]} {DAC[1]} {DAC[2]} {DAC[3]} RE}
[08/28 15:39:16     32] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
[08/28 15:39:16     32] <CMD> setPinAssignMode -pinEditInBatch false
[08/28 15:40:11     33] <CMD> getPinAssignMode -pinEditInBatch -quiet
[08/28 15:41:24     34] <CMD> setPinAssignMode -pinEditInBatch true
[08/28 15:41:24     34] <CMD> editPin -pinWidth 0.24 -pinDepth 0.72 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 1 -spreadType center -spacing -1.12 -pin {{NSEL[4]} {NSEL[3]} {NSEL[2]} {NSEL[1]} {NSEL[0]} {DAC[3]} {DAC[2]} {DAC[1]} {DAC[0]} RE}
[08/28 15:41:24     34] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
[08/28 15:41:26     35] <CMD> setPinAssignMode -pinEditInBatch true
[08/28 15:41:26     35] <CMD> editPin -pinWidth 0.24 -pinDepth 0.72 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 1 -spreadType center -spacing -1.12 -pin {{NSEL[0]} {NSEL[1]} {NSEL[2]} {NSEL[3]} {NSEL[4]} {DAC[0]} {DAC[1]} {DAC[2]} {DAC[3]} RE}
[08/28 15:41:26     35] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
[08/28 15:41:32     35] <CMD> setPinAssignMode -pinEditInBatch true
[08/28 15:41:32     35] <CMD> editPin -pinWidth 0.24 -pinDepth 0.72 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing -1.12 -pin {{NSEL[0]} {NSEL[1]} {NSEL[2]} {NSEL[3]} {NSEL[4]} {DAC[0]} {DAC[1]} {DAC[2]} {DAC[3]} RE}
[08/28 15:41:32     35] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
[08/28 15:41:43     35] <CMD> setPinAssignMode -pinEditInBatch true
[08/28 15:41:43     35] <CMD> editPin -pinWidth 0.24 -pinDepth 0.72 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 1 -spreadType center -spacing 1.12 -pin {{NSEL[0]} {NSEL[1]} {NSEL[2]} {NSEL[3]} {NSEL[4]} {DAC[0]} {DAC[1]} {DAC[2]} {DAC[3]} RE}
[08/28 15:41:43     35] Successfully spread [10] pins.
[08/28 15:41:43     35] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 981.0M).
[08/28 15:41:48     35] <CMD> setPinAssignMode -pinEditInBatch true
[08/28 15:41:48     35] <CMD> editPin -pinWidth 0.24 -pinDepth 0.72 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 1 -spreadType center -spacing 1.12 -pin {{NSEL[0]} {NSEL[1]} {NSEL[2]} {NSEL[3]} {NSEL[4]} {DAC[0]} {DAC[1]} {DAC[2]} {DAC[3]} RE}
[08/28 15:41:48     35] Successfully spread [10] pins.
[08/28 15:41:48     35] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 981.0M).
[08/28 15:42:21     35] <CMD> setPinAssignMode -pinEditInBatch true
[08/28 15:42:21     35] <CMD> editPin -pinWidth 0.24 -pinDepth 0.72 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 1.12 -pin {{NSEL[0]} {NSEL[1]} {NSEL[2]} {NSEL[3]} {NSEL[4]} {DAC[0]} {DAC[1]} {DAC[2]} {DAC[3]} RE}
[08/28 15:42:21     35] **WARN: (IMPPTN-1027):	Pin [NSEL[4]] has area [0.2016] which is less than the minimum area [0.3136] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[08/28 15:42:21     35] **WARN: (IMPPTN-1027):	Pin [DAC[0]] has area [0.2016] which is less than the minimum area [0.3136] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[08/28 15:42:21     35] **WARN: (IMPPTN-1027):	Pin [NSEL[3]] has area [0.2016] which is less than the minimum area [0.3136] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[08/28 15:42:21     35] **WARN: (IMPPTN-1027):	Pin [DAC[1]] has area [0.2016] which is less than the minimum area [0.3136] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[08/28 15:42:21     35] **WARN: (IMPPTN-1027):	Pin [NSEL[2]] has area [0.2016] which is less than the minimum area [0.3136] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[08/28 15:42:21     35] **WARN: (IMPPTN-1027):	Pin [DAC[2]] has area [0.2016] which is less than the minimum area [0.3136] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[08/28 15:42:21     35] **WARN: (IMPPTN-1027):	Pin [NSEL[1]] has area [0.2016] which is less than the minimum area [0.3136] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[08/28 15:42:21     35] **WARN: (IMPPTN-1027):	Pin [DAC[3]] has area [0.2016] which is less than the minimum area [0.3136] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[08/28 15:42:21     35] **WARN: (IMPPTN-1027):	Pin [NSEL[0]] has area [0.2016] which is less than the minimum area [0.3136] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[08/28 15:42:21     35] **WARN: (IMPPTN-1027):	Pin [RE] has area [0.2016] which is less than the minimum area [0.3136] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[08/28 15:42:21     35] Successfully spread [10] pins.
[08/28 15:42:21     35] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 981.0M).
[08/28 15:42:32     35] <CMD> fit
[08/28 15:42:59     36] <CMD> setPinAssignMode -pinEditInBatch false
[08/28 15:43:31     37] <CMD> getPinAssignMode -pinEditInBatch -quiet
[08/28 15:44:24     43] <CMD> setPinAssignMode -pinEditInBatch true
[08/28 15:44:24     43] <CMD> editPin -pinWidth 0.28 -pinDepth 0.72 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 1.12 -pin {{DAC[0]} {DAC[1]} {DAC[2]} {DAC[3]} {NSEL[0]} {NSEL[1]} {NSEL[2]} {NSEL[3]} {NSEL[4]} RE}
[08/28 15:44:24     43] **WARN: (IMPPTN-1027):	Pin [NSEL[0]] has area [0.2016] which is less than the minimum area [0.3136] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[08/28 15:44:24     43] **WARN: (IMPPTN-1027):	Pin [NSEL[1]] has area [0.2016] which is less than the minimum area [0.3136] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[08/28 15:44:24     43] **WARN: (IMPPTN-1027):	Pin [DAC[3]] has area [0.2016] which is less than the minimum area [0.3136] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[08/28 15:44:24     43] **WARN: (IMPPTN-1027):	Pin [NSEL[2]] has area [0.2016] which is less than the minimum area [0.3136] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[08/28 15:44:24     43] **WARN: (IMPPTN-1027):	Pin [DAC[2]] has area [0.2016] which is less than the minimum area [0.3136] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[08/28 15:44:24     43] **WARN: (IMPPTN-1027):	Pin [NSEL[3]] has area [0.2016] which is less than the minimum area [0.3136] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[08/28 15:44:24     43] **WARN: (IMPPTN-1027):	Pin [DAC[1]] has area [0.2016] which is less than the minimum area [0.3136] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[08/28 15:44:24     43] **WARN: (IMPPTN-1027):	Pin [NSEL[4]] has area [0.2016] which is less than the minimum area [0.3136] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[08/28 15:44:24     43] **WARN: (IMPPTN-1027):	Pin [DAC[0]] has area [0.2016] which is less than the minimum area [0.3136] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[08/28 15:44:24     43] **WARN: (IMPPTN-1027):	Pin [RE] has area [0.2016] which is less than the minimum area [0.3136] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
[08/28 15:44:24     43] Successfully spread [10] pins.
[08/28 15:44:24     43] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 981.0M).
[08/28 15:44:24     43] <CMD> setPinAssignMode -pinEditInBatch false
[08/28 15:44:29     44] <CMD> get_verify_drc_mode -disable_rules -quiet
[08/28 15:44:29     44] <CMD> get_verify_drc_mode -quiet -area
[08/28 15:44:29     44] <CMD> get_verify_drc_mode -quiet -layer_range
[08/28 15:44:29     44] <CMD> get_verify_drc_mode -check_implant -quiet
[08/28 15:44:29     44] <CMD> get_verify_drc_mode -check_implant_across_rows -quiet
[08/28 15:44:29     44] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[08/28 15:44:29     44] <CMD> get_verify_drc_mode -check_only -quiet
[08/28 15:44:29     44] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[08/28 15:44:29     44] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[08/28 15:44:29     44] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[08/28 15:44:29     44] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[08/28 15:44:29     44] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[08/28 15:44:29     44] <CMD> get_verify_drc_mode -limit -quiet
[08/28 15:44:33     44] <CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report nnspc.drc.rpt -limit 1000
[08/28 15:44:33     44] <CMD> verify_drc
[08/28 15:44:33     44]  *** Starting Verify DRC (MEM: 981.0) ***
[08/28 15:44:33     44] 
[08/28 15:44:33     44]   VERIFY DRC ...... Starting Verification
[08/28 15:44:33     44]   VERIFY DRC ...... Initializing
[08/28 15:44:33     44]   VERIFY DRC ...... Deleting Existing Violations
[08/28 15:44:33     44]   VERIFY DRC ...... Creating Sub-Areas
[08/28 15:44:33     44]   VERIFY DRC ...... Using new threading
[08/28 15:44:33     44]   VERIFY DRC ...... Sub-Area : 1 of 1
[08/28 15:44:34     44]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[08/28 15:44:34     44] 
[08/28 15:44:34     44]   Verification Complete : 0 Viols.
[08/28 15:44:34     44] 
[08/28 15:44:34     44]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 1.00  MEM: 9.2M) ***
[08/28 15:44:34     44] 
[08/28 15:44:34     44] <CMD> set_verify_drc_mode -area {0 0 0 0}
[08/28 15:45:01     44] <CMD> getPinAssignMode -pinEditInBatch -quiet
[08/28 15:45:14     45] <CMD> setPinAssignMode -pinEditInBatch false
[08/28 15:45:21     45] <CMD_INTERNAL> print {---# Libray nnspc_OADB already exists
}
[08/28 15:45:21     45] ---# Libray nnspc_OADB already exists

[08/28 15:45:21     45] <CMD> saveDesign -cellview {nnspc_OADB nnspc pins}
[08/28 15:45:21     45] ----- oaOut ---------------------------
[08/28 15:45:21     45] Saving OA database: Lib: nnspc_OADB, Cell: nnspc, View: pins
[08/28 15:45:22     45] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[08/28 15:45:22     45] Special routes: 38 strips and 28 vias are crated in OA database.
[08/28 15:45:22     45] Created 37 insts; 74 instTerms; 68 nets; 0 routes.
[08/28 15:45:22     45] TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
[08/28 15:45:22     45] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
[08/28 15:45:22     45] TIMER: oaOut total process: 0h 0m  0.03s cpu {0h 0m 1s elapsed} Memory = 0.0
[08/28 15:45:22     45] Saving AAE Data ...
[08/28 15:45:22     45] Saving preference file /home/saul/projects/DIGIMP/NNSENSE_SPC/PLACE_ROUTE/OADB/nnspc_OADB/nnspc/pins/inn_data/gui.pref.tcl ...
[08/28 15:45:22     45] Saving mode setting ...
[08/28 15:45:22     45] Saving global file ...
[08/28 15:45:22     45] Saving thumbnail file...
[08/28 15:45:22     45] *** Message Summary: 0 warning(s), 0 error(s)
[08/28 15:45:22     45] 
[08/28 15:45:22     45] <CMD_INTERNAL> print {---#   Saved As OA: nnspc_OADB nnspc pins
}
[08/28 15:45:22     45] ---#   Saved As OA: nnspc_OADB nnspc pins

[08/28 15:46:03     45] <CMD> set_analysis_view -setup $maxviewList -hold $minviewList
[08/28 15:46:03     45] Initializing multi-corner RC extraction with 2 active RC Corners ...
[08/28 15:46:03     45] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[08/28 15:46:03     45] Type 'man IMPEXT-6202' for more detail.
[08/28 15:46:03     45] Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
[08/28 15:46:03     45] Cap table was created using Encounter 13.22-s020_1.
[08/28 15:46:03     45] Process name: ac18a6-worst.
[08/28 15:46:03     45] Set Shrink Factor to 1.00000
[08/28 15:46:03     45] Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
[08/28 15:46:03     45] Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
[08/28 15:46:03     45] Decrypted 37888 characters.
[08/28 15:46:03     45] Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
[08/28 15:46:03     45] Cap table was created using Encounter 13.22-s020_1.
[08/28 15:46:03     45] Process name: ac18a6-best.
[08/28 15:46:03     45] Set Shrink Factor to 1.00000
[08/28 15:46:03     45] Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
[08/28 15:46:03     45] Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
[08/28 15:46:03     45] Decrypted 34816 characters.
[08/28 15:46:03     45] Importing multi-corner RC tables ... 
[08/28 15:46:03     45] Summary of Active RC-Corners : 
[08/28 15:46:03     45]  
[08/28 15:46:03     45]  Analysis View: func_max
[08/28 15:46:03     45]     RC-Corner Name        : ams_rc_corner_maxCaR
[08/28 15:46:03     45]     RC-Corner Index       : 0
[08/28 15:46:03     45]     RC-Corner Temperature : 150 Celsius
[08/28 15:46:03     45]     RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
[08/28 15:46:03     45]     RC-Corner PreRoute Res Factor         : 1
[08/28 15:46:03     45]     RC-Corner PreRoute Cap Factor         : 1
[08/28 15:46:03     45]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/28 15:46:03     45]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/28 15:46:03     45]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/28 15:46:03     45]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[08/28 15:46:03     45]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[08/28 15:46:03     45]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/28 15:46:03     45]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/28 15:46:03     45]     RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
[08/28 15:46:03     45]  
[08/28 15:46:03     45]  Analysis View: test_max
[08/28 15:46:03     45]     RC-Corner Name        : ams_rc_corner_maxCaR
[08/28 15:46:03     45]     RC-Corner Index       : 0
[08/28 15:46:03     45]     RC-Corner Temperature : 150 Celsius
[08/28 15:46:03     45]     RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
[08/28 15:46:03     45]     RC-Corner PreRoute Res Factor         : 1
[08/28 15:46:03     45]     RC-Corner PreRoute Cap Factor         : 1
[08/28 15:46:03     45]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/28 15:46:03     45]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/28 15:46:03     45]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/28 15:46:03     45]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[08/28 15:46:03     45]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[08/28 15:46:03     45]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/28 15:46:03     45]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/28 15:46:03     45]     RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
[08/28 15:46:03     45]  
[08/28 15:46:03     45]  Analysis View: func_min
[08/28 15:46:03     45]     RC-Corner Name        : ams_rc_corner_minCaR
[08/28 15:46:03     45]     RC-Corner Index       : 1
[08/28 15:46:03     45]     RC-Corner Temperature : -50 Celsius
[08/28 15:46:03     45]     RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
[08/28 15:46:03     45]     RC-Corner PreRoute Res Factor         : 1
[08/28 15:46:03     45]     RC-Corner PreRoute Cap Factor         : 1
[08/28 15:46:03     45]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/28 15:46:03     45]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/28 15:46:03     45]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/28 15:46:03     45]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[08/28 15:46:03     45]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[08/28 15:46:03     45]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/28 15:46:03     45]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/28 15:46:03     45]     RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
[08/28 15:46:03     45]  
[08/28 15:46:03     45]  Analysis View: test_min
[08/28 15:46:03     45]     RC-Corner Name        : ams_rc_corner_minCaR
[08/28 15:46:03     45]     RC-Corner Index       : 1
[08/28 15:46:03     45]     RC-Corner Temperature : -50 Celsius
[08/28 15:46:03     45]     RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
[08/28 15:46:03     45]     RC-Corner PreRoute Res Factor         : 1
[08/28 15:46:03     45]     RC-Corner PreRoute Cap Factor         : 1
[08/28 15:46:03     45]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/28 15:46:03     45]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/28 15:46:03     45]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/28 15:46:03     45]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[08/28 15:46:03     45]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[08/28 15:46:03     45]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/28 15:46:03     45]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/28 15:46:03     45]     RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
[08/28 15:46:03     45] Technology file '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile' associated with first view 'func_max' will be used as the primary corner for the multi-corner extraction.
[08/28 15:46:04     46] Reading timing constraints file '../CONSTRAINTS/nnspc_test.sdc' ...
[08/28 15:46:04     46] Current (total cpu=0:00:46.1, real=0:24:32, peak res=504.9M, current mem=820.5M)
[08/28 15:46:04     46] **WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/nnspc_test.sdc, Line 28).
[08/28 15:46:04     46] 
[08/28 15:46:04     46] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:46:04     46] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:46:04     46] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:46:04     46] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:46:04     46] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:46:04     46] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:46:04     46] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:46:04     46] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:46:04     46] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:46:04     46] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:46:04     46] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:46:04     46] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:46:04     46] INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/nnspc_test.sdc completed, with 1 WARNING
[08/28 15:46:04     46] WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/nnspc_test.sdc : Skipped unsupported command: set_units
[08/28 15:46:04     46] 
[08/28 15:46:04     46] 
[08/28 15:46:04     46] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=369.4M, current mem=831.7M)
[08/28 15:46:04     46] Current (total cpu=0:00:46.1, real=0:24:32, peak res=504.9M, current mem=831.7M)
[08/28 15:46:04     46] Reading timing constraints file '../CONSTRAINTS/nnspc_func.sdc' ...
[08/28 15:46:04     46] Current (total cpu=0:00:46.1, real=0:24:32, peak res=504.9M, current mem=831.7M)
[08/28 15:46:04     46] **WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/nnspc_func.sdc, Line 28).
[08/28 15:46:04     46] 
[08/28 15:46:04     46] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:46:04     46] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:46:04     46] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:46:04     46] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:46:04     46] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:46:04     46] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:46:04     46] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:46:04     46] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:46:04     46] **WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
[08/28 15:46:04     46] To increase the message display limit, refer to the product command reference manual.
[08/28 15:46:04     46] INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/nnspc_func.sdc completed, with 1 WARNING
[08/28 15:46:04     46] WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/nnspc_func.sdc : Skipped unsupported command: set_units
[08/28 15:46:04     46] 
[08/28 15:46:04     46] 
[08/28 15:46:04     46] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=369.7M, current mem=831.7M)
[08/28 15:46:04     46] Current (total cpu=0:00:46.1, real=0:24:32, peak res=504.9M, current mem=831.7M)
[08/28 15:46:04     46] Summary for sequential cells idenfication: 
[08/28 15:46:04     46] Identified SBFF number: 41
[08/28 15:46:04     46] Identified MBFF number: 0
[08/28 15:46:04     46] Not identified SBFF number: 0
[08/28 15:46:04     46] Not identified MBFF number: 0
[08/28 15:46:04     46] Number of sequential cells which are not FFs: 44
[08/28 15:46:04     46] 
[08/28 15:46:04     46] Total number of combinational cells: 384
[08/28 15:46:04     46] Total number of sequential cells: 85
[08/28 15:46:04     46] Total number of tristate cells: 14
[08/28 15:46:04     46] Total number of level shifter cells: 0
[08/28 15:46:04     46] Total number of power gating cells: 0
[08/28 15:46:04     46] Total number of isolation cells: 0
[08/28 15:46:04     46] Total number of power switch cells: 0
[08/28 15:46:04     46] Total number of pulse generator cells: 0
[08/28 15:46:04     46] Total number of always on buffers: 0
[08/28 15:46:04     46] Total number of retention cells: 0
[08/28 15:46:04     46] List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
[08/28 15:46:04     46] Total number of usable buffers: 19
[08/28 15:46:04     46] List of unusable buffers: BUF2_ESDIF
[08/28 15:46:04     46] Total number of unusable buffers: 1
[08/28 15:46:04     46] List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
[08/28 15:46:04     46] Total number of usable inverters: 22
[08/28 15:46:04     46] List of unusable inverters:
[08/28 15:46:04     46] Total number of unusable inverters: 0
[08/28 15:46:04     46] List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
[08/28 15:46:04     46] Total number of identified usable delay cells: 4
[08/28 15:46:04     46] List of identified unusable delay cells:
[08/28 15:46:04     46] Total number of identified unusable delay cells: 0
[08/28 15:46:22     46] <CMD> timeDesign -prePlace -expandedViews
[08/28 15:46:22     46] **WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
[08/28 15:46:22     46] Set Using Default Delay Limit as 101.
[08/28 15:46:22     46] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[08/28 15:46:22     46] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[08/28 15:46:22     46] Set Default Net Delay as 0 ps.
[08/28 15:46:22     46] Set Default Net Load as 0 pF. 
[08/28 15:46:22     46] Effort level <high> specified for reg2reg path_group
[08/28 15:46:22     46] Effort level <high> specified for reg2cgate path_group
[08/28 15:46:22     46] #################################################################################
[08/28 15:46:22     46] # Design Stage: PreRoute
[08/28 15:46:22     46] # Design Name: nnspc
[08/28 15:46:22     46] # Design Mode: 180nm
[08/28 15:46:22     46] # Analysis Mode: MMMC Non-OCV 
[08/28 15:46:22     46] # Parasitics Mode: No SPEF/RCDB
[08/28 15:46:22     46] # Signoff Settings: SI Off 
[08/28 15:46:22     46] #################################################################################
[08/28 15:46:22     46] AAE_INFO: 1 threads acquired from CTE.
[08/28 15:46:22     46] Calculate delays in BcWc mode...
[08/28 15:46:22     46] Calculate delays in BcWc mode...
[08/28 15:46:22     46] Topological Sorting (CPU = 0:00:00.0, MEM = 858.6M, InitMEM = 858.6M)
[08/28 15:46:23     47] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/28 15:46:23     47] End delay calculation. (MEM=952.57 CPU=0:00:00.0 REAL=0:00:00.0)
[08/28 15:46:23     47] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 952.6M) ***
[08/28 15:46:23     47] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:47.3 mem=952.6M)
[08/28 15:46:23     47] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_max test_max 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 118.745 | 124.268 | 124.112 | 118.745 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+
|func_max            | 118.745 | 124.268 | 124.112 | 118.745 |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+
|test_max            | 118.745 | 124.268 | 124.112 | 118.745 |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[08/28 15:46:23     47] Resetting back High Fanout Nets as non-ideal
[08/28 15:46:23     47] Set Default Net Delay as 1000 ps.
[08/28 15:46:23     47] Set Default Net Load as 0.5 pF. 
[08/28 15:46:23     47] Reported timing to dir ./timingReports
[08/28 15:46:23     47] Total CPU time: 1.25 sec
[08/28 15:46:23     47] Total Real time: 1.0 sec
[08/28 15:46:23     47] Total Memory Usage: 862.808594 Mbytes
[08/28 15:46:51     47] <CMD> get_propagated_clock -clock Clk
[08/28 15:47:16     47] <CMD> setPlaceMode -fp false
[08/28 15:47:16     47] <CMD> placeDesign
[08/28 15:47:16     47] *** Starting placeDesign default flow ***
[08/28 15:47:16     47] **INFO: Enable pre-place timing setting for timing analysis
[08/28 15:47:16     47] Set Using Default Delay Limit as 101.
[08/28 15:47:16     47] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[08/28 15:47:16     47] Set Default Net Delay as 0 ps.
[08/28 15:47:16     47] Set Default Net Load as 0 pF. 
[08/28 15:47:16     47] **INFO: Analyzing IO path groups for slack adjustment
[08/28 15:47:16     48] Effort level <high> specified for reg2reg_tmp.31162 path_group
[08/28 15:47:16     48] #################################################################################
[08/28 15:47:16     48] # Design Stage: PreRoute
[08/28 15:47:16     48] # Design Name: nnspc
[08/28 15:47:16     48] # Design Mode: 180nm
[08/28 15:47:16     48] # Analysis Mode: MMMC Non-OCV 
[08/28 15:47:16     48] # Parasitics Mode: No SPEF/RCDB
[08/28 15:47:16     48] # Signoff Settings: SI Off 
[08/28 15:47:16     48] #################################################################################
[08/28 15:47:16     48] Calculate delays in BcWc mode...
[08/28 15:47:16     48] Calculate delays in BcWc mode...
[08/28 15:47:16     48] Topological Sorting (CPU = 0:00:00.0, MEM = 880.7M, InitMEM = 880.7M)
[08/28 15:47:16     48] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/28 15:47:16     48] End delay calculation. (MEM=954.059 CPU=0:00:00.0 REAL=0:00:00.0)
[08/28 15:47:16     48] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 954.1M) ***
[08/28 15:47:16     48] *** Start deleteBufferTree ***
[08/28 15:47:16     48] Info: Detect buffers to remove automatically.
[08/28 15:47:16     48] Analyzing netlist ...
[08/28 15:47:16     48] All-RC-Corners-Per-Net-In-Memory is turned ON...
[08/28 15:47:17     48] Updating netlist
[08/28 15:47:17     48] 
[08/28 15:47:17     48] *summary: 0 instances (buffers/inverters) removed
[08/28 15:47:17     48] *** Finish deleteBufferTree (0:00:00.0) ***
[08/28 15:47:17     48] **INFO: Disable pre-place timing setting for timing analysis
[08/28 15:47:17     48] Set Using Default Delay Limit as 1000.
[08/28 15:47:17     48] Set Default Net Delay as 1000 ps.
[08/28 15:47:17     48] Set Default Net Load as 0.5 pF. 
[08/28 15:47:17     48] Deleted 0 physical inst  (cell - / prefix -).
[08/28 15:47:17     48] *** Starting "NanoPlace(TM) placement v#1 (mem=939.9M)" ...
[08/28 15:47:24     55] *** Build Buffered Sizing Timing Model
[08/28 15:47:24     55] (cpu=0:00:07.3 mem=940.0M) ***
[08/28 15:47:24     56] *** Build Virtual Sizing Timing Model
[08/28 15:47:24     56] (cpu=0:00:08.0 mem=942.2M) ***
[08/28 15:47:24     56] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[08/28 15:47:24     56] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[08/28 15:47:24     56] Define the scan chains before using this option.
[08/28 15:47:24     56] Type 'man IMPSP-9042' for more detail.
[08/28 15:47:24     56] #spOpts: N=180 
[08/28 15:47:24     56] #std cell=37 (0 fixed + 37 movable) #block=0 (0 floating + 0 preplaced)
[08/28 15:47:24     56] #ioInst=0 #net=41 #term=151 #term/net=3.68, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=13
[08/28 15:47:24     56] stdCell: 37 single + 0 double + 0 multi
[08/28 15:47:24     56] Total standard cell length = 0.3651 (mm), area = 0.0018 (mm^2)
[08/28 15:47:24     56] Core basic site is ams018Site
[08/28 15:47:25     56] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/28 15:47:25     56] Apply auto density screen in pre-place stage.
[08/28 15:47:25     56] Auto density screen increases utilization from 0.697 to 0.742
[08/28 15:47:25     56] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 942.2M
[08/28 15:47:25     56] Average module density = 0.742.
[08/28 15:47:25     56] Density for the design = 0.742.
[08/28 15:47:25     56]        = stdcell_area 652 sites (1840 um^2) / alloc_area 878 sites (2479 um^2).
[08/28 15:47:25     56] Pin Density = 0.1613.
[08/28 15:47:25     56]             = total # of pins 151 / total area 936.
[08/28 15:47:25     56] Initial padding reaches pin density 0.250 for top
[08/28 15:47:25     56] Initial padding increases density from 0.742 to 0.846 for top
[08/28 15:47:25     56] === lastAutoLevel = 4 
[08/28 15:47:25     56] Clock gating cells determined by native netlist tracing.
[08/28 15:47:25     56] Effort level <high> specified for reg2reg path_group
[08/28 15:47:25     56] Effort level <high> specified for reg2cgate path_group
[08/28 15:47:26     56] Iteration  1: Total net bbox = 5.463e+02 (3.65e+01 5.10e+02)
[08/28 15:47:26     56]               Est.  stn bbox = 6.122e+02 (3.93e+01 5.73e+02)
[08/28 15:47:26     56]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 991.7M
[08/28 15:47:26     56] Iteration  2: Total net bbox = 5.463e+02 (3.65e+01 5.10e+02)
[08/28 15:47:26     56]               Est.  stn bbox = 6.122e+02 (3.93e+01 5.73e+02)
[08/28 15:47:26     56]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 991.7M
[08/28 15:47:26     56] Iteration  3: Total net bbox = 4.906e+02 (3.93e+01 4.51e+02)
[08/28 15:47:26     56]               Est.  stn bbox = 5.820e+02 (4.58e+01 5.36e+02)
[08/28 15:47:26     56]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 991.7M
[08/28 15:47:26     56] Total number of setup views is 2.
[08/28 15:47:26     56] Total number of active setup views is 1.
[08/28 15:47:26     56] Iteration  4: Total net bbox = 8.841e+02 (3.29e+02 5.55e+02)
[08/28 15:47:26     56]               Est.  stn bbox = 1.046e+03 (3.96e+02 6.50e+02)
[08/28 15:47:26     56]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 991.7M
[08/28 15:47:26     56] Iteration  5: Total net bbox = 1.075e+03 (4.64e+02 6.11e+02)
[08/28 15:47:26     56]               Est.  stn bbox = 1.259e+03 (5.53e+02 7.06e+02)
[08/28 15:47:26     56]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 991.7M
[08/28 15:47:26     56] Iteration  6: Total net bbox = 1.043e+03 (4.34e+02 6.09e+02)
[08/28 15:47:26     56]               Est.  stn bbox = 1.230e+03 (5.25e+02 7.05e+02)
[08/28 15:47:26     56]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 991.7M
[08/28 15:47:26     56] *** cost = 1.043e+03 (4.34e+02 6.09e+02) (cpu for global=0:00:00.1) real=0:00:01.0***
[08/28 15:47:26     56] Info: 0 clock gating cells identified, 0 (on average) moved
[08/28 15:47:26     56] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:47:26     56] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:47:26     56] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:47:26     56] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:47:26     56] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:47:26     56] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:47:26     56] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:47:26     56] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:47:26     56] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:47:26     56] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:47:26     56] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:47:26     56] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:47:26     56] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:47:26     56] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:47:26     56] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:47:26     56] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:47:26     56] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:47:26     56] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:47:26     56] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:47:26     56] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:47:26     56] **WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
[08/28 15:47:26     56] To increase the message display limit, refer to the product command reference manual.
[08/28 15:47:26     56] Core Placement runtime cpu: 0:00:00.1 real: 0:00:01.0
[08/28 15:47:26     56] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[08/28 15:47:26     56] Type 'man IMPSP-9025' for more detail.
[08/28 15:47:26     56] #spOpts: N=180 mergeVia=F 
[08/28 15:47:26     56] Core basic site is ams018Site
[08/28 15:47:26     56] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/28 15:47:26     56] *** Starting refinePlace (0:00:56.5 mem=946.5M) ***
[08/28 15:47:26     56] Total net bbox length = 1.161e+03 (5.523e+02 6.092e+02) (ext = 4.293e+02)
[08/28 15:47:26     56] # spcSbClkGt: 1
[08/28 15:47:26     56] Starting refinePlace ...
[08/28 15:47:26     56] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 15:47:26     56] default core: bins with density >  0.75 =    0 % ( 0 / 2 )
[08/28 15:47:26     56] Density distribution unevenness ratio = 0.000%
[08/28 15:47:26     56]   Spread Effort: high, pre-route mode, useDDP on.
[08/28 15:47:26     56] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=946.5MB) @(0:00:56.5 - 0:00:56.5).
[08/28 15:47:26     56] Move report: preRPlace moves 37 insts, mean move: 1.78 um, max move: 3.73 um
[08/28 15:47:26     56] 	Max move on inst (out_reg[5]): (57.33, 36.00) --> (57.12, 32.48)
[08/28 15:47:26     56] 	Length: 23 sites, height: 1 rows, site name: ams018Site, cell type: DFCX1
[08/28 15:47:26     56] wireLenOptFixPriorityInst 0 inst fixed
[08/28 15:47:26     56] Placement tweakage begins.
[08/28 15:47:26     56] wire length = 1.465e+03
[08/28 15:47:26     56] wire length = 1.327e+03
[08/28 15:47:26     56] Placement tweakage ends.
[08/28 15:47:26     56] Move report: tweak moves 6 insts, mean move: 13.44 um, max move: 21.28 um
[08/28 15:47:26     56] 	Max move on inst (out_reg[1]): (30.80, 27.44) --> (14.56, 22.40)
[08/28 15:47:26     56] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 15:47:26     56] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=946.5MB) @(0:00:56.5 - 0:00:56.5).
[08/28 15:47:26     56] Move report: Detail placement moves 37 insts, mean move: 3.63 um, max move: 19.23 um
[08/28 15:47:26     56] 	Max move on inst (count_reg[1]): (14.80, 24.21) --> (30.80, 27.44)
[08/28 15:47:26     56] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 946.5MB
[08/28 15:47:26     56] Statistics of distance of Instance movement in refine placement:
[08/28 15:47:26     56]   maximum (X+Y) =        19.23 um
[08/28 15:47:26     56]   inst (count_reg[1]) with max move: (14.802, 24.21) -> (30.8, 27.44)
[08/28 15:47:26     56]   mean    (X+Y) =         3.63 um
[08/28 15:47:26     56] Summary Report:
[08/28 15:47:26     56] Instances move: 37 (out of 37 movable)
[08/28 15:47:26     56] Mean displacement: 3.63 um
[08/28 15:47:26     56] Max displacement: 19.23 um (Instance: count_reg[1]) (14.802, 24.21) -> (30.8, 27.44)
[08/28 15:47:26     56] 	Length: 23 sites, height: 1 rows, site name: ams018Site, cell type: DFPX3
[08/28 15:47:26     56] Total instances moved : 37
[08/28 15:47:26     56] Total net bbox length = 1.052e+03 (4.267e+02 6.254e+02) (ext = 3.684e+02)
[08/28 15:47:26     56] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 946.5MB
[08/28 15:47:26     56] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=946.5MB) @(0:00:56.5 - 0:00:56.5).
[08/28 15:47:26     56] *** Finished refinePlace (0:00:56.5 mem=946.5M) ***
[08/28 15:47:26     56] *** End of Placement (cpu=0:00:08.4, real=0:00:09.0, mem=946.5M) ***
[08/28 15:47:26     56] #spOpts: N=180 mergeVia=F 
[08/28 15:47:26     56] Core basic site is ams018Site
[08/28 15:47:26     56] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/28 15:47:26     56] default core: bins with density >  0.75 =    0 % ( 0 / 2 )
[08/28 15:47:26     56] Density distribution unevenness ratio = 0.000%
[08/28 15:47:26     56] *** Free Virtual Timing Model ...(mem=946.5M)
[08/28 15:47:26     56] Starting IO pin assignment...
[08/28 15:47:26     56] The design is not routed. Using flight-line based method for pin assignment.
[08/28 15:47:26     56] Completed IO pin assignment.
[08/28 15:47:26     56] Starting congestion repair ...
[08/28 15:47:26     56] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[08/28 15:47:26     56] [NR-eagl] Detected a user setting of 'getTrialRouteMode -maxRouteLayer 5' which was translated to 'setRouteMode -earlyGlobalMaxRouteLayer 5'.
[08/28 15:47:26     56] (I)       Reading DB...
[08/28 15:47:26     56] (I)       congestionReportName   : 
[08/28 15:47:26     56] (I)       buildTerm2TermWires    : 1
[08/28 15:47:26     56] (I)       doTrackAssignment      : 1
[08/28 15:47:26     56] (I)       dumpBookshelfFiles     : 0
[08/28 15:47:26     56] (I)       numThreads             : 1
[08/28 15:47:26     56] [NR-eagl] honorMsvRouteConstraint: false
[08/28 15:47:26     56] (I)       honorPin               : false
[08/28 15:47:26     56] (I)       honorPinGuide          : true
[08/28 15:47:26     56] (I)       honorPartition         : false
[08/28 15:47:26     56] (I)       allowPartitionCrossover: false
[08/28 15:47:26     56] (I)       honorSingleEntry       : true
[08/28 15:47:26     56] (I)       honorSingleEntryStrong : true
[08/28 15:47:26     56] (I)       handleViaSpacingRule   : false
[08/28 15:47:26     56] (I)       PDConstraint           : none
[08/28 15:47:26     56] (I)       expBetterNDRHandling   : false
[08/28 15:47:26     56] [NR-eagl] honorClockSpecNDR      : 0
[08/28 15:47:26     56] (I)       routingEffortLevel     : 3
[08/28 15:47:26     56] [NR-eagl] minRouteLayer          : 2
[08/28 15:47:26     56] [NR-eagl] maxRouteLayer          : 5
[08/28 15:47:26     56] (I)       numRowsPerGCell        : 1
[08/28 15:47:26     56] (I)       speedUpLargeDesign     : 0
[08/28 15:47:26     56] (I)       speedUpBlkViolationClean: 0
[08/28 15:47:26     56] (I)       multiThreadingTA       : 0
[08/28 15:47:26     56] (I)       blockedPinEscape       : 1
[08/28 15:47:26     56] (I)       blkAwareLayerSwitching : 0
[08/28 15:47:26     56] (I)       betterClockWireModeling: 1
[08/28 15:47:26     56] (I)       punchThroughDistance   : 500.00
[08/28 15:47:26     56] (I)       scenicBound            : 1.15
[08/28 15:47:26     56] (I)       maxScenicToAvoidBlk    : 100.00
[08/28 15:47:26     56] (I)       source-to-sink ratio   : 0.00
[08/28 15:47:26     56] (I)       targetCongestionRatioH : 1.00
[08/28 15:47:26     56] (I)       targetCongestionRatioV : 1.00
[08/28 15:47:26     56] (I)       layerCongestionRatio   : 0.70
[08/28 15:47:26     56] (I)       m1CongestionRatio      : 0.10
[08/28 15:47:26     56] (I)       m2m3CongestionRatio    : 0.70
[08/28 15:47:26     56] (I)       localRouteEffort       : 1.00
[08/28 15:47:26     56] (I)       numSitesBlockedByOneVia: 8.00
[08/28 15:47:26     56] (I)       supplyScaleFactorH     : 1.00
[08/28 15:47:26     56] (I)       supplyScaleFactorV     : 1.00
[08/28 15:47:26     56] (I)       highlight3DOverflowFactor: 0.00
[08/28 15:47:26     56] (I)       doubleCutViaModelingRatio: 0.00
[08/28 15:47:26     56] (I)       blockTrack             : 
[08/28 15:47:26     56] (I)       readTROption           : true
[08/28 15:47:26     56] (I)       extraSpacingBothSide   : false
[08/28 15:47:26     56] [NR-eagl] numTracksPerClockWire  : 0
[08/28 15:47:26     56] (I)       routeSelectedNetsOnly  : false
[08/28 15:47:26     56] (I)       before initializing RouteDB syMemory usage = 946.5 MB
[08/28 15:47:26     56] (I)       starting read tracks
[08/28 15:47:26     56] (I)       build grid graph
[08/28 15:47:26     56] (I)       build grid graph start
[08/28 15:47:26     56] [NR-eagl] Layer1 has no routable track
[08/28 15:47:26     56] [NR-eagl] Layer2 has single uniform track structure
[08/28 15:47:26     56] [NR-eagl] Layer3 has single uniform track structure
[08/28 15:47:26     56] [NR-eagl] Layer4 has single uniform track structure
[08/28 15:47:26     56] [NR-eagl] Layer5 has single uniform track structure
[08/28 15:47:26     56] (I)       build grid graph end
[08/28 15:47:26     56] (I)       numViaLayers=4
[08/28 15:47:26     56] (I)       end build via table
[08/28 15:47:26     56] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=32 numBumpBlks=0 numBoundaryFakeBlks=0
[08/28 15:47:26     56] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[08/28 15:47:26     56] (I)       readDataFromPlaceDB
[08/28 15:47:26     56] (I)       Read net information..
[08/28 15:47:26     56] [NR-eagl] Read numTotalNets=41  numIgnoredNets=0
[08/28 15:47:26     56] (I)       Read testcase time = 0.000 seconds
[08/28 15:47:26     56] 
[08/28 15:47:26     56] (I)       totalPins=151  totalGlobalPin=145 (96.03%)
[08/28 15:47:26     56] (I)       Model blockage into capacity
[08/28 15:47:26     56] (I)       Read numBlocks=32  numPreroutedWires=0  numCapScreens=0
[08/28 15:47:26     56] (I)       blocked area on Layer1 : 0  (0.00%)
[08/28 15:47:26     56] (I)       blocked area on Layer2 : 1554220800  (26.79%)
[08/28 15:47:26     56] (I)       blocked area on Layer3 : 0  (0.00%)
[08/28 15:47:26     56] (I)       blocked area on Layer4 : 0  (0.00%)
[08/28 15:47:26     56] (I)       blocked area on Layer5 : 0  (0.00%)
[08/28 15:47:26     56] (I)       Modeling time = 0.000 seconds
[08/28 15:47:26     56] 
[08/28 15:47:26     56] (I)       Number of ignored nets = 0
[08/28 15:47:26     56] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/28 15:47:26     56] (I)       Number of clock nets = 2.  Ignored: No
[08/28 15:47:26     56] (I)       Number of analog nets = 0.  Ignored: Yes
[08/28 15:47:26     56] (I)       Number of special nets = 0.  Ignored: Yes
[08/28 15:47:26     56] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/28 15:47:26     56] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/28 15:47:26     56] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/28 15:47:26     56] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/28 15:47:26     56] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/28 15:47:26     56] [NR-eagl] There are 2 clock nets ( 0 with NDR ).
[08/28 15:47:26     56] (I)       Before initializing earlyGlobalRoute syMemory usage = 946.5 MB
[08/28 15:47:26     56] (I)       Layer1  viaCost=100.00
[08/28 15:47:26     56] (I)       Layer2  viaCost=100.00
[08/28 15:47:26     56] (I)       Layer3  viaCost=100.00
[08/28 15:47:26     56] (I)       Layer4  viaCost=100.00
[08/28 15:47:26     56] (I)       ---------------------Grid Graph Info--------------------
[08/28 15:47:26     56] (I)       routing area        :  (0, 0) - (82880, 70000)
[08/28 15:47:26     56] (I)       core area           :  (12320, 12320) - (70560, 57680)
[08/28 15:47:26     56] (I)       Site Width          :   560  (dbu)
[08/28 15:47:26     56] (I)       Row Height          :  5040  (dbu)
[08/28 15:47:26     56] (I)       GCell Width         :  5040  (dbu)
[08/28 15:47:26     56] (I)       GCell Height        :  5040  (dbu)
[08/28 15:47:26     56] (I)       grid                :    16    14     5
[08/28 15:47:26     56] (I)       vertical capacity   :     0  5040     0  5040     0
[08/28 15:47:26     56] (I)       horizontal capacity :     0     0  5040     0  5040
[08/28 15:47:26     56] (I)       Default wire width  :   240   280   280   280   280
[08/28 15:47:26     56] (I)       Default wire space  :   200   280   280   280   280
[08/28 15:47:26     56] (I)       Default pitch size  :   440   560   560   560   560
[08/28 15:47:26     56] (I)       First Track Coord   :     0   280   280   280   280
[08/28 15:47:26     56] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00
[08/28 15:47:26     56] (I)       Total num of tracks :     0   148   125   148   125
[08/28 15:47:26     56] (I)       Num of masks        :     1     1     1     1     1
[08/28 15:47:26     56] (I)       --------------------------------------------------------
[08/28 15:47:26     56] 
[08/28 15:47:26     56] [NR-eagl] ============ Routing rule table ============
[08/28 15:47:26     56] [NR-eagl] Rule id 0. Nets 41 
[08/28 15:47:26     56] [NR-eagl] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[08/28 15:47:26     56] [NR-eagl] Pitch:  L1=440  L2=560  L3=560  L4=560  L5=560
[08/28 15:47:26     56] [NR-eagl] ========================================
[08/28 15:47:26     56] [NR-eagl] 
[08/28 15:47:26     56] (I)       After initializing earlyGlobalRoute syMemory usage = 946.5 MB
[08/28 15:47:26     56] (I)       Loading and dumping file time : 0.00 seconds
[08/28 15:47:26     56] (I)       ============= Initialization =============
[08/28 15:47:26     56] (I)       total 2D Cap : 7724 = (4000 H, 3724 V)
[08/28 15:47:26     56] [NR-eagl] Layer group 1: route 41 net(s) in layer range [2, 5]
[08/28 15:47:26     56] (I)       ============  Phase 1a Route ============
[08/28 15:47:26     56] (I)       Phase 1a runs 0.00 seconds
[08/28 15:47:26     56] (I)       Usage: 217 = (88 H, 129 V) = (2.20% H, 3.46% V) = (4.435e+02um H, 6.502e+02um V)
[08/28 15:47:26     56] (I)       
[08/28 15:47:26     56] (I)       ============  Phase 1b Route ============
[08/28 15:47:26     56] (I)       Usage: 217 = (88 H, 129 V) = (2.20% H, 3.46% V) = (4.435e+02um H, 6.502e+02um V)
[08/28 15:47:26     56] (I)       
[08/28 15:47:26     56] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.093680e+03um
[08/28 15:47:26     56] (I)       ============  Phase 1c Route ============
[08/28 15:47:26     56] (I)       Usage: 217 = (88 H, 129 V) = (2.20% H, 3.46% V) = (4.435e+02um H, 6.502e+02um V)
[08/28 15:47:26     56] (I)       
[08/28 15:47:26     56] (I)       ============  Phase 1d Route ============
[08/28 15:47:26     56] (I)       Usage: 217 = (88 H, 129 V) = (2.20% H, 3.46% V) = (4.435e+02um H, 6.502e+02um V)
[08/28 15:47:26     56] (I)       
[08/28 15:47:26     56] (I)       ============  Phase 1e Route ============
[08/28 15:47:26     56] (I)       Phase 1e runs 0.00 seconds
[08/28 15:47:26     56] (I)       Usage: 217 = (88 H, 129 V) = (2.20% H, 3.46% V) = (4.435e+02um H, 6.502e+02um V)
[08/28 15:47:26     56] (I)       
[08/28 15:47:26     56] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.093680e+03um
[08/28 15:47:26     56] [NR-eagl] 
[08/28 15:47:26     56] (I)       ============  Phase 1l Route ============
[08/28 15:47:26     56] (I)       dpBasedLA: time=0.00  totalOF=0  totalVia=226  totalWL=217  total(Via+WL)=443 
[08/28 15:47:26     56] (I)       Total Global Routing Runtime: 0.00 seconds
[08/28 15:47:26     56] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[08/28 15:47:26     56] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[08/28 15:47:26     56] (I)       
[08/28 15:47:26     56] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/28 15:47:26     56] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[08/28 15:47:26     56] 
[08/28 15:47:26     56] ** np local hotspot detection info verbose **
[08/28 15:47:26     56] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[08/28 15:47:26     56] 
[08/28 15:47:26     56] describeCongestion: hCong = 0.00 vCong = 0.00
[08/28 15:47:26     56] Skipped repairing congestion.
[08/28 15:47:26     56] (I)       ============= track Assignment ============
[08/28 15:47:26     56] (I)       extract Global 3D Wires
[08/28 15:47:26     56] (I)       Extract Global WL : time=0.00
[08/28 15:47:26     56] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[08/28 15:47:26     56] (I)       Initialization real time=0.00 seconds
[08/28 15:47:26     56] (I)       Kernel real time=0.00 seconds
[08/28 15:47:26     56] (I)       End Greedy Track Assignment
[08/28 15:47:26     56] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 138
[08/28 15:47:26     56] [NR-eagl] Layer2(M2)(V) length: 6.355800e+02um, number of vias: 187
[08/28 15:47:26     56] [NR-eagl] Layer3(M3)(H) length: 4.821600e+02um, number of vias: 6
[08/28 15:47:26     56] [NR-eagl] Layer4(M4)(V) length: 8.210000e+01um, number of vias: 2
[08/28 15:47:26     56] [NR-eagl] Layer5(MT)(H) length: 1.120000e+00um, number of vias: 0
[08/28 15:47:26     56] [NR-eagl] Total length: 1.200960e+03um, number of vias: 333
[08/28 15:47:26     56] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[08/28 15:47:26     56] *** Finishing placeDesign default flow ***
[08/28 15:47:26     56] **placeDesign ... cpu = 0: 0: 9, real = 0: 0:10, mem = 936.2M **
[08/28 15:47:26     56] Command spTest is not supported.
[08/28 15:47:26     56] 
[08/28 15:47:26     56] *** Summary of all messages that are not suppressed in this session:
[08/28 15:47:26     56] Severity  ID               Count  Summary                                  
[08/28 15:47:26     56] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[08/28 15:47:26     56] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[08/28 15:47:26     56] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[08/28 15:47:26     56] WARNING   IMPCTE-290          24  Could not locate cell %s in any library ...
[08/28 15:47:26     56] *** Message Summary: 27 warning(s), 0 error(s)
[08/28 15:47:26     56] 
[08/28 15:48:18     56] <CMD_INTERNAL> print {---# Libray nnspc_OADB already exists
}
[08/28 15:48:18     56] ---# Libray nnspc_OADB already exists

[08/28 15:48:18     56] <CMD> saveDesign -cellview {nnspc_OADB nnspc placed}
[08/28 15:48:18     56] ----- oaOut ---------------------------
[08/28 15:48:18     56] Saving OA database: Lib: nnspc_OADB, Cell: nnspc, View: placed
[08/28 15:48:18     56] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[08/28 15:48:18     56] Special routes: 38 strips and 28 vias are crated in OA database.
[08/28 15:48:18     56] Created 37 insts; 74 instTerms; 68 nets; 179 routes.
[08/28 15:48:18     56] TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
[08/28 15:48:18     56] TIMER: Purge OA from memory: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
[08/28 15:48:18     56] TIMER: oaOut total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0
[08/28 15:48:18     56] Saving AAE Data ...
[08/28 15:48:18     56] Saving preference file /home/saul/projects/DIGIMP/NNSENSE_SPC/PLACE_ROUTE/OADB/nnspc_OADB/nnspc/placed/inn_data/gui.pref.tcl ...
[08/28 15:48:18     56] Saving mode setting ...
[08/28 15:48:18     56] Saving global file ...
[08/28 15:48:18     56] Saving thumbnail file...
[08/28 15:48:19     56] *** Message Summary: 0 warning(s), 0 error(s)
[08/28 15:48:19     56] 
[08/28 15:48:19     56] <CMD_INTERNAL> print {---#   Saved As OA: nnspc_OADB nnspc placed
}
[08/28 15:48:19     56] ---#   Saved As OA: nnspc_OADB nnspc placed

[08/28 15:48:28     57] <CMD> zoomBox 35.392 -3.173 46.693 0.257
[08/28 15:48:34     57] <CMD> selectObject IO_Pin Resetn
[08/28 15:48:35     57] <CMD> deselectAll
[08/28 15:48:35     57] <CMD> selectWire 44.3800 -0.1400 44.6600 0.4200 4 Resetn
[08/28 15:48:38     57] <CMD> fit
[08/28 15:49:31     58] <CMD> restoreDesign -cellview {nnspc_OADB nnspc pins}
[08/28 15:49:31     58] exclude_path_collection 0
[08/28 15:49:31     58] Resetting process node dependent CCOpt properties.
[08/28 15:49:31     58] 'setViaGenMode -parameterized_via_only true' is set by default for this OA design. 
[08/28 15:49:31     58] Free PSO.
[08/28 15:49:31     58] Reset cap table.
[08/28 15:49:31     58] Cleaning up the current multi-corner RC extraction setup.
[08/28 15:49:31     58] Resetting process node dependent CCOpt properties.
[08/28 15:49:32     58] Design nnspc was changed but not saved - it will be overwritten.
[08/28 15:49:32     58] Set DBUPerIGU to 1000.
[08/28 15:49:32     58] Set net toggle Scale Factor to 1.00
[08/28 15:49:32     58] Set Shrink Factor to 1.00000
[08/28 15:49:32     58] Set net toggle Scale Factor to 1.00
[08/28 15:49:32     58] Set Shrink Factor to 1.00000
[08/28 15:49:32     58] Set net toggle Scale Factor to 1.00
[08/28 15:49:32     58] Set Shrink Factor to 1.00000
[08/28 15:49:32     58] 
[08/28 15:49:32     58] *** Memory Usage v#1 (Current mem = 918.016M, initial mem = 151.129M) ***
[08/28 15:49:32     58] 
[08/28 15:49:32     58] 
[08/28 15:49:32     58] Info (SM2C): Status of key globals:
[08/28 15:49:32     58] 	 MMMC-by-default flow     : 1
[08/28 15:49:32     58] 	 Default MMMC objs envvar : 0
[08/28 15:49:32     58] 	 Data portability         : 0
[08/28 15:49:32     58] 	 MMMC PV Emulation        : 0
[08/28 15:49:32     58] 	 MMMC debug               : 0
[08/28 15:49:32     58] 	 Init_Design flow         : 1
[08/28 15:49:32     58] 
[08/28 15:49:32     58] 
[08/28 15:49:32     58] 	 CTE SM2C global          : false
[08/28 15:49:32     58] 	 Reporting view filter    : false
[08/28 15:49:32     58] Set Default Input Pin Transition as 0.1 ps.
[08/28 15:49:32     58] **WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
[08/28 15:49:32     58] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[08/28 15:49:32     58] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[08/28 15:49:32     58] Reading tech data from OA library 'nnspc_OADB' ...
[08/28 15:49:32     59] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[08/28 15:49:32     59] **WARN: (IMPOAX-1645):	'minWidth' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
[08/28 15:49:32     59] **WARN: (IMPOAX-1645):	'minSpacing' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
[08/28 15:49:32     59] Set DBUPerIGU to M2 pitch 560.
[08/28 15:49:32     59] **WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
[08/28 15:49:32     59] **WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1_min' contains poly layer, enclosure and width values will be ignored by the tool.
[08/28 15:49:32     59] **WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DRX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
[08/28 15:49:32     59] **WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'PC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
[08/28 15:49:32     59] **WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DPC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
[08/28 15:49:32     59] LEFDefaultRouteSpec(LDRS) is read from rule 'LEFDefaultRouteSpec' and library 'TECH_C18A6'. Only default vias, routing layers, pitch, routing width, routing direction, layer offset, wire extension constraints are read from it and rest of rules are read from foundry constraint group.
[08/28 15:49:32     59] Reading OA reference library 'TECH_C18A6' ...
[08/28 15:49:32     59] Reading OA reference library 'CORELIB' ...
[08/28 15:49:32     59] **WARN: (IMPOAX-738):	Non-Default Rule 'VSRDefaultSetup' has already been defined in Innovus. Its contents will be skipped.
[08/28 15:49:32     59] **WARN: (IMPOAX-741):	Site 'ams018Site' has already been defined in Innovus, the contents will be skipped.
[08/28 15:49:32     59] **WARN: (IMPOAX-741):	Site 'ams018Site3B' has already been defined in Innovus, the contents will be skipped.
[08/28 15:49:32     59] **WARN: (IMPOAX-741):	Site 'ams018Site7tr' has already been defined in Innovus, the contents will be skipped.
[08/28 15:49:32     59] **WARN: (IMPOAX-741):	Site 'ams018twSite' has already been defined in Innovus, the contents will be skipped.
[08/28 15:49:32     59] **WARN: (IMPOAX-741):	Site 'ams018SiteLL' has already been defined in Innovus, the contents will be skipped.
[08/28 15:49:32     59] **WARN: (IMPOAX-741):	Site 'amsIoSite' has already been defined in Innovus, the contents will be skipped.
[08/28 15:49:32     59] **WARN: (IMPOAX-741):	Site 'amsIoSiteC' has already been defined in Innovus, the contents will be skipped.
[08/28 15:49:32     59] **WARN: (IMPOAX-741):	Site 'amsCornerSite' has already been defined in Innovus, the contents will be skipped.
[08/28 15:49:32     59] **WARN: (IMPOAX-741):	Site 'amsCornerSiteC' has already been defined in Innovus, the contents will be skipped.
[08/28 15:49:33     59] Reading OA reference library 'nnspc_OADB' ...
[08/28 15:49:33     59] 
[08/28 15:49:33     59] viaInitial starts at Mon Aug 28 15:49:33 2017
viaInitial ends at Mon Aug 28 15:49:33 2017
Loading view definition file from /home/saul/projects/DIGIMP/NNSENSE_SPC/PLACE_ROUTE/OADB/nnspc_OADB/nnspc/pins/viewDefinition.tcl
[08/28 15:49:33     59] Reading libs_max timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_WC.lib' ...
[08/28 15:49:34     60] Read 483 cells in library 'ac18_CORELIB_WC' 
[08/28 15:49:34     60] Reading libs_min timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_BC.lib' ...
[08/28 15:49:35     61] Read 483 cells in library 'ac18_CORELIB_BC' 
[08/28 15:49:35     61] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=1.03min, fe_real=28.05min, fe_mem=704.7M) ***
[08/28 15:49:35     61] Reading EMH from OA ...
[08/28 15:49:35     61] Created 483 new cells from 2 timing libraries.
[08/28 15:49:35     61] 
[08/28 15:49:35     61] *** Memory Usage v#1 (Current mem = 704.668M, initial mem = 151.129M) ***
[08/28 15:49:35     61] Set top cell to nnspc.
[08/28 15:49:36     62] Hooked 966 DB cells to tlib cells.
[08/28 15:49:36     62] Starting recursive module instantiation check.
[08/28 15:49:36     62] No recursion found.
[08/28 15:49:36     62] Building hierarchical netlist for Cell nnspc ...
[08/28 15:49:36     62] *** Netlist is unique.
[08/28 15:49:36     62] ** info: there are 967 modules.
[08/28 15:49:36     62] ** info: there are 37 stdCell insts.
[08/28 15:49:36     62] 
[08/28 15:49:36     62] *** Memory Usage v#1 (Current mem = 740.426M, initial mem = 151.129M) ***
[08/28 15:49:36     62] *info: set bottom ioPad orient R0
[08/28 15:49:36     62] Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
[08/28 15:49:36     62] Set Default Net Delay as 1000 ps.
[08/28 15:49:36     62] Set Default Net Load as 0.5 pF. 
[08/28 15:49:36     62] Set Default Input Pin Transition as 0.1 ps.
[08/28 15:49:36     62] Loading preference file /home/saul/projects/DIGIMP/NNSENSE_SPC/PLACE_ROUTE/OADB/nnspc_OADB/nnspc/pins/inn_data/gui.pref.tcl ...
[08/28 15:49:36     62] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[08/28 15:49:36     62] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[08/28 15:49:36     62] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[08/28 15:49:36     62] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[08/28 15:49:36     62] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[08/28 15:49:36     62] Updating process node dependent CCOpt properties for the 180nm process node.
[08/28 15:49:36     62] -parameterized_via_only is set to 1. ViaGen will generate parameterized vias only, which means the DEF syntax of generated vias is with +VIARULE.
[08/28 15:49:36     62] **WARN: analysis view func_min not found, use default_view_setup
[08/28 15:49:36     62] **WARN: analysis view test_min not found, use default_view_setup
[08/28 15:49:36     62] Initializing multi-corner RC extraction with 2 active RC Corners ...
[08/28 15:49:36     62] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[08/28 15:49:36     62] Type 'man IMPEXT-6202' for more detail.
[08/28 15:49:36     62] Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
[08/28 15:49:36     62] Cap table was created using Encounter 13.22-s020_1.
[08/28 15:49:36     62] Process name: ac18a6-worst.
[08/28 15:49:36     62] Set Shrink Factor to 1.00000
[08/28 15:49:36     62] Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
[08/28 15:49:36     62] Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
[08/28 15:49:36     62] Decrypted 36864 characters.
[08/28 15:49:36     62] Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
[08/28 15:49:36     62] Cap table was created using Encounter 13.22-s020_1.
[08/28 15:49:36     62] Process name: ac18a6-best.
[08/28 15:49:36     62] Set Shrink Factor to 1.00000
[08/28 15:49:36     62] Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
[08/28 15:49:36     62] Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
[08/28 15:49:36     62] Decrypted 29696 characters.
[08/28 15:49:36     62] Importing multi-corner RC tables ... 
[08/28 15:49:36     62] Summary of Active RC-Corners : 
[08/28 15:49:36     62]  
[08/28 15:49:36     62]  Analysis View: func_max
[08/28 15:49:36     62]     RC-Corner Name        : ams_rc_corner_maxCaR
[08/28 15:49:36     62]     RC-Corner Index       : 0
[08/28 15:49:36     62]     RC-Corner Temperature : 150 Celsius
[08/28 15:49:36     62]     RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
[08/28 15:49:36     62]     RC-Corner PreRoute Res Factor         : 1
[08/28 15:49:36     62]     RC-Corner PreRoute Cap Factor         : 1
[08/28 15:49:36     62]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/28 15:49:36     62]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/28 15:49:36     62]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/28 15:49:36     62]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[08/28 15:49:36     62]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[08/28 15:49:36     62]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/28 15:49:36     62]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/28 15:49:36     62]     RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
[08/28 15:49:36     62]  
[08/28 15:49:36     62]  Analysis View: test_max
[08/28 15:49:36     62]     RC-Corner Name        : ams_rc_corner_maxCaR
[08/28 15:49:36     62]     RC-Corner Index       : 0
[08/28 15:49:36     62]     RC-Corner Temperature : 150 Celsius
[08/28 15:49:36     62]     RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
[08/28 15:49:36     62]     RC-Corner PreRoute Res Factor         : 1
[08/28 15:49:36     62]     RC-Corner PreRoute Cap Factor         : 1
[08/28 15:49:36     62]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/28 15:49:36     62]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/28 15:49:36     62]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/28 15:49:36     62]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[08/28 15:49:36     62]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[08/28 15:49:36     62]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/28 15:49:36     62]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/28 15:49:36     62]     RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
[08/28 15:49:36     62]  
[08/28 15:49:36     62]  Analysis View: func_min
[08/28 15:49:36     62]     RC-Corner Name        : ams_rc_corner_minCaR
[08/28 15:49:36     62]     RC-Corner Index       : 1
[08/28 15:49:36     62]     RC-Corner Temperature : -50 Celsius
[08/28 15:49:36     62]     RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
[08/28 15:49:36     62]     RC-Corner PreRoute Res Factor         : 1
[08/28 15:49:36     62]     RC-Corner PreRoute Cap Factor         : 1
[08/28 15:49:36     62]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/28 15:49:36     62]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/28 15:49:36     62]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/28 15:49:36     62]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[08/28 15:49:36     62]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[08/28 15:49:36     62]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/28 15:49:36     62]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/28 15:49:36     62]     RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
[08/28 15:49:36     62]  
[08/28 15:49:36     62]  Analysis View: test_min
[08/28 15:49:36     62]     RC-Corner Name        : ams_rc_corner_minCaR
[08/28 15:49:36     62]     RC-Corner Index       : 1
[08/28 15:49:36     62]     RC-Corner Temperature : -50 Celsius
[08/28 15:49:36     62]     RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
[08/28 15:49:36     62]     RC-Corner PreRoute Res Factor         : 1
[08/28 15:49:36     62]     RC-Corner PreRoute Cap Factor         : 1
[08/28 15:49:36     62]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/28 15:49:36     62]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/28 15:49:36     62]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/28 15:49:36     62]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[08/28 15:49:36     62]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[08/28 15:49:36     62]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/28 15:49:36     62]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/28 15:49:36     62]     RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
[08/28 15:49:36     62] Technology file '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile' associated with first view 'func_max' will be used as the primary corner for the multi-corner extraction.
[08/28 15:49:36     62] *Info: initialize multi-corner CTS.
[08/28 15:49:36     62] Reading timing constraints file '../CONSTRAINTS/nnspc_func.sdc' ...
[08/28 15:49:36     62] Current (total cpu=0:01:03, real=0:28:04, peak res=504.9M, current mem=850.9M)
[08/28 15:49:36     62] **WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/nnspc_func.sdc, Line 28).
[08/28 15:49:36     62] 
[08/28 15:49:36     62] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:49:36     62] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:49:36     62] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:49:36     62] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:49:36     62] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:49:36     62] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:49:36     62] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:49:36     62] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:49:36     62] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:49:36     62] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:49:36     62] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:49:36     62] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:49:36     62] INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/nnspc_func.sdc completed, with 1 WARNING
[08/28 15:49:36     62] WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/nnspc_func.sdc : Skipped unsupported command: set_units
[08/28 15:49:36     62] 
[08/28 15:49:36     62] 
[08/28 15:49:36     62] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=372.9M, current mem=862.1M)
[08/28 15:49:36     62] Current (total cpu=0:01:03, real=0:28:04, peak res=504.9M, current mem=862.1M)
[08/28 15:49:36     62] Reading timing constraints file '../CONSTRAINTS/nnspc_test.sdc' ...
[08/28 15:49:36     62] Current (total cpu=0:01:03, real=0:28:04, peak res=504.9M, current mem=862.1M)
[08/28 15:49:36     62] **WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/nnspc_test.sdc, Line 28).
[08/28 15:49:36     62] 
[08/28 15:49:37     62] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:49:37     62] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:49:37     62] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:49:37     62] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:49:37     62] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:49:37     62] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:49:37     62] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:49:37     62] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:49:37     62] **WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
[08/28 15:49:37     62] To increase the message display limit, refer to the product command reference manual.
[08/28 15:49:37     62] INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/nnspc_test.sdc completed, with 1 WARNING
[08/28 15:49:37     62] WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/nnspc_test.sdc : Skipped unsupported command: set_units
[08/28 15:49:37     62] 
[08/28 15:49:37     62] 
[08/28 15:49:37     62] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=373.3M, current mem=862.1M)
[08/28 15:49:37     62] Current (total cpu=0:01:03, real=0:28:05, peak res=504.9M, current mem=862.1M)
[08/28 15:49:37     62] Summary for sequential cells idenfication: 
[08/28 15:49:37     62] Identified SBFF number: 41
[08/28 15:49:37     62] Identified MBFF number: 0
[08/28 15:49:37     62] Not identified SBFF number: 0
[08/28 15:49:37     62] Not identified MBFF number: 0
[08/28 15:49:37     62] Number of sequential cells which are not FFs: 44
[08/28 15:49:37     62] 
[08/28 15:49:37     62] Total number of combinational cells: 384
[08/28 15:49:37     62] Total number of sequential cells: 85
[08/28 15:49:37     62] Total number of tristate cells: 14
[08/28 15:49:37     62] Total number of level shifter cells: 0
[08/28 15:49:37     62] Total number of power gating cells: 0
[08/28 15:49:37     62] Total number of isolation cells: 0
[08/28 15:49:37     62] Total number of power switch cells: 0
[08/28 15:49:37     62] Total number of pulse generator cells: 0
[08/28 15:49:37     62] Total number of always on buffers: 0
[08/28 15:49:37     62] Total number of retention cells: 0
[08/28 15:49:37     62] List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
[08/28 15:49:37     62] Total number of usable buffers: 19
[08/28 15:49:37     62] List of unusable buffers: BUF2_ESDIF
[08/28 15:49:37     62] Total number of unusable buffers: 1
[08/28 15:49:37     62] List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
[08/28 15:49:37     62] Total number of usable inverters: 22
[08/28 15:49:37     62] List of unusable inverters:
[08/28 15:49:37     62] Total number of unusable inverters: 0
[08/28 15:49:37     62] List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
[08/28 15:49:37     62] Total number of identified usable delay cells: 4
[08/28 15:49:37     62] List of identified unusable delay cells:
[08/28 15:49:37     62] Total number of identified unusable delay cells: 0
[08/28 15:49:37     62] ---------- oaIn ----------
[08/28 15:49:37     62] Reading physical information from OA database (nnspc_OADB/nnspc/pins).
[08/28 15:49:37     62] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[08/28 15:49:37     62] **WARN: (IMPOAX-571):	Property 'lxInternal' from OA is a hierarchical property which is not supported in Innovus. It is from Design 'nnspc_OADB/nnspc/pins'. This property is not translated and it will be lost in round trip unless updateMode is enabled.
[08/28 15:49:37     62] Type 'man IMPOAX-571' for more detail.
[08/28 15:49:37     62] No new Ext DEF rule to be processed.
[08/28 15:49:37     62] Set FPlanBox to (0 0 82880 70000)
[08/28 15:49:37     62] Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
[08/28 15:49:37     62] Extracting standard cell pins and blockage ...... 
[08/28 15:49:37     62] Pin and blockage extraction finished
[08/28 15:49:37     62] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
[08/28 15:49:37     62] TIMER: oaIn total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0
[08/28 15:49:37     62] Set Default Input Pin Transition as 0.1 ps.
[08/28 15:49:37     62] **WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
[08/28 15:49:37     62] **WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[08/28 15:49:37     62] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[08/28 15:49:37     62] Updating RC grid for preRoute extraction ...
[08/28 15:49:37     62] Initializing multi-corner capacitance tables ... 
[08/28 15:49:37     62] Initializing multi-corner resistance tables ...
[08/28 15:49:37     62] Start generating vias ...
[08/28 15:49:37     62] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:49:37     62] Type 'man IMPRM-143' for more detail.
[08/28 15:49:37     62] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:49:37     62] Type 'man IMPRM-143' for more detail.
[08/28 15:49:37     62] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:49:37     62] Type 'man IMPRM-143' for more detail.
[08/28 15:49:37     62] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:49:37     62] Type 'man IMPRM-143' for more detail.
[08/28 15:49:37     62] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:49:37     62] Type 'man IMPRM-143' for more detail.
[08/28 15:49:37     62] Generating vias for default rule ...
[08/28 15:49:37     62] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:49:37     62] Type 'man IMPRM-143' for more detail.
[08/28 15:49:37     62] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:49:37     62] Type 'man IMPRM-143' for more detail.
[08/28 15:49:37     62] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:49:37     62] Type 'man IMPRM-143' for more detail.
[08/28 15:49:37     62] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:49:37     62] Type 'man IMPRM-143' for more detail.
[08/28 15:49:37     62] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:49:37     62] Type 'man IMPRM-143' for more detail.
[08/28 15:49:37     62] Total 49 vias inserted to default rule.
[08/28 15:49:37     62] Via generation for default rule completed.
[08/28 15:49:37     62] Generating vias for nondefault rule VSRDefaultSetup ...
[08/28 15:49:37     62] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:49:37     62] Type 'man IMPRM-143' for more detail.
[08/28 15:49:37     62] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:49:37     62] Type 'man IMPRM-143' for more detail.
[08/28 15:49:37     62] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:49:37     62] Type 'man IMPRM-143' for more detail.
[08/28 15:49:37     62] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:49:37     62] Type 'man IMPRM-143' for more detail.
[08/28 15:49:37     62] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:49:37     62] Type 'man IMPRM-143' for more detail.
[08/28 15:49:37     62] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:49:37     62] Type 'man IMPRM-143' for more detail.
[08/28 15:49:37     62] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:49:37     62] Type 'man IMPRM-143' for more detail.
[08/28 15:49:37     62] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:49:37     62] Type 'man IMPRM-143' for more detail.
[08/28 15:49:37     62] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:49:37     62] Type 'man IMPRM-143' for more detail.
[08/28 15:49:37     62] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[08/28 15:49:37     62] Type 'man IMPRM-143' for more detail.
[08/28 15:49:37     62] Total 42 vias added to nondefault rule VSRDefaultSetup
[08/28 15:49:37     62] Via generation for nondefault rule VSRDefaultSetup completed.
[08/28 15:49:37     62] Via generation completed.
[08/28 15:49:37     62] 
[08/28 15:49:37     62] *** Summary of all messages that are not suppressed in this session:
[08/28 15:49:37     62] Severity  ID               Count  Summary                                  
[08/28 15:49:37     62] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[08/28 15:49:37     62] WARNING   IMPSYC-6163          2  Command '%s' is obsolete and will be mad...
[08/28 15:49:37     62] WARNING   IMPRM-143           20  %s is not defined on cut layer "%s" in t...
[08/28 15:49:37     62] WARNING   IMPOAX-571           1  Property '%s' from OA is a hierarchical ...
[08/28 15:49:37     62] WARNING   IMPOAX-1637          5  Enclosure and width are supported on rou...
[08/28 15:49:37     62] WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
[08/28 15:49:37     62] WARNING   IMPOAX-738           1  Non-Default Rule '%s' has already been d...
[08/28 15:49:37     62] WARNING   IMPOAX-741           9  Site '%s' has already been defined in %s...
[08/28 15:49:37     62] WARNING   IMPCTE-290          24  Could not locate cell %s in any library ...
[08/28 15:49:37     62] WARNING   IMPUDM-33            2  Global variable "%s" is obsolete and wil...
[08/28 15:49:37     62] *** Message Summary: 67 warning(s), 0 error(s)
[08/28 15:49:37     62] 
[08/28 15:50:04     63] <CMD> getCTSMode -engine -quiet
[08/28 15:50:04     63] <CMD> getCTSMode -engine -quiet
[08/28 15:50:04     63] <CMD> getCTSMode -engine -quiet
[08/28 15:50:04     63] <CMD> getCTSMode -engine -quiet
[08/28 15:50:04     63] <CMD> getCTSMode -engine -quiet
[08/28 15:50:04     63] <CMD> getCTSMode -engine -quiet
[08/28 15:50:04     63] <CMD> getCTSMode -engine -quiet
[08/28 15:50:04     63] <CMD> getCTSMode -engine -quiet
[08/28 15:50:04     63] <CMD> getCTSMode -engine -quiet
[08/28 15:50:04     63] <CMD> getCTSMode -engine -quiet
[08/28 15:50:04     63] <CMD> getCTSMode -engine -quiet
[08/28 15:50:04     63] <CMD> getCTSMode -engine -quiet
[08/28 15:50:04     63] <CMD> getCTSMode -engine -quiet
[08/28 15:50:15     63] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[08/28 15:50:15     63] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[08/28 15:50:39     64] <CMD> getPinAssignMode -pinEditInBatch -quiet
[08/28 15:50:51     64] <CMD> setPinAssignMode -pinEditInBatch false
[08/28 15:51:52     65] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[08/28 15:51:52     65] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[08/28 15:52:14     65] <CMD> setEndCapMode -reset
[08/28 15:52:14     65] <CMD> setEndCapMode -boundary_tap false
[08/28 15:52:14     65] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
[08/28 15:52:14     65] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule VSRDefaultSetup
[08/28 15:52:14     65] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[08/28 15:52:14     65] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[08/28 15:52:14     65] **WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[08/28 15:52:14     65] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[08/28 15:52:14     65] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[08/28 15:52:14     65] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFX32 CLKBUFX24 CLKBUFX16 CLKBUFX12 CLKBUFX10 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX32 BUFX24 BUFX16 BUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX2 INVX32 INVX24 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL CLKINVX32 CLKINVX24 CLKINVX16 CLKINVX12 CLKINVX10 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1} -maxAllowedDelay 1
[08/28 15:52:46     66] <CMD> setEndCapMode -reset
[08/28 15:52:46     66] <CMD> setEndCapMode -boundary_tap false
[08/28 15:52:46     66] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[08/28 15:52:46     66] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[08/28 15:52:46     66] **WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[08/28 15:52:46     66] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[08/28 15:52:46     66] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[08/28 15:52:46     66] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFX32 CLKBUFX24 CLKBUFX16 CLKBUFX12 CLKBUFX10 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX32 BUFX24 BUFX16 BUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX2 INVX32 INVX24 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL CLKINVX32 CLKINVX24 CLKINVX16 CLKINVX12 CLKINVX10 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1} -maxAllowedDelay 1
[08/28 15:52:48     66] <CMD> setEndCapMode -reset
[08/28 15:52:48     66] <CMD> setEndCapMode -boundary_tap false
[08/28 15:52:48     66] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[08/28 15:52:48     66] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[08/28 15:52:48     66] **WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[08/28 15:52:48     66] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[08/28 15:52:48     66] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[08/28 15:52:48     66] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFX32 CLKBUFX24 CLKBUFX16 CLKBUFX12 CLKBUFX10 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX32 BUFX24 BUFX16 BUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX2 INVX32 INVX24 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL CLKINVX32 CLKINVX24 CLKINVX16 CLKINVX12 CLKINVX10 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1} -maxAllowedDelay 1
[08/28 15:52:50     66] <CMD> setPlaceMode -fp false
[08/28 15:52:50     66] <CMD> placeDesign
[08/28 15:52:51     66] *** Starting placeDesign default flow ***
[08/28 15:52:51     66] **INFO: Enable pre-place timing setting for timing analysis
[08/28 15:52:51     66] Set Using Default Delay Limit as 101.
[08/28 15:52:51     66] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[08/28 15:52:51     66] Set Default Net Delay as 0 ps.
[08/28 15:52:51     66] Set Default Net Load as 0 pF. 
[08/28 15:52:51     66] **INFO: Analyzing IO path groups for slack adjustment
[08/28 15:52:51     66] Effort level <high> specified for reg2reg_tmp.31162 path_group
[08/28 15:52:51     66] #################################################################################
[08/28 15:52:51     66] # Design Stage: PreRoute
[08/28 15:52:51     66] # Design Name: nnspc
[08/28 15:52:51     66] # Design Mode: 180nm
[08/28 15:52:51     66] # Analysis Mode: MMMC Non-OCV 
[08/28 15:52:51     66] # Parasitics Mode: No SPEF/RCDB
[08/28 15:52:51     66] # Signoff Settings: SI Off 
[08/28 15:52:51     66] #################################################################################
[08/28 15:52:51     66] Calculate delays in BcWc mode...
[08/28 15:52:51     66] Calculate delays in BcWc mode...
[08/28 15:52:51     66] Topological Sorting (CPU = 0:00:00.0, MEM = 891.0M, InitMEM = 891.0M)
[08/28 15:52:52     67] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/28 15:52:52     67] End delay calculation. (MEM=1031.77 CPU=0:00:00.0 REAL=0:00:00.0)
[08/28 15:52:52     67] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1031.8M) ***
[08/28 15:52:52     67] *** Start deleteBufferTree ***
[08/28 15:52:52     67] Info: Detect buffers to remove automatically.
[08/28 15:52:52     67] Analyzing netlist ...
[08/28 15:52:52     67] All-RC-Corners-Per-Net-In-Memory is turned ON...
[08/28 15:52:52     67] Updating netlist
[08/28 15:52:52     67] 
[08/28 15:52:52     67] *summary: 0 instances (buffers/inverters) removed
[08/28 15:52:52     67] *** Finish deleteBufferTree (0:00:00.0) ***
[08/28 15:52:52     67] **INFO: Disable pre-place timing setting for timing analysis
[08/28 15:52:52     67] Set Using Default Delay Limit as 1000.
[08/28 15:52:52     67] Set Default Net Delay as 1000 ps.
[08/28 15:52:52     67] Set Default Net Load as 0.5 pF. 
[08/28 15:52:52     67] Deleted 0 physical inst  (cell - / prefix -).
[08/28 15:52:52     67] *** Starting "NanoPlace(TM) placement v#1 (mem=1017.6M)" ...
[08/28 15:52:59     74] *** Build Buffered Sizing Timing Model
[08/28 15:52:59     74] (cpu=0:00:07.3 mem=1017.6M) ***
[08/28 15:53:00     75] *** Build Virtual Sizing Timing Model
[08/28 15:53:00     75] (cpu=0:00:07.9 mem=1017.6M) ***
[08/28 15:53:00     75] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[08/28 15:53:00     75] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[08/28 15:53:00     75] Define the scan chains before using this option.
[08/28 15:53:00     75] Type 'man IMPSP-9042' for more detail.
[08/28 15:53:00     75] #spOpts: N=180 
[08/28 15:53:00     75] #std cell=37 (0 fixed + 37 movable) #block=0 (0 floating + 0 preplaced)
[08/28 15:53:00     75] #ioInst=0 #net=41 #term=151 #term/net=3.68, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=13
[08/28 15:53:00     75] stdCell: 37 single + 0 double + 0 multi
[08/28 15:53:00     75] Total standard cell length = 0.3651 (mm), area = 0.0018 (mm^2)
[08/28 15:53:00     75] Core basic site is ams018Site
[08/28 15:53:00     75] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/28 15:53:00     75] Apply auto density screen in pre-place stage.
[08/28 15:53:00     75] Auto density screen increases utilization from 0.697 to 0.742
[08/28 15:53:00     75] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1017.6M
[08/28 15:53:00     75] Average module density = 0.742.
[08/28 15:53:00     75] Density for the design = 0.742.
[08/28 15:53:00     75]        = stdcell_area 652 sites (1840 um^2) / alloc_area 878 sites (2479 um^2).
[08/28 15:53:00     75] Pin Density = 0.1613.
[08/28 15:53:00     75]             = total # of pins 151 / total area 936.
[08/28 15:53:00     75] Initial padding reaches pin density 0.250 for top
[08/28 15:53:00     75] Initial padding increases density from 0.742 to 0.846 for top
[08/28 15:53:00     75] === lastAutoLevel = 4 
[08/28 15:53:00     75] Clock gating cells determined by native netlist tracing.
[08/28 15:53:00     75] Effort level <high> specified for reg2reg path_group
[08/28 15:53:00     75] Effort level <high> specified for reg2cgate path_group
[08/28 15:53:00     75] Iteration  1: Total net bbox = 5.462e+02 (3.65e+01 5.10e+02)
[08/28 15:53:00     75]               Est.  stn bbox = 6.122e+02 (3.93e+01 5.73e+02)
[08/28 15:53:00     75]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1031.8M
[08/28 15:53:00     75] Iteration  2: Total net bbox = 5.462e+02 (3.65e+01 5.10e+02)
[08/28 15:53:00     75]               Est.  stn bbox = 6.122e+02 (3.93e+01 5.73e+02)
[08/28 15:53:00     75]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1031.8M
[08/28 15:53:00     75] Iteration  3: Total net bbox = 4.899e+02 (3.94e+01 4.50e+02)
[08/28 15:53:00     75]               Est.  stn bbox = 5.814e+02 (4.59e+01 5.35e+02)
[08/28 15:53:00     75]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1031.8M
[08/28 15:53:00     75] Total number of setup views is 2.
[08/28 15:53:00     75] Total number of active setup views is 1.
[08/28 15:53:00     75] Iteration  4: Total net bbox = 8.859e+02 (3.32e+02 5.54e+02)
[08/28 15:53:00     75]               Est.  stn bbox = 1.048e+03 (3.99e+02 6.49e+02)
[08/28 15:53:00     75]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1031.8M
[08/28 15:53:00     75] Iteration  5: Total net bbox = 1.072e+03 (4.58e+02 6.14e+02)
[08/28 15:53:00     75]               Est.  stn bbox = 1.257e+03 (5.47e+02 7.10e+02)
[08/28 15:53:00     75]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1031.8M
[08/28 15:53:00     75] Iteration  6: Total net bbox = 9.754e+02 (4.83e+02 4.92e+02)
[08/28 15:53:00     75]               Est.  stn bbox = 1.161e+03 (5.74e+02 5.88e+02)
[08/28 15:53:00     75]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1031.8M
[08/28 15:53:00     75] *** cost = 9.754e+02 (4.83e+02 4.92e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
[08/28 15:53:00     75] Info: 0 clock gating cells identified, 0 (on average) moved
[08/28 15:53:00     75] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:53:00     75] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:53:00     75] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:53:00     75] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:53:00     75] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:53:00     75] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:53:00     75] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:53:00     75] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:53:00     75] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:53:00     75] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:53:00     75] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:53:00     75] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
[08/28 15:53:00     75] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:53:00     75] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:53:00     75] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:53:00     75] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:53:00     75] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:53:00     75] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:53:00     75] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:53:00     75] **WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
[08/28 15:53:00     75] **WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
[08/28 15:53:00     75] To increase the message display limit, refer to the product command reference manual.
[08/28 15:53:00     75] Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
[08/28 15:53:00     75] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[08/28 15:53:00     75] Type 'man IMPSP-9025' for more detail.
[08/28 15:53:00     75] #spOpts: N=180 mergeVia=F 
[08/28 15:53:00     75] Core basic site is ams018Site
[08/28 15:53:00     75] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/28 15:53:00     75] *** Starting refinePlace (0:01:16 mem=949.2M) ***
[08/28 15:53:00     75] Total net bbox length = 1.110e+03 (5.443e+02 5.656e+02) (ext = 3.836e+02)
[08/28 15:53:00     75] # spcSbClkGt: 1
[08/28 15:53:00     75] Starting refinePlace ...
[08/28 15:53:00     75] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 15:53:00     75] default core: bins with density >  0.75 =    0 % ( 0 / 2 )
[08/28 15:53:00     75] Density distribution unevenness ratio = 0.000%
[08/28 15:53:00     75]   Spread Effort: high, pre-route mode, useDDP on.
[08/28 15:53:00     75] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=949.2MB) @(0:01:16 - 0:01:16).
[08/28 15:53:00     75] Move report: preRPlace moves 37 insts, mean move: 1.94 um, max move: 6.02 um
[08/28 15:53:00     75] 	Max move on inst (g136): (34.17, 48.32) --> (32.48, 52.64)
[08/28 15:53:00     75] 	Length: 8 sites, height: 1 rows, site name: ams018Site, cell type: XOR2X1
[08/28 15:53:00     75] wireLenOptFixPriorityInst 0 inst fixed
[08/28 15:53:00     75] Placement tweakage begins.
[08/28 15:53:00     75] wire length = 1.420e+03
[08/28 15:53:00     75] wire length = 1.248e+03
[08/28 15:53:00     75] Placement tweakage ends.
[08/28 15:53:00     75] Move report: tweak moves 2 insts, mean move: 3.08 um, max move: 4.48 um
[08/28 15:53:00     75] 	Max move on inst (g140): (36.96, 52.64) --> (32.48, 52.64)
[08/28 15:53:00     75] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 15:53:00     75] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=949.2MB) @(0:01:16 - 0:01:16).
[08/28 15:53:00     75] Move report: Detail placement moves 37 insts, mean move: 1.89 um, max move: 5.57 um
[08/28 15:53:00     75] 	Max move on inst (g143): (18.33, 41.56) --> (16.80, 37.52)
[08/28 15:53:00     75] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 949.2MB
[08/28 15:53:00     75] Statistics of distance of Instance movement in refine placement:
[08/28 15:53:00     75]   maximum (X+Y) =         5.57 um
[08/28 15:53:00     75]   inst (g143) with max move: (18.326, 41.561) -> (16.8, 37.52)
[08/28 15:53:00     75]   mean    (X+Y) =         1.89 um
[08/28 15:53:00     75] Total instances flipped for WireLenOpt: 1
[08/28 15:53:00     75] Summary Report:
[08/28 15:53:00     75] Instances move: 37 (out of 37 movable)
[08/28 15:53:00     75] Mean displacement: 1.89 um
[08/28 15:53:00     75] Max displacement: 5.57 um (Instance: g143) (18.326, 41.561) -> (16.8, 37.52)
[08/28 15:53:00     75] 	Length: 6 sites, height: 1 rows, site name: ams018Site, cell type: AO21X3
[08/28 15:53:00     75] Total instances moved : 37
[08/28 15:53:00     75] Total net bbox length = 1.005e+03 (3.896e+02 6.150e+02) (ext = 3.072e+02)
[08/28 15:53:00     75] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 949.2MB
[08/28 15:53:00     75] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=949.2MB) @(0:01:16 - 0:01:16).
[08/28 15:53:00     75] *** Finished refinePlace (0:01:16 mem=949.2M) ***
[08/28 15:53:00     75] *** End of Placement (cpu=0:00:08.3, real=0:00:08.0, mem=949.2M) ***
[08/28 15:53:00     75] #spOpts: N=180 mergeVia=F 
[08/28 15:53:00     75] Core basic site is ams018Site
[08/28 15:53:00     75] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/28 15:53:00     75] default core: bins with density >  0.75 =    0 % ( 0 / 2 )
[08/28 15:53:00     75] Density distribution unevenness ratio = 0.000%
[08/28 15:53:00     75] *** Free Virtual Timing Model ...(mem=949.2M)
[08/28 15:53:00     75] Starting IO pin assignment...
[08/28 15:53:00     75] The design is not routed. Using flight-line based method for pin assignment.
[08/28 15:53:00     75] Completed IO pin assignment.
[08/28 15:53:00     75] Starting congestion repair ...
[08/28 15:53:00     75] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[08/28 15:53:00     75] [NR-eagl] Detected a user setting of 'getTrialRouteMode -maxRouteLayer 6' which was translated to 'setRouteMode -earlyGlobalMaxRouteLayer 6'.
[08/28 15:53:00     75] (I)       Reading DB...
[08/28 15:53:00     75] (I)       congestionReportName   : 
[08/28 15:53:00     75] (I)       buildTerm2TermWires    : 1
[08/28 15:53:00     75] (I)       doTrackAssignment      : 1
[08/28 15:53:00     75] (I)       dumpBookshelfFiles     : 0
[08/28 15:53:00     75] (I)       numThreads             : 1
[08/28 15:53:00     75] [NR-eagl] honorMsvRouteConstraint: false
[08/28 15:53:00     75] (I)       honorPin               : false
[08/28 15:53:00     75] (I)       honorPinGuide          : true
[08/28 15:53:00     75] (I)       honorPartition         : false
[08/28 15:53:00     75] (I)       allowPartitionCrossover: false
[08/28 15:53:00     75] (I)       honorSingleEntry       : true
[08/28 15:53:00     75] (I)       honorSingleEntryStrong : true
[08/28 15:53:00     75] (I)       handleViaSpacingRule   : false
[08/28 15:53:00     75] (I)       PDConstraint           : none
[08/28 15:53:00     75] (I)       expBetterNDRHandling   : false
[08/28 15:53:00     75] [NR-eagl] honorClockSpecNDR      : 0
[08/28 15:53:00     75] (I)       routingEffortLevel     : 3
[08/28 15:53:00     75] [NR-eagl] minRouteLayer          : 2
[08/28 15:53:00     75] [NR-eagl] maxRouteLayer          : 6
[08/28 15:53:00     75] (I)       numRowsPerGCell        : 1
[08/28 15:53:00     75] (I)       speedUpLargeDesign     : 0
[08/28 15:53:00     75] (I)       speedUpBlkViolationClean: 0
[08/28 15:53:00     75] (I)       multiThreadingTA       : 0
[08/28 15:53:00     75] (I)       blockedPinEscape       : 1
[08/28 15:53:00     75] (I)       blkAwareLayerSwitching : 0
[08/28 15:53:00     75] (I)       betterClockWireModeling: 1
[08/28 15:53:00     75] (I)       punchThroughDistance   : 500.00
[08/28 15:53:00     75] (I)       scenicBound            : 1.15
[08/28 15:53:00     75] (I)       maxScenicToAvoidBlk    : 100.00
[08/28 15:53:00     75] (I)       source-to-sink ratio   : 0.00
[08/28 15:53:00     75] (I)       targetCongestionRatioH : 1.00
[08/28 15:53:00     75] (I)       targetCongestionRatioV : 1.00
[08/28 15:53:00     75] (I)       layerCongestionRatio   : 0.70
[08/28 15:53:00     75] (I)       m1CongestionRatio      : 0.10
[08/28 15:53:00     75] (I)       m2m3CongestionRatio    : 0.70
[08/28 15:53:00     75] (I)       localRouteEffort       : 1.00
[08/28 15:53:00     75] (I)       numSitesBlockedByOneVia: 8.00
[08/28 15:53:00     75] (I)       supplyScaleFactorH     : 1.00
[08/28 15:53:00     75] (I)       supplyScaleFactorV     : 1.00
[08/28 15:53:00     75] (I)       highlight3DOverflowFactor: 0.00
[08/28 15:53:00     75] (I)       doubleCutViaModelingRatio: 0.00
[08/28 15:53:00     75] (I)       blockTrack             : 
[08/28 15:53:00     75] (I)       readTROption           : true
[08/28 15:53:00     75] (I)       extraSpacingBothSide   : false
[08/28 15:53:00     75] [NR-eagl] numTracksPerClockWire  : 0
[08/28 15:53:00     75] (I)       routeSelectedNetsOnly  : false
[08/28 15:53:00     75] (I)       before initializing RouteDB syMemory usage = 949.2 MB
[08/28 15:53:00     75] (I)       starting read tracks
[08/28 15:53:00     75] (I)       build grid graph
[08/28 15:53:00     75] (I)       build grid graph start
[08/28 15:53:00     75] [NR-eagl] Layer1 has no routable track
[08/28 15:53:00     75] [NR-eagl] Layer2 has single uniform track structure
[08/28 15:53:00     75] [NR-eagl] Layer3 has single uniform track structure
[08/28 15:53:00     75] [NR-eagl] Layer4 has single uniform track structure
[08/28 15:53:00     75] [NR-eagl] Layer5 has single uniform track structure
[08/28 15:53:00     75] [NR-eagl] Layer6 has single uniform track structure
[08/28 15:53:00     75] (I)       build grid graph end
[08/28 15:53:00     75] (I)       numViaLayers=5
[08/28 15:53:00     75] (I)       end build via table
[08/28 15:53:00     75] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=32 numBumpBlks=0 numBoundaryFakeBlks=0
[08/28 15:53:00     75] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[08/28 15:53:00     75] (I)       readDataFromPlaceDB
[08/28 15:53:00     75] (I)       Read net information..
[08/28 15:53:00     75] [NR-eagl] Read numTotalNets=41  numIgnoredNets=0
[08/28 15:53:00     75] (I)       Read testcase time = 0.000 seconds
[08/28 15:53:00     75] 
[08/28 15:53:00     75] (I)       totalPins=151  totalGlobalPin=142 (94.04%)
[08/28 15:53:00     75] (I)       Model blockage into capacity
[08/28 15:53:00     75] (I)       Read numBlocks=32  numPreroutedWires=0  numCapScreens=0
[08/28 15:53:00     75] (I)       blocked area on Layer1 : 0  (0.00%)
[08/28 15:53:00     75] (I)       blocked area on Layer2 : 1554220800  (26.79%)
[08/28 15:53:00     75] (I)       blocked area on Layer3 : 0  (0.00%)
[08/28 15:53:00     75] (I)       blocked area on Layer4 : 0  (0.00%)
[08/28 15:53:00     75] (I)       blocked area on Layer5 : 0  (0.00%)
[08/28 15:53:00     75] (I)       blocked area on Layer6 : 0  (0.00%)
[08/28 15:53:00     75] (I)       Modeling time = 0.000 seconds
[08/28 15:53:00     75] 
[08/28 15:53:00     75] (I)       Number of ignored nets = 0
[08/28 15:53:00     75] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/28 15:53:00     75] (I)       Number of clock nets = 2.  Ignored: No
[08/28 15:53:00     75] (I)       Number of analog nets = 0.  Ignored: Yes
[08/28 15:53:00     75] (I)       Number of special nets = 0.  Ignored: Yes
[08/28 15:53:00     75] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/28 15:53:00     75] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/28 15:53:00     75] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/28 15:53:00     75] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/28 15:53:00     75] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/28 15:53:00     75] [NR-eagl] There are 2 clock nets ( 0 with NDR ).
[08/28 15:53:00     75] (I)       Before initializing earlyGlobalRoute syMemory usage = 949.2 MB
[08/28 15:53:00     75] (I)       Layer1  viaCost=100.00
[08/28 15:53:00     75] (I)       Layer2  viaCost=100.00
[08/28 15:53:00     75] (I)       Layer3  viaCost=100.00
[08/28 15:53:00     75] (I)       Layer4  viaCost=100.00
[08/28 15:53:00     75] (I)       Layer5  viaCost=200.00
[08/28 15:53:00     75] (I)       ---------------------Grid Graph Info--------------------
[08/28 15:53:00     75] (I)       routing area        :  (0, 0) - (82880, 70000)
[08/28 15:53:00     75] (I)       core area           :  (12320, 12320) - (70560, 57680)
[08/28 15:53:00     75] (I)       Site Width          :   560  (dbu)
[08/28 15:53:00     75] (I)       Row Height          :  5040  (dbu)
[08/28 15:53:00     75] (I)       GCell Width         :  5040  (dbu)
[08/28 15:53:00     75] (I)       GCell Height        :  5040  (dbu)
[08/28 15:53:00     75] (I)       grid                :    16    14     6
[08/28 15:53:00     75] (I)       vertical capacity   :     0  5040     0  5040     0  5040
[08/28 15:53:00     75] (I)       horizontal capacity :     0     0  5040     0  5040     0
[08/28 15:53:00     75] (I)       Default wire width  :   240   280   280   280   280  2500
[08/28 15:53:00     75] (I)       Default wire space  :   200   280   280   280   280  2000
[08/28 15:53:00     75] (I)       Default pitch size  :   440   560   560   560   560  5040
[08/28 15:53:00     75] (I)       First Track Coord   :     0   280   280   280   280  4760
[08/28 15:53:00     75] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  1.00
[08/28 15:53:00     75] (I)       Total num of tracks :     0   148   125   148   125    16
[08/28 15:53:00     75] (I)       Num of masks        :     1     1     1     1     1     1
[08/28 15:53:00     75] (I)       --------------------------------------------------------
[08/28 15:53:00     75] 
[08/28 15:53:00     75] [NR-eagl] ============ Routing rule table ============
[08/28 15:53:00     75] [NR-eagl] Rule id 0. Nets 41 
[08/28 15:53:00     75] [NR-eagl] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[08/28 15:53:00     75] [NR-eagl] Pitch:  L1=440  L2=560  L3=560  L4=560  L5=560  L6=5040
[08/28 15:53:00     75] [NR-eagl] ========================================
[08/28 15:53:00     75] [NR-eagl] 
[08/28 15:53:00     75] (I)       After initializing earlyGlobalRoute syMemory usage = 949.2 MB
[08/28 15:53:00     75] (I)       Loading and dumping file time : 0.00 seconds
[08/28 15:53:00     75] (I)       ============= Initialization =============
[08/28 15:53:00     75] (I)       total 2D Cap : 7948 = (4000 H, 3948 V)
[08/28 15:53:00     75] [NR-eagl] Layer group 1: route 41 net(s) in layer range [2, 6]
[08/28 15:53:00     75] (I)       ============  Phase 1a Route ============
[08/28 15:53:00     75] (I)       Phase 1a runs 0.00 seconds
[08/28 15:53:00     75] (I)       Usage: 217 = (74 H, 143 V) = (1.85% H, 3.62% V) = (3.730e+02um H, 7.207e+02um V)
[08/28 15:53:00     75] (I)       
[08/28 15:53:00     75] (I)       ============  Phase 1b Route ============
[08/28 15:53:00     75] (I)       Usage: 217 = (74 H, 143 V) = (1.85% H, 3.62% V) = (3.730e+02um H, 7.207e+02um V)
[08/28 15:53:00     75] (I)       
[08/28 15:53:00     75] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.093680e+03um
[08/28 15:53:00     75] (I)       ============  Phase 1c Route ============
[08/28 15:53:00     75] (I)       Usage: 217 = (74 H, 143 V) = (1.85% H, 3.62% V) = (3.730e+02um H, 7.207e+02um V)
[08/28 15:53:00     75] (I)       
[08/28 15:53:00     75] (I)       ============  Phase 1d Route ============
[08/28 15:53:00     75] (I)       Usage: 217 = (74 H, 143 V) = (1.85% H, 3.62% V) = (3.730e+02um H, 7.207e+02um V)
[08/28 15:53:00     75] (I)       
[08/28 15:53:00     75] (I)       ============  Phase 1e Route ============
[08/28 15:53:00     75] (I)       Phase 1e runs 0.00 seconds
[08/28 15:53:00     75] (I)       Usage: 217 = (74 H, 143 V) = (1.85% H, 3.62% V) = (3.730e+02um H, 7.207e+02um V)
[08/28 15:53:00     75] (I)       
[08/28 15:53:00     75] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.093680e+03um
[08/28 15:53:00     75] [NR-eagl] 
[08/28 15:53:00     75] (I)       ============  Phase 1l Route ============
[08/28 15:53:00     75] (I)       dpBasedLA: time=0.00  totalOF=1  totalVia=216  totalWL=217  total(Via+WL)=433 
[08/28 15:53:00     75] (I)       Total Global Routing Runtime: 0.00 seconds
[08/28 15:53:00     75] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[08/28 15:53:00     75] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[08/28 15:53:00     75] (I)       
[08/28 15:53:00     75] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/28 15:53:00     75] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[08/28 15:53:00     75] 
[08/28 15:53:00     75] ** np local hotspot detection info verbose **
[08/28 15:53:00     75] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[08/28 15:53:00     75] 
[08/28 15:53:00     75] describeCongestion: hCong = 0.00 vCong = 0.00
[08/28 15:53:00     75] Skipped repairing congestion.
[08/28 15:53:00     75] (I)       ============= track Assignment ============
[08/28 15:53:00     75] (I)       extract Global 3D Wires
[08/28 15:53:00     75] (I)       Extract Global WL : time=0.00
[08/28 15:53:00     75] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[08/28 15:53:00     75] (I)       Initialization real time=0.00 seconds
[08/28 15:53:00     75] (I)       Kernel real time=0.00 seconds
[08/28 15:53:00     75] (I)       End Greedy Track Assignment
[08/28 15:53:00     75] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 138
[08/28 15:53:00     75] [NR-eagl] Layer2(M2)(V) length: 6.812400e+02um, number of vias: 170
[08/28 15:53:00     75] [NR-eagl] Layer3(M3)(H) length: 4.174800e+02um, number of vias: 7
[08/28 15:53:00     75] [NR-eagl] Layer4(M4)(V) length: 1.055600e+02um, number of vias: 4
[08/28 15:53:00     75] [NR-eagl] Layer5(MT)(H) length: 1.680000e+00um, number of vias: 0
[08/28 15:53:00     75] [NR-eagl] Layer6(AM)(V) length: 0.000000e+00um, number of vias: 0
[08/28 15:53:00     75] [NR-eagl] Total length: 1.205960e+03um, number of vias: 319
[08/28 15:53:00     75] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[08/28 15:53:00     75] *** Finishing placeDesign default flow ***
[08/28 15:53:00     75] **placeDesign ... cpu = 0: 0: 9, real = 0: 0: 9, mem = 949.2M **
[08/28 15:53:00     75] Command spTest is not supported.
[08/28 15:53:00     75] 
[08/28 15:53:00     75] *** Summary of all messages that are not suppressed in this session:
[08/28 15:53:00     75] Severity  ID               Count  Summary                                  
[08/28 15:53:00     75] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[08/28 15:53:00     75] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[08/28 15:53:00     75] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[08/28 15:53:00     75] WARNING   IMPCTE-290          24  Could not locate cell %s in any library ...
[08/28 15:53:00     75] *** Message Summary: 27 warning(s), 0 error(s)
[08/28 15:53:00     75] 
[08/28 15:53:47     75] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[08/28 15:53:48     75] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[08/28 15:54:19     77] 
[08/28 15:54:19     77] *** Memory Usage v#1 (Current mem = 949.172M, initial mem = 151.129M) ***
[08/28 15:54:19     77] 
[08/28 15:54:19     77] *** Summary of all messages that are not suppressed in this session:
[08/28 15:54:19     77] Severity  ID               Count  Summary                                  
[08/28 15:54:19     77] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[08/28 15:54:19     77] WARNING   IMPPTN-1027         20  Pin [%s] has area [%0.4f] which is less ...
[08/28 15:54:19     77] ERROR     IMPPTN-1668          4  Specifying negative spacing value to spr...
[08/28 15:54:19     77] WARNING   IMPPTN-1234          1  Option -assign is for assigning a pin at...
[08/28 15:54:19     77] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[08/28 15:54:19     77] WARNING   IMPEXT-6202          3  In addition to the technology file, the ...
[08/28 15:54:19     77] WARNING   IMPSYT-3004          1  %s                                       
[08/28 15:54:19     77] WARNING   IMPSYC-6163          4  Command '%s' is obsolete and will be mad...
[08/28 15:54:19     77] WARNING   IMPDC-1629           3  The default delay limit was set to %d. T...
[08/28 15:54:19     77] WARNING   IMPPP-4051           2  Fail to add rings. Gaps among IO cells m...
[08/28 15:54:19     77] WARNING   IMPPP-220            2  The power planner does not create core r...
[08/28 15:54:19     77] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[08/28 15:54:19     77] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[08/28 15:54:19     77] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[08/28 15:54:19     77] WARNING   IMPSP-9042           2  Scan chains were not defined, -ignoreSca...
[08/28 15:54:19     77] WARNING   IMPOPT-7136          1  %s '%s' is not supported by Innovus. Set...
[08/28 15:54:19     77] WARNING   IMPRM-143           40  %s is not defined on cut layer "%s" in t...
[08/28 15:54:19     77] WARNING   IMPOAX-571           1  Property '%s' from OA is a hierarchical ...
[08/28 15:54:19     77] WARNING   IMPOAX-1637         10  Enclosure and width are supported on rou...
[08/28 15:54:19     77] WARNING   IMPOAX-1645          4  '%s' constraint is not supported on laye...
[08/28 15:54:19     77] WARNING   IMPOAX-738           2  Non-Default Rule '%s' has already been d...
[08/28 15:54:19     77] WARNING   IMPOAX-741          18  Site '%s' has already been defined in %s...
[08/28 15:54:19     77] WARNING   IMPCTE-290         120  Could not locate cell %s in any library ...
[08/28 15:54:19     77] WARNING   IMPTCM-77           18  Option "%s" for command %s is obsolete a...
[08/28 15:54:19     77] WARNING   IMPTCM-125           3  Option "%s" for command %s is obsolete a...
[08/28 15:54:19     77] WARNING   IMPUDM-33            2  Global variable "%s" is obsolete and wil...
[08/28 15:54:19     77] *** Message Summary: 265 warning(s), 4 error(s)
[08/28 15:54:19     77] 
[08/28 15:54:19     77] --- Ending "Innovus" (totcpu=0:01:17, real=0:32:47, mem=949.2M) ---
