Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\mhoule\Documents\ECE492_Projects\IMUInterfacing\DE10_NANO_BAREMETAL_restored\soc_system.qsys --block-symbol-file --output-directory=C:\Users\mhoule\Documents\ECE492_Projects\IMUInterfacing\DE10_NANO_BAREMETAL_restored\soc_system --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading DE10_NANO_BAREMETAL_restored/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding green_leds [altera_avalon_pio 17.0]
Progress: Parameterizing module green_leds
Progress: Adding hps_0 [altera_hps 17.0]
Progress: Parameterizing module hps_0
Progress: Adding imu_i2c_interface_0 [imu_i2c_interface 1.0]
Progress: Parameterizing module imu_i2c_interface_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 17.0]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\mhoule\Documents\ECE492_Projects\IMUInterfacing\DE10_NANO_BAREMETAL_restored\soc_system.qsys --synthesis=VHDL --output-directory=C:\Users\mhoule\Documents\ECE492_Projects\IMUInterfacing\DE10_NANO_BAREMETAL_restored\soc_system\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading DE10_NANO_BAREMETAL_restored/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding green_leds [altera_avalon_pio 17.0]
Progress: Parameterizing module green_leds
Progress: Adding hps_0 [altera_hps 17.0]
Progress: Parameterizing module hps_0
Progress: Adding imu_i2c_interface_0 [imu_i2c_interface 1.0]
Progress: Parameterizing module imu_i2c_interface_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 17.0]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: green_leds: Starting RTL generation for module 'soc_system_green_leds'
Info: green_leds:   Generation command is [exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_green_leds --dir=C:/Users/mhoule/AppData/Local/Temp/alt7930_2184984513114871221.dir/0002_green_leds_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/mhoule/AppData/Local/Temp/alt7930_2184984513114871221.dir/0002_green_leds_gen//soc_system_green_leds_component_configuration.pl  --do_build_sim=0  ]
Info: green_leds: Done RTL generation for module 'soc_system_green_leds'
Info: green_leds: "soc_system" instantiated altera_avalon_pio "green_leds"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: imu_i2c_interface_0: "soc_system" instantiated imu_i2c_interface "imu_i2c_interface_0"
Info: sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: sysid_qsys_control_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sysid_qsys_control_slave_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: sysid_qsys_control_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sysid_qsys_control_slave_agent"
Info: sysid_qsys_control_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sysid_qsys_control_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file C:/Users/mhoule/Documents/ECE492_Projects/IMUInterfacing/DE10_NANO_BAREMETAL_restored/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sysid_qsys_control_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sysid_qsys_control_slave_burst_adapter"
Info: Reusing file C:/Users/mhoule/Documents/ECE492_Projects/IMUInterfacing/DE10_NANO_BAREMETAL_restored/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/mhoule/Documents/ECE492_Projects/IMUInterfacing/DE10_NANO_BAREMETAL_restored/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/mhoule/Documents/ECE492_Projects/IMUInterfacing/DE10_NANO_BAREMETAL_restored/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 25 modules, 82 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
