5 18 181 2 *
8 /home/bryce3/trevorw/stable/covered/diags/verilog 2 -t (main) 2 -vcd (int1.vcd) 2 -o (int1.cdd) 2 -v (int1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 int1.v 1 16 1
2 1 0 3 110011 1 1004 0 0 32 48 0 0
2 2 1 3 d000d 0 1410 0 0 32 33 a
2 3 48 3 d0011 1 16 1 2
2 4 0 4 110011 1 1004 0 0 32 48 0 0
2 5 1 4 d000d 0 1410 0 0 32 33 b
2 6 48 4 d0011 1 16 4 5
2 7 0 5 110011 1 1004 0 0 32 48 0 0
2 8 1 5 d000d 0 1410 0 0 32 1 c
2 9 48 5 d0011 1 16 7 8
1 a 1 3 107000d 1 0 31 0 32 49 0 ffffffff 0 0 0 0
1 b 2 4 107000d 1 0 31 0 32 49 0 ffffffff 0 0 0 0
1 c 3 5 107000d 1 0 31 0 32 17 0 ffffffff 0 0 0 0
4 3 3 13 7 0 0 3
4 6 4 13 7 0 0 6
4 9 5 13 7 0 0 9
3 1 main.$u0 "main.$u0" 0 int1.v 0 14 1
