{"vcs1":{"timestamp_begin":1695193591.740262465, "rt":0.79, "ut":0.27, "st":0.24}}
{"vcselab":{"timestamp_begin":1695193592.625189557, "rt":1.09, "ut":0.57, "st":0.25}}
{"link":{"timestamp_begin":1695193593.773050438, "rt":0.38, "ut":0.12, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1695193590.857104394}
{"VCS_COMP_START_TIME": 1695193590.857104394}
{"VCS_COMP_END_TIME": 1695193594.968033360}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -debug -R hw3prob12.sv"}
{"vcs1": {"peak_mem": 337572}}
{"stitch_vcselab": {"peak_mem": 222584}}
