<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="vgademo.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_vdu.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="top_vdu.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="top_vdu.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="top_vdu.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="top_vdu.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="top_vdu.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_vdu.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="top_vdu.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="top_vdu.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="top_vdu.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="top_vdu.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="top_vdu.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="top_vdu.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_vdu.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="top_vdu.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="top_vdu.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="top_vdu.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="top_vdu.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="top_vdu.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="top_vdu.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_vdu.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="top_vdu.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="top_vdu.xst"/>
    <file xil_pn:fileType="FILE_BLIF" xil_pn:name="top_vdu_cs.blc"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="top_vdu_cs.ngc"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_vdu_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="top_vdu_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_vdu_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_vdu_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_vdu_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="top_vdu_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_vdu_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_vdu_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="top_vdu_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="top_vdu_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_vdu_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_vdu_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="top_vdu_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="top_vdu_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_vdu_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1413492425" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1413492425">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413507944" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2129743539038508410" xil_pn:start_ts="1413507944">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413507944" xil_pn:in_ck="7658553109485346933" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-9076371386917317299" xil_pn:start_ts="1413507944">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/attrram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/attrram.v"/>
      <outfile xil_pn:name="ipcore_dir/charcore.ngc"/>
      <outfile xil_pn:name="ipcore_dir/charcore.v"/>
      <outfile xil_pn:name="ipcore_dir/charram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/charram.v"/>
    </transform>
    <transform xil_pn:end_ts="1413507944" xil_pn:in_ck="-6212287534575174686" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1413507944">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413507944" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6468961445578808728" xil_pn:start_ts="1413507944">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413507944" xil_pn:in_ck="-6212287534575174686" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-8458126479482839362" xil_pn:start_ts="1413507944">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413507944" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7133153271840492969" xil_pn:start_ts="1413507944">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413993209" xil_pn:in_ck="-1749469422733756571" xil_pn:name="TRANEXT_xstsynthesize_virtex5" xil_pn:prop_ck="7708171721329161939" xil_pn:start_ts="1413993198">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="top_vdu.lso"/>
      <outfile xil_pn:name="top_vdu.ngc"/>
      <outfile xil_pn:name="top_vdu.ngr"/>
      <outfile xil_pn:name="top_vdu.prj"/>
      <outfile xil_pn:name="top_vdu.stx"/>
      <outfile xil_pn:name="top_vdu.syr"/>
      <outfile xil_pn:name="top_vdu.xst"/>
      <outfile xil_pn:name="top_vdu_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1413506705" xil_pn:in_ck="6375076748449401520" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981284235815491" xil_pn:start_ts="1413506705">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413993220" xil_pn:in_ck="4818551042849081637" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-760221271847959754" xil_pn:start_ts="1413993209">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="top_vdu.bld"/>
      <outfile xil_pn:name="top_vdu.ngd"/>
      <outfile xil_pn:name="top_vdu_cs.blc"/>
      <outfile xil_pn:name="top_vdu_cs.ngc"/>
      <outfile xil_pn:name="top_vdu_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1413993247" xil_pn:in_ck="5372785133368043128" xil_pn:name="TRANEXT_map_virtex5" xil_pn:prop_ck="6733564432430981316" xil_pn:start_ts="1413993220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="top_vdu.pcf"/>
      <outfile xil_pn:name="top_vdu_map.map"/>
      <outfile xil_pn:name="top_vdu_map.mrp"/>
      <outfile xil_pn:name="top_vdu_map.ncd"/>
      <outfile xil_pn:name="top_vdu_map.ngm"/>
      <outfile xil_pn:name="top_vdu_map.xrpt"/>
      <outfile xil_pn:name="top_vdu_summary.xml"/>
      <outfile xil_pn:name="top_vdu_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1413993277" xil_pn:in_ck="-5650996570269567375" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-4097515898943074650" xil_pn:start_ts="1413993247">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="top_vdu.ncd"/>
      <outfile xil_pn:name="top_vdu.pad"/>
      <outfile xil_pn:name="top_vdu.par"/>
      <outfile xil_pn:name="top_vdu.ptwx"/>
      <outfile xil_pn:name="top_vdu.unroutes"/>
      <outfile xil_pn:name="top_vdu.xpi"/>
      <outfile xil_pn:name="top_vdu_pad.csv"/>
      <outfile xil_pn:name="top_vdu_pad.txt"/>
      <outfile xil_pn:name="top_vdu_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1413993299" xil_pn:in_ck="182976560023907332" xil_pn:name="TRANEXT_bitFile_virtex5" xil_pn:prop_ck="-4008143788065839743" xil_pn:start_ts="1413993277">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="top_vdu.bgn"/>
      <outfile xil_pn:name="top_vdu.bit"/>
      <outfile xil_pn:name="top_vdu.drc"/>
      <outfile xil_pn:name="top_vdu.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1413993302" xil_pn:in_ck="182976560023894478" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="-8969139785347591039" xil_pn:start_ts="1413993299">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413676200" xil_pn:in_ck="182976560023894478" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="-760221271847959754" xil_pn:start_ts="1413676200">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1413993277" xil_pn:in_ck="5372779507733570164" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1413993269">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="top_vdu.twr"/>
      <outfile xil_pn:name="top_vdu.twx"/>
    </transform>
  </transforms>

</generated_project>
