#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr 27 21:49:43 2021
# Process ID: 6596
# Current directory: C:/Users/green/Desktop/uploader/fp_3_micro-pirate-processor
# Command line: Vivado.exe -mode batch -source ./setup_project.tcl
# Log file: C:/Users/green/Desktop/uploader/fp_3_micro-pirate-processor/vivado.log
# Journal file: C:/Users/green/Desktop/uploader/fp_3_micro-pirate-processor\vivado.jou
#-----------------------------------------------------------
source ./setup_project.tcl
# set outputdir "./generated"
# set projectName "FP3"
# set topLevelModuleName "PirateProcessorTop" 
# set topLevelTestbenchModuleName "alu_bsrc_pcbranch_testbench"
# set simulationTestbench "./alu_bsrc_pcbranch_testbench.vhd"
# set generateBitStream "false"
# set fpgaPart "xc7a35tcpg236-1"
# set constraintsFile "./Basys3_Master.xdc"
# if { [file isdirectory "$outputdir"] } {
#     # if the directory exists, make sure it is empty
#     puts "$outputdir exists! Emptying it! --------------------------"
#     set files [glob -nocomplain "$outputdir/*"]
#     if {[llength $files] != 0} {
#         # clear folder contents if not empty
#         puts "deleting contents of $outputdir ----------------------"
#         file delete -force {*}[glob -directory $outputdir *]; 
# 
#         # clean up any log and jou files
#         file delete -force {*}[glob *.backup.log *.backup.jou ]
#     }
# } else {
#     # make the output folder since it does not exist
#     file mkdir "$outputdir"   
# }
./generated exists! Emptying it! --------------------------
deleting contents of ./generated ----------------------
# puts "Creating project inside $outputdir --------------------------"
Creating project inside ./generated --------------------------
# create_project -part $fpgaPart $projectName $outputdir
# if {$simulationTestbench ne ""} {
#     add_files -fileset sim_1 $simulationTestbench
# }
# add_files [glob ./*.vhd]
# add_files -fileset constrs_1 $constraintsFile
# set_property top $topLevelModuleName [current_fileset]
# if {$topLevelTestbenchModuleName ne ""} {
#     set_property top $topLevelTestbenchModuleName [get_fileset sim_1]
# }
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# if {$topLevelTestbenchModuleName ne ""} {
#     puts "\n\nLaunching Simulation ----------------------------------------"
#     # set_property runtime {$simulationTimeNS} [get_filesets sim_1]
#     launch_simulation -simset sim_1 -mode behavioral
# }


Launching Simulation ----------------------------------------
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/green/Desktop/uploader/fp_3_micro-pirate-processor/generated/FP3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_bsrc_pcbranch_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/green/Desktop/uploader/fp_3_micro-pirate-processor/generated/FP3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj alu_bsrc_pcbranch_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/green/Desktop/uploader/fp_3_micro-pirate-processor/fixed_float_types_c.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/green/Desktop/uploader/fp_3_micro-pirate-processor/fixed_pkg_c.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/green/Desktop/uploader/fp_3_micro-pirate-processor/float_pkg_c.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/green/Desktop/uploader/fp_3_micro-pirate-processor/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/green/Desktop/uploader/fp_3_micro-pirate-processor/pcbranch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pcbranch'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/green/Desktop/uploader/fp_3_micro-pirate-processor/bsrc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bsrc'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/green/Desktop/uploader/fp_3_micro-pirate-processor/alu_bsrc_pcbranch_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu_bsrc_pcbranch_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/green/Desktop/uploader/fp_3_micro-pirate-processor/generated/FP3.sim/sim_1/behav/xsim'
"xelab -wto ca4056de266e4e7ea803e77c948f9841 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot alu_bsrc_pcbranch_testbench_behav xil_defaultlib.alu_bsrc_pcbranch_testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Computer_Things/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ca4056de266e4e7ea803e77c948f9841 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot alu_bsrc_pcbranch_testbench_behav xil_defaultlib.alu_bsrc_pcbranch_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package xil_defaultlib.fixed_float_types
Compiling package xil_defaultlib.fixed_pkg
Compiling package xil_defaultlib.float_pkg
Compiling architecture behave of entity xil_defaultlib.bsrc [bsrc_default]
Compiling architecture behave of entity xil_defaultlib.alu [alu_default]
Compiling architecture behave of entity xil_defaultlib.pcbranch [pcbranch_default]
Compiling architecture alu_bsrc_pcbranch_testbench of entity xil_defaultlib.alu_bsrc_pcbranch_testbench
Built simulation snapshot alu_bsrc_pcbranch_testbench_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/green/Desktop/uploader/fp_3_micro-pirate-processor/generated/FP3.sim/sim_1/behav/xsim/xsim.dir/alu_bsrc_pcbranch_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/green/Desktop/uploader/fp_3_micro-pirate-processor/generated/FP3.sim/sim_1/behav/xsim/xsim.dir/alu_bsrc_pcbranch_testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Apr 27 21:50:01 2021. For additional details about this file, please refer to the WebTalk help file at D:/Computer_Things/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 27 21:50:01 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 999.203 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/green/Desktop/uploader/fp_3_micro-pirate-processor/generated/FP3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_bsrc_pcbranch_testbench_behav -key {Behavioral:sim_1:Functional:alu_bsrc_pcbranch_testbench} -tclbatch {alu_bsrc_pcbranch_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source alu_bsrc_pcbranch_testbench.tcl
## current_wave_config
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_bsrc_pcbranch_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 999.203 ; gain = 0.000
# if { $generateBitStream eq "true" } {
#     puts "\n\nLaunching Synthesis ----------------------------------------"
#     launch_runs synth_1
#     wait_on_run synth_1
# 
# 
#     # Run implementation and generate bitstream
#     set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
#     launch_runs impl_1 -to_step write_bitstream 
#     wait_on_run impl_1
# }
# puts "\n\nImplementation done! ----------------------------------------"


Implementation done! ----------------------------------------
INFO: [Common 17-206] Exiting Vivado at Tue Apr 27 21:50:07 2021...
