Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto faed395e163b40ef9111ccf36136e1ad --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.contructure_ALU_0_0
Compiling module xil_defaultlib.ALU_A
Compiling module xil_defaultlib.contructure_ALU_A_0_0
Compiling module xil_defaultlib.ALU_B
Compiling module xil_defaultlib.contructure_ALU_B_0_0
Compiling module xil_defaultlib.EReg
Compiling module xil_defaultlib.contructure_EReg_0_0
Compiling module xil_defaultlib.MREG
Compiling module xil_defaultlib.contructure_MREG_0_0
Compiling module xil_defaultlib.Split
Compiling module xil_defaultlib.contructure_Split_0_0
Compiling module xil_defaultlib.WREG
Compiling module xil_defaultlib.contructure_WREG_0_0
Compiling module xil_defaultlib.addPC
Compiling module xil_defaultlib.contructure_addPC_0_0
Compiling module xil_defaultlib.alufun
Compiling module xil_defaultlib.contructure_alufun_0_0
Compiling module xil_defaultlib.CCreg
Compiling module xil_defaultlib.contructure_CCreg_0_1
Compiling module xil_defaultlib.cond
Compiling module xil_defaultlib.contructure_cond_0_0
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.contructure_control_0_0
Compiling module xil_defaultlib.d_stat
Compiling module xil_defaultlib.contructure_d_stat_0_0
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.contructure_data_memory_0_1
Compiling module xil_defaultlib.decodeReg
Compiling module xil_defaultlib.contructure_decodeReg_0_1
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.contructure_decode_0_2
Compiling module xil_defaultlib.introduction_memory
Compiling module xil_defaultlib.contructure_introduction_memory_...
Compiling module xil_defaultlib.m_stat
Compiling module xil_defaultlib.contructure_m_stat_0_0
Compiling module xil_defaultlib.memOperation
Compiling module xil_defaultlib.contructure_memOperation_0_0
Compiling module xil_defaultlib.predPC
Compiling module xil_defaultlib.contructure_predPC_0_0
Compiling module xil_defaultlib.predictPC
Compiling module xil_defaultlib.contructure_predictPC_0_0
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.contructure_regFile_0_1
Compiling module xil_defaultlib.selectPC
Compiling module xil_defaultlib.contructure_selectPC_0_0
Compiling module xil_defaultlib.setRegIO
Compiling module xil_defaultlib.contructure_setRegIO_0_0
Compiling module xil_defaultlib.contructure
Compiling module xil_defaultlib.contructure_wrapper
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
