#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "E:\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\iverilog\lib\ivl\va_math.vpi";
S_000001e7f17da0e0 .scope module, "test_bench" "test_bench" 2 109;
 .timescale -12 -12;
v000001e7f183b290_0 .var "clock", 0 0;
v000001e7f183a890_0 .var "data", 15 0;
v000001e7f183a930_0 .var "dst", 2 0;
v000001e7f183b330_0 .var "enable", 0 0;
v000001e7f183b510_0 .var "op", 1 0;
v000001e7f183b5b0_0 .net "out", 15 0, v000001e7f183b6f0_0;  1 drivers
v000001e7f183b650_0 .var "src", 2 0;
S_000001e7f17da270 .scope module, "test" "top_level_module" 2 116, 2 57 0, S_000001e7f17da0e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "src";
    .port_info 1 /INPUT 3 "dst";
    .port_info 2 /INPUT 2 "op";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 16 "data";
    .port_info 5 /INPUT 1 "clock";
    .port_info 6 /OUTPUT 16 "out";
v000001e7f183b3d0_0 .net "clock", 0 0, v000001e7f183b290_0;  1 drivers
v000001e7f183ae30_0 .net "data", 15 0, v000001e7f183a890_0;  1 drivers
v000001e7f183abb0_0 .net "dst", 2 0, v000001e7f183a930_0;  1 drivers
v000001e7f183aa70_0 .net "enable", 0 0, v000001e7f183b330_0;  1 drivers
v000001e7f183ac50_0 .net "op", 1 0, v000001e7f183b510_0;  1 drivers
v000001e7f183b0b0_0 .net "out", 15 0, v000001e7f183b6f0_0;  alias, 1 drivers
v000001e7f183b010_0 .var "pclock", 0 0;
v000001e7f183af70_0 .var "pcode", 2 0;
v000001e7f183b470_0 .var "pdata", 15 0;
v000001e7f183b790_0 .var "penable", 0 0;
v000001e7f183a9d0_0 .var "pop", 1 0;
v000001e7f183b150_0 .net "src", 2 0, v000001e7f183b650_0;  1 drivers
v000001e7f183b1f0_0 .var "tmp", 15 0;
E_000001e7f18fabf0/0 .event anyedge, v000001e7f183ac50_0, v000001e7f183abb0_0, v000001e7f183b150_0, v000001e7f183ae30_0;
E_000001e7f18fabf0/1 .event anyedge, v000001e7f183aa70_0;
E_000001e7f18fabf0/2 .event posedge, v000001e7f183b3d0_0;
E_000001e7f18fabf0 .event/or E_000001e7f18fabf0/0, E_000001e7f18fabf0/1, E_000001e7f18fabf0/2;
S_000001e7f17e0710 .scope module, "oper" "reg8" 2 74, 2 9 0, S_000001e7f17da270;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "code";
    .port_info 1 /INPUT 16 "data";
    .port_info 2 /INPUT 2 "op";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 1 "clock";
    .port_info 5 /OUTPUT 16 "out";
v000001e7f17c9040_0 .var "R0", 15 0;
v000001e7f17a28f0_0 .var "R1", 15 0;
v000001e7f17cf060_0 .var "R2", 15 0;
v000001e7f17e08a0_0 .var "R3", 15 0;
v000001e7f17e0940_0 .var "R4", 15 0;
v000001e7f17e09e0_0 .var "R5", 15 0;
v000001e7f17e0a80_0 .var "R6", 15 0;
v000001e7f17d5220_0 .var "R7", 15 0;
v000001e7f17d52c0_0 .net "clock", 0 0, v000001e7f183b010_0;  1 drivers
v000001e7f183acf0_0 .net "code", 2 0, v000001e7f183af70_0;  1 drivers
v000001e7f183ab10_0 .net "data", 15 0, v000001e7f183b470_0;  1 drivers
v000001e7f183aed0_0 .net "enable", 0 0, v000001e7f183b790_0;  1 drivers
v000001e7f183ad90_0 .net "op", 1 0, v000001e7f183a9d0_0;  1 drivers
v000001e7f183b6f0_0 .var "out", 15 0;
E_000001e7f18f9e70 .event posedge, v000001e7f17d52c0_0;
    .scope S_000001e7f17e0710;
T_0 ;
    %wait E_000001e7f18f9e70;
    %vpi_call 2 18 "$display", "\012", $time, " R0 = %d, R1 = %d, R2 = %d, R3 = %d, R4 = %d, R5 = %d, R6 = %d, R7 = %d\012", v000001e7f17c9040_0, v000001e7f17a28f0_0, v000001e7f17cf060_0, v000001e7f17e08a0_0, v000001e7f17e0940_0, v000001e7f17e09e0_0, v000001e7f17e0a80_0, v000001e7f17d5220_0 {0 0 0};
    %jmp T_0;
    .thread T_0;
    .scope S_000001e7f17e0710;
T_1 ;
    %wait E_000001e7f18f9e70;
    %load/vec4 v000001e7f183ad90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000001e7f183acf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %jmp T_1.10;
T_1.2 ;
    %load/vec4 v000001e7f183ab10_0;
    %assign/vec4 v000001e7f17c9040_0, 0;
    %jmp T_1.10;
T_1.3 ;
    %load/vec4 v000001e7f183ab10_0;
    %assign/vec4 v000001e7f17a28f0_0, 0;
    %jmp T_1.10;
T_1.4 ;
    %load/vec4 v000001e7f183ab10_0;
    %assign/vec4 v000001e7f17cf060_0, 0;
    %jmp T_1.10;
T_1.5 ;
    %load/vec4 v000001e7f183ab10_0;
    %assign/vec4 v000001e7f17e08a0_0, 0;
    %jmp T_1.10;
T_1.6 ;
    %load/vec4 v000001e7f183ab10_0;
    %assign/vec4 v000001e7f17e0940_0, 0;
    %jmp T_1.10;
T_1.7 ;
    %load/vec4 v000001e7f183ab10_0;
    %assign/vec4 v000001e7f17e09e0_0, 0;
    %jmp T_1.10;
T_1.8 ;
    %load/vec4 v000001e7f183ab10_0;
    %assign/vec4 v000001e7f17e0a80_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v000001e7f183ab10_0;
    %assign/vec4 v000001e7f17d5220_0, 0;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
T_1.0 ;
    %delay 10, 0;
    %load/vec4 v000001e7f183aed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %load/vec4 v000001e7f183acf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %jmp T_1.21;
T_1.13 ;
    %load/vec4 v000001e7f17c9040_0;
    %assign/vec4 v000001e7f183b6f0_0, 0;
    %jmp T_1.21;
T_1.14 ;
    %load/vec4 v000001e7f17a28f0_0;
    %assign/vec4 v000001e7f183b6f0_0, 0;
    %jmp T_1.21;
T_1.15 ;
    %load/vec4 v000001e7f17cf060_0;
    %assign/vec4 v000001e7f183b6f0_0, 0;
    %jmp T_1.21;
T_1.16 ;
    %load/vec4 v000001e7f17e08a0_0;
    %assign/vec4 v000001e7f183b6f0_0, 0;
    %jmp T_1.21;
T_1.17 ;
    %load/vec4 v000001e7f17e0940_0;
    %assign/vec4 v000001e7f183b6f0_0, 0;
    %jmp T_1.21;
T_1.18 ;
    %load/vec4 v000001e7f17e09e0_0;
    %assign/vec4 v000001e7f183b6f0_0, 0;
    %jmp T_1.21;
T_1.19 ;
    %load/vec4 v000001e7f17e0a80_0;
    %assign/vec4 v000001e7f183b6f0_0, 0;
    %jmp T_1.21;
T_1.20 ;
    %load/vec4 v000001e7f17d5220_0;
    %assign/vec4 v000001e7f183b6f0_0, 0;
    %jmp T_1.21;
T_1.21 ;
    %pop/vec4 1;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v000001e7f183b6f0_0, 0;
T_1.12 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e7f17da270;
T_2 ;
    %wait E_000001e7f18fabf0;
    %load/vec4 v000001e7f183ac50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v000001e7f183abb0_0;
    %assign/vec4 v000001e7f183af70_0, 0;
    %load/vec4 v000001e7f183ae30_0;
    %assign/vec4 v000001e7f183b470_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e7f183a9d0_0, 0;
    %load/vec4 v000001e7f183aa70_0;
    %assign/vec4 v000001e7f183b790_0, 0;
    %load/vec4 v000001e7f183b3d0_0;
    %assign/vec4 v000001e7f183b010_0, 0;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v000001e7f183b150_0;
    %assign/vec4 v000001e7f183af70_0, 0;
    %load/vec4 v000001e7f183ae30_0;
    %assign/vec4 v000001e7f183b470_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e7f183a9d0_0, 0;
    %load/vec4 v000001e7f183aa70_0;
    %assign/vec4 v000001e7f183b790_0, 0;
    %load/vec4 v000001e7f183b3d0_0;
    %assign/vec4 v000001e7f183b010_0, 0;
    %load/vec4 v000001e7f183b0b0_0;
    %store/vec4 v000001e7f183b1f0_0, 0, 16;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001e7f183abb0_0;
    %assign/vec4 v000001e7f183af70_0, 0;
    %load/vec4 v000001e7f183b1f0_0;
    %assign/vec4 v000001e7f183b470_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e7f183a9d0_0, 0;
    %load/vec4 v000001e7f183aa70_0;
    %assign/vec4 v000001e7f183b790_0, 0;
    %load/vec4 v000001e7f183b3d0_0;
    %assign/vec4 v000001e7f183b010_0, 0;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000001e7f17da0e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7f183b330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7f183b290_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000001e7f17da0e0;
T_4 ;
    %vpi_call 2 121 "$dumpfile", "reg.vcd" {0 0 0};
    %vpi_call 2 122 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e7f17da270 {0 0 0};
    %vpi_call 2 124 "$monitor", $time, "   : src = %d, dst = %d, data = %d, op = %d, enable = %d, output = %d", v000001e7f183b650_0, v000001e7f183a930_0, v000001e7f183a890_0, v000001e7f183b510_0, v000001e7f183b330_0, v000001e7f183b5b0_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e7f183a930_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e7f183b510_0, 0, 2;
    %pushi/vec4 77, 0, 16;
    %store/vec4 v000001e7f183a890_0, 0, 16;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7f183b330_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001e7f183a930_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e7f183b510_0, 0, 2;
    %pushi/vec4 45, 0, 16;
    %store/vec4 v000001e7f183a890_0, 0, 16;
    %delay 100, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001e7f183a930_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e7f183b510_0, 0, 2;
    %pushi/vec4 30, 0, 16;
    %store/vec4 v000001e7f183a890_0, 0, 16;
    %delay 100, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001e7f183b650_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001e7f183a930_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e7f183b510_0, 0, 2;
    %delay 100, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e7f183b510_0, 0, 2;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7f183b330_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 143 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001e7f17da0e0;
T_5 ;
    %delay 10, 0;
    %load/vec4 v000001e7f183b290_0;
    %inv;
    %store/vec4 v000001e7f183b290_0, 0, 1;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "reg_module.v";
