$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 . clk $end
  $var wire  1 1 configuration_mux $end
  $var wire 128 2 i_north_config [127:0] $end
  $var wire 128 6 i_west_config [127:0] $end
  $var wire  1 0 load $end
  $var wire  1 B next_configuration_mux $end
  $var wire 128 > o_east_config [127:0] $end
  $var wire 128 : o_south_config [127:0] $end
  $var wire  1 / reset $end
  $scope module Switch $end
   $var wire 32 * a [31:0] $end
   $var wire 32 + b [31:0] $end
   $var wire 32 , c [31:0] $end
   $var wire  1 . clk $end
   $var wire  1 1 configuration_mux $end
   $var wire  2 ( data_out_designator [1:0] $end
   $var wire  2 ' data_port_sampler [1:0] $end
   $var wire 128 2 i_north_config [127:0] $end
   $var wire 128 6 i_west_config [127:0] $end
   $var wire  4 ) instruction [3:0] $end
   $var wire  1 0 load $end
   $var wire  1 B next_configuration_mux $end
   $var wire 128 > o_east_config [127:0] $end
   $var wire 128 : o_south_config [127:0] $end
   $var wire 32 C out [31:0] $end
   $var wire 128 # packet [127:0] $end
   $var wire  1 / reset $end
   $var wire 32 - systolic_weight [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 #
b00 '
b00 (
b0000 )
b00000000000000000000000000000000 *
b00000000000000000000000000000000 +
b00000000000000000000000000000000 ,
b00000000000000000000000000000000 -
0.
0/
10
01
b10100000000000000000000011010011010000101000100010011111101111100100000110110000111111000001110001000010110001110110011001100110 2
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 6
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 :
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 >
0B
b00000000000000000000000000000000 C
#1
b10100000000000000000000011010011010000101000100010011111101111100100000110110000111111000001110001000010110001110110011001100110 #
1.
#2
0.
#3
1.
b01000000000000000000000011010011010000101000100010011111101111100100000110110000111111000001110001000010110001110110011001100110 >
1B
#4
0.
#5
1.
#6
0.
#7
1.
#8
0.
#9
1.
#10
0.
#11
1.
00
#12
0.
#13
1.
#14
0.
#15
1.
#16
0.
#17
1.
#18
0.
#19
1.
#20
0.
#21
1.
#22
0.
#23
1.
#24
0.
#25
1.
#26
0.
#27
1.
#28
0.
#29
1.
#30
0.
#31
1.
#32
0.
#33
1.
#34
0.
#35
1.
#36
0.
#37
1.
#38
0.
#39
1.
#40
0.
#41
1.
#42
0.
#43
1.
#44
0.
#45
1.
#46
0.
#47
1.
#48
0.
#49
1.
#50
0.
#51
1.
#52
0.
#53
1.
#54
0.
#55
1.
#56
0.
#57
1.
#58
0.
#59
1.
#60
0.
#61
1.
#62
0.
#63
1.
#64
0.
#65
1.
#66
0.
#67
1.
#68
0.
#69
1.
#70
0.
#71
1.
#72
0.
#73
1.
#74
0.
#75
1.
#76
0.
#77
1.
#78
0.
#79
1.
#80
0.
#81
1.
#82
0.
#83
1.
#84
0.
#85
1.
#86
0.
#87
1.
#88
0.
#89
1.
#90
0.
#91
1.
#92
0.
#93
1.
#94
0.
#95
1.
#96
0.
#97
1.
#98
0.
#99
1.
