`timescale 1ns / 1ps

module counter_tb;

    reg clk;
    reg reset;
    reg enable;  
    wire [7:0] count;  

    // Instancia del m贸dulo counter
    counter uut (
        .clk(clk),
        .reset(reset),
        .enable(enable),
        .count(count)
    );

    // Generador de reloj (clock)
    always begin
        #5 clk = ~clk;  
    end

    // Simulaci贸n
    initial begin
        // Inicializaci贸n
        clk = 0;
        reset = 0;
        enable = 0;  
      
        #10 reset = 1;  
        #10 enable = 1;  
        #30;  
        #10 enable = 0; 
        #80;
        #10 enable = 1; 
        #300;  

        // Finalizar la simulaci贸n
        #10 $stop;
    end
endmodule
