 _                  ______  _____  _____  _____  
| |                 | ___ \|_   _|/  ___|/  __ \ 
| |  ___  __      __| |_/ /  | |  \ `--. | /  \/ 
| | / _ \ \ \ /\ / /|    /   | |   `--. \| |     
| || (_) | \ V  V / | |\ \  _| |_ /\__/ /| \__/\ 
|_| \___/   \_/\_/  \_| \_| \___/ \____/  \____/ 
                                                 
                                                 
                            _    _               
                           | |  | |              
         ___  _   _  _ __  | |_ | |__            
        / __|| | | || '_ \ | __|| '_ \           
        \__ \| |_| || | | || |_ | | | |          
        |___/ \__, ||_| |_| \__||_| |_|          
               __/ |                             
              |___/                              

******  o p e n   t o   t h e   c o r e  ******* 

       +---------------------------------+
       |  _   _   ___   ___  _   _  ___  |
       | | | | | / _ \ / __|| | | |/ __| |
       | | |_| || (_) |\__ \| |_| |\__ \ |
       |  \__, | \___/ |___/ \__, ||___/ |
       |   __/ |              __/ |      |
       |  |___/              |___/       |
       +---------------------------------+

=================== Flow Vars ===================
Path to cell library: /home/kachi3/dir/OpenROAD-flow-scripts/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib
top module: ibex_top (default)
Output directory for synthesis: syn_out/ibex_16_12_2023_01_03_06
Pre-mapping netlist out: ./syn_out/ibex_16_12_2023_01_03_06/generated/ibex_top.pre_map.v (default)
netlist out: ./syn_out/ibex_16_12_2023_01_03_06/generated/ibex_top_netlist.v (default)
Synth config file: ibex_top_lr_synth_conf.tcl (default)
Report output directory: ./syn_out/ibex_16_12_2023_01_03_06/reports (default)
flatten: Enabled
timing run: Enabled
Enable branch target ALU in Ibex: Disabled
Enable writeback stage in Ibex: Disabled
Bitmanip extenion setting for Ibex (see ibex_pkg::rv32b_e for permitted values. Enum names are not supported in Yosys.): 0 (default)
Multiplier extension setting for Ibex (see ibex_pkg::rv32m_e for permitted values. Enum names are not supported in Yosys.): 2 (default)
Register file implementation selection for Ibex (see ibex_pkg::regfile_e for permitted values. Enum names are not supported in Yosys.): 2 (default)
Name of cell library: nangate
Input SDC file: ibex_top.nangate.sdc (default)
Input SDC file for ABC: ibex_top_abc.nangate.sdc (default)
Output SDC file: ./syn_out/ibex_16_12_2023_01_03_06/generated/ibex_top.nangate.out.sdc (default)
STA netlist out: ./syn_out/ibex_16_12_2023_01_03_06/generated/ibex_top_netlist.sta.v (default)
STA paths reported per group: 1000 (default)
STA paths reported in overall report: 1000 (default)
clock period: 4000.0 ps
=================================================

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.36+40 (git sha1 449e3dbbd, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os)

1. Executing Liberty frontend: /home/kachi3/dir/OpenROAD-flow-scripts/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib
Imported 135 cell types from liberty file.

2. Executing Verilog-2005 frontend: ./rtl/prim_clock_gating.v
Parsing SystemVerilog input from `./rtl/prim_clock_gating.v' to AST representation.
Storing AST representation for module `$abstract\prim_clock_gating'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v
Parsing SystemVerilog input from `syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v' to AST representation.
Storing AST representation for module `$abstract\ibex_alu'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: syn_out/ibex_16_12_2023_01_03_06/generated/ibex_branch_predict.v
Parsing SystemVerilog input from `syn_out/ibex_16_12_2023_01_03_06/generated/ibex_branch_predict.v' to AST representation.
Storing AST representation for module `$abstract\ibex_branch_predict'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: syn_out/ibex_16_12_2023_01_03_06/generated/ibex_compressed_decoder.v
Parsing SystemVerilog input from `syn_out/ibex_16_12_2023_01_03_06/generated/ibex_compressed_decoder.v' to AST representation.
Storing AST representation for module `$abstract\ibex_compressed_decoder'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v
Parsing SystemVerilog input from `syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v' to AST representation.
Storing AST representation for module `$abstract\ibex_controller'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: syn_out/ibex_16_12_2023_01_03_06/generated/ibex_core.v
Parsing SystemVerilog input from `syn_out/ibex_16_12_2023_01_03_06/generated/ibex_core.v' to AST representation.
Storing AST representation for module `$abstract\ibex_core'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: syn_out/ibex_16_12_2023_01_03_06/generated/ibex_counter.v
Parsing SystemVerilog input from `syn_out/ibex_16_12_2023_01_03_06/generated/ibex_counter.v' to AST representation.
Storing AST representation for module `$abstract\ibex_counter'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v
Parsing SystemVerilog input from `syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v' to AST representation.
Storing AST representation for module `$abstract\ibex_cs_registers'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v
Parsing SystemVerilog input from `syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v' to AST representation.
Storing AST representation for module `$abstract\ibex_csr'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v
Parsing SystemVerilog input from `syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v' to AST representation.
Storing AST representation for module `$abstract\ibex_decoder'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: syn_out/ibex_16_12_2023_01_03_06/generated/ibex_dummy_instr.v
Parsing SystemVerilog input from `syn_out/ibex_16_12_2023_01_03_06/generated/ibex_dummy_instr.v' to AST representation.
Storing AST representation for module `$abstract\ibex_dummy_instr'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: syn_out/ibex_16_12_2023_01_03_06/generated/ibex_ex_block.v
Parsing SystemVerilog input from `syn_out/ibex_16_12_2023_01_03_06/generated/ibex_ex_block.v' to AST representation.
Storing AST representation for module `$abstract\ibex_ex_block'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v
Parsing SystemVerilog input from `syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v' to AST representation.
Storing AST representation for module `$abstract\ibex_fetch_fifo'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: syn_out/ibex_16_12_2023_01_03_06/generated/ibex_icache.v
Parsing SystemVerilog input from `syn_out/ibex_16_12_2023_01_03_06/generated/ibex_icache.v' to AST representation.
Storing AST representation for module `$abstract\ibex_icache'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v
Parsing SystemVerilog input from `syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v' to AST representation.
Storing AST representation for module `$abstract\ibex_id_stage'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v
Parsing SystemVerilog input from `syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v' to AST representation.
Storing AST representation for module `$abstract\ibex_if_stage'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v
Parsing SystemVerilog input from `syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v' to AST representation.
Storing AST representation for module `$abstract\ibex_load_store_unit'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: syn_out/ibex_16_12_2023_01_03_06/generated/ibex_lockstep.v
Parsing SystemVerilog input from `syn_out/ibex_16_12_2023_01_03_06/generated/ibex_lockstep.v' to AST representation.
Storing AST representation for module `$abstract\ibex_lockstep'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v
Parsing SystemVerilog input from `syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v' to AST representation.
Storing AST representation for module `$abstract\ibex_multdiv_fast'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_slow.v
Parsing SystemVerilog input from `syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_slow.v' to AST representation.
Storing AST representation for module `$abstract\ibex_multdiv_slow'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: syn_out/ibex_16_12_2023_01_03_06/generated/ibex_pmp.v
Parsing SystemVerilog input from `syn_out/ibex_16_12_2023_01_03_06/generated/ibex_pmp.v' to AST representation.
Storing AST representation for module `$abstract\ibex_pmp'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: syn_out/ibex_16_12_2023_01_03_06/generated/ibex_prefetch_buffer.v
Parsing SystemVerilog input from `syn_out/ibex_16_12_2023_01_03_06/generated/ibex_prefetch_buffer.v' to AST representation.
Storing AST representation for module `$abstract\ibex_prefetch_buffer'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v
Parsing SystemVerilog input from `syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v' to AST representation.
Storing AST representation for module `$abstract\ibex_register_file_latch'.
Successfully finished Verilog frontend.

25. Executing Verilog-2005 frontend: syn_out/ibex_16_12_2023_01_03_06/generated/ibex_top.v
Parsing SystemVerilog input from `syn_out/ibex_16_12_2023_01_03_06/generated/ibex_top.v' to AST representation.
Storing AST representation for module `$abstract\ibex_top'.
Successfully finished Verilog frontend.

26. Executing Verilog-2005 frontend: syn_out/ibex_16_12_2023_01_03_06/generated/ibex_top_tracing.v
Parsing SystemVerilog input from `syn_out/ibex_16_12_2023_01_03_06/generated/ibex_top_tracing.v' to AST representation.
Storing AST representation for module `$abstract\ibex_top_tracing'.
Successfully finished Verilog frontend.

27. Executing Verilog-2005 frontend: syn_out/ibex_16_12_2023_01_03_06/generated/ibex_wb_stage.v
Parsing SystemVerilog input from `syn_out/ibex_16_12_2023_01_03_06/generated/ibex_wb_stage.v' to AST representation.
Storing AST representation for module `$abstract\ibex_wb_stage'.
Successfully finished Verilog frontend.

28. Executing Verilog-2005 frontend: syn_out/ibex_16_12_2023_01_03_06/generated/prim_generic_buf.v
Parsing SystemVerilog input from `syn_out/ibex_16_12_2023_01_03_06/generated/prim_generic_buf.v' to AST representation.
Storing AST representation for module `$abstract\prim_generic_buf'.
Successfully finished Verilog frontend.

29. Executing Verilog-2005 frontend: syn_out/ibex_16_12_2023_01_03_06/generated/prim_generic_flop.v
Parsing SystemVerilog input from `syn_out/ibex_16_12_2023_01_03_06/generated/prim_generic_flop.v' to AST representation.
Storing AST representation for module `$abstract\prim_generic_flop'.
Successfully finished Verilog frontend.
Parameter \RV32B = 0

30. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_top'.
Parameter \RV32B = 0
Generating RTLIL representation for module `$paramod\ibex_top\RV32B=32'00000000000000000000000000000000'.
Parameter \RV32M = 2

31. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_top'.
Parameter \RV32M = 2
Generating RTLIL representation for module `$paramod\ibex_top\RV32M=32'00000000000000000000000000000010'.
Parameter \RegFile = 2

32. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_top'.
Parameter \RegFile = 2
Generating RTLIL representation for module `$paramod\ibex_top\RegFile=32'00000000000000000000000000000010'.

33. Executing SYNTH pass.

33.1. Executing HIERARCHY pass (managing design hierarchy).

33.2. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_top'.
Generating RTLIL representation for module `\ibex_top'.

33.2.1. Analyzing design hierarchy..
Top module:  \ibex_top
Parameter \RV32E = 1'0
Parameter \DataWidth = 32
Parameter \DummyInstructions = 1'0
Parameter \WrenCheck = 1'0
Parameter \WordZeroVal = 0

33.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_register_file_latch'.
Parameter \RV32E = 1'0
Parameter \DataWidth = 32
Parameter \DummyInstructions = 1'0
Parameter \WrenCheck = 1'0
Parameter \WordZeroVal = 0
Generating RTLIL representation for module `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch'.
Warning: Replacing memory \mem with list of registers. See syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:145, syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:119
Parameter \PMPEnable = 1'0
Parameter \PMPGranularity = 0
Parameter \PMPNumRegions = 4
Parameter \MHPMCounterNum = 0
Parameter \MHPMCounterWidth = 40
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0
Parameter \WritebackStage = 1'0
Parameter \ICache = 1'0
Parameter \ICacheECC = 1'0
Parameter \BusSizeECC = 32
Parameter \TagSizeECC = 22
Parameter \LineSizeECC = 64
Parameter \BranchPredictor = 1'0
Parameter \DbgTriggerEn = 1'0
Parameter \DbgHwBreakNum = 1
Parameter \ResetAll = 1'0
Parameter \RndCnstLfsrSeed = 32'10101100010100110011101111110100
Parameter \RndCnstLfsrPerm = 160'0001111000110101111011001011101001000110011111111101000110110001001011101001010110000001010100101100000001001111101001000011100001111000101010001101101011101101
Parameter \SecureIbex = 1'0
Parameter \DummyInstructions = 1'0
Parameter \RegFileECC = 1'0
Parameter \RegFileDataWidth = 32
Parameter \MemECC = 1'0
Parameter \MemDataWidth = 32
Parameter \DmHaltAddr = 437323776
Parameter \DmExceptionAddr = 437323784

33.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_core'.
Parameter \PMPEnable = 1'0
Parameter \PMPGranularity = 0
Parameter \PMPNumRegions = 4
Parameter \MHPMCounterNum = 0
Parameter \MHPMCounterWidth = 40
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0
Parameter \WritebackStage = 1'0
Parameter \ICache = 1'0
Parameter \ICacheECC = 1'0
Parameter \BusSizeECC = 32
Parameter \TagSizeECC = 22
Parameter \LineSizeECC = 64
Parameter \BranchPredictor = 1'0
Parameter \DbgTriggerEn = 1'0
Parameter \DbgHwBreakNum = 1
Parameter \ResetAll = 1'0
Parameter \RndCnstLfsrSeed = 32'10101100010100110011101111110100
Parameter \RndCnstLfsrPerm = 160'0001111000110101111011001011101001000110011111111101000110110001001011101001010110000001010100101100000001001111101001000011100001111000101010001101101011101101
Parameter \SecureIbex = 1'0
Parameter \DummyInstructions = 1'0
Parameter \RegFileECC = 1'0
Parameter \RegFileDataWidth = 32
Parameter \MemECC = 1'0
Parameter \MemDataWidth = 32
Parameter \DmHaltAddr = 437323776
Parameter \DmExceptionAddr = 437323784
Generating RTLIL representation for module `$paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core'.
Parameter \Width = 32

33.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\prim_generic_buf'.
Parameter \Width = 32
Generating RTLIL representation for module `$paramod\prim_generic_buf\Width=32'00000000000000000000000000100000'.
Parameter \Width = 32
Found cached RTLIL representation for module `$paramod\prim_generic_buf\Width=32'00000000000000000000000000100000'.
Parameter \Width = 4

33.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\prim_generic_buf'.
Parameter \Width = 4
Generating RTLIL representation for module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100'.

33.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\prim_clock_gating'.
Generating RTLIL representation for module `\prim_clock_gating'.

33.2.7. Analyzing design hierarchy..
Top module:  \ibex_top
Used module:     $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch
Used module:         \prim_clock_gating
Used module:     $paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core
Used module:     $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000
Used module:     $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100
Parameter \DbgTriggerEn = 1'0
Parameter \DbgHwBreakNum = 1
Parameter \DataIndTiming = 1'0
Parameter \DummyInstructions = 1'0
Parameter \ShadowCSR = 1'0
Parameter \ICache = 1'0
Parameter \MHPMCounterNum = 0
Parameter \MHPMCounterWidth = 40
Parameter \PMPEnable = 1'0
Parameter \PMPGranularity = 0
Parameter \PMPNumRegions = 4
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0

33.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_cs_registers'.
Parameter \DbgTriggerEn = 1'0
Parameter \DbgHwBreakNum = 1
Parameter \DataIndTiming = 1'0
Parameter \DummyInstructions = 1'0
Parameter \ShadowCSR = 1'0
Parameter \ICache = 1'0
Parameter \MHPMCounterNum = 0
Parameter \MHPMCounterWidth = 40
Parameter \PMPEnable = 1'0
Parameter \PMPGranularity = 0
Parameter \PMPNumRegions = 4
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Generating RTLIL representation for module `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers'.
Warning: Replacing memory \pmp_addr_rdata with list of registers. See syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914
Warning: Replacing memory \mhpmevent with list of registers. See syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:959
Parameter \ResetAll = 1'0
Parameter \WritebackStage = 1'0
Parameter \DummyInstructions = 1'0

33.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_wb_stage'.
Parameter \ResetAll = 1'0
Parameter \WritebackStage = 1'0
Parameter \DummyInstructions = 1'0
Generating RTLIL representation for module `$paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0'.
Parameter \MemECC = 1'0
Parameter \MemDataWidth = 32

33.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_load_store_unit'.
Parameter \MemECC = 1'0
Parameter \MemDataWidth = 32
Generating RTLIL representation for module `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000'.
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0

33.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_ex_block'.
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0
Generating RTLIL representation for module `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block'.
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \DataIndTiming = 1'0
Parameter \BranchTargetALU = 1'0
Parameter \WritebackStage = 1'0
Parameter \BranchPredictor = 1'0
Parameter \MemECC = 1'0

33.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_id_stage'.
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \DataIndTiming = 1'0
Parameter \BranchTargetALU = 1'0
Parameter \WritebackStage = 1'0
Parameter \BranchPredictor = 1'0
Parameter \MemECC = 1'0
Generating RTLIL representation for module `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage'.
Parameter \DmHaltAddr = 437323776
Parameter \DmExceptionAddr = 437323784
Parameter \DummyInstructions = 1'0
Parameter \ICache = 1'0
Parameter \ICacheECC = 1'0
Parameter \BusSizeECC = 32
Parameter \TagSizeECC = 22
Parameter \LineSizeECC = 64
Parameter \PCIncrCheck = 1'0
Parameter \ResetAll = 1'0
Parameter \RndCnstLfsrSeed = 32'10101100010100110011101111110100
Parameter \RndCnstLfsrPerm = 160'0001111000110101111011001011101001000110011111111101000110110001001011101001010110000001010100101100000001001111101001000011100001111000101010001101101011101101
Parameter \BranchPredictor = 1'0
Parameter \MemECC = 1'0
Parameter \MemDataWidth = 32

33.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_if_stage'.
Parameter \DmHaltAddr = 437323776
Parameter \DmExceptionAddr = 437323784
Parameter \DummyInstructions = 1'0
Parameter \ICache = 1'0
Parameter \ICacheECC = 1'0
Parameter \BusSizeECC = 32
Parameter \TagSizeECC = 22
Parameter \LineSizeECC = 64
Parameter \PCIncrCheck = 1'0
Parameter \ResetAll = 1'0
Parameter \RndCnstLfsrSeed = 32'10101100010100110011101111110100
Parameter \RndCnstLfsrPerm = 160'0001111000110101111011001011101001000110011111111101000110110001001011101001010110000001010100101100000001001111101001000011100001111000101010001101101011101101
Parameter \BranchPredictor = 1'0
Parameter \MemECC = 1'0
Parameter \MemDataWidth = 32
Generating RTLIL representation for module `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage'.

33.2.14. Analyzing design hierarchy..
Top module:  \ibex_top
Used module:     $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch
Used module:         \prim_clock_gating
Used module:     $paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core
Used module:         $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers
Used module:         $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0
Used module:         $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000
Used module:         $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block
Used module:         $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage
Used module:         $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage
Used module:     $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000
Used module:     $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100
Parameter \ResetAll = 1'0

33.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_prefetch_buffer'.
Parameter \ResetAll = 1'0
Generating RTLIL representation for module `$paramod\ibex_prefetch_buffer\ResetAll=1'0'.

33.2.16. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_compressed_decoder'.
Generating RTLIL representation for module `\ibex_compressed_decoder'.
Parameter \WritebackStage = 1'0
Parameter \BranchPredictor = 1'0
Parameter \MemECC = 1'0

33.2.17. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_controller'.
Parameter \WritebackStage = 1'0
Parameter \BranchPredictor = 1'0
Parameter \MemECC = 1'0
Generating RTLIL representation for module `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0'.
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0

33.2.18. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_decoder'.
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0
Generating RTLIL representation for module `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder'.
Parameter \RV32M = 2

33.2.19. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_multdiv_fast'.
Parameter \RV32M = 2
Generating RTLIL representation for module `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010'.
Parameter \RV32B = 0

33.2.20. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_alu'.
Parameter \RV32B = 0
Generating RTLIL representation for module `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000'.
Parameter \Width = 8
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0

33.2.21. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 8
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Generating RTLIL representation for module `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr'.
Parameter \CounterWidth = 64
Parameter \ProvideValUpd = 1

33.2.22. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_counter'.
Parameter \CounterWidth = 64
Parameter \ProvideValUpd = 1
Generating RTLIL representation for module `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter'.
Parameter \CounterWidth = 64

33.2.23. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_counter'.
Parameter \CounterWidth = 64
Generating RTLIL representation for module `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000'.
Parameter \Width = 7
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0

33.2.24. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 7
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Generating RTLIL representation for module `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0

33.2.25. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Generating RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 3
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 3'100

33.2.26. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 3
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 3'100
Generating RTLIL representation for module `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1073741827

33.2.27. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1073741827
Generating RTLIL representation for module `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1

33.2.28. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1
Generating RTLIL representation for module `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 7
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 18
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0

33.2.29. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 18
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Generating RTLIL representation for module `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 6'010000

33.2.30. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 6'010000
Generating RTLIL representation for module `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr'.
Reprocessing module $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers because instantiated module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000 has become available.
Generating RTLIL representation for module `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers'.
Warning: Replacing memory \pmp_addr_rdata with list of registers. See syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914
Warning: Replacing memory \mhpmevent with list of registers. See syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:959

33.2.31. Analyzing design hierarchy..
Top module:  \ibex_top
Used module:     $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch
Used module:         \prim_clock_gating
Used module:     $paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core
Used module:         $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers
Used module:         $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0
Used module:         $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000
Used module:         $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block
Used module:             $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010
Used module:             $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000
Used module:         $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage
Used module:             $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0
Used module:             $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder
Used module:         $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage
Used module:             $paramod\ibex_prefetch_buffer\ResetAll=1'0
Used module:             \ibex_compressed_decoder
Used module:     $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000
Used module:     $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100
Parameter \NUM_REQS = 2
Parameter \ResetAll = 1'0

33.2.32. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_fetch_fifo'.
Parameter \NUM_REQS = 2
Parameter \ResetAll = 1'0
Generating RTLIL representation for module `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0'.
Parameter \Width = 8
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr'.
Parameter \CounterWidth = 64
Parameter \ProvideValUpd = 1
Found cached RTLIL representation for module `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter'.
Parameter \CounterWidth = 64
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000'.
Parameter \Width = 7
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 3
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 3'100
Found cached RTLIL representation for module `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1073741827
Found cached RTLIL representation for module `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1
Found cached RTLIL representation for module `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 7
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 18
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 6'010000
Found cached RTLIL representation for module `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr'.

33.2.33. Analyzing design hierarchy..
Top module:  \ibex_top
Used module:     $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch
Used module:         \prim_clock_gating
Used module:     $paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core
Used module:         $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers
Used module:             $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr
Used module:             $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter
Used module:             $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000
Used module:             $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr
Used module:             $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr
Used module:             $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr
Used module:             $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr
Used module:             $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr
Used module:             $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr
Used module:             $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr
Used module:         $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0
Used module:         $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000
Used module:         $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block
Used module:             $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010
Used module:             $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000
Used module:         $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage
Used module:             $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0
Used module:             $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder
Used module:         $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage
Used module:             $paramod\ibex_prefetch_buffer\ResetAll=1'0
Used module:                 $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0
Used module:             \ibex_compressed_decoder
Used module:     $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000
Used module:     $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100

33.2.34. Analyzing design hierarchy..
Top module:  \ibex_top
Used module:     $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch
Used module:         \prim_clock_gating
Used module:     $paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core
Used module:         $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers
Used module:             $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr
Used module:             $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter
Used module:             $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000
Used module:             $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr
Used module:             $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr
Used module:             $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr
Used module:             $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr
Used module:             $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr
Used module:             $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr
Used module:             $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr
Used module:         $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0
Used module:         $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000
Used module:         $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block
Used module:             $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010
Used module:             $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000
Used module:         $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage
Used module:             $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0
Used module:             $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder
Used module:         $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage
Used module:             $paramod\ibex_prefetch_buffer\ResetAll=1'0
Used module:                 $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0
Used module:             \ibex_compressed_decoder
Used module:     $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000
Used module:     $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100
Removing unused module `$abstract\prim_generic_flop'.
Removing unused module `$abstract\prim_generic_buf'.
Removing unused module `$abstract\ibex_wb_stage'.
Removing unused module `$abstract\ibex_top_tracing'.
Removing unused module `$abstract\ibex_top'.
Removing unused module `$abstract\ibex_register_file_latch'.
Removing unused module `$abstract\ibex_prefetch_buffer'.
Removing unused module `$abstract\ibex_pmp'.
Removing unused module `$abstract\ibex_multdiv_slow'.
Removing unused module `$abstract\ibex_multdiv_fast'.
Removing unused module `$abstract\ibex_lockstep'.
Removing unused module `$abstract\ibex_load_store_unit'.
Removing unused module `$abstract\ibex_if_stage'.
Removing unused module `$abstract\ibex_id_stage'.
Removing unused module `$abstract\ibex_icache'.
Removing unused module `$abstract\ibex_fetch_fifo'.
Removing unused module `$abstract\ibex_ex_block'.
Removing unused module `$abstract\ibex_dummy_instr'.
Removing unused module `$abstract\ibex_decoder'.
Removing unused module `$abstract\ibex_csr'.
Removing unused module `$abstract\ibex_cs_registers'.
Removing unused module `$abstract\ibex_counter'.
Removing unused module `$abstract\ibex_core'.
Removing unused module `$abstract\ibex_controller'.
Removing unused module `$abstract\ibex_compressed_decoder'.
Removing unused module `$abstract\ibex_branch_predict'.
Removing unused module `$abstract\ibex_alu'.
Removing unused module `$abstract\prim_clock_gating'.
Removed 28 unused modules.

33.3. Executing PROC pass (convert processes to netlists).

33.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 32 empty switches in `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:954$1381'.
Found and cleaned up 2 empty switches in `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:300$1267'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:169$1186'.
Found and cleaned up 3 empty switches in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:49$1158'.
Found and cleaned up 42 empty switches in `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:432$1080'.
Found and cleaned up 3 empty switches in `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:173$1064'.
Found and cleaned up 2 empty switches in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:336$996'.
Found and cleaned up 2 empty switches in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:639$775'.
Cleaned up 87 empty switches.

33.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_top.v:201$197 in module ibex_top.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:131$1462 in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.
Marked 2 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:69$1443 in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:1051$1384 in module $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:926$1378 in module $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.
Removed 1 dead cases from process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:583$1365 in module $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:583$1365 in module $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:576$1362 in module $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.
Marked 12 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306 in module $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.
Removed 3 dead cases from process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:300$1267 in module $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.
Marked 6 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:300$1267 in module $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1237 in module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1235 in module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1233 in module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1231 in module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1229 in module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1227 in module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_counter.v:43$1225 in module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
Marked 3 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_counter.v:27$1223 in module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_counter.v:43$1220 in module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
Marked 3 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_counter.v:27$1218 in module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1215 in module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:737$1204 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:209$1203 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:197$1192 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 2 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:152$1184 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:146$1178 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:103$1170 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:97$1165 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:90$1163 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:78$1161 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:69$1159 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:49$1158 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:284$1156 in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
Removed 1 dead cases from process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:219$1146 in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
Marked 3 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:219$1146 in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
Marked 4 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:306$1117 in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:297$1108 in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:89$1098 in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
Removed 1 dead cases from process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:432$1080 in module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
Marked 14 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:432$1080 in module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
Removed 2 dead cases from process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:173$1064 in module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
Marked 28 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:173$1064 in module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:168$1058 in module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
Marked 6 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:230$1053 in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:563$1051 in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.
Marked 28 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:336$996 in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:314$994 in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.
Marked 15 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:303$988 in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.
Removed 6 dead cases from process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_compressed_decoder.v:19$925 in module ibex_compressed_decoder.
Marked 17 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_compressed_decoder.v:19$925 in module ibex_compressed_decoder.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_prefetch_buffer.v:149$905 in module $paramod\ibex_prefetch_buffer\ResetAll=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v:404$867 in module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v:213$837 in module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.
Removed 1 dead cases from process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v:200$832 in module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.
Marked 2 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v:200$832 in module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:595$815 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:407$813 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:407$811 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:389$809 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Removed 1 dead cases from process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:639$775 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Marked 6 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:639$775 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:633$773 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:604$767 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Marked 4 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:483$722 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Removed 1 dead cases from process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:417$721 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:417$721 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Removed 1 dead cases from process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:340$715 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:340$715 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:376$680 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:356$656 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 8 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:276$631 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:267$625 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Removed 1 dead cases from process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:239$617 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:239$617 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Removed 1 dead cases from process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:215$612 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 5 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:215$612 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Removed 1 dead cases from process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:191$607 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 5 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:191$607 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Removed 1 dead cases from process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:183$606 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:183$606 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:178$604 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:164$600 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:159$598 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Removed 1 dead cases from process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:151$597 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:151$597 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Removed 5 dead cases from process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:111$594 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 7 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:111$594 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:105$590 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1239 in module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
Marked 1 switch rules as full_case in process $proc$./rtl/prim_clock_gating.v:16$406 in module prim_clock_gating.
Removed 1 dead cases from process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:0$378 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:0$378 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Removed 1 dead cases from process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:0$375 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:0$375 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$372 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$371 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$370 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$369 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$368 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$367 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$366 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$365 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$364 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$363 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$362 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$361 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$360 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$359 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$358 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$357 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$356 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$355 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$354 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$353 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$352 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$351 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$350 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$349 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$348 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$347 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$346 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$345 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$344 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$343 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$342 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 32 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:65$277 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:55$275 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Removed a total of 30 dead cases.

33.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 28 redundant assignments.
Promoted 502 assignments to connections.

33.3.4. Executing PROC_INIT pass (extract init attributes).

33.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_ni in `\ibex_top.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_top.v:201$197'.
Found async reset \rst_ni in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:131$1462'.
Found async reset \rst_ni in `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:1051$1384'.
Found async reset \rst_ni in `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:576$1362'.
Found async reset \rst_ni in `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1237'.
Found async reset \rst_ni in `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1235'.
Found async reset \rst_ni in `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1233'.
Found async reset \rst_ni in `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1231'.
Found async reset \rst_ni in `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1229'.
Found async reset \rst_ni in `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1227'.
Found async reset \rst_ni in `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_counter.v:43$1225'.
Found async reset \rst_ni in `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_counter.v:43$1220'.
Found async reset \rst_ni in `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1215'.
Found async reset \rst_ni in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:284$1156'.
Found async reset \rst_ni in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:89$1098'.
Found async reset \rst_ni in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:563$1051'.
Found async reset \rst_ni in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:314$994'.
Found async reset \rst_ni in `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_prefetch_buffer.v:149$905'.
Found async reset \rst_ni in `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v:404$867'.
Found async reset \rst_ni in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:595$815'.
Found async reset \rst_ni in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:407$813'.
Found async reset \rst_ni in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:407$811'.
Found async reset \rst_ni in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:633$773'.
Found async reset \rst_ni in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:604$767'.
Found async reset \rst_ni in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:356$656'.
Found async reset \rst_ni in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:267$625'.
Found async reset \rst_ni in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:178$604'.
Found async reset \rst_ni in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:164$600'.
Found async reset \rst_ni in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:159$598'.
Found async reset \rst_ni in `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1239'.
Found async reset \rst_ni in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:55$275'.

33.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 2 switches.
<suppressed ~293 debug messages>

33.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ibex_top.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_top.v:428$230'.
Creating decoders for process `\ibex_top.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_top.v:442$207'.
Creating decoders for process `\ibex_top.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_top.v:439$206'.
Creating decoders for process `\ibex_top.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_top.v:436$205'.
Creating decoders for process `\ibex_top.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_top.v:432$204'.
Creating decoders for process `\ibex_top.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_top.v:201$197'.
     1/1: $0\core_busy_q[3:0]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:150$1494'.
     1/2: $0\rdata_q[95:64]
     2/2: $0\err_q[2:2]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:150$1493'.
     1/2: $0\rdata_q[63:32]
     2/2: $0\err_q[1:1]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:150$1492'.
     1/2: $0\rdata_q[31:0]
     2/2: $0\err_q[0:0]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:98$1464'.
     1/1: $0\instr_addr_q[30:0]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:131$1462'.
     1/1: $0\valid_q[2:0]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:69$1443'.
     1/5: $2\out_valid_o[0:0]
     2/5: $1\out_valid_o[0:0]
     3/5: $1\out_err_plus2_o[0:0]
     4/5: $1\out_err_o[0:0]
     5/5: $1\out_rdata_o[31:0]
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1408'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1407'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1406'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1405'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1404'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1403'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1402'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1401'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1400'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1399'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1398'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1397'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1396'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1395'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1394'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1393'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:1051$1384'.
     1/1: $0\mcountinhibit_q[2:0]
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:954$1381'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:932$1380'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:926$1378'.
     1/1: $1\mcountinhibit_d[2:0]
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:583$1365'.
     1/1: $1\csr_wdata_int[31:0]
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:576$1362'.
     1/1: $0\priv_lvl_q[1:0]
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
     1/136: $3\cpuctrlsts_part_d[7:6] [1]
     2/136: $6\mcause_en[0:0]
     3/136: $4\mepc_d[31:0]
     4/136: $6\mepc_en[0:0]
     5/136: $8\mstatus_d[4:2] [1:0]
     6/136: $8\mstatus_d[4:2] [2]
     7/136: $7\mstatus_d[1:1]
     8/136: $4\mstatus_d[5:1] [3:1]
     9/136: $4\mstatus_d[5:1] [0]
    10/136: $4\mstatus_d[5:1] [4]
    11/136: $5\double_fault_seen_o[0:0]
    12/136: $6\cpuctrlsts_part_d[7:6] [0]
    13/136: $4\double_fault_seen_o[0:0]
    14/136: $7\cpuctrlsts_part_d[7:7]
    15/136: $6\cpuctrlsts_part_we[0:0]
    16/136: $5\cpuctrlsts_part_we[0:0]
    17/136: $5\cpuctrlsts_part_d[7:6]
    18/136: $3\double_fault_seen_o[0:0]
    19/136: $3\mstack_en[0:0]
    20/136: $3\mcause_d[6:0]
    21/136: $5\mcause_en[0:0]
    22/136: $3\mepc_d[31:0]
    23/136: $5\mepc_en[0:0]
    24/136: $6\cpuctrlsts_part_d[7:6] [1]
    25/136: $6\mstatus_d[5:2] [1:0]
    26/136: $6\mstatus_d[5:2] [2]
    27/136: $5\mstatus_en[0:0]
    28/136: $3\mtval_d[31:0]
    29/136: $5\mtval_en[0:0]
    30/136: $4\depc_en[0:0]
    31/136: $2\depc_d[31:0]
    32/136: $4\dcsr_en[0:0]
    33/136: $7\dcsr_d[8:6]
    34/136: $6\dcsr_d[1:0]
    35/136: $4\cpuctrlsts_part_we[0:0]
    36/136: $4\cpuctrlsts_part_d[7:6]
    37/136: $2\mstack_en[0:0]
    38/136: $4\mtval_en[0:0]
    39/136: $2\mtval_d[31:0]
    40/136: $4\mcause_en[0:0]
    41/136: $2\mcause_d[6:0]
    42/136: $4\mepc_en[0:0]
    43/136: $2\mepc_d[31:0]
    44/136: $4\mstatus_en[0:0]
    45/136: $5\mstatus_d[5:2]
    46/136: $2\double_fault_seen_o[0:0]
    47/136: $2\exception_pc[31:0]
    48/136: $3\cpuctrlsts_part_we[0:0]
    49/136: $3\cpuctrlsts_part_d[7:6] [0]
    50/136: $1\mstack_en[0:0]
    51/136: $3\depc_en[0:0]
    52/136: $1\depc_d[31:0]
    53/136: $3\dcsr_en[0:0]
    54/136: $5\dcsr_d[8:6]
    55/136: $4\dcsr_d[1:0]
    56/136: $3\mtval_en[0:0]
    57/136: $1\mtval_d[31:0]
    58/136: $3\mcause_en[0:0]
    59/136: $1\mcause_d[6:0]
    60/136: $3\mepc_en[0:0]
    61/136: $1\mepc_d[31:0]
    62/136: $3\mstatus_en[0:0]
    63/136: $4\mcause_d[6:0]
    64/136: $1\double_fault_seen_o[0:0]
    65/136: $1\priv_lvl_d[1:0]
    66/136: $1\exception_pc[31:0]
    67/136: $6\mstatus_d[5:2] [3]
    68/136: $2\dcsr_d[31:0] [31:28]
    69/136: $2\mstatus_d[5:0] [5:4]
    70/136: $2\mstatus_d[5:0] [3:2]
    71/136: $2\dcsr_d[31:0] [15]
    72/136: $2\dcsr_d[31:0] [14]
    73/136: $2\dcsr_d[31:0] [27:16]
    74/136: $2\mstatus_d[5:0] [1:0]
    75/136: $2\dcsr_d[31:0] [1:0]
    76/136: $2\dcsr_d[31:0] [5]
    77/136: $2\dcsr_d[31:0] [4]
    78/136: $2\dcsr_d[31:0] [3]
    79/136: $2\dcsr_d[31:0] [2]
    80/136: $2\dcsr_d[31:0] [8:6]
    81/136: $2\dcsr_d[31:0] [13:12]
    82/136: $2\dcsr_d[31:0] [11]
    83/136: $3\dcsr_d[1:0]
    84/136: $2\dcsr_d[31:0] [9]
    85/136: $3\mstatus_d[3:2]
    86/136: $2\sv2v_cast_2$func$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:472$1244.$result[1:0]$1326
    87/136: $2\sv2v_cast_2$func$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:472$1244.inp[1:0]$1327
    88/136: $2\mstatus_en[0:0]
    89/136: $2$bitselwrite$sel$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:503$1250[4:0]$1333
    90/136: $2$bitselwrite$data$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:503$1249[31:0]$1332
    91/136: $2$bitselwrite$mask$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:503$1248[31:0]$1331
    92/136: $2$bitselwrite$sel$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:502$1247[4:0]$1330
    93/136: $2$bitselwrite$data$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:502$1246[31:0]$1329
    94/136: $2$bitselwrite$mask$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:502$1245[31:0]$1328
    95/136: $2\cpuctrlsts_part_we[0:0]
    96/136: $2\cpuctrlsts_part_d[7:0]
    97/136: $2\mhpmcounterh_we[31:0]
    98/136: $2\mhpmcounter_we[31:0]
    99/136: $2\mcountinhibit_we[0:0]
   100/136: $2\dscratch1_en[0:0]
   101/136: $2\dscratch0_en[0:0]
   102/136: $2\depc_en[0:0]
   103/136: $2\dcsr_en[0:0]
   104/136: $2\dcsr_d[31:0] [10]
   105/136: $2\mtvec_en[0:0]
   106/136: $2\mtval_en[0:0]
   107/136: $2\mcause_en[0:0]
   108/136: $2\mepc_en[0:0]
   109/136: $2\mscratch_en[0:0]
   110/136: $2\mie_en[0:0]
   111/136: $1$bitselwrite$sel$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:503$1250[4:0]$1325
   112/136: $1$bitselwrite$data$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:503$1249[31:0]$1324
   113/136: $1$bitselwrite$mask$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:503$1248[31:0]$1323
   114/136: $1$bitselwrite$sel$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:502$1247[4:0]$1322
   115/136: $1$bitselwrite$data$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:502$1246[31:0]$1321
   116/136: $1$bitselwrite$mask$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:502$1245[31:0]$1320
   117/136: $1\sv2v_cast_2$func$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:472$1244.inp[1:0]$1319
   118/136: $1\sv2v_cast_2$func$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:472$1244.$result[1:0]$1318
   119/136: $1\cpuctrlsts_part_we[0:0]
   120/136: $1\cpuctrlsts_part_d[7:0]
   121/136: $1\mhpmcounterh_we[31:0]
   122/136: $1\mhpmcounter_we[31:0]
   123/136: $1\mcountinhibit_we[0:0]
   124/136: $1\dscratch1_en[0:0]
   125/136: $1\dscratch0_en[0:0]
   126/136: $1\depc_en[0:0]
   127/136: $1\dcsr_en[0:0]
   128/136: $1\dcsr_d[31:0]
   129/136: $1\mtvec_en[0:0]
   130/136: $1\mtval_en[0:0]
   131/136: $1\mcause_en[0:0]
   132/136: $1\mepc_en[0:0]
   133/136: $1\mscratch_en[0:0]
   134/136: $1\mie_en[0:0]
   135/136: $1\mstatus_en[0:0]
   136/136: $1\mstatus_d[5:0]
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:300$1267'.
     1/29: $5\illegal_csr[0:0]
     2/29: $4\illegal_csr[0:0]
     3/29: $1\csr_rdata_int[31:0] [31]
     4/29: $1\csr_rdata_int[31:0] [7]
     5/29: $1\csr_rdata_int[31:0] [6:4]
     6/29: $1\csr_rdata_int[31:0] [3]
     7/29: $2$mem2reg_rd$\mhpmevent$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:392$1255_DATA[31:0]$1282
     8/29: $1\csr_rdata_int[31:0] [2:0]
     9/29: $1\csr_rdata_int[31:0] [10:8]
    10/29: $2\illegal_csr[0:0]
    11/29: $1\csr_rdata_int[31:0] [20:18]
    12/29: $1\csr_rdata_int[31:0] [12]
    13/29: $1\csr_rdata_int[31:0] [17]
    14/29: $1\csr_rdata_int[31:0] [15:13]
    15/29: $1\csr_rdata_int[31:0] [16]
    16/29: $2$mem2reg_rd$\mhpmcounter$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:394$1257_DATA[63:0]$1284
    17/29: $1\csr_rdata_int[31:0] [30:22]
    18/29: $1\csr_rdata_int[31:0] [11]
    19/29: $3\illegal_csr[0:0]
    20/29: $2$mem2reg_rd$\mhpmcounter$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:393$1256_DATA[63:0]$1283
    21/29: $1\csr_rdata_int[31:0] [21]
    22/29: $1$mem2reg_rd$\mhpmcounter$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:394$1257_DATA[63:0]$1279
    23/29: $1$mem2reg_rd$\mhpmcounter$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:394$1257_ADDR[4:0]$1278
    24/29: $1$mem2reg_rd$\mhpmcounter$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:393$1256_DATA[63:0]$1277
    25/29: $1$mem2reg_rd$\mhpmcounter$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:393$1256_ADDR[4:0]$1276
    26/29: $1$mem2reg_rd$\mhpmevent$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:392$1255_DATA[31:0]$1275
    27/29: $1$mem2reg_rd$\mhpmevent$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:392$1255_ADDR[4:0]$1274
    28/29: $1\illegal_csr[0:0]
    29/29: $1\dbg_csr[0:0]
Creating decoders for process `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1237'.
     1/1: $0\rdata_q[17:0]
Creating decoders for process `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1235'.
     1/1: $0\rdata_q[31:0]
Creating decoders for process `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1233'.
     1/1: $0\rdata_q[31:0]
Creating decoders for process `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1231'.
     1/1: $0\rdata_q[2:0]
Creating decoders for process `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1229'.
     1/1: $0\rdata_q[31:0]
Creating decoders for process `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1227'.
     1/1: $0\rdata_q[6:0]
Creating decoders for process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_counter.v:43$1225'.
     1/1: $0\counter_q[63:0]
Creating decoders for process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_counter.v:27$1223'.
     1/4: $2\counter_d[63:0]
     2/4: $1\counter_d[63:0]
     3/4: $1\counter_load[63:0] [63:32]
     4/4: $1\counter_load[63:0] [31:0]
Creating decoders for process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_counter.v:43$1220'.
     1/1: $0\counter_q[63:0]
Creating decoders for process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_counter.v:27$1218'.
     1/4: $2\counter_d[63:0]
     2/4: $1\counter_d[63:0]
     3/4: $1\counter_load[63:0] [63:32]
     4/4: $1\counter_load[63:0] [31:0]
Creating decoders for process `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1215'.
     1/1: $0\rdata_q[7:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:734$1214'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:731$1213'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:728$1212'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:725$1211'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:722$1210'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:719$1209'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:715$1208'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:712$1207'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:709$1206'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:705$1205'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:737$1204'.
     1/1: $1\result_o[31:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:209$1203'.
     1/1: $1\bwlogic_result[31:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:197$1192'.
     1/1: $1\bwlogic_op_b_negate[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:169$1186'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:152$1184'.
     1/2: $2\shift_left[0:0]
     2/2: $1\shift_left[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:146$1178'.
     1/1: $1\shift_amt[4:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:144$1176'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:103$1170'.
     1/1: $1\cmp_result[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:97$1165'.
     1/1: $1\is_greater_equal[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:90$1163'.
     1/1: $1\cmp_signed[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:78$1161'.
     1/1: $1\adder_in_b[32:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:69$1159'.
     1/1: $1\adder_in_a[32:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:49$1158'.
     1/1: $1\adder_op_b_negate[0:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:284$1156'.
     1/1: $0\gen_mult_fast.mult_state_q[1:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:219$1146'.
     1/16: $1\accum[33:0] [33:18]
     2/16: $1\accum[33:0] [17:0]
     3/16: $2\gen_mult_fast.mult_state_d[1:0]
     4/16: $2\mult_valid[0:0]
     5/16: $3\mac_res_d[33:0]
     6/16: $2\accum[33:0]
     7/16: $2\mac_res_d[33:0]
     8/16: $1\gen_mult_fast.mult_state_d[1:0]
     9/16: $1\mac_res_d[33:0]
    10/16: $2\mult_hold[0:0]
    11/16: $1\sign_b[0:0]
    12/16: $1\sign_a[0:0]
    13/16: $1\gen_mult_fast.mult_op_b[15:0]
    14/16: $1\gen_mult_fast.mult_op_a[15:0]
    15/16: $1\mult_hold[0:0]
    16/16: $1\mult_valid[0:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:306$1117'.
     1/16: $4\op_remainder_d[33:0]
     2/16: $3\op_remainder_d[33:0]
     3/16: $2\div_by_zero_d[0:0]
     4/16: $2\md_state_d[2:0]
     5/16: $2\op_remainder_d[33:0]
     6/16: $1\div_counter_d[4:0]
     7/16: $1\alu_operand_b_o[32:0]
     8/16: $1\alu_operand_a_o[32:0]
     9/16: $1\md_state_d[2:0]
    10/16: $1\div_by_zero_d[0:0]
    11/16: $1\op_remainder_d[33:0]
    12/16: $1\div_hold[0:0]
    13/16: $1\div_valid[0:0]
    14/16: $1\op_quotient_d[31:0]
    15/16: $1\op_numerator_d[31:0]
    16/16: $1\op_denominator_d[31:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:297$1108'.
     1/1: $1\is_greater_equal[0:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:89$1098'.
     1/5: $0\md_state_q[2:0]
     2/5: $0\div_by_zero_q[0:0]
     3/5: $0\div_counter_q[4:0]
     4/5: $0\op_quotient_q[31:0]
     5/5: $0\op_numerator_q[31:0]
Creating decoders for process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:150$1093'.
Creating decoders for process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:432$1080'.
     1/50: $9\alu_op_a_mux_sel_o[1:0]
     2/50: $9\alu_op_b_mux_sel_o[0:0]
     3/50: $8\alu_op_a_mux_sel_o[1:0]
     4/50: $9\imm_b_mux_sel_o[2:0]
     5/50: $2\imm_a_mux_sel_o[0:0]
     6/50: $15\alu_operator_o[6:0]
     7/50: $8\imm_b_mux_sel_o[2:0]
     8/50: $8\alu_op_b_mux_sel_o[0:0]
     9/50: $7\alu_op_a_mux_sel_o[1:0]
    10/50: $7\alu_op_b_mux_sel_o[0:0]
    11/50: $6\alu_op_a_mux_sel_o[1:0]
    12/50: $14\alu_operator_o[6:0]
    13/50: $7\imm_b_mux_sel_o[2:0]
    14/50: $13\alu_operator_o[6:0]
    15/50: $3\div_sel_o[0:0]
    16/50: $3\mult_sel_o[0:0]
    17/50: $2\div_sel_o[0:0]
    18/50: $2\mult_sel_o[0:0]
    19/50: $12\alu_operator_o[6:0]
    20/50: $11\alu_operator_o[6:0]
    21/50: $10\alu_operator_o[6:0]
    22/50: $9\alu_operator_o[6:0]
    23/50: $8\alu_operator_o[6:0]
    24/50: $7\alu_operator_o[6:0]
    25/50: $6\alu_op_b_mux_sel_o[0:0]
    26/50: $6\imm_b_mux_sel_o[2:0]
    27/50: $6\alu_operator_o[6:0]
    28/50: $5\imm_b_mux_sel_o[2:0]
    29/50: $5\alu_op_b_mux_sel_o[0:0]
    30/50: $5\alu_op_a_mux_sel_o[1:0]
    31/50: $4\alu_op_b_mux_sel_o[0:0]
    32/50: $4\alu_op_a_mux_sel_o[1:0]
    33/50: $5\alu_operator_o[6:0]
    34/50: $4\imm_b_mux_sel_o[2:0]
    35/50: $4\alu_operator_o[6:0]
    36/50: $3\alu_operator_o[6:0]
    37/50: $3\imm_b_mux_sel_o[2:0]
    38/50: $3\alu_op_b_mux_sel_o[0:0]
    39/50: $3\alu_op_a_mux_sel_o[1:0]
    40/50: $2\alu_operator_o[6:0]
    41/50: $2\imm_b_mux_sel_o[2:0]
    42/50: $2\alu_op_b_mux_sel_o[0:0]
    43/50: $2\alu_op_a_mux_sel_o[1:0]
    44/50: $1\alu_op_b_mux_sel_o[0:0]
    45/50: $1\alu_op_a_mux_sel_o[1:0]
    46/50: $1\alu_operator_o[6:0]
    47/50: $1\imm_b_mux_sel_o[2:0]
    48/50: $1\div_sel_o[0:0]
    49/50: $1\mult_sel_o[0:0]
    50/50: $1\imm_a_mux_sel_o[0:0]
Creating decoders for process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:173$1064'.
     1/93: $3\csr_access_o[0:0]
     2/93: $2\branch_in_dec_o[0:0]
     3/93: $6\jump_set_o[0:0]
     4/93: $3\jump_in_dec_o[0:0]
     5/93: $3\data_we_o[0:0]
     6/93: $3\data_req_o[0:0]
     7/93: $6\rf_we[0:0]
     8/93: $25\illegal_insn[0:0]
     9/93: $3\csr_op[1:0]
    10/93: $3\csr_illegal[0:0]
    11/93: $3\rf_ren_a_o[0:0]
    12/93: $24\illegal_insn[0:0]
    13/93: $3\ecall_insn_o[0:0]
    14/93: $23\illegal_insn[0:0]
    15/93: $3\wfi_insn_o[0:0]
    16/93: $3\dret_insn_o[0:0]
    17/93: $3\mret_insn_o[0:0]
    18/93: $3\ebrk_insn_o[0:0]
    19/93: $22\illegal_insn[0:0]
    20/93: $2\wfi_insn_o[0:0]
    21/93: $2\ecall_insn_o[0:0]
    22/93: $2\dret_insn_o[0:0]
    23/93: $2\mret_insn_o[0:0]
    24/93: $2\ebrk_insn_o[0:0]
    25/93: $5\rf_we[0:0]
    26/93: $2\csr_illegal[0:0]
    27/93: $2\rf_wdata_sel_o[0:0]
    28/93: $2\rf_ren_a_o[0:0]
    29/93: $2\csr_access_o[0:0]
    30/93: $2\csr_op[1:0]
    31/93: $3\icache_inval_o[0:0]
    32/93: $5\jump_set_o[0:0]
    33/93: $4\rf_we[0:0]
    34/93: $21\illegal_insn[0:0]
    35/93: $2\jump_in_dec_o[0:0]
    36/93: $4\jump_set_o[0:0]
    37/93: $2\icache_inval_o[0:0]
    38/93: $20\illegal_insn[0:0]
    39/93: $3\multdiv_signed_mode_o[1:0]
    40/93: $3\multdiv_operator_o[1:0]
    41/93: $19\illegal_insn[0:0]
    42/93: $2\multdiv_signed_mode_o[1:0]
    43/93: $2\multdiv_operator_o[1:0]
    44/93: $18\illegal_insn[0:0]
    45/93: $17\illegal_insn[0:0]
    46/93: $16\illegal_insn[0:0]
    47/93: $15\illegal_insn[0:0]
    48/93: $14\illegal_insn[0:0]
    49/93: $13\illegal_insn[0:0]
    50/93: $12\illegal_insn[0:0]
    51/93: $11\illegal_insn[0:0]
    52/93: $10\illegal_insn[0:0]
    53/93: $9\illegal_insn[0:0]
    54/93: $8\illegal_insn[0:0]
    55/93: $7\illegal_insn[0:0]
    56/93: $3\data_type_o[1:0]
    57/93: $6\illegal_insn[0:0]
    58/93: $2\lw_sw_en_o[0:0]
    59/93: $2\data_we_o[0:0]
    60/93: $2\data_req_o[0:0]
    61/93: $2\data_type_o[1:0]
    62/93: $5\illegal_insn[0:0]
    63/93: $4\illegal_insn[0:0]
    64/93: $3\illegal_insn[0:0]
    65/93: $2\illegal_insn[0:0]
    66/93: $3\jump_set_o[0:0]
    67/93: $3\rf_we[0:0]
    68/93: $2\jump_set_o[0:0]
    69/93: $2\rf_we[0:0]
    70/93: $1\rf_we[0:0]
    71/93: $1\jump_set_o[0:0]
    72/93: $1\jump_in_dec_o[0:0]
    73/93: $1\csr_illegal[0:0]
    74/93: $1\illegal_insn[0:0]
    75/93: $1\branch_in_dec_o[0:0]
    76/93: $1\data_sign_extension_o[0:0]
    77/93: $1\lw_sw_en_o[0:0]
    78/93: $1\data_type_o[1:0]
    79/93: $1\multdiv_signed_mode_o[1:0]
    80/93: $1\multdiv_operator_o[1:0]
    81/93: $1\rf_wdata_sel_o[0:0]
    82/93: $1\wfi_insn_o[0:0]
    83/93: $1\ecall_insn_o[0:0]
    84/93: $1\dret_insn_o[0:0]
    85/93: $1\mret_insn_o[0:0]
    86/93: $1\ebrk_insn_o[0:0]
    87/93: $1\rf_ren_b_o[0:0]
    88/93: $1\rf_ren_a_o[0:0]
    89/93: $1\csr_access_o[0:0]
    90/93: $1\icache_inval_o[0:0]
    91/93: $1\csr_op[1:0]
    92/93: $1\data_we_o[0:0]
    93/93: $1\data_req_o[0:0]
Creating decoders for process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:168$1058'.
     1/1: $1\csr_op_o[1:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:230$1053'.
     1/21: $6\load_err_prio[0:0]
     2/21: $5\store_err_prio[0:0]
     3/21: $5\load_err_prio[0:0]
     4/21: $4\ebrk_insn_prio[0:0]
     5/21: $4\load_err_prio[0:0]
     6/21: $4\store_err_prio[0:0]
     7/21: $3\ecall_insn_prio[0:0]
     8/21: $3\load_err_prio[0:0]
     9/21: $3\store_err_prio[0:0]
    10/21: $3\ebrk_insn_prio[0:0]
    11/21: $2\illegal_insn_prio[0:0]
    12/21: $2\load_err_prio[0:0]
    13/21: $2\store_err_prio[0:0]
    14/21: $2\ebrk_insn_prio[0:0]
    15/21: $2\ecall_insn_prio[0:0]
    16/21: $1\instr_fetch_err_prio[0:0]
    17/21: $1\load_err_prio[0:0]
    18/21: $1\store_err_prio[0:0]
    19/21: $1\ebrk_insn_prio[0:0]
    20/21: $1\ecall_insn_prio[0:0]
    21/21: $1\illegal_insn_prio[0:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:563$1051'.
     1/9: $0\illegal_insn_q[0:0]
     2/9: $0\exc_req_q[0:0]
     3/9: $0\store_err_q[0:0]
     4/9: $0\load_err_q[0:0]
     5/9: $0\enter_debug_mode_prio_q[0:0]
     6/9: $0\debug_mode_q[0:0]
     7/9: $0\do_single_step_q[0:0]
     8/9: $0\nmi_mode_q[0:0]
     9/9: $0\ctrl_fsm_cs[3:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:336$996'.
     1/110: $8\halt_if[0:0]
     2/110: $17\ctrl_fsm_ns[3:0]
     3/110: $16\ctrl_fsm_ns[3:0]
     4/110: $4\csr_restore_dret_id_o[0:0]
     5/110: $4\debug_mode_d[0:0]
     6/110: $8\pc_set_o[0:0]
     7/110: $4\pc_mux_o[2:0]
     8/110: $15\ctrl_fsm_ns[3:0]
     9/110: $6\nmi_mode_d[0:0]
    10/110: $5\nmi_mode_d[0:0]
    11/110: $3\csr_restore_mret_id_o[0:0]
    12/110: $7\pc_set_o[0:0]
    13/110: $3\pc_mux_o[2:0]
    14/110: $3\debug_mode_d[0:0]
    15/110: $14\ctrl_fsm_ns[3:0]
    16/110: $3\csr_restore_dret_id_o[0:0]
    17/110: $4\flush_id[0:0]
    18/110: $13\ctrl_fsm_ns[3:0]
    19/110: $6\csr_save_cause_o[0:0]
    20/110: $6\csr_save_id_o[0:0]
    21/110: $6\pc_set_o[0:0]
    22/110: $9\exc_cause_o[6:0]
    23/110: $6\csr_mtval_o[31:0]
    24/110: $8\exc_cause_o[6:0]
    25/110: $12\ctrl_fsm_ns[3:0]
    26/110: $3\flush_id[0:0]
    27/110: $5\csr_save_cause_o[0:0]
    28/110: $5\csr_save_id_o[0:0]
    29/110: $5\pc_set_o[0:0]
    30/110: $4\csr_save_id_o[0:0]
    31/110: $11\ctrl_fsm_ns[3:0]
    32/110: $2\flush_id[0:0]
    33/110: $5\csr_mtval_o[31:0]
    34/110: $4\csr_save_cause_o[0:0]
    35/110: $3\csr_save_id_o[0:0]
    36/110: $7\exc_cause_o[6:0]
    37/110: $4\pc_set_o[0:0]
    38/110: $2\exc_pc_mux_o[1:0]
    39/110: $2\pc_mux_o[2:0]
    40/110: $2\debug_mode_d[0:0]
    41/110: $4\nmi_mode_d[0:0]
    42/110: $2\csr_restore_dret_id_o[0:0]
    43/110: $2\csr_restore_mret_id_o[0:0]
    44/110: $2\debug_csr_save_o[0:0]
    45/110: $2\csr_save_id_o[0:0]
    46/110: $3\csr_save_cause_o[0:0]
    47/110: $6\exc_cause_o[6:0]
    48/110: $5\exc_cause_o[6:0]
    49/110: $4\exc_cause_o[6:0]
    50/110: $4\sv2v_cast_5$func$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:447$939.$result[4:0]$1025
    51/110: $4\sv2v_cast_5$func$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:447$939.inp[4:0]$1026
    52/110: $4\csr_mtval_o[31:0]
    53/110: $3\nmi_mode_d[0:0]
    54/110: $3\csr_mtval_o[31:0]
    55/110: $3\exc_cause_o[6:0]
    56/110: $3\sv2v_cast_5$func$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:447$939.inp[4:0]$1020
    57/110: $3\sv2v_cast_5$func$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:447$939.$result[4:0]$1019
    58/110: $2\sv2v_cast_5$func$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:447$939.inp[4:0]$1016
    59/110: $2\sv2v_cast_5$func$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:447$939.$result[4:0]$1015
    60/110: $2\nmi_mode_d[0:0]
    61/110: $2\csr_mtval_o[31:0]
    62/110: $2\exc_cause_o[6:0]
    63/110: $2\csr_save_cause_o[0:0]
    64/110: $2\csr_save_if_o[0:0]
    65/110: $3\pc_set_o[0:0]
    66/110: $7\halt_if[0:0]
    67/110: $10\ctrl_fsm_ns[3:0]
    68/110: $6\halt_if[0:0]
    69/110: $9\ctrl_fsm_ns[3:0]
    70/110: $5\halt_if[0:0]
    71/110: $8\ctrl_fsm_ns[3:0]
    72/110: $4\halt_if[0:0]
    73/110: $2\perf_jump_o[0:0]
    74/110: $2\perf_tbranch_o[0:0]
    75/110: $2\pc_set_o[0:0]
    76/110: $7\ctrl_fsm_ns[3:0]
    77/110: $6\ctrl_fsm_ns[3:0]
    78/110: $2\retain_id[0:0]
    79/110: $3\halt_if[0:0]
    80/110: $5\ctrl_fsm_ns[3:0]
    81/110: $2\halt_if[0:0]
    82/110: $4\ctrl_fsm_ns[3:0]
    83/110: $3\ctrl_fsm_ns[3:0]
    84/110: $2\ctrl_fsm_ns[3:0]
    85/110: $2\ctrl_busy_o[0:0]
    86/110: $1\ctrl_fsm_ns[3:0]
    87/110: $1\pc_set_o[0:0]
    88/110: $1\pc_mux_o[2:0]
    89/110: $1\instr_req_o[0:0]
    90/110: $1\sv2v_cast_5$func$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:447$939.inp[4:0]$1000
    91/110: $1\sv2v_cast_5$func$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:447$939.$result[4:0]$999
    92/110: $1\retain_id[0:0]
    93/110: $1\halt_if[0:0]
    94/110: $1\debug_mode_d[0:0]
    95/110: $1\nmi_mode_d[0:0]
    96/110: $1\controller_run_o[0:0]
    97/110: $1\flush_id[0:0]
    98/110: $1\perf_tbranch_o[0:0]
    99/110: $1\perf_jump_o[0:0]
   100/110: $1\debug_csr_save_o[0:0]
   101/110: $1\debug_mode_entering_o[0:0]
   102/110: $1\csr_mtval_o[31:0]
   103/110: $1\csr_save_cause_o[0:0]
   104/110: $1\csr_restore_dret_id_o[0:0]
   105/110: $1\csr_restore_mret_id_o[0:0]
   106/110: $1\csr_save_id_o[0:0]
   107/110: $1\csr_save_if_o[0:0]
   108/110: $1\exc_cause_o[6:0]
   109/110: $1\exc_pc_mux_o[1:0]
   110/110: $1\ctrl_busy_o[0:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:314$994'.
     1/1: $0\debug_cause_q[2:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:303$988'.
     1/15: $15\mfip_id[3:0]
     2/15: $14\mfip_id[3:0]
     3/15: $13\mfip_id[3:0]
     4/15: $12\mfip_id[3:0]
     5/15: $11\mfip_id[3:0]
     6/15: $10\mfip_id[3:0]
     7/15: $9\mfip_id[3:0]
     8/15: $8\mfip_id[3:0]
     9/15: $7\mfip_id[3:0]
    10/15: $6\mfip_id[3:0]
    11/15: $5\mfip_id[3:0]
    12/15: $4\mfip_id[3:0]
    13/15: $3\mfip_id[3:0]
    14/15: $2\mfip_id[3:0]
    15/15: $1\mfip_id[3:0]
Creating decoders for process `\ibex_compressed_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_compressed_decoder.v:19$925'.
     1/25: $11\instr_o[31:0]
     2/25: $10\instr_o[31:0]
     3/25: $14\illegal_instr_o[0:0]
     4/25: $9\instr_o[31:0]
     5/25: $13\illegal_instr_o[0:0]
     6/25: $12\illegal_instr_o[0:0]
     7/25: $8\instr_o[31:0]
     8/25: $11\illegal_instr_o[0:0]
     9/25: $10\illegal_instr_o[0:0]
    10/25: $9\illegal_instr_o[0:0]
    11/25: $7\instr_o[31:0]
    12/25: $6\instr_o[31:0]
    13/25: $8\illegal_instr_o[0:0]
    14/25: $7\illegal_instr_o[0:0]
    15/25: $6\illegal_instr_o[0:0]
    16/25: $5\instr_o[31:0]
    17/25: $5\illegal_instr_o[0:0]
    18/25: $4\instr_o[31:0]
    19/25: $3\instr_o[31:0]
    20/25: $4\illegal_instr_o[0:0]
    21/25: $3\illegal_instr_o[0:0]
    22/25: $2\illegal_instr_o[0:0]
    23/25: $2\instr_o[31:0]
    24/25: $1\illegal_instr_o[0:0]
    25/25: $1\instr_o[31:0]
Creating decoders for process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_prefetch_buffer.v:126$908'.
     1/1: $0\fetch_addr_q[31:0]
Creating decoders for process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_prefetch_buffer.v:110$907'.
     1/1: $0\stored_addr_q[31:0]
Creating decoders for process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_prefetch_buffer.v:149$905'.
     1/4: $0\branch_discard_q[1:0]
     2/4: $0\rdata_outstanding_q[1:0]
     3/4: $0\discard_req_q[0:0]
     4/4: $0\valid_req_q[0:0]
Creating decoders for process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v:461$871'.
     1/1: $0\instr_prev_rd_id_o[4:0]
Creating decoders for process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v:441$870'.
     1/8: $0\pc_id_o[31:0]
     2/8: $0\illegal_c_insn_id_o[0:0]
     3/8: $0\instr_fetch_err_plus2_o[0:0]
     4/8: $0\instr_fetch_err_o[0:0]
     5/8: $0\instr_is_compressed_id_o[0:0]
     6/8: $0\instr_rdata_c_id_o[15:0]
     7/8: $0\instr_rdata_alu_id_o[31:0]
     8/8: $0\instr_rdata_id_o[31:0]
Creating decoders for process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v:399$869'.
Creating decoders for process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v:404$867'.
     1/2: $0\instr_new_id_q[0:0]
     2/2: $0\instr_valid_id_q[0:0]
Creating decoders for process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v:213$837'.
     1/1: $1\fetch_addr_n[31:0]
Creating decoders for process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v:200$832'.
     1/2: $1\exc_pc[31:0]
     2/2: $1\irq_vec[4:0]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:595$815'.
     1/1: $0\g_branch_set_flop.branch_set_raw_q[0:0]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:407$813'.
     1/1: $0\imd_val_q[33:0]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:407$811'.
     1/1: $0\imd_val_q[67:34]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:389$809'.
     1/1: $1\imm_b[31:0]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:388$808'.
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:385$807'.
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:639$775'.
     1/36: $6\id_fsm_d[0:0]
     2/36: $4\stall_jump[0:0]
     3/36: $4\stall_branch[0:0]
     4/36: $5\stall_multdiv[0:0]
     5/36: $5\rf_we_raw[0:0]
     6/36: $4\stall_multdiv[0:0]
     7/36: $4\rf_we_raw[0:0]
     8/36: $5\id_fsm_d[0:0]
     9/36: $4\id_fsm_d[0:0]
    10/36: $3\id_fsm_d[0:0]
    11/36: $3\stall_alu[0:0]
    12/36: $3\rf_we_raw[0:0]
    13/36: $3\stall_jump[0:0]
    14/36: $3\stall_branch[0:0]
    15/36: $3\stall_multdiv[0:0]
    16/36: $3\jump_set_raw[0:0]
    17/36: $3\branch_set_raw_d[0:0]
    18/36: $3\perf_branch_o[0:0]
    19/36: $2\id_fsm_d[0:0]
    20/36: $2\stall_alu[0:0]
    21/36: $2\rf_we_raw[0:0]
    22/36: $2\stall_jump[0:0]
    23/36: $2\stall_branch[0:0]
    24/36: $2\stall_multdiv[0:0]
    25/36: $2\jump_set_raw[0:0]
    26/36: $2\branch_set_raw_d[0:0]
    27/36: $2\perf_branch_o[0:0]
    28/36: $1\id_fsm_d[0:0]
    29/36: $1\stall_alu[0:0]
    30/36: $1\rf_we_raw[0:0]
    31/36: $1\stall_jump[0:0]
    32/36: $1\stall_branch[0:0]
    33/36: $1\stall_multdiv[0:0]
    34/36: $1\jump_set_raw[0:0]
    35/36: $1\branch_set_raw_d[0:0]
    36/36: $1\perf_branch_o[0:0]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:633$773'.
     1/1: $0\id_fsm_q[0:0]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:604$767'.
     1/1: $0\branch_jump_set_done_q[0:0]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:483$722'.
     1/4: $4\csr_pipe_flush[0:0]
     2/4: $3\csr_pipe_flush[0:0]
     3/4: $2\csr_pipe_flush[0:0]
     4/4: $1\csr_pipe_flush[0:0]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:417$721'.
     1/1: $1\rf_wdata_id_o[31:0]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:340$715'.
     1/1: $1\alu_operand_a[31:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:376$680'.
     1/1: $1\data_we_o[0:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:356$656'.
     1/4: $0\lsu_err_q[0:0]
     2/4: $0\pmp_err_q[0:0]
     3/4: $0\handle_misaligned_q[0:0]
     4/4: $0\ls_fsm_cs[2:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:276$631'.
     1/45: $8\ls_fsm_ns[2:0]
     2/45: $3\rdata_update[0:0]
     3/45: $7\addr_update[0:0]
     4/45: $4\lsu_err_d[0:0]
     5/45: $4\pmp_err_d[0:0]
     6/45: $7\handle_misaligned_d[0:0]
     7/45: $7\ls_fsm_ns[2:0]
     8/45: $6\addr_update[0:0]
     9/45: $5\ctrl_update[0:0]
    10/45: $6\handle_misaligned_d[0:0]
    11/45: $6\ls_fsm_ns[2:0]
    12/45: $5\handle_misaligned_d[0:0]
    13/45: $5\addr_update[0:0]
    14/45: $5\ls_fsm_ns[2:0]
    15/45: $2\rdata_update[0:0]
    16/45: $3\lsu_err_d[0:0]
    17/45: $3\pmp_err_d[0:0]
    18/45: $4\ls_fsm_ns[2:0]
    19/45: $4\handle_misaligned_d[0:0]
    20/45: $4\ctrl_update[0:0]
    21/45: $4\addr_update[0:0]
    22/45: $3\ls_fsm_ns[2:0]
    23/45: $3\handle_misaligned_d[0:0]
    24/45: $3\addr_update[0:0]
    25/45: $3\ctrl_update[0:0]
    26/45: $2\ls_fsm_ns[2:0]
    27/45: $2\handle_misaligned_d[0:0]
    28/45: $2\ctrl_update[0:0]
    29/45: $2\addr_update[0:0]
    30/45: $2\perf_store_o[0:0]
    31/45: $2\perf_load_o[0:0]
    32/45: $2\lsu_err_d[0:0]
    33/45: $2\pmp_err_d[0:0]
    34/45: $2\data_req_o[0:0]
    35/45: $1\ls_fsm_ns[2:0]
    36/45: $1\lsu_err_d[0:0]
    37/45: $1\pmp_err_d[0:0]
    38/45: $1\handle_misaligned_d[0:0]
    39/45: $1\ctrl_update[0:0]
    40/45: $1\addr_update[0:0]
    41/45: $1\perf_store_o[0:0]
    42/45: $1\perf_load_o[0:0]
    43/45: $1\data_req_o[0:0]
    44/45: $1\rdata_update[0:0]
    45/45: $1\addr_incr_req_o[0:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:267$625'.
     1/2: $0\lsu_lw_sw_state[0:0]
     2/2: $0\data_rdata_rsrv[31:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:239$617'.
     1/1: $1\data_rdata_ext[31:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:215$612'.
     1/5: $5\rdata_b_ext[31:0]
     2/5: $4\rdata_b_ext[31:0]
     3/5: $3\rdata_b_ext[31:0]
     4/5: $2\rdata_b_ext[31:0]
     5/5: $1\rdata_b_ext[31:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:191$607'.
     1/5: $5\rdata_h_ext[31:0]
     2/5: $4\rdata_h_ext[31:0]
     3/5: $3\rdata_h_ext[31:0]
     4/5: $2\rdata_h_ext[31:0]
     5/5: $1\rdata_h_ext[31:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:183$606'.
     1/1: $1\rdata_w_ext[31:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:178$604'.
     1/1: $0\addr_last_q[31:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:164$600'.
     1/4: $0\data_we_q[0:0]
     2/4: $0\data_sign_ext_q[0:0]
     3/4: $0\data_type_q[1:0]
     4/4: $0\rdata_offset_q[1:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:159$598'.
     1/1: $0\rdata_q[23:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:151$597'.
     1/1: $1\data_wdata[31:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:111$594'.
     1/7: $7\data_be[3:0]
     2/7: $6\data_be[3:0]
     3/7: $5\data_be[3:0]
     4/7: $4\data_be[3:0]
     5/7: $3\data_be[3:0]
     6/7: $2\data_be[3:0]
     7/7: $1\data_be[3:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:105$590'.
     1/1: $1\data_addr[31:0]
Creating decoders for process `$paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_wb_stage.v:0$589'.
Creating decoders for process `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1239'.
     1/1: $0\rdata_q[5:0]
Creating decoders for process `\prim_clock_gating.$proc$./rtl/prim_clock_gating.v:16$406'.
     1/1: $1\en_latch[0:0]
Creating decoders for process `$paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_core.v:0$397'.
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:0$378'.
     1/1: $1$mem2reg_rd$\mem$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:48$274_DATA[31:0]$380
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:0$375'.
     1/1: $1$mem2reg_rd$\mem$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:47$273_DATA[31:0]$377
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:145$374'.
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$372'.
     1/1: $1\mem[31][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$371'.
     1/1: $1\mem[30][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$370'.
     1/1: $1\mem[29][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$369'.
     1/1: $1\mem[28][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$368'.
     1/1: $1\mem[27][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$367'.
     1/1: $1\mem[26][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$366'.
     1/1: $1\mem[25][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$365'.
     1/1: $1\mem[24][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$364'.
     1/1: $1\mem[23][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$363'.
     1/1: $1\mem[22][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$362'.
     1/1: $1\mem[21][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$361'.
     1/1: $1\mem[20][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$360'.
     1/1: $1\mem[19][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$359'.
     1/1: $1\mem[18][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$358'.
     1/1: $1\mem[17][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$357'.
     1/1: $1\mem[16][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$356'.
     1/1: $1\mem[15][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$355'.
     1/1: $1\mem[14][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$354'.
     1/1: $1\mem[13][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$353'.
     1/1: $1\mem[12][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$352'.
     1/1: $1\mem[11][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$351'.
     1/1: $1\mem[10][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$350'.
     1/1: $1\mem[9][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$349'.
     1/1: $1\mem[8][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$348'.
     1/1: $1\mem[7][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$347'.
     1/1: $1\mem[6][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$346'.
     1/1: $1\mem[5][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$345'.
     1/1: $1\mem[4][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$344'.
     1/1: $1\mem[3][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$343'.
     1/1: $1\mem[2][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$342'.
     1/1: $1\mem[1][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:65$277'.
     1/32: $32\waddr_onehot_a[31:31]
     2/32: $31\waddr_onehot_a[30:30]
     3/32: $30\waddr_onehot_a[29:29]
     4/32: $29\waddr_onehot_a[28:28]
     5/32: $28\waddr_onehot_a[27:27]
     6/32: $27\waddr_onehot_a[26:26]
     7/32: $26\waddr_onehot_a[25:25]
     8/32: $25\waddr_onehot_a[24:24]
     9/32: $24\waddr_onehot_a[23:23]
    10/32: $23\waddr_onehot_a[22:22]
    11/32: $22\waddr_onehot_a[21:21]
    12/32: $21\waddr_onehot_a[20:20]
    13/32: $20\waddr_onehot_a[19:19]
    14/32: $19\waddr_onehot_a[18:18]
    15/32: $18\waddr_onehot_a[17:17]
    16/32: $17\waddr_onehot_a[16:16]
    17/32: $16\waddr_onehot_a[15:15]
    18/32: $15\waddr_onehot_a[14:14]
    19/32: $14\waddr_onehot_a[13:13]
    20/32: $13\waddr_onehot_a[12:12]
    21/32: $12\waddr_onehot_a[11:11]
    22/32: $11\waddr_onehot_a[10:10]
    23/32: $10\waddr_onehot_a[9:9]
    24/32: $9\waddr_onehot_a[8:8]
    25/32: $8\waddr_onehot_a[7:7]
    26/32: $7\waddr_onehot_a[6:6]
    27/32: $6\waddr_onehot_a[5:5]
    28/32: $5\waddr_onehot_a[4:4]
    29/32: $4\waddr_onehot_a[3:3]
    30/32: $3\waddr_onehot_a[2:2]
    31/32: $2\waddr_onehot_a[1:1]
    32/32: $1\waddr_onehot_a[0:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:55$275'.
     1/1: $0\wdata_a_q[31:0]

33.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\ibex_top.\gen_noscramble.unused_scramble_inputs' from process `\ibex_top.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_top.v:428$230'.
No latch inferred for signal `\ibex_top.\scramble_key_valid_q' from process `\ibex_top.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_top.v:442$207'.
No latch inferred for signal `\ibex_top.\scramble_nonce_q' from process `\ibex_top.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_top.v:439$206'.
No latch inferred for signal `\ibex_top.\scramble_key_q' from process `\ibex_top.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_top.v:436$205'.
No latch inferred for signal `\ibex_top.\scramble_req_q' from process `\ibex_top.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_top.v:432$204'.
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\out_valid_o' from process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:69$1443'.
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\out_rdata_o' from process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:69$1443'.
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\out_err_o' from process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:69$1443'.
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\out_err_plus2_o' from process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:69$1443'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[0]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[1]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[2]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[3]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[4]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[5]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[6]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[7]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[8]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[9]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[10]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[11]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[12]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[13]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[14]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[15]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[0]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[1]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[2]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[3]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[4]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[5]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[6]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[7]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[8]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[9]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[10]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[11]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[12]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[13]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[14]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[15]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[16]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[17]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[18]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[19]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[20]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[21]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[22]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[23]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[24]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[25]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[26]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[27]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[28]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[29]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[30]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[31]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[15]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1408'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[14]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1407'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[13]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1406'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[12]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1405'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[11]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1404'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[10]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1403'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[9]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1402'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[8]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1401'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[7]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1400'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[6]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1399'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[5]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1398'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[4]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1397'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[3]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1396'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[2]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1395'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[1]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1394'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[0]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1393'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\gen_mhpmevent.sv2v_autoblock_2.i' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:954$1381'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\gen_mhpmevent.sv2v_autoblock_3.i' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:954$1381'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[0]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:954$1381'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[1]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:954$1381'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[2]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:954$1381'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[3]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:954$1381'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[4]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:954$1381'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[5]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:954$1381'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[6]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:954$1381'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[7]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:954$1381'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[8]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:954$1381'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[9]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:954$1381'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[10]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:954$1381'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[11]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:954$1381'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[12]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:954$1381'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[13]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:954$1381'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[14]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:954$1381'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[15]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:954$1381'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[16]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:954$1381'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[17]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:954$1381'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[18]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:954$1381'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[19]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:954$1381'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[20]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:954$1381'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[21]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:954$1381'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[22]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:954$1381'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[23]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:954$1381'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[24]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:954$1381'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[25]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:954$1381'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[26]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:954$1381'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[27]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:954$1381'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[28]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:954$1381'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[29]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:954$1381'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[30]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:954$1381'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[31]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:954$1381'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter_incr' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:932$1380'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\gen_mhpmcounter_incr.sv2v_autoblock_1.i' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:932$1380'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mcountinhibit_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:926$1378'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\csr_wdata_int' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:583$1365'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\double_fault_seen_o' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\exception_pc' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\priv_lvl_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mstatus_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mstatus_en' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mie_en' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mscratch_en' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mepc_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mepc_en' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mcause_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mcause_en' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mtval_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mtval_en' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mtvec_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mtvec_en' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\dcsr_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\dcsr_en' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\depc_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\depc_en' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\dscratch0_en' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\dscratch1_en' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mstack_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mstack_en' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mstack_epc_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mstack_cause_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mcountinhibit_we' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter_we' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounterh_we' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\cpuctrlsts_part_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\cpuctrlsts_part_we' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\sv2v_cast_2$func$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:472$1244.$result' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\sv2v_cast_2$func$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:472$1244.inp' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$bitselwrite$mask$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:502$1245' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$bitselwrite$data$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:502$1246' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$bitselwrite$sel$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:502$1247' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$bitselwrite$mask$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:503$1248' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$bitselwrite$data$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:503$1249' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$bitselwrite$sel$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:503$1250' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\csr_rdata_int' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:300$1267'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\dbg_csr' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:300$1267'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\illegal_csr' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:300$1267'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$mem2reg_rd$\mhpmevent$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:392$1255_ADDR' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:300$1267'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$mem2reg_rd$\mhpmevent$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:392$1255_DATA' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:300$1267'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$mem2reg_rd$\mhpmcounter$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:393$1256_ADDR' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:300$1267'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$mem2reg_rd$\mhpmcounter$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:393$1256_DATA' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:300$1267'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$mem2reg_rd$\mhpmcounter$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:394$1257_ADDR' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:300$1267'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$mem2reg_rd$\mhpmcounter$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:394$1257_DATA' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:300$1267'.
No latch inferred for signal `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.\counter_load' from process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_counter.v:27$1223'.
No latch inferred for signal `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.\we' from process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_counter.v:27$1223'.
No latch inferred for signal `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.\counter_d' from process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_counter.v:27$1223'.
No latch inferred for signal `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.\counter_load' from process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_counter.v:27$1218'.
No latch inferred for signal `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.\we' from process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_counter.v:27$1218'.
No latch inferred for signal `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.\counter_d' from process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_counter.v:27$1218'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\imd_val_we_o' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:734$1214'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\imd_val_d_o' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:731$1213'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\multicycle_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:728$1212'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\clmul_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:725$1211'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\invbutterfly_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:722$1210'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\butterfly_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:719$1209'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shuffle_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:715$1208'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\rev_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:712$1207'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\singlebit_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:709$1206'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\pack_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:705$1205'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\result_o' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:737$1204'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\bwlogic_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:209$1203'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\bwlogic_op_b_negate' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:197$1192'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_operand' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:169$1186'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_result_ext_signed' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:169$1186'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_result_ext' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:169$1186'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\unused_shift_result_ext' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:169$1186'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:169$1186'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_result_rev' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:169$1186'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\sv2v_autoblock_1.i' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:169$1186'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_left' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:152$1184'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_amt [4:0]' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:146$1178'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_amt [5]' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:144$1176'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\cmp_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:103$1170'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\is_greater_equal' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:97$1165'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\cmp_signed' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:90$1163'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\adder_in_b' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:78$1161'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\adder_in_a' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:69$1159'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\adder_op_a_shift1' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:49$1158'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\adder_op_a_shift2' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:49$1158'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\adder_op_a_shift3' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:49$1158'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\adder_op_b_negate' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:49$1158'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\accum' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:219$1146'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\sign_a' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:219$1146'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\sign_b' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:219$1146'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\mult_valid' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:219$1146'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\mac_res_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:219$1146'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\mult_hold' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:219$1146'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\gen_mult_fast.mult_op_a' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:219$1146'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\gen_mult_fast.mult_op_b' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:219$1146'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\gen_mult_fast.mult_state_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:219$1146'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\alu_operand_a_o' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:306$1117'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\alu_operand_b_o' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:306$1117'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\op_remainder_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:306$1117'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\op_denominator_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:306$1117'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\op_numerator_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:306$1117'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\op_quotient_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:306$1117'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\div_valid' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:306$1117'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\div_counter_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:306$1117'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\div_hold' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:306$1117'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\div_by_zero_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:306$1117'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\md_state_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:306$1117'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\is_greater_equal' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:297$1108'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\use_rs3_q' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:150$1093'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\imm_a_mux_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:432$1080'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\imm_b_mux_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:432$1080'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\bt_a_mux_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:432$1080'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\bt_b_mux_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:432$1080'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\alu_operator_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:432$1080'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\alu_op_a_mux_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:432$1080'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\alu_op_b_mux_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:432$1080'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\alu_multicycle_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:432$1080'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\mult_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:432$1080'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\div_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:432$1080'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\use_rs3_d' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:432$1080'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\opcode_alu' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:432$1080'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\data_req_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:173$1064'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\data_we_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:173$1064'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\csr_op' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:173$1064'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\icache_inval_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:173$1064'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\csr_access_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:173$1064'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\rf_ren_a_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:173$1064'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\rf_ren_b_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:173$1064'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\ebrk_insn_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:173$1064'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\mret_insn_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:173$1064'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\dret_insn_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:173$1064'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\ecall_insn_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:173$1064'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\wfi_insn_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:173$1064'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\jump_set_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:173$1064'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\rf_wdata_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:173$1064'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\multdiv_operator_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:173$1064'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\multdiv_signed_mode_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:173$1064'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\data_type_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:173$1064'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\lw_sw_en_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:173$1064'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\data_sign_extension_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:173$1064'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\jump_in_dec_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:173$1064'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\branch_in_dec_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:173$1064'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\illegal_insn' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:173$1064'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\csr_illegal' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:173$1064'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\rf_we' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:173$1064'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\opcode' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:173$1064'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\csr_op_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:168$1058'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\instr_fetch_err_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:230$1053'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\illegal_insn_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:230$1053'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\ecall_insn_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:230$1053'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\ebrk_insn_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:230$1053'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\store_err_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:230$1053'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\load_err_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:230$1053'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\instr_req_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:336$996'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\ctrl_busy_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:336$996'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\pc_set_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:336$996'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\pc_mux_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:336$996'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\nt_branch_mispredict_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:336$996'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\exc_pc_mux_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:336$996'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\exc_cause_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:336$996'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\csr_save_if_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:336$996'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\csr_save_id_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:336$996'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\csr_save_wb_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:336$996'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\csr_restore_mret_id_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:336$996'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\csr_restore_dret_id_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:336$996'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\csr_save_cause_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:336$996'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\csr_mtval_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:336$996'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\debug_mode_entering_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:336$996'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\debug_csr_save_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:336$996'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\perf_jump_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:336$996'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\perf_tbranch_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:336$996'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\flush_id' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:336$996'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\controller_run_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:336$996'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\ctrl_fsm_ns' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:336$996'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\nmi_mode_d' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:336$996'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\debug_mode_d' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:336$996'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\halt_if' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:336$996'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\retain_id' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:336$996'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\sv2v_cast_5$func$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:447$939.$result' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:336$996'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\sv2v_cast_5$func$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:447$939.inp' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:336$996'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\mfip_id' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:303$988'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\gen_mfip_id.sv2v_autoblock_1.i' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:303$988'.
No latch inferred for signal `\ibex_compressed_decoder.\instr_o' from process `\ibex_compressed_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_compressed_decoder.v:19$925'.
No latch inferred for signal `\ibex_compressed_decoder.\illegal_instr_o' from process `\ibex_compressed_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_compressed_decoder.v:19$925'.
No latch inferred for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\dummy_instr_id_o' from process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v:399$869'.
No latch inferred for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\fetch_addr_n' from process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v:213$837'.
No latch inferred for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\exc_pc' from process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v:200$832'.
No latch inferred for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\irq_vec' from process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v:200$832'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\imm_b' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:389$809'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\bt_b_operand_o' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:388$808'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\bt_a_operand_o' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:385$807'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\perf_branch_o' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:639$775'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\branch_set_raw_d' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:639$775'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\branch_not_set' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:639$775'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\jump_set_raw' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:639$775'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\stall_multdiv' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:639$775'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\stall_branch' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:639$775'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\stall_jump' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:639$775'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\rf_we_raw' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:639$775'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\stall_alu' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:639$775'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\id_fsm_d' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:639$775'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\csr_pipe_flush' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:483$722'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\rf_wdata_id_o' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:417$721'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\alu_operand_a' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:340$715'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\data_we_o' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:376$680'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\data_req_o' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:276$631'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\addr_incr_req_o' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:276$631'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\perf_load_o' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:276$631'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\perf_store_o' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:276$631'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\addr_update' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:276$631'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\ctrl_update' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:276$631'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\rdata_update' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:276$631'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\handle_misaligned_d' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:276$631'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\pmp_err_d' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:276$631'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\lsu_err_d' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:276$631'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\ls_fsm_ns' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:276$631'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\data_rdata_ext' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:239$617'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\rdata_b_ext' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:215$612'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\rdata_h_ext' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:191$607'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\rdata_w_ext' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:183$606'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\data_wdata' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:151$597'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\data_be' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:111$594'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\data_addr' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:105$590'.
No latch inferred for signal `$paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.\rf_wdata_wb_mux[0]' from process `$paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_wb_stage.v:0$589'.
No latch inferred for signal `$paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.\rf_wdata_wb_mux[1]' from process `$paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_wb_stage.v:0$589'.
Latch inferred for signal `\prim_clock_gating.\en_latch' from process `\prim_clock_gating.$proc$./rtl/prim_clock_gating.v:16$406': $auto$proc_dlatch.cc:427:proc_dlatch$8381
No latch inferred for signal `$paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core.\sv2v_cast_12$func$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_core.v:740$381.$result' from process `$paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_core.v:0$397'.
No latch inferred for signal `$paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core.\sv2v_cast_12$func$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_core.v:740$382.$result' from process `$paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_core.v:0$397'.
No latch inferred for signal `$paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core.\sv2v_cast_12$func$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_core.v:740$382.inp' from process `$paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_core.v:0$397'.
No latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$mem2reg_rd$\mem$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:48$274_DATA' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:0$378'.
No latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$mem2reg_rd$\mem$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:47$273_DATA' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:0$375'.
No latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[0]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:145$374'.
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[31]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$372': $auto$proc_dlatch.cc:427:proc_dlatch$8392
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[30]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$371': $auto$proc_dlatch.cc:427:proc_dlatch$8403
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[29]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$370': $auto$proc_dlatch.cc:427:proc_dlatch$8414
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[28]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$369': $auto$proc_dlatch.cc:427:proc_dlatch$8425
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[27]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$368': $auto$proc_dlatch.cc:427:proc_dlatch$8436
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[26]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$367': $auto$proc_dlatch.cc:427:proc_dlatch$8447
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[25]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$366': $auto$proc_dlatch.cc:427:proc_dlatch$8458
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[24]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$365': $auto$proc_dlatch.cc:427:proc_dlatch$8469
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[23]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$364': $auto$proc_dlatch.cc:427:proc_dlatch$8480
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[22]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$363': $auto$proc_dlatch.cc:427:proc_dlatch$8491
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[21]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$362': $auto$proc_dlatch.cc:427:proc_dlatch$8502
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[20]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$361': $auto$proc_dlatch.cc:427:proc_dlatch$8513
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[19]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$360': $auto$proc_dlatch.cc:427:proc_dlatch$8524
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[18]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$359': $auto$proc_dlatch.cc:427:proc_dlatch$8535
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[17]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$358': $auto$proc_dlatch.cc:427:proc_dlatch$8546
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[16]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$357': $auto$proc_dlatch.cc:427:proc_dlatch$8557
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[15]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$356': $auto$proc_dlatch.cc:427:proc_dlatch$8568
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[14]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$355': $auto$proc_dlatch.cc:427:proc_dlatch$8579
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[13]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$354': $auto$proc_dlatch.cc:427:proc_dlatch$8590
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[12]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$353': $auto$proc_dlatch.cc:427:proc_dlatch$8601
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[11]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$352': $auto$proc_dlatch.cc:427:proc_dlatch$8612
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[10]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$351': $auto$proc_dlatch.cc:427:proc_dlatch$8623
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[9]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$350': $auto$proc_dlatch.cc:427:proc_dlatch$8634
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[8]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$349': $auto$proc_dlatch.cc:427:proc_dlatch$8645
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[7]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$348': $auto$proc_dlatch.cc:427:proc_dlatch$8656
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[6]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$347': $auto$proc_dlatch.cc:427:proc_dlatch$8667
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[5]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$346': $auto$proc_dlatch.cc:427:proc_dlatch$8678
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[4]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$345': $auto$proc_dlatch.cc:427:proc_dlatch$8689
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[3]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$344': $auto$proc_dlatch.cc:427:proc_dlatch$8700
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[2]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$343': $auto$proc_dlatch.cc:427:proc_dlatch$8711
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[1]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$342': $auto$proc_dlatch.cc:427:proc_dlatch$8722
No latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\waddr_onehot_a' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:65$277'.
No latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\wad.sv2v_autoblock_1.i' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:65$277'.

33.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ibex_top.\core_busy_q' using process `\ibex_top.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_top.v:201$197'.
  created $adff cell `$procdff$8723' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\err_q [2]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:150$1494'.
  created $dff cell `$procdff$8724' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\rdata_q [95:64]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:150$1494'.
  created $dff cell `$procdff$8725' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\err_q [1]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:150$1493'.
  created $dff cell `$procdff$8726' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\rdata_q [63:32]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:150$1493'.
  created $dff cell `$procdff$8727' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\err_q [0]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:150$1492'.
  created $dff cell `$procdff$8728' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\rdata_q [31:0]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:150$1492'.
  created $dff cell `$procdff$8729' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\instr_addr_q' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:98$1464'.
  created $dff cell `$procdff$8730' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\valid_q' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:131$1462'.
  created $adff cell `$procdff$8731' with positive edge clock and negative level reset.
Creating register for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mcountinhibit_q' using process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:1051$1384'.
  created $adff cell `$procdff$8732' with positive edge clock and negative level reset.
Creating register for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\priv_lvl_q' using process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:576$1362'.
  created $adff cell `$procdff$8733' with positive edge clock and negative level reset.
Creating register for signal `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.\rdata_q' using process `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1237'.
  created $adff cell `$procdff$8734' with positive edge clock and negative level reset.
Creating register for signal `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.\rdata_q' using process `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1235'.
  created $adff cell `$procdff$8735' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.\rdata_q' using process `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1233'.
  created $adff cell `$procdff$8736' with positive edge clock and negative level reset.
Creating register for signal `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.\rdata_q' using process `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1231'.
  created $adff cell `$procdff$8737' with positive edge clock and negative level reset.
Creating register for signal `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.\rdata_q' using process `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1229'.
  created $adff cell `$procdff$8738' with positive edge clock and negative level reset.
Creating register for signal `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.\rdata_q' using process `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1227'.
  created $adff cell `$procdff$8739' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.\counter_q' using process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_counter.v:43$1225'.
  created $adff cell `$procdff$8740' with positive edge clock and negative level reset.
Creating register for signal `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.\counter_q' using process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_counter.v:43$1220'.
  created $adff cell `$procdff$8741' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.\rdata_q' using process `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1215'.
  created $adff cell `$procdff$8742' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\gen_mult_fast.mult_state_q' using process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:284$1156'.
  created $adff cell `$procdff$8743' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\op_numerator_q' using process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:89$1098'.
  created $adff cell `$procdff$8744' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\op_quotient_q' using process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:89$1098'.
  created $adff cell `$procdff$8745' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\div_counter_q' using process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:89$1098'.
  created $adff cell `$procdff$8746' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\div_by_zero_q' using process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:89$1098'.
  created $adff cell `$procdff$8747' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\md_state_q' using process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:89$1098'.
  created $adff cell `$procdff$8748' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\ctrl_fsm_cs' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:563$1051'.
  created $adff cell `$procdff$8749' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\nmi_mode_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:563$1051'.
  created $adff cell `$procdff$8750' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\debug_mode_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:563$1051'.
  created $adff cell `$procdff$8751' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\load_err_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:563$1051'.
  created $adff cell `$procdff$8752' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\store_err_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:563$1051'.
  created $adff cell `$procdff$8753' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\exc_req_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:563$1051'.
  created $adff cell `$procdff$8754' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\illegal_insn_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:563$1051'.
  created $adff cell `$procdff$8755' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\do_single_step_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:563$1051'.
  created $adff cell `$procdff$8756' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\enter_debug_mode_prio_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:563$1051'.
  created $adff cell `$procdff$8757' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\debug_cause_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:314$994'.
  created $adff cell `$procdff$8758' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\ResetAll=1'0.\fetch_addr_q' using process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_prefetch_buffer.v:126$908'.
  created $dff cell `$procdff$8759' with positive edge clock.
Creating register for signal `$paramod\ibex_prefetch_buffer\ResetAll=1'0.\stored_addr_q' using process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_prefetch_buffer.v:110$907'.
  created $dff cell `$procdff$8760' with positive edge clock.
Creating register for signal `$paramod\ibex_prefetch_buffer\ResetAll=1'0.\valid_req_q' using process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_prefetch_buffer.v:149$905'.
  created $adff cell `$procdff$8761' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\ResetAll=1'0.\discard_req_q' using process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_prefetch_buffer.v:149$905'.
  created $adff cell `$procdff$8762' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\ResetAll=1'0.\rdata_outstanding_q' using process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_prefetch_buffer.v:149$905'.
  created $adff cell `$procdff$8763' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\ResetAll=1'0.\branch_discard_q' using process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_prefetch_buffer.v:149$905'.
  created $adff cell `$procdff$8764' with positive edge clock and negative level reset.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\instr_prev_rd_id_o' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v:461$871'.
  created $dff cell `$procdff$8765' with positive edge clock.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\instr_rdata_id_o' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v:441$870'.
  created $dff cell `$procdff$8766' with positive edge clock.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\instr_rdata_alu_id_o' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v:441$870'.
  created $dff cell `$procdff$8767' with positive edge clock.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\instr_rdata_c_id_o' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v:441$870'.
  created $dff cell `$procdff$8768' with positive edge clock.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\instr_is_compressed_id_o' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v:441$870'.
  created $dff cell `$procdff$8769' with positive edge clock.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\instr_fetch_err_o' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v:441$870'.
  created $dff cell `$procdff$8770' with positive edge clock.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\instr_fetch_err_plus2_o' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v:441$870'.
  created $dff cell `$procdff$8771' with positive edge clock.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\illegal_c_insn_id_o' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v:441$870'.
  created $dff cell `$procdff$8772' with positive edge clock.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\pc_id_o' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v:441$870'.
  created $dff cell `$procdff$8773' with positive edge clock.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\instr_valid_id_q' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v:404$867'.
  created $adff cell `$procdff$8774' with positive edge clock and negative level reset.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\instr_new_id_q' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v:404$867'.
  created $adff cell `$procdff$8775' with positive edge clock and negative level reset.
Creating register for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\g_branch_set_flop.branch_set_raw_q' using process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:595$815'.
  created $adff cell `$procdff$8776' with positive edge clock and negative level reset.
Creating register for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\imd_val_q [33:0]' using process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:407$813'.
  created $adff cell `$procdff$8777' with positive edge clock and negative level reset.
Creating register for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\imd_val_q [67:34]' using process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:407$811'.
  created $adff cell `$procdff$8778' with positive edge clock and negative level reset.
Creating register for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\id_fsm_q' using process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:633$773'.
  created $adff cell `$procdff$8779' with positive edge clock and negative level reset.
Creating register for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\branch_jump_set_done_q' using process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:604$767'.
  created $adff cell `$procdff$8780' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\handle_misaligned_q' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:356$656'.
  created $adff cell `$procdff$8781' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\pmp_err_q' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:356$656'.
  created $adff cell `$procdff$8782' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\lsu_err_q' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:356$656'.
  created $adff cell `$procdff$8783' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\ls_fsm_cs' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:356$656'.
  created $adff cell `$procdff$8784' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\data_rdata_rsrv' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:267$625'.
  created $adff cell `$procdff$8785' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\lsu_lw_sw_state' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:267$625'.
  created $adff cell `$procdff$8786' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\addr_last_q' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:178$604'.
  created $adff cell `$procdff$8787' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\rdata_offset_q' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:164$600'.
  created $adff cell `$procdff$8788' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\data_type_q' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:164$600'.
  created $adff cell `$procdff$8789' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\data_sign_ext_q' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:164$600'.
  created $adff cell `$procdff$8790' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\data_we_q' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:164$600'.
  created $adff cell `$procdff$8791' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\rdata_q' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:159$598'.
  created $adff cell `$procdff$8792' with positive edge clock and negative level reset.
Creating register for signal `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.\rdata_q' using process `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1239'.
  created $adff cell `$procdff$8793' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\wdata_a_q' using process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:55$275'.
  created $adff cell `$procdff$8794' with positive edge clock and negative level reset.

33.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

33.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `ibex_top.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_top.v:428$230'.
Removing empty process `ibex_top.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_top.v:442$207'.
Removing empty process `ibex_top.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_top.v:439$206'.
Removing empty process `ibex_top.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_top.v:436$205'.
Removing empty process `ibex_top.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_top.v:432$204'.
Removing empty process `ibex_top.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_top.v:201$197'.
Found and cleaned up 1 empty switch in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:150$1494'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:150$1494'.
Found and cleaned up 1 empty switch in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:150$1493'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:150$1493'.
Found and cleaned up 1 empty switch in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:150$1492'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:150$1492'.
Found and cleaned up 1 empty switch in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:98$1464'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:98$1464'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:131$1462'.
Found and cleaned up 2 empty switches in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:69$1443'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:69$1443'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1411'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1408'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1407'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1406'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1405'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1404'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1403'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1402'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1401'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1400'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1399'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1398'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1397'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1396'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1395'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1394'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:914$1393'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:1051$1384'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:954$1381'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:932$1380'.
Found and cleaned up 1 empty switch in `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:926$1378'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:926$1378'.
Found and cleaned up 1 empty switch in `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:583$1365'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:583$1365'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:576$1362'.
Found and cleaned up 12 empty switches in `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:436$1306'.
Found and cleaned up 6 empty switches in `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:300$1267'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:300$1267'.
Found and cleaned up 1 empty switch in `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1237'.
Removing empty process `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1237'.
Found and cleaned up 1 empty switch in `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1235'.
Removing empty process `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1235'.
Found and cleaned up 1 empty switch in `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1233'.
Removing empty process `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1233'.
Found and cleaned up 1 empty switch in `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1231'.
Removing empty process `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1231'.
Found and cleaned up 1 empty switch in `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1229'.
Removing empty process `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1229'.
Found and cleaned up 1 empty switch in `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1227'.
Removing empty process `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1227'.
Removing empty process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_counter.v:43$1225'.
Found and cleaned up 3 empty switches in `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_counter.v:27$1223'.
Removing empty process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_counter.v:27$1223'.
Removing empty process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_counter.v:43$1220'.
Found and cleaned up 3 empty switches in `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_counter.v:27$1218'.
Removing empty process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_counter.v:27$1218'.
Found and cleaned up 1 empty switch in `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1215'.
Removing empty process `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1215'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:734$1214'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:731$1213'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:728$1212'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:725$1211'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:722$1210'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:719$1209'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:715$1208'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:712$1207'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:709$1206'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:705$1205'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:737$1204'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:737$1204'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:209$1203'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:209$1203'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:197$1192'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:197$1192'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:169$1186'.
Found and cleaned up 2 empty switches in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:152$1184'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:152$1184'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:146$1178'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:146$1178'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:144$1176'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:103$1170'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:103$1170'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:97$1165'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:97$1165'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:90$1163'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:90$1163'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:78$1161'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:78$1161'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:69$1159'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:69$1159'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:49$1158'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:49$1158'.
Found and cleaned up 1 empty switch in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:284$1156'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:284$1156'.
Found and cleaned up 3 empty switches in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:219$1146'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:219$1146'.
Found and cleaned up 4 empty switches in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:306$1117'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:306$1117'.
Found and cleaned up 1 empty switch in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:297$1108'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:297$1108'.
Found and cleaned up 1 empty switch in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:89$1098'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:89$1098'.
Removing empty process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:150$1093'.
Found and cleaned up 14 empty switches in `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:432$1080'.
Removing empty process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:432$1080'.
Found and cleaned up 28 empty switches in `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:173$1064'.
Removing empty process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:173$1064'.
Found and cleaned up 1 empty switch in `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:168$1058'.
Removing empty process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:168$1058'.
Found and cleaned up 6 empty switches in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:230$1053'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:230$1053'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:563$1051'.
Found and cleaned up 28 empty switches in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:336$996'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:336$996'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:314$994'.
Found and cleaned up 15 empty switches in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:303$988'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:303$988'.
Found and cleaned up 17 empty switches in `\ibex_compressed_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_compressed_decoder.v:19$925'.
Removing empty process `ibex_compressed_decoder.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_compressed_decoder.v:19$925'.
Found and cleaned up 1 empty switch in `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_prefetch_buffer.v:126$908'.
Removing empty process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_prefetch_buffer.v:126$908'.
Found and cleaned up 1 empty switch in `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_prefetch_buffer.v:110$907'.
Removing empty process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_prefetch_buffer.v:110$907'.
Removing empty process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_prefetch_buffer.v:149$905'.
Found and cleaned up 1 empty switch in `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v:461$871'.
Removing empty process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v:461$871'.
Found and cleaned up 1 empty switch in `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v:441$870'.
Removing empty process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v:441$870'.
Removing empty process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v:399$869'.
Removing empty process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v:404$867'.
Found and cleaned up 1 empty switch in `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v:213$837'.
Removing empty process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v:213$837'.
Found and cleaned up 2 empty switches in `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v:200$832'.
Removing empty process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v:200$832'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:595$815'.
Found and cleaned up 1 empty switch in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:407$813'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:407$813'.
Found and cleaned up 1 empty switch in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:407$811'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:407$811'.
Found and cleaned up 1 empty switch in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:389$809'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:389$809'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:388$808'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:385$807'.
Found and cleaned up 6 empty switches in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:639$775'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:639$775'.
Found and cleaned up 1 empty switch in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:633$773'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:633$773'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:604$767'.
Found and cleaned up 4 empty switches in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:483$722'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:483$722'.
Found and cleaned up 1 empty switch in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:417$721'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:417$721'.
Found and cleaned up 1 empty switch in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:340$715'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:340$715'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:376$680'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:376$680'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:356$656'.
Found and cleaned up 8 empty switches in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:276$631'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:276$631'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:267$625'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:267$625'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:239$617'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:239$617'.
Found and cleaned up 5 empty switches in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:215$612'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:215$612'.
Found and cleaned up 5 empty switches in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:191$607'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:191$607'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:183$606'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:183$606'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:178$604'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:178$604'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:164$600'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:164$600'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:159$598'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:159$598'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:151$597'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:151$597'.
Found and cleaned up 7 empty switches in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:111$594'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:111$594'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:105$590'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:105$590'.
Removing empty process `$paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_wb_stage.v:0$589'.
Found and cleaned up 1 empty switch in `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1239'.
Removing empty process `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_csr.v:19$1239'.
Found and cleaned up 1 empty switch in `\prim_clock_gating.$proc$./rtl/prim_clock_gating.v:16$406'.
Removing empty process `prim_clock_gating.$proc$./rtl/prim_clock_gating.v:16$406'.
Removing empty process `$paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_core.v:0$397'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:0$378'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:0$378'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:0$375'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:0$375'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:145$374'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$372'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$372'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$371'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$371'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$370'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$370'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$369'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$369'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$368'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$368'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$367'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$367'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$366'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$366'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$365'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$365'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$364'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$364'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$363'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$363'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$362'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$362'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$361'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$361'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$360'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$360'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$359'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$359'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$358'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$358'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$357'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$357'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$356'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$356'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$355'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$355'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$354'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$354'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$353'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$353'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$352'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$352'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$351'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$351'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$350'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$350'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$349'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$349'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$348'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$348'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$347'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$347'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$346'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$346'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$345'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$345'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$344'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$344'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$343'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$343'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$342'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:117$342'.
Found and cleaned up 32 empty switches in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:65$277'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:65$277'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:55$275'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:55$275'.
Cleaned up 295 empty switches.

33.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~18 debug messages>
Optimizing module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.
Optimizing module $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.
<suppressed ~146 debug messages>
Optimizing module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
Optimizing module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
Optimizing module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
Optimizing module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
Optimizing module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
Optimizing module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
Optimizing module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
Optimizing module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
Optimizing module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
Optimizing module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
<suppressed ~31 debug messages>
Optimizing module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
<suppressed ~24 debug messages>
Optimizing module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
<suppressed ~42 debug messages>
Optimizing module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.
<suppressed ~67 debug messages>
Optimizing module ibex_compressed_decoder.
<suppressed ~35 debug messages>
Optimizing module $paramod\ibex_prefetch_buffer\ResetAll=1'0.
Optimizing module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.
<suppressed ~10 debug messages>
Optimizing module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
<suppressed ~94 debug messages>
Optimizing module $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.
Optimizing module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
<suppressed ~66 debug messages>
Optimizing module $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.
Optimizing module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
Optimizing module prim_clock_gating.
<suppressed ~7 debug messages>
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100.
Optimizing module $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000.
Optimizing module $paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core.
<suppressed ~3 debug messages>
Optimizing module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
<suppressed ~158 debug messages>

33.4. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.
Deleting now unused module $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.
Deleting now unused module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
Deleting now unused module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
Deleting now unused module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
Deleting now unused module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
Deleting now unused module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
Deleting now unused module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
Deleting now unused module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
Deleting now unused module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
Deleting now unused module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
Deleting now unused module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Deleting now unused module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
Deleting now unused module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
Deleting now unused module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.
Deleting now unused module ibex_compressed_decoder.
Deleting now unused module $paramod\ibex_prefetch_buffer\ResetAll=1'0.
Deleting now unused module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.
Deleting now unused module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Deleting now unused module $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.
Deleting now unused module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Deleting now unused module $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.
Deleting now unused module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
Deleting now unused module prim_clock_gating.
Deleting now unused module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100.
Deleting now unused module $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000.
Deleting now unused module $paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core.
Deleting now unused module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
<suppressed ~68 debug messages>

33.5. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~68 debug messages>

33.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 773 unused cells and 3557 unused wires.
<suppressed ~801 debug messages>

33.7. Executing CHECK pass (checking for obvious problems).
Checking module ibex_top...
Found and reported 0 problems.

33.8. Executing OPT pass (performing simple optimizations).

33.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

33.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~8454 debug messages>
Removed a total of 2818 cells.

33.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_ibex_core.\id_stage_i.$procmux$7220: \u_ibex_core.id_stage_i.id_fsm_q -> 1'1
      Replacing known input bits on port B of cell $flatten\u_ibex_core.\id_stage_i.$procmux$7299: \u_ibex_core.id_stage_i.id_fsm_q -> 1'0
      Replacing known input bits on port A of cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5803: \u_ibex_core.id_stage_i.controller_i.nmi_mode_q -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1736.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1745.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1747.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1756.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1758.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1767.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1769.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1778.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1780.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1789.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1791.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1800.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1803.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1805.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1582.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1814.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1816.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1825.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1827.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.\mcycle_counter_i.$procmux$3794.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.\minstret_counter_i.$procmux$3809.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1836.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1838.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1847.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1849.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1858.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1860.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1868.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1876.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1884.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1892.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1900.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1908.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1916.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1924.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1932.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1584.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1940.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1948.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1956.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3901.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3907.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3913.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3919.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3926.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3942.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1586.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3000.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1964.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3979.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3987.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3999.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4011.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1972.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4023.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1980.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1988.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1996.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2008.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1592.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1594.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7222.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7224.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7230.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7232.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7238.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7240.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7246.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7248.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7254.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7256.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7267.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7269.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7271.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7273.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7284.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7286.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7288.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7290.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7301.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7303.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7305.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7307.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7316.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7318.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7320.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7335.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7337.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7352.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7354.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7369.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7371.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7385.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7387.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7400.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7402.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7414.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7416.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7430.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7432.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7445.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7447.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7468.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7474.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7480.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7486.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7492.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7498.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7504.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7510.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7519.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7551.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7554.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7560.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7566.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2103.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2105.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2107.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1596.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5552.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5555.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5558.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5561.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5564.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5570.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5573.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5576.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5579.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5585.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5588.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5591.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5594.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5600.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5603.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5606.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5612.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5615.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5618.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5624.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5627.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5630.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5636.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5639.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5645.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5648.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5654.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5657.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5663.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5666.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5672.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5678.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5684.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5690.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5696.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5723.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5730.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5733.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5736.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5738.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5745.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5748.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5750.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2133.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5757.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5760.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5762.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2135.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5769.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5772.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5774.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5781.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5784.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5786.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5793.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5796.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5798.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2148.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5805.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5808.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5810.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5817.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5819.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5826.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5828.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2168.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5835.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5837.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5844.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5846.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5853.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5855.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2188.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5862.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5864.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5871.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5873.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5883.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5885.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5887.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5889.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5891.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5893.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5903.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5905.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5907.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5909.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5911.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5913.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2201.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5923.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5925.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5927.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5929.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5931.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5933.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5963.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5965.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5967.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5969.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5971.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5973.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5983.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5985.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5987.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5989.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5991.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5993.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2214.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6010.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6012.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6029.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6031.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6046.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6048.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2227.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6063.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6065.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6080.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6082.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6114.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6116.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2247.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6128.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6134.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6140.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2260.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6146.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6158.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6164.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2273.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6170.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6176.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6182.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2286.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6188.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6194.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6200.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2299.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6207.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6221.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6232.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6235.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6238.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6240.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6242.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6253.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6256.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6258.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6260.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6271.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6273.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6275.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2312.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6315.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6317.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6319.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2331.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6329.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6331.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6341.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6343.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6353.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6355.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2344.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6406.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6415.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1602.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6424.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6433.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2357.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6442.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6451.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2371.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6463.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6465.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6467.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6479.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6481.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6483.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6494.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6496.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2373.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6507.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6509.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6519.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6529.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2386.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6539.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6569.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2407.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6580.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6582.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6592.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6602.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2409.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6613.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6624.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6635.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6646.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2469.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6657.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6669.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6681.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2520.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2526.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1604.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3401.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1606.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2533.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4121.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4123.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4128.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4134.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4139.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4145.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4150.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4152.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4157.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4159.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4164.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4166.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4171.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4173.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4180.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4188.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2541.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4196.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4203.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2550.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4228.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4230.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2560.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4242.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4244.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2571.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2583.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4260.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4262.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4270.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4278.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4286.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2596.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4296.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4298.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4300.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4309.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4311.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4317.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2609.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4319.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4326.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4328.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2623.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2638.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4343.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4356.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4369.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4381.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4383.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4395.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4397.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2654.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4409.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4411.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4423.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4425.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4439.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2671.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4453.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4467.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4481.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2689.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2708.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4500.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4514.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4529.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4543.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4558.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4573.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4589.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4604.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4619.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4709.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4711.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4720.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4722.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4738.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4740.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4751.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4753.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4764.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4766.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4773.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4775.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4783.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4785.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4794.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4796.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3126.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4806.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4808.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4814.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4820.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4826.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4832.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4838.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4844.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4850.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4862.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4874.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4880.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4898.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4900.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4907.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4915.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4922.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4929.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4953.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4955.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4968.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4970.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4985.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4987.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4995.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5003.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5011.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5020.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5023.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5025.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5027.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5037.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5040.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5042.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5044.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5052.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5055.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5057.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5059.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5068.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5071.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5073.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5075.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5084.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5087.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5089.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5091.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5104.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5106.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5108.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5117.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5119.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5130.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5132.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5134.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5145.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5147.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5149.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5161.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5163.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5173.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5186.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5188.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1637.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5202.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1639.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5216.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5230.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5244.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5258.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5273.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5288.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1642.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5301.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5315.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5330.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5345.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5360.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5376.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5392.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1644.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3535.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_if_stage.v:248$843.
    dead port 1/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6890.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6893.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6895.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6897.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6906.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6908.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6910.
    dead port 1/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6920.
    dead port 1/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6922.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6924.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6926.
    dead port 1/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6935.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6937.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6939.
    dead port 1/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6948.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6950.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6952.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6960.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6962.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6970.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6972.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1653.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6981.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6983.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6993.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6995.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1656.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7004.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3581.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1658.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7013.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7024.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7026.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7028.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1667.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7039.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7041.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7043.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7053.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7055.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7057.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1670.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7066.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7068.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1672.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7077.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7079.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1682.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7088.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7090.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7099.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7101.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7112.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1684.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1687.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7123.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7134.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7136.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1689.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7146.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1698.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7156.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1701.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1576.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1703.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1712.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procmux$1521.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7586.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7592.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7598.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7604.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7610.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7617.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7624.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7631.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7638.
    dead port 1/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7647.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7649.
    dead port 1/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7658.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7660.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7668.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7676.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7684.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7692.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7700.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7708.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7717.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7726.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7735.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7744.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1714.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7755.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7757.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7768.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7770.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7781.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7783.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7794.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7796.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7806.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7816.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7826.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7836.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7866.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7876.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7886.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1723.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1725.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7966.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7972.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7979.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7987.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7997.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8003.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8010.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8018.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8052.
    dead port 1/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8061.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8063.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8069.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8079.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8081.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1552.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1554.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1556.
    dead port 1/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8091.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8093.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1562.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8100.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1564.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1734.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1566.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1572.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1574.
Removed 636 multiplexer ports.
<suppressed ~268 debug messages>

33.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3773: $auto$opt_reduce.cc:134:opt_pmux$8798
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3887: { $auto$opt_reduce.cc:134:opt_pmux$8800 $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3889_CMP $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3888_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$2967: $auto$opt_reduce.cc:134:opt_pmux$8802
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3933: { $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3890_CMP $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3889_CMP $auto$opt_reduce.cc:134:opt_pmux$8804 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3944: { $auto$opt_reduce.cc:134:opt_pmux$8808 $auto$opt_reduce.cc:134:opt_pmux$8806 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3949: { $auto$opt_reduce.cc:134:opt_pmux$8812 $auto$opt_reduce.cc:134:opt_pmux$8810 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3322: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2707_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2688_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2670_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2653_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2637_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2868_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2147_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2582_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2570_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2559_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3714_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2920_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3279_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3954: { $auto$opt_reduce.cc:134:opt_pmux$8816 $auto$opt_reduce.cc:134:opt_pmux$8814 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3959: { $auto$opt_reduce.cc:134:opt_pmux$8820 $auto$opt_reduce.cc:134:opt_pmux$8818 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3368: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2999_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2997_CMP $auto$opt_reduce.cc:134:opt_pmux$8822 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3964: $auto$opt_reduce.cc:134:opt_pmux$8824
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3969: { $auto$opt_reduce.cc:134:opt_pmux$8826 $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3889_CMP $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3888_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6684: { $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6694_CMP $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6693_CMP $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6692_CMP $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6670_CMP $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6614_CMP $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6468_CMP $auto$opt_reduce.cc:134:opt_pmux$8828 $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5724_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6696: { $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6468_CMP $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6243_CMP $auto$opt_reduce.cc:134:opt_pmux$8830 $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5724_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6705: { $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6468_CMP $auto$opt_reduce.cc:134:opt_pmux$8832 $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5724_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6712: $auto$opt_reduce.cc:134:opt_pmux$8834
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6740: { $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6614_CMP $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6468_CMP $auto$opt_reduce.cc:134:opt_pmux$8836 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6747: { $auto$opt_reduce.cc:134:opt_pmux$8838 $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5724_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6763: { $auto$opt_reduce.cc:134:opt_pmux$8840 $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5724_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6794: $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5724_CMP
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3052: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3039_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2688_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2670_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2653_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2637_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2147_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2582_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2570_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2559_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3714_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2920_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3279_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3278: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2688_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2670_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2653_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2637_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2147_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2582_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2570_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2559_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3714_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2920_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3279_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6824: { $auto$opt_reduce.cc:134:opt_pmux$8842 $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5724_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3413: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3039_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2707_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2688_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2670_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2653_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2637_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2868_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2147_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2582_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2570_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2559_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3714_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2920_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3279_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4030: $auto$opt_reduce.cc:134:opt_pmux$8844
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4036: { $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4032_CMP $auto$opt_reduce.cc:134:opt_pmux$8846 $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3980_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4193: $auto$opt_reduce.cc:134:opt_pmux$8848
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4209: { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4225_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4224_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4223_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4222_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4221_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4220_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4219_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4218_CMP $auto$opt_reduce.cc:134:opt_pmux$8850 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4046: $auto$opt_reduce.cc:134:opt_pmux$8852
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4236: $auto$opt_reduce.cc:134:opt_pmux$8854
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4254: $auto$opt_reduce.cc:134:opt_pmux$8856
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4622: { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4384_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4357_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4231_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4631: { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4515_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4384_CMP $auto$opt_reduce.cc:134:opt_pmux$8860 $auto$opt_reduce.cc:134:opt_pmux$8858 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4153_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4124_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$2803: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2688_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2670_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2653_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2637_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2147_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2582_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2570_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2559_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3714_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2920_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3279_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4644: { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4384_CMP $auto$opt_reduce.cc:134:opt_pmux$8862 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4301_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4231_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4153_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4656: { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4574_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4515_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4384_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4357_CMP $auto$opt_reduce.cc:134:opt_pmux$8864 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4153_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4715: $auto$opt_reduce.cc:134:opt_pmux$8866
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4758: $auto$opt_reduce.cc:134:opt_pmux$8868
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3138: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3039_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2707_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2688_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2670_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2653_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2637_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2868_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2147_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2582_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2570_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2559_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3714_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2920_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3279_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3460: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2167_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2707_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2688_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2670_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2653_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2637_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2868_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2147_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2582_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2570_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2559_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3714_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2920_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3279_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4912: $auto$opt_reduce.cc:134:opt_pmux$8870
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4942: $auto$opt_reduce.cc:134:opt_pmux$8872
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4962: { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4948_CMP $auto$opt_reduce.cc:134:opt_pmux$8874 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4976: { $auto$opt_reduce.cc:134:opt_pmux$8880 $auto$opt_reduce.cc:134:opt_pmux$8878 $auto$opt_reduce.cc:134:opt_pmux$8876 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3004: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2914_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3039_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2688_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2670_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2653_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2637_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2147_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2582_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2570_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2559_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2549_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3714_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2920_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3279_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2519_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5098: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5102_CTRL
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5157: { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5102_CMP [0] $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5131_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5197: { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5201_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4707_CMP $auto$opt_reduce.cc:134:opt_pmux$8882 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5211: { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4706_CMP $auto$opt_reduce.cc:134:opt_pmux$8884 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5225: { $auto$opt_reduce.cc:134:opt_pmux$8886 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4705_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5239: $auto$opt_reduce.cc:134:opt_pmux$8888
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5253: $auto$opt_reduce.cc:134:opt_pmux$8890
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5284: $auto$opt_reduce.cc:134:opt_pmux$8892
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$2839: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2167_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2707_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2688_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2670_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2653_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2637_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2868_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2147_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2582_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2570_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2559_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3714_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2920_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3279_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2519_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5395: { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5377_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5331_CMP $auto$opt_reduce.cc:134:opt_pmux$8894 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4712_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5412: { $auto$opt_reduce.cc:134:opt_pmux$8896 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4901_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5420: { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5331_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5316_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5274_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5189_CMP $auto$opt_reduce.cc:134:opt_pmux$8898 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5028_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4956_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4901_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4712_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3185: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2167_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3039_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2688_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2670_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2653_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2637_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2147_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2582_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2570_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2559_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3714_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2920_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3279_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3548: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2999_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2997_CMP $auto$opt_reduce.cc:134:opt_pmux$8900 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7033: { $auto$opt_reduce.cc:134:opt_pmux$8902 $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7019_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3593: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2167_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2707_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2688_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2670_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2653_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2637_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2868_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2147_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2582_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2570_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2559_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3714_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2920_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3279_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7116: { $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6999_CMP [1] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6896_CMP $auto$opt_reduce.cc:134:opt_pmux$8904 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7141: { $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6994_CMP $auto$opt_reduce.cc:134:opt_pmux$8906 $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7142_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$2879: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2914_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2688_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2670_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2653_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2637_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2147_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2582_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2570_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2559_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3714_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2920_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3279_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2519_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.$procmux$7471: $auto$opt_reduce.cc:134:opt_pmux$8908
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3231: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2167_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2707_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2688_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2670_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2653_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2637_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2868_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2147_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2582_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2570_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2559_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3714_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2920_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3279_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$3823: { $flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$3833_CTRL $flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$3832_CTRL $flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$3831_CTRL $flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$3829_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3709: $auto$opt_reduce.cc:134:opt_pmux$8910
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$7941: { $flatten\u_ibex_core.\load_store_unit_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:106$591_Y $auto$opt_reduce.cc:134:opt_pmux$8912 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$7951: { $flatten\u_ibex_core.\load_store_unit_i.$procmux$7618_CMP $auto$opt_reduce.cc:134:opt_pmux$8914 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$1538: { $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:591$1370_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:591$1369_Y $auto$opt_reduce.cc:134:opt_pmux$8916 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$2917: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2167_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2707_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2688_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2670_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2653_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2637_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2868_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2147_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2582_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2570_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2559_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3714_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2920_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3279_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2519_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$8871: { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4943_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4944_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4945_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4946_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4947_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4948_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4949_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4950_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4951_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$8903: { $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6982_CMP $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6994_CMP $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6999_CMP [3:2] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6999_CMP [0] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$8909: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3758_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3756_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3754_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3752_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3751_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3748_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3710_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3039_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2914_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2868_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2707_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2688_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2670_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2653_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2637_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2582_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2570_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2559_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2549_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2540_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2532_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2519_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2167_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2147_CMP $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1304_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1303_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1302_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1301_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1300_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1299_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1298_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1297_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1296_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1295_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1294_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1293_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1292_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1291_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1290_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1289_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1288_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1287_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1286_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1285_Y }
  Optimizing cells in module \ibex_top.
Performed a total of 79 changes.

33.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~153 debug messages>
Removed a total of 51 cells.

33.8.6. Executing OPT_DFF pass (perform DFF optimizations).

33.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 41 unused cells and 2143 unused wires.
<suppressed ~82 debug messages>

33.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~5 debug messages>

33.8.9. Rerunning OPT passes. (Maybe there is more to do..)

33.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~282 debug messages>

33.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3933: { $auto$opt_reduce.cc:134:opt_pmux$8918 $auto$opt_reduce.cc:134:opt_pmux$8804 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4631: { $auto$opt_reduce.cc:134:opt_pmux$8920 $auto$opt_reduce.cc:134:opt_pmux$8860 $auto$opt_reduce.cc:134:opt_pmux$8858 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4153_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4124_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5395: { $auto$opt_reduce.cc:134:opt_pmux$8922 $auto$opt_reduce.cc:134:opt_pmux$8894 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4712_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5406: { $auto$opt_reduce.cc:134:opt_pmux$8924 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4901_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$7914: { $flatten\u_ibex_core.\load_store_unit_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:106$591_Y $auto$opt_reduce.cc:134:opt_pmux$8926 }
  Optimizing cells in module \ibex_top.
Performed a total of 5 changes.

33.8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

33.8.13. Executing OPT_DFF pass (perform DFF optimizations).

33.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

33.8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

33.8.16. Rerunning OPT passes. (Maybe there is more to do..)

33.8.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~282 debug messages>

33.8.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

33.8.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

33.8.20. Executing OPT_DFF pass (perform DFF optimizations).

33.8.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

33.8.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

33.8.23. Finished OPT passes. (There is nothing left to do.)

33.9. Executing FSM pass (extract and optimize FSM).

33.9.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking ibex_top.core_busy_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register ibex_top.u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q.
Found FSM state register ibex_top.u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q.
Not marking ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs as FSM state register:
    Circuit seems to be self-resetting.
Not marking ibex_top.u_ibex_core.id_stage_i.controller_i.debug_cause_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register ibex_top.u_ibex_core.load_store_unit_i.data_type_q.
Not marking ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs as FSM state register:
    Users of register don't seem to benefit from recoding.
    Circuit seems to be self-resetting.

33.9.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q' from module `\ibex_top'.
  found $adff cell for state register: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procdff$8743
  root of input selection tree: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$0\gen_mult_fast.mult_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.mult_en_internal
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3888_CMP
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3889_CMP
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3890_CMP
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3891_CMP
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:245$1148_Y
  found state code: 2'11
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3891_CMP
  found ctrl output: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3890_CMP
  found ctrl output: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3889_CMP
  found ctrl output: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3888_CMP
  ctrl inputs: { \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.mult_en_internal $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:245$1148_Y }
  ctrl outputs: { $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$0\gen_mult_fast.mult_state_q[1:0] $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3888_CMP $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3889_CMP $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3890_CMP $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3891_CMP }
  transition:       2'00 2'0- ->       2'00 6'000001
  transition:       2'00 2'1- ->       2'01 6'010001
  transition:       2'10 2'0- ->       2'10 6'100100
  transition:       2'10 2'10 ->       2'11 6'110100
  transition:       2'10 2'11 ->       2'00 6'000100
  transition:       2'01 2'0- ->       2'01 6'010010
  transition:       2'01 2'1- ->       2'10 6'100010
  transition:       2'11 2'0- ->       2'11 6'111000
  transition:       2'11 2'1- ->       2'00 6'001000
Extracting FSM `\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q' from module `\ibex_top'.
  found $adff cell for state register: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procdff$8748
  root of input selection tree: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$0\md_state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.div_en_internal
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3980_CMP
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3988_CMP
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4039_CMP
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4031_CMP
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4032_CMP
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4000_CMP
  found state code: 3'110
  found state code: 3'101
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:352$1133_Y
  found state code: 3'011
  found state code: 3'100
  found state code: 3'010
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$logic_and$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:322$1122_Y
  found state code: 3'001
  found ctrl output: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4080_CMP
  found ctrl output: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4039_CMP
  found ctrl output: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4032_CMP
  found ctrl output: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4031_CMP
  found ctrl output: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4000_CMP
  found ctrl output: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3988_CMP
  found ctrl output: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3980_CMP
  ctrl inputs: { \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.div_en_internal $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$logic_and$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:322$1122_Y $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:352$1133_Y }
  ctrl outputs: { $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$0\md_state_q[2:0] $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3980_CMP $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3988_CMP $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4000_CMP $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4031_CMP $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4032_CMP $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4039_CMP $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4080_CMP }
  transition:      3'000 3'0-- ->      3'000 10'0000010000
  transition:      3'000 3'10- ->      3'001 10'0010010000
  transition:      3'000 3'11- ->      3'110 10'1100010000
  transition:      3'100 3'0-- ->      3'100 10'1000100000
  transition:      3'100 3'1-- ->      3'101 10'1010100000
  transition:      3'010 3'0-- ->      3'010 10'0100001000
  transition:      3'010 3'1-- ->      3'011 10'0110001000
  transition:      3'110 3'0-- ->      3'110 10'1100000001
  transition:      3'110 3'1-- ->      3'000 10'0000000001
  transition:      3'001 3'0-- ->      3'001 10'0010000100
  transition:      3'001 3'1-- ->      3'010 10'0100000100
  transition:      3'101 3'0-- ->      3'101 10'1011000000
  transition:      3'101 3'1-- ->      3'110 10'1101000000
  transition:      3'011 3'0-- ->      3'011 10'0110000010
  transition:      3'011 3'1-0 ->      3'011 10'0110000010
  transition:      3'011 3'1-1 ->      3'100 10'1000000010
Extracting FSM `\u_ibex_core.load_store_unit_i.data_type_q' from module `\ibex_top'.
  found $adff cell for state register: $flatten\u_ibex_core.\load_store_unit_i.$procdff$8789
  root of input selection tree: $flatten\u_ibex_core.\load_store_unit_i.$0\data_type_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_ibex_core.load_store_unit_i.ctrl_update
  found ctrl input: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5189_CMP
  found ctrl input: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5274_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$8882
  found ctrl input: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4707_CMP
  found ctrl input: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5201_CMP
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\u_ibex_core.\load_store_unit_i.$procmux$7960_CMP [0]
  found ctrl output: $flatten\u_ibex_core.\load_store_unit_i.$procmux$7960_CMP [1]
  found ctrl output: $flatten\u_ibex_core.\load_store_unit_i.$procmux$7961_CMP
  found ctrl output: $flatten\u_ibex_core.\load_store_unit_i.$procmux$7962_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$8882 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4707_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5189_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5201_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5274_CMP \u_ibex_core.load_store_unit_i.ctrl_update }
  ctrl outputs: { $flatten\u_ibex_core.\load_store_unit_i.$procmux$7962_CMP $flatten\u_ibex_core.\load_store_unit_i.$procmux$7961_CMP $flatten\u_ibex_core.\load_store_unit_i.$procmux$7960_CMP $flatten\u_ibex_core.\load_store_unit_i.$0\data_type_q[1:0] }
  transition:       2'00 6'-----0 ->       2'00 6'100000
  transition:       2'00 6'--0-01 ->       2'00 6'100000
  transition:       2'00 6'-0-011 ->       2'00 6'100000
  transition:       2'00 6'---111 ->       2'10 6'100010
  transition:       2'00 6'-1--11 ->       2'01 6'100001
  transition:       2'00 6'0010-1 -> INVALID_STATE(2'x) 6'1000xx  <ignored invalid transition!>
  transition:       2'00 6'--11-1 ->       2'10 6'100010
  transition:       2'00 6'-11--1 ->       2'01 6'100001
  transition:       2'00 6'1-1--1 ->       2'00 6'100000
  transition:       2'10 6'-----0 ->       2'10 6'000110
  transition:       2'10 6'--0-01 ->       2'00 6'000100
  transition:       2'10 6'-0-011 ->       2'00 6'000100
  transition:       2'10 6'---111 ->       2'10 6'000110
  transition:       2'10 6'-1--11 ->       2'01 6'000101
  transition:       2'10 6'0010-1 -> INVALID_STATE(2'x) 6'0001xx  <ignored invalid transition!>
  transition:       2'10 6'--11-1 ->       2'10 6'000110
  transition:       2'10 6'-11--1 ->       2'01 6'000101
  transition:       2'10 6'1-1--1 ->       2'00 6'000100
  transition:       2'01 6'-----0 ->       2'01 6'010001
  transition:       2'01 6'--0-01 ->       2'00 6'010000
  transition:       2'01 6'-0-011 ->       2'00 6'010000
  transition:       2'01 6'---111 ->       2'10 6'010010
  transition:       2'01 6'-1--11 ->       2'01 6'010001
  transition:       2'01 6'0010-1 -> INVALID_STATE(2'x) 6'0100xx  <ignored invalid transition!>
  transition:       2'01 6'--11-1 ->       2'10 6'010010
  transition:       2'01 6'-11--1 ->       2'01 6'010001
  transition:       2'01 6'1-1--1 ->       2'00 6'010000

33.9.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_ibex_core.load_store_unit_i.data_type_q$8942' from module `\ibex_top'.
Optimizing FSM `$fsm$\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q$8933' from module `\ibex_top'.
Optimizing FSM `$fsm$\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$8927' from module `\ibex_top'.

33.9.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 26 unused cells and 26 unused wires.
<suppressed ~29 debug messages>

33.9.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$8927' from module `\ibex_top'.
  Removing unused output signal $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$0\gen_mult_fast.mult_state_q[1:0] [0].
  Removing unused output signal $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$0\gen_mult_fast.mult_state_q[1:0] [1].
Optimizing FSM `$fsm$\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q$8933' from module `\ibex_top'.
  Removing unused output signal $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$0\md_state_q[2:0] [0].
  Removing unused output signal $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$0\md_state_q[2:0] [1].
  Removing unused output signal $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$0\md_state_q[2:0] [2].
Optimizing FSM `$fsm$\u_ibex_core.load_store_unit_i.data_type_q$8942' from module `\ibex_top'.
  Removing unused output signal $flatten\u_ibex_core.\load_store_unit_i.$0\data_type_q[1:0] [0].
  Removing unused output signal $flatten\u_ibex_core.\load_store_unit_i.$0\data_type_q[1:0] [1].

33.9.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$8927' from module `\ibex_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q$8933' from module `\ibex_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ------1
  100 -> -----1-
  010 -> ----1--
  110 -> ---1---
  001 -> --1----
  101 -> -1-----
  011 -> 1------
Recoding FSM `$fsm$\u_ibex_core.load_store_unit_i.data_type_q$8942' from module `\ibex_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--

33.9.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$8927' from module `ibex_top':
-------------------------------------

  Information on FSM $fsm$\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$8927 (\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q):

  Number of input signals:    2
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:245$1148_Y
    1: \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.mult_en_internal

  Output signals:
    0: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3891_CMP
    1: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3890_CMP
    2: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3889_CMP
    3: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3888_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'0-   ->     0 4'0001
      1:     0 2'1-   ->     2 4'0001
      2:     1 2'11   ->     0 4'0100
      3:     1 2'0-   ->     1 4'0100
      4:     1 2'10   ->     3 4'0100
      5:     2 2'1-   ->     1 4'0010
      6:     2 2'0-   ->     2 4'0010
      7:     3 2'1-   ->     0 4'1000
      8:     3 2'0-   ->     3 4'1000

-------------------------------------

FSM `$fsm$\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q$8933' from module `ibex_top':
-------------------------------------

  Information on FSM $fsm$\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q$8933 (\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q):

  Number of input signals:    3
  Number of output signals:   7
  Number of state bits:       7

  Input signals:
    0: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:352$1133_Y
    1: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$logic_and$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:322$1122_Y
    2: \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.div_en_internal

  Output signals:
    0: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4080_CMP
    1: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4039_CMP
    2: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4032_CMP
    3: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4031_CMP
    4: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4000_CMP
    5: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3988_CMP
    6: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3980_CMP

  State encoding:
    0:  7'------1  <RESET STATE>
    1:  7'-----1-
    2:  7'----1--
    3:  7'---1---
    4:  7'--1----
    5:  7'-1-----
    6:  7'1------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'0--   ->     0 7'0010000
      1:     0 3'11-   ->     3 7'0010000
      2:     0 3'10-   ->     4 7'0010000
      3:     1 3'0--   ->     1 7'0100000
      4:     1 3'1--   ->     5 7'0100000
      5:     2 3'0--   ->     2 7'0001000
      6:     2 3'1--   ->     6 7'0001000
      7:     3 3'1--   ->     0 7'0000001
      8:     3 3'0--   ->     3 7'0000001
      9:     4 3'1--   ->     2 7'0000100
     10:     4 3'0--   ->     4 7'0000100
     11:     5 3'1--   ->     3 7'1000000
     12:     5 3'0--   ->     5 7'1000000
     13:     6 3'1-1   ->     1 7'0000010
     14:     6 3'1-0   ->     6 7'0000010
     15:     6 3'0--   ->     6 7'0000010

-------------------------------------

FSM `$fsm$\u_ibex_core.load_store_unit_i.data_type_q$8942' from module `ibex_top':
-------------------------------------

  Information on FSM $fsm$\u_ibex_core.load_store_unit_i.data_type_q$8942 (\u_ibex_core.load_store_unit_i.data_type_q):

  Number of input signals:    6
  Number of output signals:   4
  Number of state bits:       3

  Input signals:
    0: \u_ibex_core.load_store_unit_i.ctrl_update
    1: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5274_CMP
    2: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5201_CMP
    3: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5189_CMP
    4: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4707_CMP
    5: $auto$opt_reduce.cc:134:opt_pmux$8882

  Output signals:
    0: $flatten\u_ibex_core.\load_store_unit_i.$procmux$7960_CMP [0]
    1: $flatten\u_ibex_core.\load_store_unit_i.$procmux$7960_CMP [1]
    2: $flatten\u_ibex_core.\load_store_unit_i.$procmux$7961_CMP
    3: $flatten\u_ibex_core.\load_store_unit_i.$procmux$7962_CMP

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'-----0   ->     0 4'1000
      1:     0 6'--0-01   ->     0 4'1000
      2:     0 6'-0-011   ->     0 4'1000
      3:     0 6'1-1--1   ->     0 4'1000
      4:     0 6'---111   ->     1 4'1000
      5:     0 6'--11-1   ->     1 4'1000
      6:     0 6'-1--11   ->     2 4'1000
      7:     0 6'-11--1   ->     2 4'1000
      8:     1 6'--0-01   ->     0 4'0001
      9:     1 6'-0-011   ->     0 4'0001
     10:     1 6'1-1--1   ->     0 4'0001
     11:     1 6'-----0   ->     1 4'0001
     12:     1 6'---111   ->     1 4'0001
     13:     1 6'--11-1   ->     1 4'0001
     14:     1 6'-1--11   ->     2 4'0001
     15:     1 6'-11--1   ->     2 4'0001
     16:     2 6'--0-01   ->     0 4'0100
     17:     2 6'-0-011   ->     0 4'0100
     18:     2 6'1-1--1   ->     0 4'0100
     19:     2 6'---111   ->     1 4'0100
     20:     2 6'--11-1   ->     1 4'0100
     21:     2 6'-----0   ->     2 4'0100
     22:     2 6'-1--11   ->     2 4'0100
     23:     2 6'-11--1   ->     2 4'0100

-------------------------------------

33.9.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$8927' from module `\ibex_top'.
Mapping FSM `$fsm$\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q$8933' from module `\ibex_top'.
Mapping FSM `$fsm$\u_ibex_core.load_store_unit_i.data_type_q$8942' from module `\ibex_top'.

33.10. Executing OPT pass (performing simple optimizations).

33.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~23 debug messages>

33.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

33.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~279 debug messages>

33.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

33.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

33.10.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_ibex_core.\load_store_unit_i.$procdff$8792 ($adff) from module ibex_top (D = \data_rdata_i [31:8], Q = \u_ibex_core.load_store_unit_i.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\load_store_unit_i.$procdff$8791 ($adff) from module ibex_top (D = $flatten\u_ibex_core.\load_store_unit_i.$or$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:175$602_Y, Q = \u_ibex_core.load_store_unit_i.data_we_q).
Adding EN signal on $flatten\u_ibex_core.\load_store_unit_i.$procdff$8790 ($adff) from module ibex_top (D = \u_ibex_core.load_store_unit_i.lsu_sign_ext_i, Q = \u_ibex_core.load_store_unit_i.data_sign_ext_q).
Adding EN signal on $flatten\u_ibex_core.\load_store_unit_i.$procdff$8788 ($adff) from module ibex_top (D = \u_ibex_core.load_store_unit_i.data_addr [1:0], Q = \u_ibex_core.load_store_unit_i.rdata_offset_q).
Adding EN signal on $flatten\u_ibex_core.\load_store_unit_i.$procdff$8787 ($adff) from module ibex_top (D = \u_ibex_core.load_store_unit_i.addr_last_d, Q = \u_ibex_core.load_store_unit_i.addr_last_q).
Adding EN signal on $flatten\u_ibex_core.\load_store_unit_i.$procdff$8786 ($adff) from module ibex_top (D = $flatten\u_ibex_core.\load_store_unit_i.$not$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:273$630_Y, Q = \u_ibex_core.load_store_unit_i.lsu_lw_sw_state).
Adding EN signal on $flatten\u_ibex_core.\load_store_unit_i.$procdff$8785 ($adff) from module ibex_top (D = \u_ibex_core.load_store_unit_i.rdata_w_ext, Q = \u_ibex_core.load_store_unit_i.data_rdata_rsrv).
Adding EN signal on $flatten\u_ibex_core.\load_store_unit_i.$procdff$8784 ($adff) from module ibex_top (D = \u_ibex_core.load_store_unit_i.ls_fsm_ns, Q = \u_ibex_core.load_store_unit_i.ls_fsm_cs).
Adding EN signal on $flatten\u_ibex_core.\load_store_unit_i.$procdff$8783 ($adff) from module ibex_top (D = \u_ibex_core.load_store_unit_i.lsu_err_d, Q = \u_ibex_core.load_store_unit_i.lsu_err_q).
Adding EN signal on $flatten\u_ibex_core.\load_store_unit_i.$procdff$8782 ($adff) from module ibex_top (D = \u_ibex_core.load_store_unit_i.pmp_err_d, Q = \u_ibex_core.load_store_unit_i.pmp_err_q).
Adding EN signal on $flatten\u_ibex_core.\load_store_unit_i.$procdff$8781 ($adff) from module ibex_top (D = \u_ibex_core.load_store_unit_i.handle_misaligned_d, Q = \u_ibex_core.load_store_unit_i.handle_misaligned_q).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$8730 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_d, Q = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$8729 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_d [31:0], Q = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [31:0]).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$8728 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_d [0], Q = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [0]).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$8727 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_d [63:32], Q = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [63:32]).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$8726 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_d [1], Q = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [1]).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$8725 ($dff) from module ibex_top (D = \instr_rdata_i, Q = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [95:64]).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$8724 ($dff) from module ibex_top (D = \instr_err_i, Q = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [2]).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$procdff$8760 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_addr [31:2], Q = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [31:2]).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$procdff$8760 ($dff) from module ibex_top (D = $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_prefetch_buffer.v:131$899_Y [1:0], Q = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [1:0]).
Adding SRST signal on $auto$ff.cc:266:slice$9163 ($dffe) from module ibex_top (D = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [0], Q = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [0], rval = 1'0).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$procdff$8759 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d, Q = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.$procdff$8773 ($dff) from module ibex_top (D = { \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q 1'0 }, Q = \u_ibex_core.if_stage_i.pc_id_o).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.$procdff$8772 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.illegal_c_insn, Q = \u_ibex_core.if_stage_i.illegal_c_insn_id_o).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.$procdff$8771 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.fetch_err_plus2, Q = \u_ibex_core.if_stage_i.instr_fetch_err_plus2_o).
Adding SRST signal on $auto$ff.cc:266:slice$9173 ($dffe) from module ibex_top (D = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_plus2, Q = \u_ibex_core.if_stage_i.instr_fetch_err_plus2_o, rval = 1'0).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.$procdff$8770 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.fetch_err, Q = \u_ibex_core.if_stage_i.instr_fetch_err_o).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.$procdff$8769 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.instr_is_compressed, Q = \u_ibex_core.if_stage_i.instr_is_compressed_id_o).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.$procdff$8768 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:0], Q = \u_ibex_core.if_stage_i.instr_rdata_c_id_o).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.$procdff$8767 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.instr_decompressed, Q = \u_ibex_core.if_stage_i.instr_rdata_alu_id_o).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.$procdff$8766 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.instr_decompressed, Q = \u_ibex_core.if_stage_i.instr_rdata_id_o).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.$procdff$8765 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.instr_rdata_id_o [11:7], Q = \u_ibex_core.if_stage_i.instr_prev_rd_id_o).
Adding EN signal on $flatten\u_ibex_core.\id_stage_i.\controller_i.$procdff$8751 ($adff) from module ibex_top (D = \u_ibex_core.id_stage_i.controller_i.debug_mode_d, Q = \u_ibex_core.id_stage_i.controller_i.debug_mode_q).
Adding EN signal on $flatten\u_ibex_core.\id_stage_i.\controller_i.$procdff$8750 ($adff) from module ibex_top (D = \u_ibex_core.id_stage_i.controller_i.nmi_mode_d, Q = \u_ibex_core.id_stage_i.controller_i.nmi_mode_q).
Adding EN signal on $flatten\u_ibex_core.\id_stage_i.\controller_i.$procdff$8749 ($adff) from module ibex_top (D = \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns, Q = \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs).
Adding EN signal on $flatten\u_ibex_core.\id_stage_i.$procdff$8779 ($adff) from module ibex_top (D = \u_ibex_core.id_stage_i.id_fsm_d, Q = \u_ibex_core.id_stage_i.id_fsm_q).
Adding EN signal on $flatten\u_ibex_core.\id_stage_i.$procdff$8778 ($adff) from module ibex_top (D = \u_ibex_core.id_stage_i.imd_val_d_ex_i [67:34], Q = \u_ibex_core.id_stage_i.imd_val_q [67:34]).
Adding EN signal on $flatten\u_ibex_core.\id_stage_i.$procdff$8777 ($adff) from module ibex_top (D = \u_ibex_core.id_stage_i.imd_val_d_ex_i [33:32], Q = \u_ibex_core.id_stage_i.imd_val_q [33:32]).
Adding EN signal on $flatten\u_ibex_core.\id_stage_i.$procdff$8777 ($adff) from module ibex_top (D = \u_ibex_core.id_stage_i.imd_val_d_ex_i [31:0], Q = \u_ibex_core.id_stage_i.imd_val_q [31:0]).
Adding EN signal on $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procdff$8747 ($adff) from module ibex_top (D = \u_ibex_core.ex_block_i.alu_i.is_equal, Q = \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.div_by_zero_q).
Adding EN signal on $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procdff$8746 ($adff) from module ibex_top (D = \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.div_counter_d, Q = \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.div_counter_q).
Adding EN signal on $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procdff$8745 ($adff) from module ibex_top (D = \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_d, Q = \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_q).
Adding EN signal on $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procdff$8744 ($adff) from module ibex_top (D = $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:335$1128_Y, Q = \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_numerator_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_mtvec_csr.$procdff$8735 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.u_mtvec_csr.wr_data_i, Q = \u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_mtval_csr.$procdff$8738 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.u_mtval_csr.wr_data_i, Q = \u_ibex_core.cs_registers_i.u_mtval_csr.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_mstatus_csr.$procdff$8793 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.u_mstatus_csr.wr_data_i [5:1], Q = \u_ibex_core.cs_registers_i.u_mstatus_csr.rdata_q [5:1]).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_mstatus_csr.$procdff$8793 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.csr_wdata_int [21], Q = \u_ibex_core.cs_registers_i.u_mstatus_csr.rdata_q [0]).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_mstack_epc_csr.$procdff$8738 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.u_mepc_csr.rdata_q, Q = \u_ibex_core.cs_registers_i.u_mstack_epc_csr.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_mstack_csr.$procdff$8737 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.u_mstatus_csr.rdata_q [4:2], Q = \u_ibex_core.cs_registers_i.u_mstack_csr.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_mstack_cause_csr.$procdff$8739 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.u_mcause_csr.rdata_q, Q = \u_ibex_core.cs_registers_i.u_mstack_cause_csr.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_mscratch_csr.$procdff$8738 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.csr_wdata_int, Q = \u_ibex_core.cs_registers_i.u_mscratch_csr.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_mie_csr.$procdff$8734 ($adff) from module ibex_top (D = { \u_ibex_core.cs_registers_i.csr_wdata_int [3] \u_ibex_core.cs_registers_i.csr_wdata_int [7] \u_ibex_core.cs_registers_i.csr_wdata_int [11] \u_ibex_core.cs_registers_i.csr_wdata_int [30:16] }, Q = \u_ibex_core.cs_registers_i.u_mie_csr.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_mepc_csr.$procdff$8738 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.u_mepc_csr.wr_data_i, Q = \u_ibex_core.cs_registers_i.u_mepc_csr.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_mcause_csr.$procdff$8739 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.u_mcause_csr.wr_data_i, Q = \u_ibex_core.cs_registers_i.u_mcause_csr.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_dscratch1_csr.$procdff$8738 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.csr_wdata_int, Q = \u_ibex_core.cs_registers_i.u_dscratch1_csr.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_dscratch0_csr.$procdff$8738 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.csr_wdata_int, Q = \u_ibex_core.cs_registers_i.u_dscratch0_csr.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_depc_csr.$procdff$8738 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.u_depc_csr.wr_data_i, Q = \u_ibex_core.cs_registers_i.u_depc_csr.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_dcsr_csr.$procdff$8736 ($adff) from module ibex_top (D = { \u_ibex_core.cs_registers_i.u_dcsr_csr.wr_data_i [8:6] \u_ibex_core.cs_registers_i.u_dcsr_csr.wr_data_i [1:0] }, Q = { \u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q [8:6] \u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q [1:0] }).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_dcsr_csr.$procdff$8736 ($adff) from module ibex_top (D = { 16'0100000000000000 \u_ibex_core.cs_registers_i.csr_wdata_int [15] 1'0 \u_ibex_core.cs_registers_i.csr_wdata_int [13:12] 6'000000 \u_ibex_core.cs_registers_i.csr_wdata_int [2] }, Q = { \u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q [31:9] \u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q [5:2] }).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_cpuctrlsts_part_csr.$procdff$8742 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.wr_data_i [7:6], Q = \u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rdata_q [7:6]).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_cpuctrlsts_part_csr.$procdff$8742 ($adff) from module ibex_top (D = 6'000000, Q = \u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rdata_q [5:0]).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\minstret_counter_i.$procdff$8741 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.minstret_counter_i.counter_d [63:32], Q = \u_ibex_core.cs_registers_i.minstret_counter_i.counter_q [63:32]).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\minstret_counter_i.$procdff$8741 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.minstret_counter_i.counter_d [31:0], Q = \u_ibex_core.cs_registers_i.minstret_counter_i.counter_q [31:0]).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\mcycle_counter_i.$procdff$8740 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.mcycle_counter_i.counter_d [63:32], Q = \u_ibex_core.cs_registers_i.mcycle_counter_i.counter_q [63:32]).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\mcycle_counter_i.$procdff$8740 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.mcycle_counter_i.counter_d [31:0], Q = \u_ibex_core.cs_registers_i.mcycle_counter_i.counter_q [31:0]).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.$procdff$8733 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.priv_lvl_d, Q = \u_ibex_core.cs_registers_i.priv_lvl_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.$procdff$8732 ($adff) from module ibex_top (D = { \u_ibex_core.cs_registers_i.csr_wdata_int [2] 1'0 \u_ibex_core.cs_registers_i.csr_wdata_int [0] }, Q = \u_ibex_core.cs_registers_i.mcountinhibit_q).
Adding EN signal on $flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procdff$8794 ($adff) from module ibex_top (D = \genblk3.genblk1.gen_regfile_latch.register_file_i.wdata_a_i, Q = \genblk3.genblk1.gen_regfile_latch.register_file_i.wdata_a_q).
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$9295 ($adffe) from module ibex_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$9261 ($adffe) from module ibex_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$9261 ($adffe) from module ibex_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$9261 ($adffe) from module ibex_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$9261 ($adffe) from module ibex_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$9261 ($adffe) from module ibex_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$9261 ($adffe) from module ibex_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$9257 ($adffe) from module ibex_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$9257 ($adffe) from module ibex_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$9257 ($adffe) from module ibex_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$9257 ($adffe) from module ibex_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$9257 ($adffe) from module ibex_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$9257 ($adffe) from module ibex_top.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$9257 ($adffe) from module ibex_top.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$9257 ($adffe) from module ibex_top.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$9257 ($adffe) from module ibex_top.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$9257 ($adffe) from module ibex_top.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$9257 ($adffe) from module ibex_top.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$9257 ($adffe) from module ibex_top.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$9257 ($adffe) from module ibex_top.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$9257 ($adffe) from module ibex_top.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$9257 ($adffe) from module ibex_top.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$9257 ($adffe) from module ibex_top.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$9257 ($adffe) from module ibex_top.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$9257 ($adffe) from module ibex_top.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$9257 ($adffe) from module ibex_top.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$9257 ($adffe) from module ibex_top.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$9257 ($adffe) from module ibex_top.
Setting constant 1-bit at position 25 on $auto$ff.cc:266:slice$9257 ($adffe) from module ibex_top.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$9257 ($adffe) from module ibex_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$9171 ($dffe) from module ibex_top.

33.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 55 unused cells and 100 unused wires.
<suppressed ~63 debug messages>

33.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~22 debug messages>

33.10.9. Rerunning OPT passes. (Maybe there is more to do..)

33.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~259 debug messages>

33.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$2803: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2688_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2670_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2653_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2637_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2582_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2570_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2559_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2540_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2532_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$2917: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2167_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2707_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2688_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2670_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2653_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2637_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2868_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2582_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2570_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2559_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2540_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2532_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3004: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2914_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3039_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2688_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2670_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2653_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2637_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2147_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2582_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2570_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2559_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2549_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2540_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2532_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3138: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3039_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2707_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2688_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2670_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2653_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2637_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2868_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2582_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2570_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2559_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2540_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2532_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3231: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2167_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2707_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2688_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2670_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2653_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2637_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2868_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2582_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2570_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2559_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2540_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2532_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3322: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2707_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2688_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2670_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2653_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2637_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2868_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2582_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2570_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2559_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2540_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2532_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3413: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2707_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2688_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2670_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2653_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2637_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2868_CMP $auto$opt_reduce.cc:134:opt_pmux$9301 $flatten\u_ibex_core.\cs_registers_i.$procmux$2582_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2570_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2559_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2540_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2532_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3460: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2167_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2707_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2688_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2670_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2653_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2637_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2868_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2582_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2570_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2559_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2540_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2532_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3593: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2167_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2707_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2688_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2670_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2653_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2637_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2868_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2582_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2570_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2559_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2540_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2532_CTRL }
  Optimizing cells in module \ibex_top.
Performed a total of 9 changes.

33.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~159 debug messages>
Removed a total of 53 cells.

33.10.13. Executing OPT_DFF pass (perform DFF optimizations).

33.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 0 unused cells and 42 unused wires.
<suppressed ~1 debug messages>

33.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

33.10.16. Rerunning OPT passes. (Maybe there is more to do..)

33.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~259 debug messages>

33.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

33.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

33.10.20. Executing OPT_DFF pass (perform DFF optimizations).

33.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

33.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

33.10.23. Finished OPT passes. (There is nothing left to do.)

33.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 26 address bits (of 32) from memory init port ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$auto$mem.cc:328:emit$1498 ($flatten\u_ibex_core.\ex_block_i.\alu_i.$auto$proc_rom.cc:150:do_switch$1496).
Removed top 27 address bits (of 32) from memory init port ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$auto$mem.cc:328:emit$1502 ($flatten\u_ibex_core.\id_stage_i.\decoder_i.$auto$proc_rom.cc:150:do_switch$1500).
Removed top 3 bits (of 4) from FF cell ibex_top.$procdff$8723 ($adff).
Removed top 3 bits (of 4) from port Y of cell ibex_top.$flatten\u_fetch_enable_buf.$not$syn_out/ibex_16_12_2023_01_03_06/generated/prim_generic_buf.v:10$405 ($not).
Removed top 3 bits (of 4) from port A of cell ibex_top.$flatten\u_fetch_enable_buf.$not$syn_out/ibex_16_12_2023_01_03_06/generated/prim_generic_buf.v:10$405 ($not).
Removed top 2 bits (of 3) from port B of cell ibex_top.$auto$fsm_map.cc:77:implement_pattern_cache$9076 ($eq).
Removed top 2 bits (of 4) from port B of cell ibex_top.$auto$fsm_map.cc:77:implement_pattern_cache$9078 ($eq).
Removed top 3 bits (of 4) from port B of cell ibex_top.$auto$opt_dff.cc:195:make_patterns_logic$9185 ($ne).
Removed top 1 bits (of 2) from port B of cell ibex_top.$auto$opt_dff.cc:195:make_patterns_logic$9198 ($ne).
Removed top 2 bits (of 3) from port B of cell ibex_top.$auto$opt_dff.cc:195:make_patterns_logic$9200 ($ne).
Removed top 1 bits (of 2) from port B of cell ibex_top.$auto$opt_dff.cc:195:make_patterns_logic$9207 ($ne).
Removed top 3 bits (of 4) from port B of cell ibex_top.$auto$opt_dff.cc:195:make_patterns_logic$9209 ($ne).
Removed top 5 bits (of 7) from port B of cell ibex_top.$auto$opt_dff.cc:195:make_patterns_logic$9219 ($ne).
Removed top 1 bits (of 2) from port B of cell ibex_top.$auto$opt_dff.cc:195:make_patterns_logic$9225 ($ne).
Removed top 1 bits (of 2) from port B of cell ibex_top.$auto$opt_dff.cc:195:make_patterns_logic$9280 ($ne).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1285 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1286 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1287 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1288 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1289 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1290 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1291 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1292 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1293 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1294 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1295 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1296 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1297 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1298 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1299 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1300 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1301 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1302 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1303 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:428$1304 ($eq).
Removed top 26 bits (of 32) from port A of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$neg$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1344 ($neg).
Converting cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$neg$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1344 ($neg) from signed to unsigned.
Removed top 1 bits (of 6) from port A of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$neg$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1344 ($neg).
Removed top 1 bits (of 2) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:591$1371 ($eq).
Removed top 63 bits (of 64) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.\mcycle_counter_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_counter.v:26$1222 ($add).
Removed top 63 bits (of 64) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.\minstret_counter_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_counter.v:26$1217 ($add).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3752_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3748_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3751_CMP1 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3751_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2147_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2167_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2519_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2549_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2559_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2570_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2582_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2637_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2653_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2670_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2688_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2707_CMP0 ($eq).
Removed top 29 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2741 ($mux).
Removed top 29 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2744 ($mux).
Removed top 30 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2762 ($mux).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CMP1 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CMP2 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CMP3 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CMP4 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CMP5 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CMP6 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CMP7 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CMP8 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CMP9 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CMP10 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CMP11 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CMP12 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CMP13 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CMP14 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CMP15 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CMP16 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CMP17 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CMP18 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CMP19 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CMP20 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CMP21 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CMP22 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CMP23 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CMP24 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CMP25 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CMP26 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CMP27 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2806_CMP28 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2868_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2984_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2985_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2986_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2987_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2988_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2989_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2990_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2991_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2992_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2993_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2994_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2995_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2996_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2997_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2998_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3039_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3710_CMP0 ($eq).
Removed top 27 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:107$593 ($add).
Removed top 30 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:177$603 ($mux).
Removed top 1 bits (of 2) from port B of cell ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:266$621 ($eq).
Removed top 1 bits (of 3) from mux cell ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:301$633 ($mux).
Removed top 1 bits (of 3) from mux cell ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:304$634 ($mux).
Removed top 1 bits (of 3) from mux cell ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:323$639 ($mux).
Removed top 1 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$procmux$7618_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$procmux$7650_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$procmux$7718_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$procmux$7753 ($mux).
Removed top 1 bits (of 2) from port B of cell ibex_top.$auto$opt_dff.cc:195:make_patterns_logic$9113 ($ne).
Removed top 1 bits (of 2) from port B of cell ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$procmux$7980_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$procmux$8045_CMP0 ($eq).
Removed top 2 bits (of 34) from mux cell ibex_top.$flatten\u_ibex_core.\ex_block_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_ex_block.v:81$693 ($mux).
Removed top 1 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$3860_CMP3 ($eq).
Removed top 1 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$3860_CMP2 ($eq).
Removed top 1 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$3859_CMP3 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$3859_CMP2 ($eq).
Removed top 4 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$3833_CMP1 ($eq).
Removed top 5 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$3833_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$3832_CMP4 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$3832_CMP3 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$3832_CMP2 ($eq).
Removed top 6 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$3832_CMP1 ($eq).
Removed top 3 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$3831_CMP4 ($eq).
Removed top 3 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$3831_CMP3 ($eq).
Removed top 3 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$3831_CMP1 ($eq).
Removed top 3 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$3831_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$3829_CMP7 ($eq).
Removed top 1 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$3829_CMP6 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$3829_CMP5 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$3829_CMP4 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$3829_CMP3 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$3829_CMP2 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$3829_CMP1 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$3829_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:208$1201 ($eq).
Removed top 4 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:208$1200 ($eq).
Removed top 4 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:207$1198 ($eq).
Removed top 5 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:207$1197 ($eq).
Removed top 1 bits (of 33) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$sshr$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:178$1190 ($sshr).
Removed top 3 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:166$1185 ($eq).
Removed top 26 bits (of 32) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$sub$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:145$1177 ($sub).
Removed top 27 bits (of 32) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$sub$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:145$1177 ($sub).
Removed top 5 bits (of 6) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$sub$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:145$1177 ($sub).
Removed top 1 bits (of 34) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:84$1162 ($add).
Removed top 1 bits (of 34) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:84$1162 ($add).
Removed top 1 bits (of 34) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:84$1162 ($add).
Removed top 1 bits (of 34) from mux cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3985 ($mux).
Removed top 1 bits (of 35) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:216$1145 ($add).
Removed top 1 bits (of 35) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:216$1145 ($add).
Removed top 1 bits (of 35) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:216$1145 ($add).
Removed top 18 bits (of 35) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:216$1144 ($mul).
Removed top 18 bits (of 35) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:216$1144 ($mul).
Removed top 1 bits (of 35) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:216$1144 ($mul).
Removed top 4 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:352$1133 ($eq).
Removed top 4 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$sub$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:307$1118 ($sub).
Removed top 31 bits (of 32) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$shl$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:296$1107 ($shl).
Removed top 1 bits (of 33) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$or$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:295$1105 ($or).
Removed top 1 bits (of 33) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$or$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:295$1105 ($or).
Removed top 1 bits (of 33) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$or$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:295$1105 ($or).
Removed top 27 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:339$714 ($mux).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:486$728 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:486$729 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:486$731 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:486$733 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:490$738 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:490$739 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:490$741 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:490$743 ($eq).
Removed top 29 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:396$810 ($mux).
Removed top 1 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$procmux$7214_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$procmux$7215_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$procmux$7216_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$procmux$7577_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5131_CMP0 ($eq).
Removed top 8 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4951_CMP3 ($eq).
Removed top 11 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4762_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4761_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4759_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4707_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4649_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4637_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4636_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4587 ($mux).
Removed top 1 bits (of 7) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4493 ($pmux).
Removed top 1 bits (of 3) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4479 ($mux).
Removed top 1 bits (of 7) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4465 ($mux).
Removed top 2 bits (of 3) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4367 ($mux).
Removed top 1 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4357_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4341_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4340_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4301_CMP0 ($eq).
Removed top 1 bits (of 7) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4293 ($mux).
Removed top 1 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4231_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4225_CMP0 ($eq).
Removed top 8 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4224_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4223_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4222_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4221_CMP0 ($eq).
Removed top 9 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4220_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4219_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4218_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4217_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4216_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4215_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4214_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4213_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4212_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4211_CMP0 ($eq).
Removed top 1 bits (of 7) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4209 ($pmux).
Removed top 6 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4210_CMP0 ($eq).
Removed top 1 bits (of 7) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4193 ($mux).
Removed top 3 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4153_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4151_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:640$1086 ($eq).
Removed top 3 bits (of 4) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6693_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6692_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6670_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6614_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6468_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6243_CMP0 ($eq).
Removed top 4 bits (of 7) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6229 ($mux).
Removed top 4 bits (of 7) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6017 ($mux).
Removed top 5 bits (of 7) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5981 ($mux).
Removed top 1 bits (of 4) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5727 ($mux).
Removed top 1 bits (of 4) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5724_CMP0 ($eq).
Removed top 5 bits (of 7) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:508$1036 ($mux).
Removed top 30 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:502$1032 ($add).
Removed top 1 bits (of 4) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$ne$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:197$947 ($ne).
Removed top 1 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.$procmux$7194_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.$procmux$7195_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.$procmux$7196_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.$procmux$7200_CMP0 ($eq).
Removed top 3 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7097 ($mux).
Removed top 1 bits (of 2) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7054_CMP1 ($eq).
Removed top 1 bits (of 2) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7029_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7022_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7021_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7020_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6999_CMP1 ($eq).
Removed top 2 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6999_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6982_CMP0 ($eq).
Removed top 7 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6933 ($mux).
Removed top 11 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6887 ($mux).
Removed top 3 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_compressed_decoder.v:42$928 ($eq).
Removed top 29 bits (of 31) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:87$1448 ($add).
Removed top 29 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_prefetch_buffer.v:116$898 ($add).
Removed top 3 bits (of 4) from mux cell ibex_top.$flatten\u_ibex_core.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_core.v:339$394 ($mux).
Removed top 4 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8178_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8177_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8176_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8175_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8174_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8173_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8172_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8171_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8170_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8169_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8168_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8167_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8166_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8165_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8164_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8145_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8144_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8143_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8142_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8141_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8140_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8139_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8138_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8137_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8136_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8135_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8134_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8133_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8132_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8131_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:70$308 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:70$306 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:70$304 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:70$302 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:70$300 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:70$298 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:70$296 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:70$294 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:70$292 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:70$290 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:70$288 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:70$286 ($eq).
Removed top 3 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:70$284 ($eq).
Removed top 3 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:70$282 ($eq).
Removed top 4 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_register_file_latch.v:70$280 ($eq).
Removed top 3 bits (of 4) from port Y of cell ibex_top.$flatten\u_fetch_enable_buf.$not$syn_out/ibex_16_12_2023_01_03_06/generated/prim_generic_buf.v:9$404 ($not).
Removed top 3 bits (of 4) from port A of cell ibex_top.$flatten\u_fetch_enable_buf.$not$syn_out/ibex_16_12_2023_01_03_06/generated/prim_generic_buf.v:9$404 ($not).
Removed cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2199 ($mux).
Removed cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2310 ($mux).
Removed cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2342 ($mux).
Removed top 29 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2531 ($mux).
Removed top 29 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2539 ($mux).
Removed top 29 bits (of 32) from port Y of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$shift$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1345 ($shift).
Removed top 23 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\cs_registers_i.$1\dcsr_d[31:0].
Removed top 23 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\cs_registers_i.$2\dcsr_d[31:0].
Removed top 29 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\cs_registers_i.$2\mhpmcounter_we[31:0].
Removed top 29 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\cs_registers_i.$2\mhpmcounterh_we[31:0].
Removed top 29 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\cs_registers_i.$or$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1348_Y.
Removed top 27 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$sub$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:145$1177_Y.
Removed top 1 bits (of 34) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$3\op_remainder_d[33:0].
Removed top 2 bits (of 34) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$4\op_remainder_d[33:0].
Removed top 1 bits (of 35) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:216$1144_Y.
Removed top 1 bits (of 33) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$or$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:295$1105_Y.
Removed top 29 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:396$810_Y.
Removed top 1 bits (of 4) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$16\ctrl_fsm_ns[3:0].
Removed top 4 bits (of 7) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$6\exc_cause_o[6:0].
Removed top 5 bits (of 7) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$9\exc_cause_o[6:0].
Removed top 4 bits (of 7) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6017_Y.
Removed top 5 bits (of 7) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:508$1036_Y.
Removed top 1 bits (of 7) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$11\alu_operator_o[6:0].
Removed top 2 bits (of 7) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$12\alu_operator_o[6:0].
Removed top 1 bits (of 7) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$13\alu_operator_o[6:0].
Removed top 1 bits (of 7) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$14\alu_operator_o[6:0].
Removed top 2 bits (of 3) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$2\imm_b_mux_sel_o[2:0].
Removed top 1 bits (of 7) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$4\alu_operator_o[6:0].
Removed top 2 bits (of 7) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$5\alu_operator_o[6:0].
Removed top 11 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$11\instr_o[31:0].
Removed top 7 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$9\instr_o[31:0].
Removed top 1 bits (of 3) from wire ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$3\ls_fsm_ns[2:0].
Removed top 1 bits (of 3) from wire ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:301$633_Y.
Removed top 1 bits (of 3) from wire ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:304$634_Y.
Removed top 1 bits (of 3) from wire ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:323$639_Y.
Removed top 3 bits (of 4) from wire ibex_top.core_busy_d.

33.12. Executing PEEPOPT pass (run peephole optimizers).

33.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 0 unused cells and 31 unused wires.
<suppressed ~1 debug messages>

33.14. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ibex_top:
  creating $macc model for $flatten\u_ibex_core.\cs_registers_i.$neg$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1344 ($neg).
  creating $macc model for $flatten\u_ibex_core.\cs_registers_i.\mcycle_counter_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_counter.v:26$1222 ($add).
  creating $macc model for $flatten\u_ibex_core.\cs_registers_i.\minstret_counter_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_counter.v:26$1217 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\alu_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:84$1162 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\alu_i.$sub$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:145$1177 ($sub).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:216$1145 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:216$1144 ($mul).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$sub$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:307$1118 ($sub).
  creating $macc model for $flatten\u_ibex_core.\id_stage_i.\controller_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:502$1032 ($add).
  creating $macc model for $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_prefetch_buffer.v:116$898 ($add).
  creating $macc model for $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:87$1448 ($add).
  creating $macc model for $flatten\u_ibex_core.\load_store_unit_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:107$593 ($add).
  merging $macc model for $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:216$1144 into $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:216$1145.
  creating $alu model for $macc $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:87$1448.
  creating $alu model for $macc $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_prefetch_buffer.v:116$898.
  creating $alu model for $macc $flatten\u_ibex_core.\id_stage_i.\controller_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:502$1032.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$sub$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:307$1118.
  creating $alu model for $macc $flatten\u_ibex_core.\load_store_unit_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:107$593.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\alu_i.$sub$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:145$1177.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\alu_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:84$1162.
  creating $alu model for $macc $flatten\u_ibex_core.\cs_registers_i.\minstret_counter_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_counter.v:26$1217.
  creating $alu model for $macc $flatten\u_ibex_core.\cs_registers_i.\mcycle_counter_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_counter.v:26$1222.
  creating $alu model for $macc $flatten\u_ibex_core.\cs_registers_i.$neg$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1344.
  creating $macc cell for $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:216$1145: $auto$alumacc.cc:365:replace_macc$9332
  creating $alu model for $flatten\u_ibex_core.\cs_registers_i.$gt$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:275$1260 ($gt): new $alu
  creating $alu cell for $flatten\u_ibex_core.\cs_registers_i.$gt$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:275$1260: $auto$alumacc.cc:485:replace_alu$9334
  creating $alu cell for $flatten\u_ibex_core.\cs_registers_i.$neg$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:0$1344: $auto$alumacc.cc:485:replace_alu$9339
  creating $alu cell for $flatten\u_ibex_core.\cs_registers_i.\mcycle_counter_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_counter.v:26$1222: $auto$alumacc.cc:485:replace_alu$9342
  creating $alu cell for $flatten\u_ibex_core.\cs_registers_i.\minstret_counter_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_counter.v:26$1217: $auto$alumacc.cc:485:replace_alu$9345
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\alu_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:84$1162: $auto$alumacc.cc:485:replace_alu$9348
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\alu_i.$sub$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:145$1177: $auto$alumacc.cc:485:replace_alu$9351
  creating $alu cell for $flatten\u_ibex_core.\load_store_unit_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:107$593: $auto$alumacc.cc:485:replace_alu$9354
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$sub$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:307$1118: $auto$alumacc.cc:485:replace_alu$9357
  creating $alu cell for $flatten\u_ibex_core.\id_stage_i.\controller_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:502$1032: $auto$alumacc.cc:485:replace_alu$9360
  creating $alu cell for $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_prefetch_buffer.v:116$898: $auto$alumacc.cc:485:replace_alu$9363
  creating $alu cell for $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:87$1448: $auto$alumacc.cc:485:replace_alu$9366
  created 11 $alu and 1 $macc cells.

33.15. Executing SHARE pass (SAT-based resource sharing).
Found 5 cells in module ibex_top that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\u_ibex_core.\id_stage_i.\decoder_i.$auto$mem.cc:282:emit$1501 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal { \u_ibex_core.if_stage_i.illegal_c_insn_id_o $flatten\u_ibex_core.\id_stage_i.\decoder_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:275$1067_Y $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4151_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4301_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5131_CMP }.
    No candidates found.
  Analyzing resource sharing options for $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$shl$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:296$1107 ($shl):
    Found 2 activation_patterns using ctrl signal { \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q [6] \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q [1] \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.is_greater_equal $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:320$1120_Y \u_ibex_core.ex_block_i.multdiv_sel \u_ibex_core.ex_block_i.div_sel_i }.
    No candidates found.
  Analyzing resource sharing options for $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:216$1144 ($mul):
    Found cell that is never activated: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:216$1144
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\u_ibex_core.\ex_block_i.\alu_i.$sshr$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_alu.v:178$1190 ($sshr):
    Found 1 activation_patterns using ctrl signal { $flatten\u_ibex_core.\id_stage_i.$procmux$7573_CMP $flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$3831_CTRL \u_ibex_core.ex_block_i.multdiv_sel }.
    No candidates found.
  Analyzing resource sharing options for $flatten\u_ibex_core.\ex_block_i.\alu_i.$auto$mem.cc:282:emit$1497 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal { \u_ibex_core.ex_block_i.alu_i.operator_i [6] \u_ibex_core.ex_block_i.multdiv_sel }.
    No candidates found.
Removing 1 cells in module ibex_top:
  Removing cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:216$1144 ($mul).

33.16. Executing OPT pass (performing simple optimizations).

33.16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~1 debug messages>

33.16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

33.16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~259 debug messages>

33.16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

33.16.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

33.16.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$9256 ($adffe) from module ibex_top (D = \u_ibex_core.id_stage_i.controller_i.debug_cause_q, Q = \u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q [8:6]).

33.16.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 3 unused cells and 7 unused wires.
<suppressed ~5 debug messages>

33.16.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

33.16.9. Rerunning OPT passes. (Maybe there is more to do..)

33.16.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~260 debug messages>

33.16.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

33.16.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

33.16.13. Executing OPT_DFF pass (perform DFF optimizations).

33.16.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

33.16.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

33.16.16. Finished OPT passes. (There is nothing left to do.)

33.17. Executing MEMORY pass.

33.17.1. Executing OPT_MEM pass (optimize memories).
ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$auto$proc_rom.cc:150:do_switch$1500: removing const-1 lane 0
Performed a total of 1 transformations.

33.17.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

33.17.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

33.17.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

33.17.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\u_ibex_core.\ex_block_i.\alu_i.$auto$proc_rom.cc:150:do_switch$1496'[0] in module `\ibex_top': no output FF found.
Checking read port address `$flatten\u_ibex_core.\ex_block_i.\alu_i.$auto$proc_rom.cc:150:do_switch$1496'[0] in module `\ibex_top': no address FF found.

33.17.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

33.17.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

33.17.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

33.17.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

33.17.10. Executing MEMORY_COLLECT pass (generating $mem cells).

33.18. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

33.19. Executing OPT pass (performing simple optimizations).

33.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~321 debug messages>

33.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

33.19.3. Executing OPT_DFF pass (perform DFF optimizations).

33.19.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 20 unused cells and 152 unused wires.
<suppressed ~21 debug messages>

33.19.5. Finished fast OPT passes.

33.20. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\u_ibex_core.\ex_block_i.\alu_i.$auto$proc_rom.cc:150:do_switch$1496 in module \ibex_top:
  created 64 $dff cells and 0 static cells of width 1.
  read interface: 0 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.

33.21. Executing OPT pass (performing simple optimizations).

33.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~45 debug messages>

33.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

33.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~177 debug messages>

33.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$2006:
      Old ports: A={ \u_ibex_core.if_stage_i.pc_id_o [31:1] 1'0 }, B={ \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q 1'0 }, Y=$flatten\u_ibex_core.\cs_registers_i.$2\exception_pc[31:0]
      New ports: A=\u_ibex_core.if_stage_i.pc_id_o [31:1], B=\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q, Y=$flatten\u_ibex_core.\cs_registers_i.$2\exception_pc[31:0] [31:1]
      New connections: $flatten\u_ibex_core.\cs_registers_i.$2\exception_pc[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$2524:
      Old ports: A={ \u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rdata_q [7:6] 6'000000 }, B={ \u_ibex_core.cs_registers_i.csr_wdata_int [7:6] 6'000000 }, Y=$flatten\u_ibex_core.\cs_registers_i.$2\cpuctrlsts_part_d[7:0]
      New ports: A=\u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rdata_q [7:6], B=\u_ibex_core.cs_registers_i.csr_wdata_int [7:6], Y=$flatten\u_ibex_core.\cs_registers_i.$2\cpuctrlsts_part_d[7:0] [7:6]
      New connections: $flatten\u_ibex_core.\cs_registers_i.$2\cpuctrlsts_part_d[7:0] [5:0] = 6'000000
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$2803: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2540_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2532_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$2839: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mie_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2868_CMP $flatten\u_ibex_core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2540_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2532_CTRL $flatten\u_ibex_core.\cs_registers_i.$2\cpuctrlsts_part_we[0:0] }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$2879: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2914_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2540_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2532_CTRL $flatten\u_ibex_core.\cs_registers_i.$2\cpuctrlsts_part_we[0:0] }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$2917: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mie_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2868_CMP $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2540_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2532_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3004: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2914_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3039_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2540_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2532_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3052: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3039_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2540_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2532_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3138: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3039_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mie_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2868_CMP $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2540_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2532_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3185: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3039_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2540_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2532_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3231: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mie_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2868_CMP $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2540_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2532_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3278: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2540_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2532_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3322: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mie_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2868_CMP $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2540_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2532_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3413: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mie_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2868_CMP $auto$opt_reduce.cc:134:opt_pmux$9301 $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2540_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2532_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3460: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mie_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2868_CMP $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2540_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2532_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3593: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mie_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2622_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2868_CMP $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2540_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2532_CTRL }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:332$1280:
      Old ports: A=26'00000000000000000000000000, B=26'11111111111111111111111111, Y=$flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:332$1280_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:332$1280_Y [0]
      New connections: $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:332$1280_Y [25:1] = { $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:332$1280_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:332$1280_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:332$1280_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:332$1280_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:332$1280_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:332$1280_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:332$1280_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:332$1280_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:332$1280_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:332$1280_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:332$1280_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:332$1280_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:332$1280_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:332$1280_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:332$1280_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:332$1280_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:332$1280_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:332$1280_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:332$1280_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:332$1280_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:332$1280_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:332$1280_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:332$1280_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:332$1280_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:332$1280_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_cs_registers.v:450$1317:
      Old ports: A={ \u_ibex_core.cs_registers_i.csr_wdata_int [31:8] 8'00000001 }, B={ \boot_addr_i [31:8] 8'00000001 }, Y=\u_ibex_core.cs_registers_i.u_mtvec_csr.wr_data_i
      New ports: A=\u_ibex_core.cs_registers_i.csr_wdata_int [31:8], B=\boot_addr_i [31:8], Y=\u_ibex_core.cs_registers_i.u_mtvec_csr.wr_data_i [31:8]
      New connections: \u_ibex_core.cs_registers_i.u_mtvec_csr.wr_data_i [7:0] = 8'00000001
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4021:
      Old ports: A={ 2'00 \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_a_i }, B=34'1111111111111111111111111111111111, Y=$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$2\op_remainder_d[33:0]
      New ports: A={ 1'0 \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_a_i }, B=33'111111111111111111111111111111111, Y=$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$2\op_remainder_d[33:0] [32:0]
      New connections: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$2\op_remainder_d[33:0] [33] = $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$2\op_remainder_d[33:0] [32]
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4036:
      Old ports: A={ $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$not$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:314$1119_Y 1'1 }, B={ $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$not$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:339$1129_Y 1'1 $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$not$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:354$1135_Y 1'1 $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$not$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:372$1141_Y 1'1 }, Y=\u_ibex_core.ex_block_i.alu_i.multdiv_operand_b_i
      New ports: A=$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$not$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:314$1119_Y, B={ $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$not$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:339$1129_Y $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$not$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:354$1135_Y $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$not$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:372$1141_Y }, Y=\u_ibex_core.ex_block_i.alu_i.multdiv_operand_b_i [32:1]
      New connections: \u_ibex_core.ex_block_i.alu_i.multdiv_operand_b_i [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4046:
      Old ports: A=33'000000000000000000000000000000001, B={ \u_ibex_core.id_stage_i.imd_val_q [65:34] 1'1 }, Y=\u_ibex_core.ex_block_i.alu_i.multdiv_operand_a_i
      New ports: A=0, B=\u_ibex_core.id_stage_i.imd_val_q [65:34], Y=\u_ibex_core.ex_block_i.alu_i.multdiv_operand_a_i [32:1]
      New connections: \u_ibex_core.ex_block_i.alu_i.multdiv_operand_a_i [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_multdiv_fast.v:295$1106:
      Old ports: A={ 1'0 \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_q }, B={ 1'0 $auto$wreduce.cc:461:run$9311 [31:0] }, Y=\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.next_quotient
      New ports: A=\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_q, B=$auto$wreduce.cc:461:run$9311 [31:0], Y=\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.next_quotient [31:0]
      New connections: \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.next_quotient [32] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_id_stage.v:396$810:
      Old ports: A=3'100, B=3'010, Y=$auto$wreduce.cc:461:run$9312 [2:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:461:run$9312 [2:1]
      New connections: $auto$wreduce.cc:461:run$9312 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5727:
      Old ports: A=3'101, B=3'010, Y=$auto$wreduce.cc:461:run$9313 [2:0]
      New ports: A=2'01, B=2'10, Y=$auto$wreduce.cc:461:run$9313 [1:0]
      New connections: $auto$wreduce.cc:461:run$9313 [2] = $auto$wreduce.cc:461:run$9313 [0]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5778:
      Old ports: A=3'000, B=3'100, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$4\pc_mux_o[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$4\pc_mux_o[2:0] [2]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$4\pc_mux_o[2:0] [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5790:
      Old ports: A={ 1'0 $auto$wreduce.cc:461:run$9313 [2:0] }, B=4'0101, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0]
      New ports: A=$auto$wreduce.cc:461:run$9313 [2:0], B=3'101, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [2:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5901:
      Old ports: A=4'0101, B=4'1001, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$13\ctrl_fsm_ns[3:0]
      New ports: A=2'01, B=2'10, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$13\ctrl_fsm_ns[3:0] [3:2]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$13\ctrl_fsm_ns[3:0] [1:0] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5981:
      Old ports: A=2'11, B=2'00, Y=$auto$wreduce.cc:461:run$9315 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:461:run$9315 [0]
      New connections: $auto$wreduce.cc:461:run$9315 [1] = $auto$wreduce.cc:461:run$9315 [0]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6017:
      Old ports: A=3'000, B=3'101, Y=$auto$wreduce.cc:461:run$9316 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:461:run$9316 [0]
      New connections: $auto$wreduce.cc:461:run$9316 [2:1] = { $auto$wreduce.cc:461:run$9316 [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6019:
      Old ports: A={ 4'0000 $auto$wreduce.cc:461:run$9316 [2:0] }, B=7'0000111, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6019_Y
      New ports: A=$auto$wreduce.cc:461:run$9316 [2:0], B=3'111, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6019_Y [2:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6019_Y [6:3] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6229:
      Old ports: A=3'111, B=3'011, Y=$auto$wreduce.cc:461:run$9314 [2:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:461:run$9314 [2]
      New connections: $auto$wreduce.cc:461:run$9314 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6250:
      Old ports: A={ 4'0100 $auto$wreduce.cc:461:run$9314 [2:0] }, B=7'0101011, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$5\exc_cause_o[6:0]
      New ports: A={ 1'0 $auto$wreduce.cc:461:run$9314 [2:0] }, B=4'1011, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$5\exc_cause_o[6:0] [3:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$5\exc_cause_o[6:0] [6:4] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6644:
      Old ports: A=4'0101, B=4'0111, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$4\ctrl_fsm_ns[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$4\ctrl_fsm_ns[3:0] [1]
      New connections: { $flatten\u_ibex_core.\id_stage_i.\controller_i.$4\ctrl_fsm_ns[3:0] [3:2] $flatten\u_ibex_core.\id_stage_i.\controller_i.$4\ctrl_fsm_ns[3:0] [0] } = 3'011
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6684: { $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6694_CMP $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6692_CMP $auto$opt_reduce.cc:134:opt_pmux$9569 $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6614_CMP \u_ibex_core.id_stage_i.controller_run $auto$opt_reduce.cc:134:opt_pmux$8828 $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5724_CMP }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6881:
      Old ports: A=4'0000, B=4'1110, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$1\mfip_id[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$1\mfip_id[3:0] [1]
      New connections: { $flatten\u_ibex_core.\id_stage_i.\controller_i.$1\mfip_id[3:0] [3:2] $flatten\u_ibex_core.\id_stage_i.\controller_i.$1\mfip_id[3:0] [0] } = { $flatten\u_ibex_core.\id_stage_i.\controller_i.$1\mfip_id[3:0] [1] $flatten\u_ibex_core.\id_stage_i.\controller_i.$1\mfip_id[3:0] [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:313$990:
      Old ports: A=3'000, B=3'100, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:313$990_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:313$990_Y [2]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:313$990_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:441$1021:
      Old ports: A=7'1000000, B=7'0111111, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:441$1021_Y
      New ports: A=2'10, B=2'01, Y={ $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:441$1021_Y [6] $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:441$1021_Y [0] }
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:441$1021_Y [5:1] = { $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:441$1021_Y [0] $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:441$1021_Y [0] $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:441$1021_Y [0] $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:441$1021_Y [0] $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:441$1021_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:490$1031:
      Old ports: A=2'00, B=2'11, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:490$1031_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:490$1031_Y [0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:490$1031_Y [1] = $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:490$1031_Y [0]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:502$1033:
      Old ports: A={ \u_ibex_core.if_stage_i.pc_id_o [31:1] 1'0 }, B={ $flatten\u_ibex_core.\id_stage_i.\controller_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:502$1032_Y [31:1] 1'0 }, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:502$1033_Y
      New ports: A=\u_ibex_core.if_stage_i.pc_id_o [31:1], B=$flatten\u_ibex_core.\id_stage_i.\controller_i.$add$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:502$1032_Y [31:1], Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:502$1033_Y [31:1]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:502$1033_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:508$1036:
      Old ports: A=2'00, B=2'11, Y=$auto$wreduce.cc:461:run$9317 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:461:run$9317 [0]
      New connections: $auto$wreduce.cc:461:run$9317 [1] = $auto$wreduce.cc:461:run$9317 [0]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4118:
      Old ports: A=2'00, B=2'11, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$9\alu_op_a_mux_sel_o[1:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$9\alu_op_a_mux_sel_o[1:0] [0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$9\alu_op_a_mux_sel_o[1:0] [1] = $flatten\u_ibex_core.\id_stage_i.\decoder_i.$9\alu_op_a_mux_sel_o[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4193:
      Old ports: A=6'101100, B=6'000000, Y=$auto$wreduce.cc:461:run$9321 [5:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:461:run$9321 [2]
      New connections: { $auto$wreduce.cc:461:run$9321 [5:3] $auto$wreduce.cc:461:run$9321 [1:0] } = { $auto$wreduce.cc:461:run$9321 [2] 1'0 $auto$wreduce.cc:461:run$9321 [2] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4201:
      Old ports: A=3'000, B=3'101, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$7\imm_b_mux_sel_o[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$7\imm_b_mux_sel_o[2:0] [0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$7\imm_b_mux_sel_o[2:0] [2:1] = { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$7\imm_b_mux_sel_o[2:0] [0] 1'0 }
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4209:
      Old ports: A=6'101100, B=54'000001101011000010000011000100001010001001001000000000, Y=$auto$wreduce.cc:461:run$9320 [5:0]
      New ports: A=5'11100, B=45'000011101100010000110010001010010010100000000, Y={ $auto$wreduce.cc:461:run$9320 [5] $auto$wreduce.cc:461:run$9320 [3:0] }
      New connections: $auto$wreduce.cc:461:run$9320 [4] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4284:
      Old ports: A={ 1'0 $auto$wreduce.cc:461:run$9320 [5:0] }, B=7'0101100, Y=$auto$wreduce.cc:461:run$9319
      New ports: A=$auto$wreduce.cc:461:run$9320 [5:0], B=6'101100, Y=$auto$wreduce.cc:461:run$9319 [5:0]
      New connections: $auto$wreduce.cc:461:run$9319 [6] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4293:
      Old ports: A=6'101100, B=6'001000, Y=$auto$wreduce.cc:461:run$9318 [5:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:461:run$9318 [2]
      New connections: { $auto$wreduce.cc:461:run$9318 [5:3] $auto$wreduce.cc:461:run$9318 [1:0] } = { $auto$wreduce.cc:461:run$9318 [2] 4'0100 }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4307:
      Old ports: A={ 1'0 $auto$wreduce.cc:461:run$9318 [5:0] }, B=7'0001001, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0]
      New ports: A=$auto$wreduce.cc:461:run$9318 [5:0], B=6'001001, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [5:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [6] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4451:
      Old ports: A=2'10, B=2'00, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$3\alu_op_a_mux_sel_o[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$3\alu_op_a_mux_sel_o[1:0] [1]
      New connections: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$3\alu_op_a_mux_sel_o[1:0] [0] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4493:
      Old ports: A=6'101100, B=36'011101011110011001011011011010011100, Y=$auto$wreduce.cc:461:run$9323 [5:0]
      New ports: A=5'10100, B=30'011010111001001010110101001100, Y={ $auto$wreduce.cc:461:run$9323 [5:4] $auto$wreduce.cc:461:run$9323 [2:0] }
      New connections: $auto$wreduce.cc:461:run$9323 [3] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4527:
      Old ports: A=3'101, B=3'000, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$3\imm_b_mux_sel_o[2:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$3\imm_b_mux_sel_o[2:0] [0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$3\imm_b_mux_sel_o[2:0] [2:1] = { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$3\imm_b_mux_sel_o[2:0] [0] 1'0 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5157: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_decoder.v:638$1085_Y
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5532: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4357_CMP
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5542: $auto$opt_reduce.cc:134:opt_pmux$9571
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\if_stage_i.$procmux$7197:
      Old ports: A={ \u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q [31:8] 8'00000000 }, B={ \u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q [31:8] 1'0 \u_ibex_core.if_stage_i.irq_vec 66'000001101000010001000010000000000000011010000100010000100000001000 }, Y=\u_ibex_core.if_stage_i.exc_pc
      New ports: A={ \u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q [31:8] 5'00000 }, B={ \u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q [31:8] \u_ibex_core.if_stage_i.irq_vec 58'0001101000010001000010000000000011010000100010000100000010 }, Y={ \u_ibex_core.if_stage_i.exc_pc [31:8] \u_ibex_core.if_stage_i.exc_pc [6:2] }
      New connections: { \u_ibex_core.if_stage_i.exc_pc [7] \u_ibex_core.if_stage_i.exc_pc [1:0] } = 3'000
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6887:
      Old ports: A={ 1'0 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 15'000000011100111 }, B=21'100000000000001110011, Y=$auto$wreduce.cc:461:run$9325 [20:0]
      New ports: A={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 2'01 }, B=7'0000010, Y={ $auto$wreduce.cc:461:run$9325 [19:15] $auto$wreduce.cc:461:run$9325 [4] $auto$wreduce.cc:461:run$9325 [2] }
      New connections: { $auto$wreduce.cc:461:run$9325 [20] $auto$wreduce.cc:461:run$9325 [14:5] $auto$wreduce.cc:461:run$9325 [3] $auto$wreduce.cc:461:run$9325 [1:0] } = { $auto$wreduce.cc:461:run$9325 [4] 7'0000000 $auto$wreduce.cc:461:run$9325 [2] 5'11011 }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6903:
      Old ports: A={ 11'00000000000 $auto$wreduce.cc:461:run$9325 [20:0] }, B={ 7'0000000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 3'000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0110011 }, Y=$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0]
      New ports: A={ 4'0000 $auto$wreduce.cc:461:run$9325 [20:0] }, B={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 3'000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0110011 }, Y=$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [24:0]
      New connections: $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [31:25] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6933:
      Old ports: A={ 5'00000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 15'000000001100111 }, B={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] 8'00000000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0110011 }, Y=$auto$wreduce.cc:461:run$9326 [24:0]
      New ports: A={ 5'00000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0000001 }, B={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] 5'00000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 2'10 }, Y={ $auto$wreduce.cc:461:run$9326 [24:15] $auto$wreduce.cc:461:run$9326 [11:7] $auto$wreduce.cc:461:run$9326 [4] $auto$wreduce.cc:461:run$9326 [2] }
      New connections: { $auto$wreduce.cc:461:run$9326 [14:12] $auto$wreduce.cc:461:run$9326 [6:5] $auto$wreduce.cc:461:run$9326 [3] $auto$wreduce.cc:461:run$9326 [1:0] } = { 3'000 $auto$wreduce.cc:461:run$9326 [2] 4'1011 }
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7018:
      Old ports: A={ 9'010000001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'00001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 7'0110011 }, B={ 9'000000001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'10001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 16'0110011000000001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'11001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 16'0110011000000001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'11101 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 7'0110011 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i }, Y=$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0]
      New ports: A={ 9'010000001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 12'000010110011 }, B={ 9'000000001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 21'100010110011000000001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 21'110010110011000000001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 12'111010110011 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [31:10] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:0] }, Y={ $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0] [31:10] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0] [6:0] }
      New connections: $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0] [9:7] = \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7097:
      Old ports: A={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0110111 }, B={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:3] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [5] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [2] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6] 24'000000010000000100010011 }, Y=$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [28:0]
      New ports: A={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 1'1 }, B={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:3] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [5] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [2] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6] 12'010000000100 }, Y={ $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [28:24] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17:7] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [2] }
      New connections: { $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [23:18] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [6:3] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [1:0] } = { $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17] 1'0 $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [2] 4'1011 }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_prefetch_buffer.v:116$895:
      Old ports: A={ \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [31:2] 2'00 }, B={ \u_ibex_core.if_stage_i.fetch_addr_n [31:1] 1'0 }, Y={ $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_prefetch_buffer.v:116$895_Y [31:2] \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d [1:0] }
      New ports: A={ \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [31:2] 1'0 }, B=\u_ibex_core.if_stage_i.fetch_addr_n [31:1], Y={ $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_prefetch_buffer.v:116$895_Y [31:2] \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d [1] }
      New connections: \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:63$1418:
      Old ports: A={ \instr_rdata_i [15:0] \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata [31:16] }, B={ \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [47:32] \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata [31:16] }, Y=\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_unaligned
      New ports: A=\instr_rdata_i [15:0], B=\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [47:32], Y=\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_unaligned [31:16]
      New connections: \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_unaligned [15:0] = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata [31:16]
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$7889: { $flatten\u_ibex_core.\load_store_unit_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:106$591_Y $flatten\u_ibex_core.\load_store_unit_i.$procmux$7718_CMP $flatten\u_ibex_core.\load_store_unit_i.$procmux$7650_CMP }
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$7901:
      Old ports: A=1'0, B=2'00, Y=\u_ibex_core.load_store_unit_i.pmp_err_d
      New connections: \u_ibex_core.load_store_unit_i.pmp_err_d = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$7964:
      Old ports: A={ 24'000000000000000000000000 \data_rdata_i [31:24] }, B={ \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31:24] }, Y=$flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0]
      New ports: A=1'0, B=\data_rdata_i [31], Y=$flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8]
      New connections: { $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [31:9] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [7:0] } = { $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] \data_rdata_i [31:24] }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$7970:
      Old ports: A={ 24'000000000000000000000000 \data_rdata_i [23:16] }, B={ \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23:16] }, Y=$flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0]
      New ports: A=1'0, B=\data_rdata_i [23], Y=$flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8]
      New connections: { $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [31:9] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [7:0] } = { $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] \data_rdata_i [23:16] }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$7977:
      Old ports: A={ 24'000000000000000000000000 \data_rdata_i [15:8] }, B={ \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15:8] }, Y=$flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0]
      New ports: A=1'0, B=\data_rdata_i [15], Y=$flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8]
      New connections: { $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [31:9] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [7:0] } = { $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] \data_rdata_i [15:8] }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$7985:
      Old ports: A={ 24'000000000000000000000000 \data_rdata_i [7:0] }, B={ \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7:0] }, Y=$flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0]
      New ports: A=1'0, B=\data_rdata_i [7], Y=$flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8]
      New connections: { $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [31:9] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [7:0] } = { $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] \data_rdata_i [7:0] }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$7995:
      Old ports: A={ 16'0000000000000000 \data_rdata_i [7:0] \u_ibex_core.load_store_unit_i.rdata_q [23:16] }, B={ \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7:0] \u_ibex_core.load_store_unit_i.rdata_q [23:16] }, Y=$flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0]
      New ports: A=1'0, B=\data_rdata_i [7], Y=$flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16]
      New connections: { $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [31:17] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [15:0] } = { $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] \data_rdata_i [7:0] \u_ibex_core.load_store_unit_i.rdata_q [23:16] }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8001:
      Old ports: A={ 16'0000000000000000 \data_rdata_i [31:16] }, B={ \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31:16] }, Y=$flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0]
      New ports: A=1'0, B=\data_rdata_i [31], Y=$flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16]
      New connections: { $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [31:17] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [15:0] } = { $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] \data_rdata_i [31:16] }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8008:
      Old ports: A={ 16'0000000000000000 \data_rdata_i [23:8] }, B={ \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23:8] }, Y=$flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0]
      New ports: A=1'0, B=\data_rdata_i [23], Y=$flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16]
      New connections: { $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [31:17] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [15:0] } = { $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] \data_rdata_i [23:8] }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8016:
      Old ports: A={ 16'0000000000000000 \data_rdata_i [15:0] }, B={ \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15:0] }, Y=$flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0]
      New ports: A=1'0, B=\data_rdata_i [15], Y=$flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16]
      New connections: { $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [31:17] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [15:0] } = { $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] \data_rdata_i [15:0] }
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8073:
      Old ports: A=4'0000, B=12'000100110111, Y=$flatten\u_ibex_core.\load_store_unit_i.$4\data_be[3:0]
      New ports: A=3'000, B=9'001011111, Y=$flatten\u_ibex_core.\load_store_unit_i.$4\data_be[3:0] [2:0]
      New connections: $flatten\u_ibex_core.\load_store_unit_i.$4\data_be[3:0] [3] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8086:
      Old ports: A=4'1111, B=12'111011001000, Y=$flatten\u_ibex_core.\load_store_unit_i.$3\data_be[3:0]
      New ports: A=3'111, B=9'110100000, Y=$flatten\u_ibex_core.\load_store_unit_i.$3\data_be[3:0] [2:0]
      New connections: $flatten\u_ibex_core.\load_store_unit_i.$3\data_be[3:0] [3] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:301$633:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:461:run$9328 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:461:run$9328 [1]
      New connections: $auto$wreduce.cc:461:run$9328 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:304$634:
      Old ports: A=2'11, B=2'01, Y=$auto$wreduce.cc:461:run$9329 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:461:run$9329 [1]
      New connections: $auto$wreduce.cc:461:run$9329 [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:323$639:
      Old ports: A=2'11, B=2'00, Y=$auto$wreduce.cc:461:run$9330 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:461:run$9330 [0]
      New connections: $auto$wreduce.cc:461:run$9330 [1] = $auto$wreduce.cc:461:run$9330 [0]
  Optimizing cells in module \ibex_top.
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$1775:
      Old ports: A=$flatten\u_ibex_core.\cs_registers_i.$2\exception_pc[31:0], B={ \u_ibex_core.cs_registers_i.csr_wdata_int [31:1] 1'0 }, Y=$flatten\u_ibex_core.\cs_registers_i.$3\mepc_d[31:0]
      New ports: A=$flatten\u_ibex_core.\cs_registers_i.$2\exception_pc[31:0] [31:1], B=\u_ibex_core.cs_registers_i.csr_wdata_int [31:1], Y=$flatten\u_ibex_core.\cs_registers_i.$3\mepc_d[31:0] [31:1]
      New connections: $flatten\u_ibex_core.\cs_registers_i.$3\mepc_d[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$1874:
      Old ports: A={ \u_ibex_core.cs_registers_i.csr_wdata_int [31:1] 1'0 }, B=$flatten\u_ibex_core.\cs_registers_i.$2\exception_pc[31:0], Y=$flatten\u_ibex_core.\cs_registers_i.$2\depc_d[31:0]
      New ports: A=\u_ibex_core.cs_registers_i.csr_wdata_int [31:1], B=$flatten\u_ibex_core.\cs_registers_i.$2\exception_pc[31:0] [31:1], Y=$flatten\u_ibex_core.\cs_registers_i.$2\depc_d[31:0] [31:1]
      New connections: $flatten\u_ibex_core.\cs_registers_i.$2\depc_d[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$2738:
      Old ports: A={ \u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rdata_q [7:6] 6'000000 }, B=$flatten\u_ibex_core.\cs_registers_i.$2\cpuctrlsts_part_d[7:0], Y={ $flatten\u_ibex_core.\cs_registers_i.$1\cpuctrlsts_part_d[7:0] [7:6] \u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.wr_data_i [5:0] }
      New ports: A=\u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rdata_q [7:6], B=$flatten\u_ibex_core.\cs_registers_i.$2\cpuctrlsts_part_d[7:0] [7:6], Y=$flatten\u_ibex_core.\cs_registers_i.$1\cpuctrlsts_part_d[7:0] [7:6]
      New connections: \u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.wr_data_i [5:0] = 6'000000
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$3880:
      Old ports: A={ \u_ibex_core.cs_registers_i.csr_wdata_i 1'1 }, B=\u_ibex_core.ex_block_i.alu_i.multdiv_operand_a_i, Y=\u_ibex_core.ex_block_i.alu_i.adder_in_a
      New ports: A=\u_ibex_core.cs_registers_i.csr_wdata_i, B=\u_ibex_core.ex_block_i.alu_i.multdiv_operand_a_i [32:1], Y=\u_ibex_core.ex_block_i.alu_i.adder_in_a [32:1]
      New connections: \u_ibex_core.ex_block_i.alu_i.adder_in_a [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3985:
      Old ports: A={ 1'0 \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.next_remainder }, B=\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.next_quotient, Y=$auto$wreduce.cc:461:run$9308 [32:0]
      New ports: A=\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.next_remainder, B=\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.next_quotient [31:0], Y=$auto$wreduce.cc:461:run$9308 [31:0]
      New connections: $auto$wreduce.cc:461:run$9308 [32] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5790:
      Old ports: A=$auto$wreduce.cc:461:run$9313 [2:0], B=3'101, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [2:0]
      New ports: A=$auto$wreduce.cc:461:run$9313 [1:0], B=2'01, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [1:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [2] = $flatten\u_ibex_core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5841:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$4\pc_mux_o[2:0], B=3'011, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$3\pc_mux_o[2:0]
      New ports: A={ $flatten\u_ibex_core.\id_stage_i.\controller_i.$4\pc_mux_o[2:0] [2] 1'0 }, B=2'01, Y={ $flatten\u_ibex_core.\id_stage_i.\controller_i.$3\pc_mux_o[2:0] [2] $flatten\u_ibex_core.\id_stage_i.\controller_i.$3\pc_mux_o[2:0] [0] }
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$3\pc_mux_o[2:0] [1] = $flatten\u_ibex_core.\id_stage_i.\controller_i.$3\pc_mux_o[2:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5859:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0], B=4'0101, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$14\ctrl_fsm_ns[3:0]
      New ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [2:0], B=3'101, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$14\ctrl_fsm_ns[3:0] [2:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$14\ctrl_fsm_ns[3:0] [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6019:
      Old ports: A=$auto$wreduce.cc:461:run$9316 [2:0], B=3'111, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6019_Y [2:0]
      New ports: A={ 1'0 $auto$wreduce.cc:461:run$9316 [0] }, B=2'11, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6019_Y [1:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6019_Y [2] = $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6019_Y [0]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6021:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6019_Y, B={ 5'00000 $auto$wreduce.cc:461:run$9315 [1:0] }, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6021_Y
      New ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6019_Y [2:0], B={ 1'0 $auto$wreduce.cc:461:run$9315 [0] $auto$wreduce.cc:461:run$9315 [0] }, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6021_Y [2:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6021_Y [6:3] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6038:
      Old ports: A=4'0101, B=$flatten\u_ibex_core.\id_stage_i.\controller_i.$13\ctrl_fsm_ns[3:0], Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6038_Y
      New ports: A=2'01, B=$flatten\u_ibex_core.\id_stage_i.\controller_i.$13\ctrl_fsm_ns[3:0] [3:2], Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6038_Y [3:2]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6038_Y [1:0] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6250:
      Old ports: A={ 1'0 $auto$wreduce.cc:461:run$9314 [2:0] }, B=4'1011, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$5\exc_cause_o[6:0] [3:0]
      New ports: A={ 1'0 $auto$wreduce.cc:461:run$9314 [2] }, B=2'10, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$5\exc_cause_o[6:0] [3:2]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$5\exc_cause_o[6:0] [1:0] = 2'11
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6268:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$5\exc_cause_o[6:0], B={ 3'011 \u_ibex_core.id_stage_i.controller_i.mfip_id }, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$4\exc_cause_o[6:0]
      New ports: A={ 1'0 $flatten\u_ibex_core.\id_stage_i.\controller_i.$5\exc_cause_o[6:0] [3:0] }, B={ 1'1 \u_ibex_core.id_stage_i.controller_i.mfip_id }, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$4\exc_cause_o[6:0] [4:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$4\exc_cause_o[6:0] [6:5] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6622:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$4\ctrl_fsm_ns[3:0], B=4'1000, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$5\ctrl_fsm_ns[3:0]
      New ports: A={ 1'0 $flatten\u_ibex_core.\id_stage_i.\controller_i.$4\ctrl_fsm_ns[3:0] [1] 1'1 }, B=3'100, Y={ $flatten\u_ibex_core.\id_stage_i.\controller_i.$5\ctrl_fsm_ns[3:0] [3] $flatten\u_ibex_core.\id_stage_i.\controller_i.$5\ctrl_fsm_ns[3:0] [1:0] }
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$5\ctrl_fsm_ns[3:0] [2] = $flatten\u_ibex_core.\id_stage_i.\controller_i.$5\ctrl_fsm_ns[3:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6878:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$1\mfip_id[3:0], B=4'1101, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$2\mfip_id[3:0]
      New ports: A={ $flatten\u_ibex_core.\id_stage_i.\controller_i.$1\mfip_id[3:0] [1] $flatten\u_ibex_core.\id_stage_i.\controller_i.$1\mfip_id[3:0] [1] 1'0 }, B=3'101, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$2\mfip_id[3:0] [2:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$2\mfip_id[3:0] [3] = $flatten\u_ibex_core.\id_stage_i.\controller_i.$2\mfip_id[3:0] [2]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:313$991:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:313$990_Y, B=3'011, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:313$991_Y
      New ports: A={ $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:313$990_Y [2] 1'0 }, B=2'01, Y={ $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:313$991_Y [2] $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:313$991_Y [0] }
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:313$991_Y [1] = $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_controller.v:313$991_Y [0]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4132:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$9\alu_op_a_mux_sel_o[1:0], B=2'00, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$8\alu_op_a_mux_sel_o[1:0]
      New ports: A=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$9\alu_op_a_mux_sel_o[1:0] [0], B=1'0, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$8\alu_op_a_mux_sel_o[1:0] [0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$8\alu_op_a_mux_sel_o[1:0] [1] = $flatten\u_ibex_core.\id_stage_i.\decoder_i.$8\alu_op_a_mux_sel_o[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4284:
      Old ports: A=$auto$wreduce.cc:461:run$9320 [5:0], B=6'101100, Y=$auto$wreduce.cc:461:run$9319 [5:0]
      New ports: A={ $auto$wreduce.cc:461:run$9320 [5] $auto$wreduce.cc:461:run$9320 [3:0] }, B=5'11100, Y={ $auto$wreduce.cc:461:run$9319 [5] $auto$wreduce.cc:461:run$9319 [3:0] }
      New connections: $auto$wreduce.cc:461:run$9319 [4] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4307:
      Old ports: A=$auto$wreduce.cc:461:run$9318 [5:0], B=6'001001, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [5:0]
      New ports: A={ $auto$wreduce.cc:461:run$9318 [2] 1'0 }, B=2'01, Y={ $flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [2] $flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [0] }
      New connections: { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [5:3] $flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [1] } = { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [2] 3'010 }
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4334:
      Old ports: A=7'0000000, B={ 42'010101101011000000010000001100001000001010 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] }, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$7\alu_operator_o[6:0]
      New ports: A=6'000000, B={ 36'101011101100000010000011000100001010 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [5:0] }, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$7\alu_operator_o[6:0] [5:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$7\alu_operator_o[6:0] [6] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6903:
      Old ports: A={ 4'0000 $auto$wreduce.cc:461:run$9325 [20:0] }, B={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 3'000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0110011 }, Y=$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [24:0]
      New ports: A={ 4'0000 $auto$wreduce.cc:461:run$9325 [4] $auto$wreduce.cc:461:run$9325 [19:15] 4'0000 $auto$wreduce.cc:461:run$9325 [2] 1'1 $auto$wreduce.cc:461:run$9325 [4] $auto$wreduce.cc:461:run$9325 [2] }, B={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 3'010 }, Y={ $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [24:15] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [11:6] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [4] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [2] }
      New connections: { $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [14:12] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [5] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [3] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [1:0] } = 7'0001011
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6968:
      Old ports: A={ 7'0000000 $auto$wreduce.cc:461:run$9326 [24:0] }, B=$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0], Y=$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0]
      New ports: A={ $auto$wreduce.cc:461:run$9326 [24:15] 3'000 $auto$wreduce.cc:461:run$9326 [11:7] $auto$wreduce.cc:461:run$9326 [2] 1'1 $auto$wreduce.cc:461:run$9326 [4] 1'0 $auto$wreduce.cc:461:run$9326 [2] 2'11 }, B=$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [24:0], Y=$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [24:0]
      New connections: $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [31:25] = 7'0000000
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7073:
      Old ports: A={ 1'0 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [10] 5'00000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'10101 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 7'0010011 }, B={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'11101 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 7'0010011 $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0] }, Y=$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$5\instr_o[31:0]
      New ports: A={ 1'0 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [10] 5'00000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 12'101010010011 }, B={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 12'111010010011 $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0] [31:10] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0] [6:0] }, Y={ $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$5\instr_o[31:0] [31:10] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$5\instr_o[31:0] [6:0] }
      New connections: $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$5\instr_o[31:0] [9:7] = \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$7682:
      Old ports: A=3'100, B={ 1'0 $auto$wreduce.cc:461:run$9330 [1:0] }, Y=$flatten\u_ibex_core.\load_store_unit_i.$5\ls_fsm_ns[2:0]
      New ports: A=2'10, B={ 1'0 $auto$wreduce.cc:461:run$9330 [0] }, Y={ $flatten\u_ibex_core.\load_store_unit_i.$5\ls_fsm_ns[2:0] [2] $flatten\u_ibex_core.\load_store_unit_i.$5\ls_fsm_ns[2:0] [0] }
      New connections: $flatten\u_ibex_core.\load_store_unit_i.$5\ls_fsm_ns[2:0] [1] = $flatten\u_ibex_core.\load_store_unit_i.$5\ls_fsm_ns[2:0] [0]
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$7989:
      Old ports: A=$flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0], B={ $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] }, Y=\u_ibex_core.load_store_unit_i.rdata_b_ext
      New ports: A={ $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] \data_rdata_i [7:0] }, B={ $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] \data_rdata_i [15:8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] \data_rdata_i [23:16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] \data_rdata_i [31:24] }, Y=\u_ibex_core.load_store_unit_i.rdata_b_ext [8:0]
      New connections: \u_ibex_core.load_store_unit_i.rdata_b_ext [31:9] = { \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] }
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8020:
      Old ports: A=$flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0], B={ $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] }, Y=\u_ibex_core.load_store_unit_i.rdata_h_ext
      New ports: A={ $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] \data_rdata_i [15:0] }, B={ $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] \data_rdata_i [23:8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] \data_rdata_i [31:16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] \data_rdata_i [7:0] \u_ibex_core.load_store_unit_i.rdata_q [23:16] }, Y=\u_ibex_core.load_store_unit_i.rdata_h_ext [16:0]
      New connections: \u_ibex_core.load_store_unit_i.rdata_h_ext [31:17] = { \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] }
  Optimizing cells in module \ibex_top.
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$1970:
      Old ports: A=$flatten\u_ibex_core.\cs_registers_i.$3\mepc_d[31:0], B={ \u_ibex_core.cs_registers_i.csr_wdata_int [31:1] 1'0 }, Y=$flatten\u_ibex_core.\cs_registers_i.$2\mepc_d[31:0]
      New ports: A=$flatten\u_ibex_core.\cs_registers_i.$3\mepc_d[31:0] [31:1], B=\u_ibex_core.cs_registers_i.csr_wdata_int [31:1], Y=$flatten\u_ibex_core.\cs_registers_i.$2\mepc_d[31:0] [31:1]
      New connections: $flatten\u_ibex_core.\cs_registers_i.$2\mepc_d[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$2037:
      Old ports: A={ \u_ibex_core.cs_registers_i.csr_wdata_int [31:1] 1'0 }, B=$flatten\u_ibex_core.\cs_registers_i.$2\depc_d[31:0], Y=\u_ibex_core.cs_registers_i.u_depc_csr.wr_data_i
      New ports: A=\u_ibex_core.cs_registers_i.csr_wdata_int [31:1], B=$flatten\u_ibex_core.\cs_registers_i.$2\depc_d[31:0] [31:1], Y=\u_ibex_core.cs_registers_i.u_depc_csr.wr_data_i [31:1]
      New connections: \u_ibex_core.cs_registers_i.u_depc_csr.wr_data_i [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$5859:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [2:0], B=3'101, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$14\ctrl_fsm_ns[3:0] [2:0]
      New ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [1:0], B=2'01, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$14\ctrl_fsm_ns[3:0] [1:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$14\ctrl_fsm_ns[3:0] [2] = $flatten\u_ibex_core.\id_stage_i.\controller_i.$14\ctrl_fsm_ns[3:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6023:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6021_Y, B={ 5'00010 $auto$wreduce.cc:461:run$9317 [1:0] }, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6023_Y
      New ports: A={ 1'0 $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6021_Y [2:0] }, B={ 2'10 $auto$wreduce.cc:461:run$9317 [0] $auto$wreduce.cc:461:run$9317 [0] }, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6023_Y [3:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6023_Y [6:4] = 3'000
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6040:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6038_Y, B=4'0101, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6040_Y
      New ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6038_Y [3:2], B=2'01, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6040_Y [3:2]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6040_Y [1:0] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6875:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$2\mfip_id[3:0], B=4'1100, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$3\mfip_id[3:0]
      New ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$2\mfip_id[3:0] [2:0], B=3'100, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$3\mfip_id[3:0] [2:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$3\mfip_id[3:0] [3] = $flatten\u_ibex_core.\id_stage_i.\controller_i.$3\mfip_id[3:0] [2]
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4334:
      Old ports: A=6'000000, B={ 36'101011101100000010000011000100001010 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [5:0] }, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$7\alu_operator_o[6:0] [5:0]
      New ports: A=5'00000, B={ 30'110111110000010000110010001010 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [2] 1'1 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [2] 1'0 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [0] }, Y={ $flatten\u_ibex_core.\id_stage_i.\decoder_i.$7\alu_operator_o[6:0] [5] $flatten\u_ibex_core.\id_stage_i.\decoder_i.$7\alu_operator_o[6:0] [3:0] }
      New connections: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$7\alu_operator_o[6:0] [4] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4644:
      Old ports: A=7'0101100, B={ 1'0 $auto$wreduce.cc:461:run$9324 [5:0] 7'0000000 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$7\alu_operator_o[6:0] $auto$wreduce.cc:461:run$9319 1'0 $auto$wreduce.cc:461:run$9321 [5:0] }, Y=\u_ibex_core.ex_block_i.alu_i.operator_i
      New ports: A=6'101100, B={ $auto$wreduce.cc:461:run$9324 [5:0] 6'000000 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$7\alu_operator_o[6:0] [5:0] $auto$wreduce.cc:461:run$9319 [5] 1'0 $auto$wreduce.cc:461:run$9319 [3:0] $auto$wreduce.cc:461:run$9321 [2] 1'0 $auto$wreduce.cc:461:run$9321 [2] $auto$wreduce.cc:461:run$9321 [2] 2'00 }, Y=\u_ibex_core.ex_block_i.alu_i.operator_i [5:0]
      New connections: \u_ibex_core.ex_block_i.alu_i.operator_i [6] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$6968:
      Old ports: A={ $auto$wreduce.cc:461:run$9326 [24:15] 3'000 $auto$wreduce.cc:461:run$9326 [11:7] $auto$wreduce.cc:461:run$9326 [2] 1'1 $auto$wreduce.cc:461:run$9326 [4] 1'0 $auto$wreduce.cc:461:run$9326 [2] 2'11 }, B=$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [24:0], Y=$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [24:0]
      New ports: A={ $auto$wreduce.cc:461:run$9326 [24:15] $auto$wreduce.cc:461:run$9326 [11:7] $auto$wreduce.cc:461:run$9326 [2] $auto$wreduce.cc:461:run$9326 [4] $auto$wreduce.cc:461:run$9326 [2] }, B={ $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [24:15] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [11:6] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [4] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [2] }, Y={ $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [24:15] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [11:6] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [4] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [2] }
      New connections: { $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [14:12] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [5] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [3] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [1:0] } = 7'0001011
  Optimizing cells in module \ibex_top.
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6025:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6023_Y, B=7'0000010, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6025_Y
      New ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6023_Y [3:0], B=4'0010, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6025_Y [3:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6025_Y [6:4] = 3'000
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6042:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6040_Y, B=4'0101, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6042_Y
      New ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6040_Y [3:2], B=2'01, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6042_Y [3:2]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6042_Y [1:0] = 2'01
  Optimizing cells in module \ibex_top.
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6027:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6025_Y, B=7'0000001, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$8\exc_cause_o[6:0]
      New ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6025_Y [3:0], B=4'0001, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$8\exc_cause_o[6:0] [3:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$8\exc_cause_o[6:0] [6:4] = 3'000
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6044:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6042_Y, B=4'0101, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$12\ctrl_fsm_ns[3:0]
      New ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6042_Y [3:2], B=2'01, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$12\ctrl_fsm_ns[3:0] [3:2]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$12\ctrl_fsm_ns[3:0] [1:0] = 2'01
  Optimizing cells in module \ibex_top.
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6156:
      Old ports: A=7'0000000, B=$flatten\u_ibex_core.\id_stage_i.\controller_i.$8\exc_cause_o[6:0], Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$7\exc_cause_o[6:0]
      New ports: A=4'0000, B=$flatten\u_ibex_core.\id_stage_i.\controller_i.$8\exc_cause_o[6:0] [3:0], Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$7\exc_cause_o[6:0] [3:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$7\exc_cause_o[6:0] [6:4] = 3'000
  Optimizing cells in module \ibex_top.
Performed a total of 116 changes.

33.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

33.21.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:65$1434 in front of them:
        $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$and$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:65$1430
        $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$and$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_fetch_fifo.v:65$1433

    Found cells that share an operand and can be merged by moving the $pmux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7947 in front of them:
        $flatten\u_ibex_core.\load_store_unit_i.$procmux$7590
        $flatten\u_ibex_core.\load_store_unit_i.$procmux$7690

33.21.7. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$9170 ($dffe) from module ibex_top (D = \u_ibex_core.if_stage_i.fetch_addr_n [1], Q = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [1], rval = 1'0).

33.21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 2 unused cells and 121 unused wires.
<suppressed ~3 debug messages>

33.21.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~34 debug messages>

33.21.10. Rerunning OPT passes. (Maybe there is more to do..)

33.21.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~175 debug messages>

33.21.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$7947: $auto$opt_reduce.cc:134:opt_pmux$9581
  Optimizing cells in module \ibex_top.
Performed a total of 1 changes.

33.21.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

33.21.14. Executing OPT_SHARE pass.

33.21.15. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$9131 ($adffe) from module ibex_top.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$9240 ($adffe) from module ibex_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$9240 ($adffe) from module ibex_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$9240 ($adffe) from module ibex_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$9240 ($adffe) from module ibex_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$9240 ($adffe) from module ibex_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$9240 ($adffe) from module ibex_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$9240 ($adffe) from module ibex_top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$9240 ($adffe) from module ibex_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$9255 ($adffe) from module ibex_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$9579 ($dffe) from module ibex_top.

33.21.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 1 unused cells and 22 unused wires.
<suppressed ~2 debug messages>

33.21.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~8 debug messages>

33.21.18. Rerunning OPT passes. (Maybe there is more to do..)

33.21.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~173 debug messages>

33.21.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$2839: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mie_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2868_CMP $flatten\u_ibex_core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2540_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2532_CTRL $flatten\u_ibex_core.\cs_registers_i.$2\cpuctrlsts_part_we[0:0] }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$2879: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2914_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2540_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2532_CTRL $flatten\u_ibex_core.\cs_registers_i.$2\cpuctrlsts_part_we[0:0] }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$2917: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2836_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mie_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2868_CMP $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2540_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2532_CTRL }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_prefetch_buffer.v:131$899:
      Old ports: A={ \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [31:1] 1'0 }, B={ \u_ibex_core.if_stage_i.fetch_addr_n [31:1] 1'0 }, Y=$flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_prefetch_buffer.v:131$899_Y
      New ports: A=\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [31:1], B=\u_ibex_core.if_stage_i.fetch_addr_n [31:1], Y=$flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_prefetch_buffer.v:131$899_Y [31:1]
      New connections: $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_prefetch_buffer.v:131$899_Y [0] = 1'0
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$7896: $auto$opt_reduce.cc:134:opt_pmux$9586
  Optimizing cells in module \ibex_top.
Performed a total of 5 changes.

33.21.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

33.21.22. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $pmux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7919 in front of them:
        $flatten\u_ibex_core.\load_store_unit_i.$procmux$7596
        $flatten\u_ibex_core.\load_store_unit_i.$procmux$7674

33.21.23. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$9168 ($sdffce) from module ibex_top.

33.21.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

33.21.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~2 debug messages>

33.21.26. Rerunning OPT passes. (Maybe there is more to do..)

33.21.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~173 debug messages>

33.21.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_prefetch_buffer.v:131$900:
      Old ports: A={ $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_prefetch_buffer.v:131$899_Y [31:1] 1'0 }, B={ \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [31:1] 1'0 }, Y=\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_addr
      New ports: A=$flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_prefetch_buffer.v:131$899_Y [31:1], B=\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [31:1], Y=\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_addr [31:1]
      New connections: \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_addr [0] = 1'0
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$7919: { $flatten\u_ibex_core.\load_store_unit_i.$eq$syn_out/ibex_16_12_2023_01_03_06/generated/ibex_load_store_unit.v:106$591_Y $flatten\u_ibex_core.\load_store_unit_i.$procmux$7718_CMP $flatten\u_ibex_core.\load_store_unit_i.$procmux$7618_CMP $auto$opt_reduce.cc:134:opt_pmux$9591 }
  Optimizing cells in module \ibex_top.
Performed a total of 2 changes.

33.21.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

33.21.30. Executing OPT_SHARE pass.

33.21.31. Executing OPT_DFF pass (perform DFF optimizations).

33.21.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

33.21.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

33.21.34. Rerunning OPT passes. (Maybe there is more to do..)

33.21.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~173 debug messages>

33.21.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

33.21.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

33.21.38. Executing OPT_SHARE pass.

33.21.39. Executing OPT_DFF pass (perform DFF optimizations).

33.21.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

33.21.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

33.21.42. Finished OPT passes. (There is nothing left to do.)

33.22. Executing TECHMAP pass (map to technology primitives).

33.22.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

33.22.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $dlatch.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dffe.
Using extmapper maccmap for cells of type $macc.
  add { \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.sign_a \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_op_a } * { \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.sign_b \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_op_b } (17x17 bits, signed)
  add \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.accum (34 bits, signed)
Using template $paramod$4eac0916efc6934b7d342922aa55c83fed7decb2\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$cc80a4e89b0341cb117f5d28b0e7244620640141\_90_alu for cells of type $alu.
Using template $paramod$constmap:7a3c859324006024edac794b5a24ec53756f2462$paramod$cec5ca1bfd128d9a84d9c26c6ed23b524ca7f165\_90_shift_shiftx for cells of type $shift.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$cc6a978c1b57cdb49efcec348c88d8e28bf1a01f\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$54a4503cc57b9df40b70c1899504d6aac2650719\_90_pmux for cells of type $pmux.
Using template $paramod$0e0051568375348277517457a77d9a6514e45e4f\_90_pmux for cells of type $pmux.
Using template $paramod$556548cb7038fa09465db9fdc5b10cb4e4ea85e6\_90_pmux for cells of type $pmux.
Using template $paramod$d162af9a2f82170f8be27a74495b44a72135239f\_90_pmux for cells of type $pmux.
Using template $paramod$f1a1302b8e09c99a2717f99de3f6cd758facf154\_90_pmux for cells of type $pmux.
Using template $paramod$226dd52ea1a1be1c10c140df1fdc4b546546c582\_90_pmux for cells of type $pmux.
Using template $paramod$0f5121dce9d4cadad2e468861febb083ffbb78f6\_90_pmux for cells of type $pmux.
Using template $paramod$3ab9a015ab781a81f86ab59e92093de7732cf40e\_90_pmux for cells of type $pmux.
Using template $paramod$b62ed81e1a823c39bbeeff746e139a460036e6cc\_90_pmux for cells of type $pmux.
Using template $paramod$34cf6041382d1f557b153e76b0a9efd18bdaf4f4\_90_pmux for cells of type $pmux.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_90_alu for cells of type $alu.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$200cf4763a5dd97104da97c2740bc6396db7fa25\_90_pmux for cells of type $pmux.
Using template $paramod$24d84da3a13a7952fabd852af4b40b86275330c3\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$b098bc6f249c0ac91c4d6e19d54b23c285914115\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$455891ae50d34e43581a517459d55825f76fa58e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$b0777dc865134c8525a4aa84de8cfa938974cad1\_90_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_90_alu for cells of type $alu.
Using template $paramod$constmap:e2101c44e3f83a0dc2da774cd1fdd19ff2da5f4f$paramod$e194a9e890de0a7be18db8bd15a1479dea055e42\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$485347036a0659aa9372d9259fdffee185c48f49\_90_pmux for cells of type $pmux.
Using template $paramod$f82acee89384ec32d02677f87ba8e014268c54c7\_90_pmux for cells of type $pmux.
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
Using template $paramod$788c3d57e5abb3a3f89aea6d4acd665be37f4e9b\_90_alu for cells of type $alu.
Using template $paramod$constmap:dbcddb7b4524c1c5fa25e15435f3b9049e3d7d7a$paramod$3bf4391c2edcd7fdc564361d03ba2cf3a33c67d4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$c96def1cdcef2eee3c62e5dfb7ba2dd09c9f74dd\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$eb7b5fa594d21f32e2ff3bd05b81752f0f326d5f\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$57f63e8a3282e053be0430389b09fa050ac7dca0\_90_pmux for cells of type $pmux.
Using template $paramod$ae63dc3b50d8e8327f3f28c91126b1f0b8c3a12c\_90_pmux for cells of type $pmux.
Using template $paramod$90ef9d3919151a0ff7c15c5c14550fb560f421a1\_90_pmux for cells of type $pmux.
Using template $paramod$9174beaf0f44375ab754acac146039d243ace676\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$8e2cd9e836d46c40867c8d0d57053a4e1c3bcdbc\_90_pmux for cells of type $pmux.
Using template $paramod$730057d8259da96d4776b15a47b747852ed4c479\_90_pmux for cells of type $pmux.
Using template $paramod$33afdd83bf3811dac2de7a968d39eea5718691bc\_90_pmux for cells of type $pmux.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_90_alu for cells of type $alu.
Using template $paramod$55bd5cc908054e29e294c324f30f5e858243e54a\_90_pmux for cells of type $pmux.
Using template $paramod$a75cda08a00cd2ec286ea508f3ad43ec36b77618\_90_pmux for cells of type $pmux.
Using template $paramod$3aec434ea322cab681ad20f744a80c5503010ba7\_90_pmux for cells of type $pmux.
Using template $paramod$59b03ae2620a41577de8da5f5c97b2919e82362b\_90_pmux for cells of type $pmux.
Using template $paramod$d901baf1fb63991ac0a40d2e3f4807d372bb57a2\_90_alu for cells of type $alu.
Using template $paramod$c83925f608704c3fa34790ddcfce9302bdcd7533\_90_pmux for cells of type $pmux.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011110 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000100010 for cells of type $fa.
Using template $paramod$dbef6e48cd28208af1b77a9bd7dfc80580f16131\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000001000000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100010 for cells of type $lcu.
No more expansions possible.
<suppressed ~8180 debug messages>

33.23. Executing OPT pass (performing simple optimizations).

33.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~7757 debug messages>

33.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~13845 debug messages>
Removed a total of 4615 cells.

33.23.3. Executing OPT_DFF pass (perform DFF optimizations).

33.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 535 unused cells and 8416 unused wires.
<suppressed ~536 debug messages>

33.23.5. Finished fast OPT passes.

33.24. Executing ABC pass (technology mapping using ABC).

33.24.1. Extracting gate netlist of module `\ibex_top' to `<abc-temp-dir>/input.blif'..
Extracted 17184 gates and 19342 wires to a netlist network with 2156 inputs and 942 outputs.

33.24.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

33.24.1.2. Re-integrating ABC results.
ABC RESULTS:               NOR cells:      996
ABC RESULTS:               MUX cells:     2433
ABC RESULTS:               NOT cells:      588
ABC RESULTS:              XNOR cells:      391
ABC RESULTS:              NAND cells:      323
ABC RESULTS:                OR cells:     4440
ABC RESULTS:            ANDNOT cells:     5879
ABC RESULTS:               AND cells:      480
ABC RESULTS:               XOR cells:      742
ABC RESULTS:             ORNOT cells:      538
ABC RESULTS:        internal signals:    16244
ABC RESULTS:           input signals:     2156
ABC RESULTS:          output signals:      942
Removing temp directory.

33.25. Executing OPT pass (performing simple optimizations).

33.25.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~544 debug messages>

33.25.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~84 debug messages>
Removed a total of 28 cells.

33.25.3. Executing OPT_DFF pass (perform DFF optimizations).

33.25.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 5 unused cells and 7040 unused wires.
<suppressed ~499 debug messages>

33.25.5. Finished fast OPT passes.

33.26. Executing HIERARCHY pass (managing design hierarchy).

33.26.1. Analyzing design hierarchy..
Top module:  \ibex_top

33.26.2. Analyzing design hierarchy..
Top module:  \ibex_top
Removed 0 unused modules.

33.27. Printing statistics.

=== ibex_top ===

   Number of wires:              17243
   Number of wire bits:          35434
   Number of public wires:        1308
   Number of public wire bits:   19499
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              18819
     $_ANDNOT_                    5873
     $_AND_                        475
     $_DFFE_PN0P_                  698
     $_DFFE_PN1P_                    6
     $_DFFE_PN_                     87
     $_DFFE_PP_                    190
     $_DFF_PN0_                     33
     $_DFF_PN1_                      2
     $_DLATCH_N_                    33
     $_DLATCH_P_                   992
     $_MUX_                       2432
     $_NAND_                       323
     $_NOR_                        992
     $_NOT_                        583
     $_ORNOT_                      534
     $_OR_                        4432
     $_SDFFCE_PN0N_                  1
     $_XNOR_                       391
     $_XOR_                        742

33.28. Executing CHECK pass (checking for obvious problems).
Checking module ibex_top...
Found and reported 0 problems.

34. Executing OPT pass (performing simple optimizations).

34.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

34.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

34.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

34.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

34.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

34.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$17957 ($_DFF_PN0_) from module ibex_top (D = \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q [1], Q = \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q [5]).
Adding EN signal on $auto$ff.cc:266:slice$17954 ($_DFF_PN0_) from module ibex_top (D = \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q [4], Q = \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q [2]).
Adding EN signal on $auto$ff.cc:266:slice$17952 ($_DFF_PN1_) from module ibex_top (D = \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q [3], Q = \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q [0]).
Adding EN signal on $auto$ff.cc:266:slice$10419 ($_DFF_PN0_) from module ibex_top (D = \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q [0], Q = \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q [2]).
Adding EN signal on $auto$ff.cc:266:slice$10418 ($_DFF_PN0_) from module ibex_top (D = \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q [2], Q = \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q [1]).

34.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 5 unused cells and 1015 unused wires.
<suppressed ~1016 debug messages>

34.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

34.9. Rerunning OPT passes. (Maybe there is more to do..)

34.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

34.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

34.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

34.13. Executing OPT_DFF pass (perform DFF optimizations).

34.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

34.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

34.16. Finished OPT passes. (There is nothing left to do.)

35. Executing Verilog backend.

35.1. Executing BMUXMAP pass.

35.2. Executing DEMUXMAP pass.
Dumping module `\ibex_top'.

36. Executing TECHMAP pass (map to technology primitives).

36.1. Executing Verilog-2005 frontend: rtl/latch_map.v
Parsing Verilog input from `rtl/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

36.2. Continuing TECHMAP pass.
Using template \$_DLATCH_P_ for cells of type $_DLATCH_P_.
No more expansions possible.
<suppressed ~995 debug messages>

37. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFF_X1 (noninv, pins=4, area=4.52) is a direct match for cell type $_DFF_P_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFR_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN0_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFS_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN1_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFRS_X1 (noninv, pins=6, area=6.38) is a direct match for cell type $_DFFSR_PNN_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \DFF_X1 _DFF_P_ (.CK( C), .D( D), .Q( Q), .QN(~Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \DFFR_X1 _DFF_PN0_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R));
    \DFFS_X1 _DFF_PN1_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .SN( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    unmapped dff cell: $_DFFSR_NNN_
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    \DFFRS_X1 _DFFSR_PNN_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN( S));
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

37.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\ibex_top':
  mapped 731 $_DFF_PN0_ cells to \DFFR_X1 cells.
  mapped 8 $_DFF_PN1_ cells to \DFFS_X1 cells.
  mapped 278 $_DFF_P_ cells to \DFF_X1 cells.

38. Executing OPT pass (performing simple optimizations).

38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

38.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

38.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

38.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

38.6. Executing OPT_DFF pass (perform DFF optimizations).

38.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 184 unused cells and 3344 unused wires.
<suppressed ~185 debug messages>

38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

38.9. Rerunning OPT passes. (Maybe there is more to do..)

38.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

38.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

38.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

38.13. Executing OPT_DFF pass (perform DFF optimizations).

38.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

38.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

38.16. Finished OPT passes. (There is nothing left to do.)

39. Executing ABC pass (technology mapping using ABC).

39.1. Extracting gate netlist of module `\ibex_top' to `<abc-temp-dir>/input.blif'..
Extracted 17576 gates and 19952 wires to a netlist network with 2375 inputs and 1184 outputs.

39.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/kachi3/dir/OpenROAD-flow-scripts/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/home/kachi3/dir/OpenROAD-flow-scripts/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.06 sec
ABC: Memory =   11.38 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + read_constr -v /home/kachi3/Kachi9Code/Hardware/CO-lab-material-CQU/ibex_ise/syn/ibex_top_abc.nangate.sdc 
ABC: Unrecognized token "#".
ABC: Unrecognized token "#".
ABC: Unrecognized token "#".
ABC: Setting driving cell to be "BUF_X2".
ABC: Setting output load to be 10.000000.
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime -o -D 2000.0 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 2000.0 
ABC: + &put 
ABC: + buffer 
ABC: + upsize -D 2000.0 
ABC: + dnsize -D 2000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =  11477 ( 12.4 %)   Cap =  4.3 ff (  1.6 %)   Area =    13426.35 ( 92.0 %)   Delay =  2374.66 ps  (  6.8 %)               
ABC: Path  0 --      11 : 0    5 pi        A =   0.00  Df =   9.8   -3.0 ps  S =  11.6 ps  Cin =  0.0 ff  Cout =   7.4 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    3585 : 2    4 AND2_X2   A =   1.33  Df =  49.2   -9.3 ps  S =  15.6 ps  Cin =  1.6 ff  Cout =  10.1 ff  Cmax = 120.8 ff  G =  599  
ABC: Path  2 --    3743 : 4    5 NAND4_X4  A =   4.79  Df =  85.2  -20.0 ps  S =  21.6 ps  Cin =  5.7 ff  Cout =  12.0 ff  Cmax = 222.8 ff  G =  201  
ABC: Path  3 --    3744 : 3    5 NOR3_X4   A =   3.72  Df = 150.3  -57.8 ps  S =  35.8 ps  Cin =  5.9 ff  Cout =  11.1 ff  Cmax =  63.3 ff  G =  181  
ABC: Path  4 --    3775 : 3    2 MUX2_X1   A =   1.86  Df = 220.2  -63.1 ps  S =  15.9 ps  Cin =  1.2 ff  Cout =   4.8 ff  Cmax =  60.5 ff  G =  364  
ABC: Path  5 --    3776 : 1   10 CLKBUF_X3 A =   1.33  Df = 267.2  -63.2 ps  S =  18.9 ps  Cin =  1.3 ff  Cout =  20.1 ff  Cmax = 181.9 ff  G = 1421  
ABC: Path  6 --    3815 : 4    3 NOR4_X2   A =   2.39  Df = 307.7  -23.9 ps  S =  59.5 ps  Cin =  3.3 ff  Cout =   7.0 ff  Cmax =  20.9 ff  G =  202  
ABC: Path  7 --    3858 : 2    1 AND2_X4   A =   2.39  Df = 347.5  -34.0 ps  S =   9.2 ps  Cin =  3.2 ff  Cout =   6.6 ff  Cmax = 241.7 ff  G =  190  
ABC: Path  8 --    3859 : 1   10 BUF_X8    A =   3.46  Df = 370.4  -32.5 ps  S =   8.4 ps  Cin =  6.2 ff  Cout =  17.7 ff  Cmax = 484.0 ff  G =  274  
ABC: Path  9 --    4106 : 6    1 AOI222_X2 A =   3.72  Df = 438.7  -23.4 ps  S =  41.7 ps  Cin =  3.0 ff  Cout =   1.6 ff  Cmax =  25.6 ff  G =   52  
ABC: Path 10 --    4117 : 4    2 AND4_X2   A =   1.86  Df = 514.5  -34.3 ps  S =  13.9 ps  Cin =  1.6 ff  Cout =   5.1 ff  Cmax = 120.4 ff  G =  306  
ABC: Path 11 --    4118 : 2    7 NAND2_X2  A =   1.33  Df = 540.6  -38.0 ps  S =  18.7 ps  Cin =  3.1 ff  Cout =  11.6 ff  Cmax = 118.7 ff  G =  347  
ABC: Path 12 --    4119 : 3    4 MUX2_X2   A =   2.39  Df = 582.5  -16.3 ps  S =  13.3 ps  Cin =  1.9 ff  Cout =   7.1 ff  Cmax = 120.8 ff  G =  352  
ABC: Path 13 --    6212 : 3    3 MUX2_X1   A =   1.86  Df = 677.0  -46.9 ps  S =  15.3 ps  Cin =  1.2 ff  Cout =   4.3 ff  Cmax =  60.5 ff  G =  325  
ABC: Path 14 --    6217 : 3    1 NOR3_X1   A =   1.06  Df = 688.9  -13.0 ps  S =  26.5 ps  Cin =  1.6 ff  Cout =   1.7 ff  Cmax =  16.0 ff  G =   98  
ABC: Path 15 --    6218 : 3    3 OAI21_X1  A =   1.06  Df = 752.2  -43.5 ps  S =  49.6 ps  Cin =  1.6 ff  Cout =   8.4 ff  Cmax =  26.1 ff  G =  513  
ABC: Path 16 --    6219 : 3    2 AOI21_X2  A =   1.86  Df = 780.0  -15.1 ps  S =  34.3 ps  Cin =  3.1 ff  Cout =   8.6 ff  Cmax =  50.7 ff  G =  265  
ABC: Path 17 --    6221 : 3    2 OAI21_X4  A =   3.46  Df = 812.2  -27.1 ps  S =  22.0 ps  Cin =  6.1 ff  Cout =   9.1 ff  Cmax = 104.1 ff  G =  140  
ABC: Path 18 --    6222 : 3    2 AOI21_X4  A =   3.46  Df = 828.6  -10.4 ps  S =  19.9 ps  Cin =  6.0 ff  Cout =   5.3 ff  Cmax = 101.0 ff  G =   84  
ABC: Path 19 --    6224 : 3    2 OAI21_X2  A =   1.86  Df = 864.2  -26.7 ps  S =  24.1 ps  Cin =  3.1 ff  Cout =   5.8 ff  Cmax =  52.1 ff  G =  181  
ABC: Path 20 --    6225 : 3    2 AOI21_X2  A =   1.86  Df = 885.0   -8.4 ps  S =  27.3 ps  Cin =  3.1 ff  Cout =   5.9 ff  Cmax =  50.7 ff  G =  189  
ABC: Path 21 --    6226 : 3    2 OAI21_X2  A =   1.86  Df = 932.6  -29.2 ps  S =  30.6 ps  Cin =  3.1 ff  Cout =   8.6 ff  Cmax =  52.1 ff  G =  265  
ABC: Path 22 --    6228 : 3    2 AOI21_X4  A =   3.46  Df = 951.9  -17.0 ps  S =  23.7 ps  Cin =  6.0 ff  Cout =   8.6 ff  Cmax = 101.0 ff  G =  134  
ABC: Path 23 --    6230 : 3    2 OAI21_X4  A =   3.46  Df = 978.7  -27.4 ps  S =  18.1 ps  Cin =  6.1 ff  Cout =   5.8 ff  Cmax = 104.1 ff  G =   91  
ABC: Path 24 --    6231 : 3    2 AOI21_X2  A =   1.86  Df = 998.5   -7.1 ps  S =  26.8 ps  Cin =  3.1 ff  Cout =   5.7 ff  Cmax =  50.7 ff  G =  186  
ABC: Path 25 --    6232 : 3    2 OAI21_X2  A =   1.86  Df =1036.7  -21.7 ps  S =  24.2 ps  Cin =  3.1 ff  Cout =   5.8 ff  Cmax =  52.1 ff  G =  181  
ABC: Path 26 --    6233 : 3    2 AOI21_X2  A =   1.86  Df =1057.6   -3.0 ps  S =  27.3 ps  Cin =  3.1 ff  Cout =   5.9 ff  Cmax =  50.7 ff  G =  189  
ABC: Path 27 --    6234 : 3    3 OAI21_X2  A =   1.86  Df =1101.8  -21.6 ps  S =  28.7 ps  Cin =  3.1 ff  Cout =   7.7 ff  Cmax =  52.1 ff  G =  233  
ABC: Path 28 --    6235 : 4    2 AOI211_X2 A =   2.39  Df =1127.2   -6.0 ps  S =  36.6 ps  Cin =  3.1 ff  Cout =   3.3 ff  Cmax =  29.0 ff  G =  103  
ABC: Path 29 --    6236 : 3    2 NOR3_X1   A =   1.06  Df =1196.2  -46.9 ps  S =  48.2 ps  Cin =  1.6 ff  Cout =   4.8 ff  Cmax =  16.0 ff  G =  285  
ABC: Path 30 --    6239 : 3    2 OAI21_X2  A =   1.86  Df =1214.1  -37.8 ps  S =  16.7 ps  Cin =  3.1 ff  Cout =   2.6 ff  Cmax =  52.1 ff  G =   80  
ABC: Path 31 --    6240 : 3    3 AOI21_X1  A =   1.06  Df =1268.8  -67.0 ps  S =  41.3 ps  Cin =  1.6 ff  Cout =   5.9 ff  Cmax =  25.3 ff  G =  372  
ABC: Path 32 --    6241 : 3    2 OAI21_X2  A =   1.86  Df =1291.0  -57.5 ps  S =  16.6 ps  Cin =  3.1 ff  Cout =   2.6 ff  Cmax =  52.1 ff  G =   80  
ABC: Path 33 --    6242 : 3    3 AOI21_X1  A =   1.06  Df =1336.7  -81.5 ps  S =  33.1 ps  Cin =  1.6 ff  Cout =   4.2 ff  Cmax =  25.3 ff  G =  259  
ABC: Path 34 --    6243 : 6    3 OAI33_X1  A =   1.86  Df =1379.5  -11.8 ps  S =  86.1 ps  Cin =  1.5 ff  Cout =   5.5 ff  Cmax =  11.5 ff  G =  355  
ABC: Path 35 --    6244 : 4    2 OAI211_X1 A =   1.33  Df =1423.9  -14.7 ps  S =  29.0 ps  Cin =  1.6 ff  Cout =   2.6 ff  Cmax =  25.6 ff  G =  158  
ABC: Path 36 --    6245 : 3    3 AND3_X1   A =   1.33  Df =1485.0  -22.1 ps  S =  20.8 ps  Cin =  0.9 ff  Cout =   6.7 ff  Cmax =  60.4 ff  G =  720  
ABC: Path 37 --    6246 : 3    2 OAI21_X2  A =   1.86  Df =1503.2   -9.9 ps  S =  16.7 ps  Cin =  3.1 ff  Cout =   2.6 ff  Cmax =  52.1 ff  G =   80  
ABC: Path 38 --    6247 : 3    3 AOI21_X1  A =   1.06  Df =1547.5  -32.4 ps  S =  33.1 ps  Cin =  1.6 ff  Cout =   4.2 ff  Cmax =  25.3 ff  G =  259  
ABC: Path 39 --    6248 : 6    3 OAI33_X1  A =   1.86  Df =1629.0  -38.8 ps  S =  87.8 ps  Cin =  1.5 ff  Cout =   5.7 ff  Cmax =  11.5 ff  G =  360  
ABC: Path 40 --    6249 : 4    2 OAI211_X1 A =   1.33  Df =1670.5  -34.1 ps  S =  29.3 ps  Cin =  1.6 ff  Cout =   2.6 ff  Cmax =  25.6 ff  G =  158  
ABC: Path 41 --    6250 : 3    3 AND3_X1   A =   1.33  Df =1720.4  -29.6 ps  S =  15.8 ps  Cin =  0.9 ff  Cout =   4.2 ff  Cmax =  60.4 ff  G =  449  
ABC: Path 42 --    6251 : 6    1 OAI33_X1  A =   1.86  Df =1805.8  -86.0 ps  S =  60.9 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax =  11.5 ff  G =  140  
ABC: Path 43 --    6305 : 2    2 XNOR2_X1  A =   1.60  Df =1871.2 -102.0 ps  S =  33.6 ps  Cin =  2.3 ff  Cout =   4.9 ff  Cmax =  26.0 ff  G =  203  
ABC: Path 44 --    6621 : 1   10 BUF_X4    A =   1.86  Df =1906.6 -104.1 ps  S =  13.2 ps  Cin =  3.2 ff  Cout =  17.4 ff  Cmax = 242.3 ff  G =  517  
ABC: Path 45 --    7142 : 3    2 AOI21_X2  A =   1.86  Df =1939.0 -120.0 ps  S =  23.2 ps  Cin =  3.1 ff  Cout =   4.2 ff  Cmax =  50.7 ff  G =  135  
ABC: Path 46 --    7152 : 5    2 AOI221_X2 A =   2.93  Df =1966.7   -9.5 ps  S =  46.8 ps  Cin =  3.1 ff  Cout =   4.8 ff  Cmax =  27.6 ff  G =  147  
ABC: Path 47 --    7153 : 5    5 AOI221_X2 A =   2.93  Df =2080.2  -74.2 ps  S =  68.8 ps  Cin =  3.1 ff  Cout =  11.0 ff  Cmax =  27.6 ff  G =  321  
ABC: Path 48 --    7166 : 4    1 AOI211_X2 A =   2.39  Df =2109.2  -46.0 ps  S =  47.5 ps  Cin =  3.1 ff  Cout =   6.4 ff  Cmax =  29.0 ff  G =  206  
ABC: Path 49 --    7167 : 4    5 OAI211_X4 A =   4.52  Df =2158.1  -41.4 ps  S =  29.2 ps  Cin =  6.2 ff  Cout =  13.3 ff  Cmax = 101.6 ff  G =  195  
ABC: Path 50 --    7193 : 3    5 NOR3_X4   A =   3.72  Df =2172.3   -7.7 ps  S =  35.2 ps  Cin =  5.9 ff  Cout =  10.8 ff  Cmax =  63.3 ff  G =  178  
ABC: Path 51 --   14378 : 3    6 MUX2_X2   A =   2.39  Df =2265.4   -4.7 ps  S =  29.5 ps  Cin =  1.9 ff  Cout =  22.3 ff  Cmax = 120.8 ff  G = 1104  
ABC: Path 52 --   14379 : 1   10 BUF_X4    A =   1.86  Df =2300.1   -5.6 ps  S =  14.2 ps  Cin =  3.2 ff  Cout =  19.2 ff  Cmax = 242.3 ff  G =  581  
ABC: Path 53 --   14380 : 3    1 MUX2_X1   A =   1.86  Df =2374.7   -6.8 ps  S =  26.6 ps  Cin =  1.2 ff  Cout =  10.0 ff  Cmax =  60.5 ff  G =  808  
ABC: Start-point = pi10 (\u_ibex_core.id_stage_i.controller_i.instr_i [0]).  End-point = po1021 ($auto$rtlil.cc:2669:MuxGate$71737).
ABC: + write_blif <abc-temp-dir>/output.blif 

39.1.2. Re-integrating ABC results.
ABC RESULTS:            INV_X4 cells:        1
ABC RESULTS:           NOR2_X4 cells:        1
ABC RESULTS:          NAND4_X4 cells:        1
ABC RESULTS:           AND2_X2 cells:        2
ABC RESULTS:           AND2_X4 cells:        1
ABC RESULTS:         CLKBUF_X3 cells:        5
ABC RESULTS:           NOR4_X2 cells:        7
ABC RESULTS:           NOR4_X4 cells:        1
ABC RESULTS:         AOI222_X2 cells:        1
ABC RESULTS:           AND4_X2 cells:        1
ABC RESULTS:          NAND2_X2 cells:        1
ABC RESULTS:            INV_X2 cells:        1
ABC RESULTS:           AND3_X2 cells:        1
ABC RESULTS:           NOR3_X2 cells:        1
ABC RESULTS:            OR3_X2 cells:        3
ABC RESULTS:          XNOR2_X2 cells:        1
ABC RESULTS:          AOI21_X4 cells:        3
ABC RESULTS:          OAI21_X4 cells:        2
ABC RESULTS:          AOI21_X2 cells:        5
ABC RESULTS:         AOI221_X2 cells:        2
ABC RESULTS:         OAI211_X4 cells:        1
ABC RESULTS:           NOR3_X4 cells:        2
ABC RESULTS:          OAI21_X2 cells:       11
ABC RESULTS:         AOI222_X1 cells:      290
ABC RESULTS:         AOI211_X2 cells:        6
ABC RESULTS:            OR4_X2 cells:        3
ABC RESULTS:         OAI222_X1 cells:       35
ABC RESULTS:           NOR2_X2 cells:        3
ABC RESULTS:          XNOR2_X1 cells:      486
ABC RESULTS:           XOR2_X1 cells:      355
ABC RESULTS:            OR3_X1 cells:      113
ABC RESULTS:           MUX2_X2 cells:        5
ABC RESULTS:            BUF_X4 cells:        9
ABC RESULTS:            BUF_X8 cells:        5
ABC RESULTS:            OR4_X1 cells:       29
ABC RESULTS:         CLKBUF_X1 cells:      144
ABC RESULTS:            BUF_X1 cells:      608
ABC RESULTS:          OAI33_X1 cells:       20
ABC RESULTS:           AND4_X1 cells:       76
ABC RESULTS:          NAND4_X1 cells:      199
ABC RESULTS:           AND2_X1 cells:      309
ABC RESULTS:           NOR4_X1 cells:       74
ABC RESULTS:           AND3_X1 cells:       88
ABC RESULTS:            BUF_X2 cells:       67
ABC RESULTS:          OAI22_X1 cells:      105
ABC RESULTS:          NAND3_X1 cells:      489
ABC RESULTS:         AOI221_X1 cells:      154
ABC RESULTS:          AOI22_X1 cells:      887
ABC RESULTS:            INV_X1 cells:      581
ABC RESULTS:         OAI221_X1 cells:       92
ABC RESULTS:           NOR2_X1 cells:      972
ABC RESULTS:          NAND2_X1 cells:     1354
ABC RESULTS:         AOI211_X1 cells:      198
ABC RESULTS:          AOI21_X1 cells:      875
ABC RESULTS:            OR2_X1 cells:      275
ABC RESULTS:         OAI211_X1 cells:      234
ABC RESULTS:           NOR3_X1 cells:      230
ABC RESULTS:          OAI21_X1 cells:     1127
ABC RESULTS:           MUX2_X1 cells:      925
ABC RESULTS:        internal signals:    16393
ABC RESULTS:           input signals:     2375
ABC RESULTS:          output signals:     1184
Removing temp directory.
Removed 0 unused cells and 19315 unused wires.

40. Executing Verilog backend.

40.1. Executing BMUXMAP pass.

40.2. Executing DEMUXMAP pass.
Dumping module `\ibex_top'.

41. Executing SETUNDEF pass (replace undef values with defined constants).

42. Executing SPLITNETS pass (splitting up multi-bit signals).
Removed 0 unused cells and 253 unused wires.

43. Executing Verilog backend.
Dumping module `\ibex_top'.

44. Executing CHECK pass (checking for obvious problems).
Checking module ibex_top...
Found and reported 0 problems.
======== Yosys Stat Report ========

45. Printing statistics.

=== ibex_top ===

   Number of wires:              14647
   Number of wire bits:          15260
   Number of public wires:        2309
   Number of public wire bits:    2922
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              13519
     $_DLATCH_N_                    33
     AND2_X1                       309
     AND2_X2                         2
     AND2_X4                         1
     AND3_X1                        88
     AND3_X2                         1
     AND4_X1                        76
     AND4_X2                         1
     AOI211_X1                     198
     AOI211_X2                       6
     AOI21_X1                      875
     AOI21_X2                        5
     AOI21_X4                        3
     AOI221_X1                     154
     AOI221_X2                       2
     AOI222_X1                     290
     AOI222_X2                       1
     AOI22_X1                      887
     BUF_X1                        608
     BUF_X2                         67
     BUF_X4                          9
     BUF_X8                          5
     CLKBUF_X1                     144
     CLKBUF_X3                       5
     DFFR_X1                       731
     DFFS_X1                         8
     DFF_X1                        278
     DLH_X1                        992
     INV_X1                        581
     INV_X2                          1
     INV_X4                          1
     MUX2_X1                       925
     MUX2_X2                         5
     NAND2_X1                     1354
     NAND2_X2                        1
     NAND3_X1                      489
     NAND4_X1                      199
     NAND4_X4                        1
     NOR2_X1                       972
     NOR2_X2                         3
     NOR2_X4                         1
     NOR3_X1                       230
     NOR3_X2                         1
     NOR3_X4                         2
     NOR4_X1                        74
     NOR4_X2                         7
     NOR4_X4                         1
     OAI211_X1                     234
     OAI211_X4                       1
     OAI21_X1                     1127
     OAI21_X2                       11
     OAI21_X4                        2
     OAI221_X1                      92
     OAI222_X1                      35
     OAI22_X1                      105
     OAI33_X1                       20
     OR2_X1                        275
     OR3_X1                        113
     OR3_X2                          3
     OR4_X1                         29
     OR4_X2                          3
     XNOR2_X1                      486
     XNOR2_X2                        1
     XOR2_X1                       355

   Area for cell type $_DLATCH_N_ is unknown!

   Chip area for module '\ibex_top': 21253.666000

====== End Yosys Stat Report ======

Warnings: 11 unique messages, 77 total
End of script. Logfile hash: 9dbfe67029, CPU: user 18.10s system 0.62s, MEM: 182.29 MB peak
Yosys 0.36+40 (git sha1 449e3dbbd, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os)
Time spent: 26% 2x abc (6 sec), 22% 52x opt_expr (5 sec), ...
