
msgid ""
msgstr ""
"Project-Id-Version: SpinalHDLReport-Msgid-Bugs-To:POT-Creation-"
"Date:2023-12-01 11:48+0800PO-Revision-Date:YEAR-MO-DA HO:MI+ZONELast-"
"Translator:FULL NAME <EMAIL@ADDRESS>Language:zh_CNLanguage-Team:zh_CN "
"<LL@li.org>Plural-Forms:nplurals=1; plural=0;MIME-Version:1.0Content-"
"Type:text/plain; charset=UTF-8\n"
"Report-Msgid-Bugs-To: EMAIL@ADDRESS\n"
"POT-Creation-Date: 2026-02-11 09:50+0000\n"
"PO-Revision-Date: 2026-02-11 22:31+0800\n"
"Last-Translator: CatalpaEel\n"
"Language: zh_CN\n"
"Language-Team: Chinese (Simplified) <https://hosted.weblate.org/projects"
"/spinaldoc-rtd/spinalhdlother-language-featuresvhdl_generation/zh_Hans/>"
"\n"
"Plural-Forms: nplurals=1; plural=0;\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=utf-8\n"
"Content-Transfer-Encoding: 8bit\n"
"Generated-By: Babel 2.18.0\n"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:5 language
msgid "VHDL and Verilog generation"
msgstr "VHDL 和 Verilog 生成"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:8 language
msgid "Generate VHDL and Verilog from a SpinalHDL Component"
msgstr "从 SpinalHDL 组件生成 VHDL 和 Verilog"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:10 language
msgid ""
"To generate the VHDL from a SpinalHDL component you just need to call "
"``SpinalVhdl(new YourComponent)`` in a Scala ``main``."
msgstr ""
"要从 SpinalHDL 组件生成 VHDL，您只需在 Scala ``main`` 函数中调用 ``SpinalVhdl(new "
"YourComponent)`` 即可。"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:12 language
msgid ""
"Generating Verilog is exactly the same, but with ``SpinalVerilog`` in "
"place of ``SpinalVHDL``"
msgstr "生成 Verilog 完全相同，但用 ``SpinalVerilog`` 代替 ``SpinalVHDL``"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:41 language
msgid ""
"``SpinalVhdl`` and ``SpinalVerilog`` may need to create multiple "
"instances of your component class, therefore the first argument is not a "
"``Component`` reference, but a function that returns a new component."
msgstr ""
"``SpinalVhdl`` 和 ``SpinalVerilog`` 可能需要创建组件类的多个实例，因此第一个参数不是 ``Component``"
" 引用，而是返回新组件的函数。"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:44 language
msgid ""
"The ``SpinalVerilog`` implementation began the 5th of June, 2016. This "
"backend successfully passes the same regression tests as the VHDL one "
"(RISCV CPU, Multicore and pipelined mandelbrot, UART RX/TX, Single clock "
"fifo, Dual clock fifo, Gray counter, ...)."
msgstr ""
"``SpinalVerilog`` 实施于 2016 年 6 月 5 日开始。该后端成功通过了与 VHDL 相同的回归测试（RISCV "
"CPU、多核和流水线 Mandelbrot、UART RX/TX、单时钟域 fifo、双时钟域 fifo、格雷码计数器， ...）。"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:47 language
msgid ""
"If you have any issues with this new backend, please make a `Github issue"
" <https://github.com/SpinalHDL/SpinalHDL/issues>`_ describing the "
"problem."
msgstr ""
"如果您对这个新后端有任何问题，请创建 `Github 工单 "
"<https://github.com/SpinalHDL/SpinalHDL/issues>`_ 描述问题。"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:50 language
msgid "Parametrization from Scala"
msgstr "Scala 的参数化"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:56 language
msgid "Argument name"
msgstr "参数名称"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:57 language
msgid "Type"
msgstr "类型"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:58 language
msgid "Default"
msgstr "默认值"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:59
#: features/vhdl_generation.rst:371 language
msgid "Description"
msgstr "描述"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:60 language
msgid "``mode``"
msgstr "``mode``"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:61 language
msgid "SpinalMode"
msgstr "SpinalMode"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:62 language
msgid "null"
msgstr "null"

#: ../../SpinalHDL/Other features/vhdl_generation.rst language
msgid "Set the SpinalHDL hdl generation mode."
msgstr "设置 SpinalHDL 生成HDL的模式。"

#: ../../SpinalHDL/Other features/vhdl_generation.rst language
msgid "Can be set to ``VHDL`` or ``Verilog``"
msgstr "可以设置为 ``VHDL`` 或 ``Verilog``"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:65 language
msgid "``defaultConfigForClockDomains``"
msgstr "``defaultConfigForClockDomains``"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:66 language
msgid "ClockDomainConfig"
msgstr "ClockDomainConfig"

#: ../../SpinalHDL/Other features/vhdl_generation.rst language
msgid "RisingEdgeClock"
msgstr "RisingEdgeClock"

#: ../../SpinalHDL/Other features/vhdl_generation.rst language
msgid "AsynchronousReset"
msgstr "AsynchronousReset"

#: ../../SpinalHDL/Other features/vhdl_generation.rst language
msgid "ResetActiveHigh"
msgstr "ResetActiveHigh"

#: ../../SpinalHDL/Other features/vhdl_generation.rst language
msgid "ClockEnableActiveHigh"
msgstr "ClockEnableActiveHigh"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:71 language
msgid ""
"Set the clock configuration that will be used as the default value for "
"all new ``ClockDomain``."
msgstr "设置将用作所有新 ``ClockDomain``时钟域默认值的配置。"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:72 language
msgid "``onlyStdLogicVectorAtTopLevelIo``"
msgstr "``onlyStdLogicVectorAtTopLevelIo``"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:73
#: features/vhdl_generation.rst:85 features/vhdl_generation.rst:97
#: features/vhdl_generation.rst:101 features/vhdl_generation.rst:109
#: features/vhdl_generation.rst:113 features/vhdl_generation.rst:117
#: features/vhdl_generation.rst:121 features/vhdl_generation.rst:125
#: features/vhdl_generation.rst:129 features/vhdl_generation.rst:133
#: features/vhdl_generation.rst:137 features/vhdl_generation.rst:141
#: features/vhdl_generation.rst:145 features/vhdl_generation.rst:153
#: features/vhdl_generation.rst:157 language
msgid "Boolean"
msgstr "Boolean"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:74
#: features/vhdl_generation.rst:86 features/vhdl_generation.rst:98
#: features/vhdl_generation.rst:102 features/vhdl_generation.rst:110
#: features/vhdl_generation.rst:114 features/vhdl_generation.rst:118
#: features/vhdl_generation.rst:126 features/vhdl_generation.rst:130
#: features/vhdl_generation.rst:134 features/vhdl_generation.rst:142
#: features/vhdl_generation.rst:146 language
msgid "false"
msgstr "false"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:75 language
msgid "Change all unsigned/signed toplevel io into std_logic_vector."
msgstr "将所有无符号/有符号顶级 io 更改为 std_logic_vector类型。"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:76 language
msgid "``defaultClockDomainFrequency``"
msgstr "``defaultClockDomainFrequency``"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:77 language
msgid "IClockDomainFrequency"
msgstr "IClockDomainFrequency"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:78 language
msgid "UnknownFrequency"
msgstr "UnknownFrequency"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:79 language
msgid "Default clock frequency."
msgstr "默认时钟频率。"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:80 language
msgid "``targetDirectory``"
msgstr "``targetDirectory``"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:81
#: features/vhdl_generation.rst:89 features/vhdl_generation.rst:93
#: features/vhdl_generation.rst:105 features/vhdl_generation.rst:149 language
msgid "String"
msgstr "String"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:82 language
msgid "Current directory"
msgstr "当前目录"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:83 language
msgid "Directory where files are generated."
msgstr "生成文件的目录。"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:84 language
msgid "``oneFilePerComponent``"
msgstr "``oneFilePerComponent``"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:87 language
msgid ""
"Instead of generating one big VHDL/Verilog file, every component will get"
" its own VHDL/Verilog file."
msgstr "不为每个组件生成单一的 VHDL/Verilog 大文件，而是为每个组件分别生成独立的 VHDL/Verilog 文件。"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:88 language
msgid "``netlistFileName``"
msgstr "``netlistFileName``"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:90 language
msgid "ToplevelClassName.(vhd|v)"
msgstr "顶层类名.(vhd|v)"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:91 language
msgid "Allow to change the name of the generated VHDL/Verilog."
msgstr "允许更改生成的 VHDL/Verilog 文件名。"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:92 language
msgid "``globalPrefix``"
msgstr "``globalPrefix``"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:94 language
msgid "\"\""
msgstr "\"\""

#: ../../SpinalHDL/Other features/vhdl_generation.rst:95 language
msgid ""
"Will add the given prefix in the front of every global symbols in the "
"VHDL/Verilog (components/modules/enums). This allows to avoid naming "
"conflict between multiple generated file."
msgstr "在 VHDL/Verilog 中所有全局符号（组件/模块/枚举）前添加指定前缀。"
"这有助于避免多个生成文件之间的命名冲突。"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:96 language
msgid "``privateNamespace``"
msgstr "``privateNamespace``"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:99 language
msgid ""
"Every generated Component/Modules names will get prefixed with the "
"toplevel Component/Module name (excepted for the toplevel). This allows "
"to avoid naming conflict between multiple generated file."
msgstr "所有生成的组件/模块名称（顶层除外）都将以顶层组件/模块名为前缀。"
"这有助于避免多个生成文件之间的命名冲突。"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:100 language
msgid "``formalAsserts``"
msgstr "``formalAsserts``"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:103 language
msgid "Enable the generation of the formal assertions in the VHDL/Verilog."
msgstr "启用 VHDL/Verilog 中形式化断言的生成。"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:104 language
msgid "``anonymSignalPrefix``"
msgstr "``anonymSignalPrefix``"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:106 language
msgid "\"zz\\_\""
msgstr "\"zz\\_\""

#: ../../SpinalHDL/Other features/vhdl_generation.rst:107 language
msgid "Set the prefix added to unnamed signals."
msgstr "设置添加到未命名信号的前缀。"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:108 language
msgid "``inlineRom``"
msgstr "``inlineRom``"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:111 language
msgid ""
"Configure the Verilog backend to incorporate the ROM values "
"initialization in the verilog itself instead of an bin file."
msgstr "配置 Verilog 后端，将 ROM 初始化值内嵌于 Verilog 代码中，而非生成独立的二进制文件。"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:112 language
msgid "``caseRom``"
msgstr "``caseRom``"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:115 language
msgid "Generate the ROM as a big switch case."
msgstr "以大型 switch case 语句形式生成 ROM。"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:116 language
msgid "``mergeAsyncProcess``"
msgstr "``mergeAsyncProcess``"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:119 language
msgid ""
"Will merge process/always blocks for combinatorial signal which share at "
"least one conditional assignment (if/switch statement)"
msgstr "合并至少共享一个条件赋值（if/switch 语句）的组合逻辑信号的 process/always 块。"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:120 language
msgid "``mergeSyncProcess``"
msgstr "``mergeSyncProcess``"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:122
#: features/vhdl_generation.rst:138 language
msgid "true"
msgstr "true"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:123 language
msgid ""
"Will merge process/always blocks for flip-flops which use the same clock "
"domain (if/switch statement)"
msgstr "合并使用相同时钟域的触发器（flip-flop）的 process/always 块（if/switch 语句）。"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:124 language
msgid "``genLineComments``"
msgstr "``genLineComments``"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:127 language
msgid ""
"For each hardware assignment in the generated VHDL/Verilog code, will "
"attach a comment which specifies in which scala file, at which line, the "
"assignment happened. Ex : a = 1'b1; // @ MyDesign.scala l1135"
msgstr "为生成的 VHDL/Verilog 代码中的每项硬件赋值附加注释，标明该赋值所在的 Scala 文件及行号。"
"例如：a = 1'b1; // @ MyDesign.scala l1135"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:128 language
msgid "``noAssert``"
msgstr "``noAssert``"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:131 language
msgid "Remove all the asserts from the generated code"
msgstr "从生成的代码中移除所有断言"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:132 language
msgid "``headerWithDate``"
msgstr "``headerWithDate``"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:135 language
msgid "Add the date at which the VHDL/Verilog was generated in its header."
msgstr "在 VHDL/Verilog 文件头中添加生成日期。"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:136 language
msgid "``headerWithRepoHash``"
msgstr "``headerWithRepoHash``"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:139 language
msgid "Add the current directory git hash in the generated VHDL/Verilog header."
msgstr "在生成的 VHDL/Verilog 文件头中添加当前目录的 Git 哈希值。"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:140 language
msgid "``dontCareGenAsZero``"
msgstr "``dontCareGenAsZero``"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:143 language
msgid "Replace mySignal.assignDontCare() by mySignal := 0"
msgstr "将 mySignal.assignDontCare() 替换为 mySignal := 0"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:144 language
msgid "``obfuscateNames``"
msgstr "``obfuscateNames``"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:147 language
msgid "Will obfuscate the generated components and signal names."
msgstr "混淆生成的组件名与信号名。"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:148 language
msgid "``rtlHeader``"
msgstr "``rtlHeader``"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:150 language
msgid "disabled"
msgstr "disabled"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:151 language
msgid "Allow to manually specify the VHDL/Verilog file header"
msgstr "允许手动指定 VHDL/Verilog 文件头"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:152 language
msgid "``withTimescale``"
msgstr "``withTimescale``"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:154 language
msgid "True"
msgstr "True"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:155 language
msgid "Enable the addition of the timescale in the generated Verilog"
msgstr "在生成的 Verilog 代码中添加时间尺度（timescale）"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:156 language
msgid "``normalizeComponentClockDomainName``"
msgstr "``normalizeComponentClockDomainName``"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:158 language
msgid "False"
msgstr "False"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:159 language
msgid ""
"When enabled, in each component, the pulled clockdomain's signals of the "
"implicit clockdomain will be named clk/reset/enable instead of their "
"original name."
msgstr "启用后，在每个组件中，隐式时钟域所引出的时钟域信号将被命名为 clk/reset/enable，而非其原始名称。"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:162 language
msgid "And this is the syntax to specify them:"
msgstr "这是设置它们的语法："

#: ../../SpinalHDL/Other features/vhdl_generation.rst:175 language
msgid "Parametrization from shell"
msgstr "来自 shell 的参数化"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:177 language
msgid ""
"You can also specify generation parameters by using command line "
"arguments."
msgstr "您还可以使用命令行参数指定生成参数。"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:185 language
msgid "The syntax for command line arguments is:"
msgstr "命令行参数的语法是："

#: ../../SpinalHDL/Other features/vhdl_generation.rst:201 language
msgid "Generated VHDL and Verilog"
msgstr "生成的 VHDL 和 Verilog"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:203 language
msgid ""
"How a SpinalHDL RTL description is translated into VHDL and Verilog is "
"important:"
msgstr "如何将 SpinalHDL RTL 描述转换为 VHDL 和 Verilog 非常重要："

#: ../../SpinalHDL/Other features/vhdl_generation.rst:205 language
msgid "Names in Scala are preserved in VHDL and Verilog."
msgstr "Scala 中变量的名称将保留在 VHDL 和 Verilog 中。"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:206 language
msgid "``Component`` hierarchy in Scala is preserved in VHDL and Verilog."
msgstr "Scala 中的 ``Component`` 组件层次结构会保留在 VHDL 和 Verilog 中。"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:207 language
msgid ""
"``when`` statements in Scala are emitted as if statements in VHDL and "
"Verilog."
msgstr "Scala 中的 ``when`` 语句会生成为 VHDL 和 Verilog 中的 if 语句。"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:208 language
msgid ""
"``switch`` statements in Scala are emitted as case statements in VHDL and"
" Verilog in all standard cases."
msgstr "Scala 中的 ``switch`` 语句在所有标准情况下都生成为 VHDL 和 Verilog 中的 case 语句。"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:211 language
msgid "Organization"
msgstr "组织"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:213 language
msgid ""
"When you use the VHDL generator, all modules are generated into a single "
"file which contain three sections:"
msgstr "当您使用 VHDL 生成器时，所有模块都会生成到一个文件中，其中包含三个部分："

#: ../../SpinalHDL/Other features/vhdl_generation.rst:215 language
msgid "A package that contains the definition of all Enums"
msgstr "包含所有 Enum 定义的包"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:216 language
msgid "A package that contains functions used by the architectural elements"
msgstr "包含架构中所有元素使用函数的包"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:217 language
msgid "All components needed by your design"
msgstr "您的设计所需的所有组件"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:219 language
msgid ""
"When you use the Verilog generation, all modules are generated into a "
"single file which contains two sections:"
msgstr "当您使用 Verilog 生成时，所有模块都会生成到一个文件中，其中包含两个部分："

#: ../../SpinalHDL/Other features/vhdl_generation.rst:221 language
msgid "All enumeration definitions used"
msgstr "使用的所有枚举定义"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:222 language
msgid "All modules needed by your design"
msgstr "您的设计需要的所有模块"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:225 language
msgid "Combinational logic"
msgstr "组合逻辑"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:227
#: features/vhdl_generation.rst:290 language
msgid "Scala:"
msgstr "Scala:"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:255
#: features/vhdl_generation.rst:315 language
msgid "VHDL:"
msgstr "VHDL:"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:288 language
msgid "Sequential logic"
msgstr "时序逻辑"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:360 language
msgid "VHDL and Verilog attributes"
msgstr "VHDL 和 Verilog 属性"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:362 language
msgid ""
"In some situations, it is useful to give attributes for some signals in a"
" design to modify how they are synthesized."
msgstr "在某些情况下，为设计中的某些信号提供属性以修改它们的综合方式很有用。"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:364 language
msgid ""
"To do that, you can call the following functions on any signals or "
"memories in the design:"
msgstr "为此，您可以对设计中的任何信号或存储器调用以下函数："

#: ../../SpinalHDL/Other features/vhdl_generation.rst:370 language
msgid "Syntax"
msgstr "语法"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:372 language
msgid "``addAttribute(name)``"
msgstr "``addAttribute(name)``"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:373 language
msgid "Add a boolean attribute with the given ``name`` set to true"
msgstr "添加一个名为 ``name`` 的布尔属性，并将给定值设置为 true"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:374 language
msgid "``addAttribute(name, value)``"
msgstr "``addAttribute(name, value)``"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:375 language
msgid "Add a string attribute with the given ``name`` set to ``value``"
msgstr "添加一个字符串属性，并将给定的 ``name`` 设置为 ``value``"

#: ../../SpinalHDL/Other features/vhdl_generation.rst:378 language
msgid "Example:"
msgstr "示例："

#: ../../SpinalHDL/Other features/vhdl_generation.rst:385 language
msgid "Produced declaration in VHDL:"
msgstr "用 VHDL 生成声明："

#: ../../SpinalHDL/Other features/vhdl_generation.rst:393 language
msgid "Produced declaration in Verilog:"
msgstr "用 Verilog 生成声明："

#~ msgid ""
#~ "Will merge process/always blocks for "
#~ "flipflops which use the same clock "
#~ "domain (if/switch statment)"
#~ msgstr ""

#~ msgid ""
#~ "For each hardware assignement in the "
#~ "generated VHDL/Verilog code, will attach "
#~ "a comment which specifies in which "
#~ "scala file, at which line, the "
#~ "assignement happend. Ex : a = "
#~ "1'b1; // @ MyDesign.scala l1135"
#~ msgstr ""

#~ msgid ""
#~ "Will add the given prefix in the"
#~ " front of every global symboles in"
#~ " the VHDL/Verilog (components/modules/enums). "
#~ "This allows to avoid naming conflict "
#~ "between multiple generated file."
#~ msgstr ""

#~ msgid ""
#~ "Will merge process/always blocks for "
#~ "combinatorial signal which share at "
#~ "least one conditional assignement (if/switch"
#~ " statment)"
#~ msgstr ""

#~ msgid ""
#~ "Will merge process/always blocks for "
#~ "flip-flops which use the same clock"
#~ " domain (if/switch statment)"
#~ msgstr ""

#~ msgid ""
#~ "For each hardware assignment in the "
#~ "generated VHDL/Verilog code, will attach "
#~ "a comment which specifies in which "
#~ "scala file, at which line, the "
#~ "assignement happend. Ex : a = "
#~ "1'b1; // @ MyDesign.scala l1135"
#~ msgstr ""

#~ msgid "Allow to manualy specify the VHDL/Verilog file header"
#~ msgstr ""

