

================================================================
== Vivado HLS Report for 'unite'
================================================================
* Date:           Tue May  7 10:36:36 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls
* Solution:       solution
* Product family: kintexuplus
* Target device:  xcku5p-sfvb784-3-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.917|        0.42|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |   11|  14347|   11|  14347|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-------+-----+-------+----------+
        |                        |             |   Latency   |   Interval  | Pipeline |
        |        Instance        |    Module   | min |  max  | min |  max  |   Type   |
        +------------------------+-------------+-----+-------+-----+-------+----------+
        |grp_writeResult_fu_138  |writeResult  |    7|      7|    1|      1| function |
        |grp_readItems_fu_144    |readItems    |    1|  11265|    1|  11265|   none   |
        +------------------------+-------------+-----+-------+-----+-------+----------+

        * Loop: 
        +------------+-----+------+----------+-----------+-----------+----------+----------+
        |            |   Latency  | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name | min |  max |  Latency |  achieved |   target  |   Count  | Pipelined|
        +------------+-----+------+----------+-----------+-----------+----------+----------+
        |- readAdj1  |    0|  3072|         3|          -|          -| 0 ~ 1024 |    no    |
        +------------+-----+------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond)
	6  / (exitcond)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%u_adjs_data_V_offse = call i25 @_ssdm_op_Read.ap_auto.i25(i25 %u_adjs_data_V_offset)"   --->   Operation 14 'read' 'u_adjs_data_V_offse' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%num_read = call i6 @_ssdm_op_Read.s_axilite.i6(i6 %num)"   --->   Operation 15 'read' 'num_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%pipe_stream_V = alloca i32, align 4" [g_rg_t.cc:50]   --->   Operation 16 'alloca' 'pipe_stream_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 17 [2/2] (0.00ns)   --->   "call fastcc void @readItems(i6 %num_read, i1024* %u_adjs_data_V, i25 %u_adjs_data_V_offse, i32* %pipe_stream_V)" [g_rg_t.cc:53]   --->   Operation 17 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.60>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @pipe_OC_stream_OC_V, i32 1, [1 x i8]* @p_str32, [1 x i8]* @p_str32, i32 1, i32 1, i32* %pipe_stream_V, i32* %pipe_stream_V)"   --->   Operation 18 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pipe_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str33, i32 0, i32 0, [1 x i8]* @p_str34, [1 x i8]* @p_str35, [1 x i8]* @p_str36, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str37, [1 x i8]* @p_str38)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6 %num, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [g_rg_t.cc:42]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %u_adjs_data_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str8, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [g_rg_t.cc:44]   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (0.00ns)   --->   "call fastcc void @readItems(i6 %num_read, i1024* %u_adjs_data_V, i25 %u_adjs_data_V_offse, i32* %pipe_stream_V)" [g_rg_t.cc:53]   --->   Operation 23 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_1 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %num_read, i5 0)" [g_rg_t.cc:20->g_rg_t.cc:54]   --->   Operation 24 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.60ns)   --->   "br label %0" [g_rg_t.cc:20->g_rg_t.cc:54]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.60>

State 3 <SV = 2> <Delay = 2.71>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i1024 [ 0, %Fill.exit9.preheader ], [ %p_Result_1, %_ifconv ]"   --->   Operation 26 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%i_i = phi i11 [ 0, %Fill.exit9.preheader ], [ %i, %_ifconv ]"   --->   Operation 27 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1024, i64 0)"   --->   Operation 28 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.88ns)   --->   "%exitcond = icmp eq i11 %i_i, %tmp_1" [g_rg_t.cc:20->g_rg_t.cc:54]   --->   Operation 29 'icmp' 'exitcond' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.75ns)   --->   "%i = add i11 %i_i, 1" [g_rg_t.cc:20->g_rg_t.cc:54]   --->   Operation 30 'add' 'i' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %storeItems.exit, label %_ifconv" [g_rg_t.cc:20->g_rg_t.cc:54]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.45ns)   --->   "%tmp_77 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %pipe_stream_V)" [../hlslib/include/hlslib/Stream.h:223->../hlslib/include/hlslib/Stream.h:263->g_rg_t.cc:22->g_rg_t.cc:54]   --->   Operation 32 'read' 'tmp_77' <Predicate = (!exitcond)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_68 = trunc i32 %tmp_77 to i5" [../hlslib/include/hlslib/Stream.h:223->../hlslib/include/hlslib/Stream.h:263->g_rg_t.cc:22->g_rg_t.cc:54]   --->   Operation 33 'trunc' 'tmp_68' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 34 [9/9] (2.71ns)   --->   "%call_ret = call fastcc i1024 @writeResult(i1024 %p_Val2_s)" [g_rg_t.cc:56]   --->   Operation 34 'call' 'call_ret' <Predicate = (exitcond)> <Delay = 2.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 35 [1/1] (0.98ns)   --->   "%tmp_8_i = icmp eq i32 %tmp_77, -1" [g_rg_t.cc:23->g_rg_t.cc:54]   --->   Operation 35 'icmp' 'tmp_8_i' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node loc_V)   --->   "%tmp = trunc i32 %tmp_77 to i5" [../hlslib/include/hlslib/Stream.h:223->../hlslib/include/hlslib/Stream.h:263->g_rg_t.cc:22->g_rg_t.cc:54]   --->   Operation 36 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node loc_V)   --->   "%tmp_64 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp, i5 0)" [../hlslib/include/hlslib/DataPack.h:81->g_rg_t.cc:24->g_rg_t.cc:54]   --->   Operation 37 'bitconcatenate' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node loc_V)   --->   "%tmp_65 = zext i10 %tmp_64 to i1024" [../hlslib/include/hlslib/DataPack.h:81->g_rg_t.cc:24->g_rg_t.cc:54]   --->   Operation 38 'zext' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node loc_V)   --->   "%tmp_66 = lshr i1024 %p_Val2_s, %tmp_65" [../hlslib/include/hlslib/DataPack.h:81->g_rg_t.cc:24->g_rg_t.cc:54]   --->   Operation 39 'lshr' 'tmp_66' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node loc_V)   --->   "%temp_V = trunc i1024 %tmp_66 to i32" [../hlslib/include/hlslib/DataPack.h:81->g_rg_t.cc:24->g_rg_t.cc:54]   --->   Operation 40 'trunc' 'temp_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.76ns) (out node of the LUT)   --->   "%loc_V = add nsw i32 1, %temp_V" [g_rg_t.cc:24->g_rg_t.cc:54]   --->   Operation 41 'add' 'loc_V' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [g_rg_t.cc:20->g_rg_t.cc:54]   --->   Operation 42 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_62_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2)" [g_rg_t.cc:20->g_rg_t.cc:54]   --->   Operation 43 'specregionbegin' 'tmp_62_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [g_rg_t.cc:21->g_rg_t.cc:54]   --->   Operation 44 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_69 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_68, i5 0)" [../hlslib/include/hlslib/Stream.h:223->../hlslib/include/hlslib/Stream.h:263->g_rg_t.cc:22->g_rg_t.cc:54]   --->   Operation 45 'bitconcatenate' 'tmp_69' <Predicate = (!tmp_8_i)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_70 = zext i10 %tmp_69 to i1024" [../hlslib/include/hlslib/DataPack.h:95->g_rg_t.cc:24->g_rg_t.cc:54]   --->   Operation 46 'zext' 'tmp_70' <Predicate = (!tmp_8_i)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%tmp_71 = shl i1024 4294967295, %tmp_70" [../hlslib/include/hlslib/DataPack.h:95->g_rg_t.cc:24->g_rg_t.cc:54]   --->   Operation 47 'shl' 'tmp_71' <Predicate = (!tmp_8_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%tmp_72 = xor i1024 %tmp_71, -1" [../hlslib/include/hlslib/DataPack.h:95->g_rg_t.cc:24->g_rg_t.cc:54]   --->   Operation 48 'xor' 'tmp_72' <Predicate = (!tmp_8_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%tmp_73 = and i1024 %p_Val2_s, %tmp_72" [../hlslib/include/hlslib/DataPack.h:95->g_rg_t.cc:24->g_rg_t.cc:54]   --->   Operation 49 'and' 'tmp_73' <Predicate = (!tmp_8_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%tmp_74 = zext i32 %loc_V to i1024" [../hlslib/include/hlslib/DataPack.h:95->g_rg_t.cc:24->g_rg_t.cc:54]   --->   Operation 50 'zext' 'tmp_74' <Predicate = (!tmp_8_i)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%tmp_75 = shl i1024 %tmp_74, %tmp_70" [../hlslib/include/hlslib/DataPack.h:95->g_rg_t.cc:24->g_rg_t.cc:54]   --->   Operation 51 'shl' 'tmp_75' <Predicate = (!tmp_8_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%p_Result_s = or i1024 %tmp_73, %tmp_75" [../hlslib/include/hlslib/DataPack.h:95->g_rg_t.cc:24->g_rg_t.cc:54]   --->   Operation 52 'or' 'p_Result_s' <Predicate = (!tmp_8_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (1.20ns) (out node of the LUT)   --->   "%p_Result_1 = select i1 %tmp_8_i, i1024 %p_Val2_s, i1024 %p_Result_s" [g_rg_t.cc:23->g_rg_t.cc:54]   --->   Operation 53 'select' 'p_Result_1' <Predicate = true> <Delay = 1.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_62_i)" [g_rg_t.cc:26->g_rg_t.cc:54]   --->   Operation 54 'specregionend' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br label %0" [g_rg_t.cc:20->g_rg_t.cc:54]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 2.74>
ST_6 : Operation 56 [8/9] (2.74ns)   --->   "%call_ret = call fastcc i1024 @writeResult(i1024 %p_Val2_s)" [g_rg_t.cc:56]   --->   Operation 56 'call' 'call_ret' <Predicate = true> <Delay = 2.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 2.74>
ST_7 : Operation 57 [7/9] (2.74ns)   --->   "%call_ret = call fastcc i1024 @writeResult(i1024 %p_Val2_s)" [g_rg_t.cc:56]   --->   Operation 57 'call' 'call_ret' <Predicate = true> <Delay = 2.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 2.74>
ST_8 : Operation 58 [6/9] (2.74ns)   --->   "%call_ret = call fastcc i1024 @writeResult(i1024 %p_Val2_s)" [g_rg_t.cc:56]   --->   Operation 58 'call' 'call_ret' <Predicate = true> <Delay = 2.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 2.74>
ST_9 : Operation 59 [5/9] (2.74ns)   --->   "%call_ret = call fastcc i1024 @writeResult(i1024 %p_Val2_s)" [g_rg_t.cc:56]   --->   Operation 59 'call' 'call_ret' <Predicate = true> <Delay = 2.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 2.74>
ST_10 : Operation 60 [4/9] (2.74ns)   --->   "%call_ret = call fastcc i1024 @writeResult(i1024 %p_Val2_s)" [g_rg_t.cc:56]   --->   Operation 60 'call' 'call_ret' <Predicate = true> <Delay = 2.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 2.74>
ST_11 : Operation 61 [3/9] (2.74ns)   --->   "%call_ret = call fastcc i1024 @writeResult(i1024 %p_Val2_s)" [g_rg_t.cc:56]   --->   Operation 61 'call' 'call_ret' <Predicate = true> <Delay = 2.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 2.74>
ST_12 : Operation 62 [2/9] (2.74ns)   --->   "%call_ret = call fastcc i1024 @writeResult(i1024 %p_Val2_s)" [g_rg_t.cc:56]   --->   Operation 62 'call' 'call_ret' <Predicate = true> <Delay = 2.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 10> <Delay = 2.74>
ST_13 : Operation 63 [1/9] (2.74ns)   --->   "%call_ret = call fastcc i1024 @writeResult(i1024 %p_Val2_s)" [g_rg_t.cc:56]   --->   Operation 63 'call' 'call_ret' <Predicate = true> <Delay = 2.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "ret i1024 %call_ret" [g_rg_t.cc:59]   --->   Operation 64 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ num]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ u_adjs_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ u_adjs_data_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
u_adjs_data_V_offse (read             ) [ 00100000000000]
num_read            (read             ) [ 00100000000000]
pipe_stream_V       (alloca           ) [ 01111100000000]
empty               (specchannel      ) [ 00000000000000]
StgValue_19         (specinterface    ) [ 00000000000000]
StgValue_20         (specinterface    ) [ 00000000000000]
StgValue_21         (specinterface    ) [ 00000000000000]
StgValue_22         (specinterface    ) [ 00000000000000]
StgValue_23         (call             ) [ 00000000000000]
tmp_1               (bitconcatenate   ) [ 00011100000000]
StgValue_25         (br               ) [ 00111100000000]
p_Val2_s            (phi              ) [ 00011111111111]
i_i                 (phi              ) [ 00010000000000]
empty_10            (speclooptripcount) [ 00000000000000]
exitcond            (icmp             ) [ 00011100000000]
i                   (add              ) [ 00111100000000]
StgValue_31         (br               ) [ 00000000000000]
tmp_77              (read             ) [ 00001000000000]
tmp_68              (trunc            ) [ 00001100000000]
tmp_8_i             (icmp             ) [ 00000100000000]
tmp                 (trunc            ) [ 00000000000000]
tmp_64              (bitconcatenate   ) [ 00000000000000]
tmp_65              (zext             ) [ 00000000000000]
tmp_66              (lshr             ) [ 00000000000000]
temp_V              (trunc            ) [ 00000000000000]
loc_V               (add              ) [ 00000100000000]
StgValue_42         (specloopname     ) [ 00000000000000]
tmp_62_i            (specregionbegin  ) [ 00000000000000]
StgValue_44         (specpipeline     ) [ 00000000000000]
tmp_69              (bitconcatenate   ) [ 00000000000000]
tmp_70              (zext             ) [ 00000000000000]
tmp_71              (shl              ) [ 00000000000000]
tmp_72              (xor              ) [ 00000000000000]
tmp_73              (and              ) [ 00000000000000]
tmp_74              (zext             ) [ 00000000000000]
tmp_75              (shl              ) [ 00000000000000]
p_Result_s          (or               ) [ 00000000000000]
p_Result_1          (select           ) [ 00111100000000]
empty_11            (specregionend    ) [ 00000000000000]
StgValue_55         (br               ) [ 00111100000000]
call_ret            (call             ) [ 00000000000000]
StgValue_64         (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="num">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="u_adjs_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_adjs_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="u_adjs_data_V_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_adjs_data_V_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i25"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="readItems"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pipe_OC_stream_OC_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="writeResult"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="pipe_stream_V_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pipe_stream_V/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="u_adjs_data_V_offse_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="25" slack="0"/>
<pin id="100" dir="0" index="1" bw="25" slack="0"/>
<pin id="101" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="u_adjs_data_V_offse/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="num_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="6" slack="0"/>
<pin id="106" dir="0" index="1" bw="6" slack="0"/>
<pin id="107" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_77_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="2"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_77/3 "/>
</bind>
</comp>

<comp id="115" class="1005" name="p_Val2_s_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1024" slack="1"/>
<pin id="117" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="p_Val2_s_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="1024" slack="1"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="127" class="1005" name="i_i_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="11" slack="1"/>
<pin id="129" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="i_i_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="11" slack="0"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_writeResult_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1024" slack="0"/>
<pin id="140" dir="0" index="1" bw="1024" slack="0"/>
<pin id="141" dir="1" index="2" bw="1024" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_readItems_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="6" slack="0"/>
<pin id="147" dir="0" index="2" bw="1024" slack="0"/>
<pin id="148" dir="0" index="3" bw="25" slack="0"/>
<pin id="149" dir="0" index="4" bw="32" slack="0"/>
<pin id="150" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_17/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="11" slack="0"/>
<pin id="157" dir="0" index="1" bw="6" slack="1"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="exitcond_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="11" slack="0"/>
<pin id="164" dir="0" index="1" bw="11" slack="1"/>
<pin id="165" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="i_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="11" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_68_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_68/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_8_i_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8_i/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_64_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="10" slack="0"/>
<pin id="187" dir="0" index="1" bw="5" slack="0"/>
<pin id="188" dir="0" index="2" bw="1" slack="0"/>
<pin id="189" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_64/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_65_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="10" slack="0"/>
<pin id="195" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_65/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_66_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1024" slack="1"/>
<pin id="199" dir="0" index="1" bw="10" slack="0"/>
<pin id="200" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_66/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="temp_V_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1024" slack="0"/>
<pin id="205" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="temp_V/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="loc_V_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loc_V/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_69_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="0"/>
<pin id="215" dir="0" index="1" bw="5" slack="2"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_69/5 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_70_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="10" slack="0"/>
<pin id="222" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_70/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_71_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="33" slack="0"/>
<pin id="226" dir="0" index="1" bw="10" slack="0"/>
<pin id="227" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_71/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_72_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1024" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_72/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_73_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1024" slack="2"/>
<pin id="238" dir="0" index="1" bw="1024" slack="0"/>
<pin id="239" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_73/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_74_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_74/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_75_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="10" slack="0"/>
<pin id="248" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_75/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="p_Result_s_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1024" slack="0"/>
<pin id="253" dir="0" index="1" bw="1024" slack="0"/>
<pin id="254" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="p_Result_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="0" index="1" bw="1024" slack="2"/>
<pin id="260" dir="0" index="2" bw="1024" slack="0"/>
<pin id="261" dir="1" index="3" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Result_1/5 "/>
</bind>
</comp>

<comp id="264" class="1005" name="u_adjs_data_V_offse_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="25" slack="1"/>
<pin id="266" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="u_adjs_data_V_offse "/>
</bind>
</comp>

<comp id="269" class="1005" name="num_read_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="6" slack="1"/>
<pin id="271" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="num_read "/>
</bind>
</comp>

<comp id="275" class="1005" name="pipe_stream_V_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="pipe_stream_V "/>
</bind>
</comp>

<comp id="281" class="1005" name="tmp_1_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="11" slack="1"/>
<pin id="283" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="289" class="1005" name="i_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="11" slack="0"/>
<pin id="291" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="294" class="1005" name="tmp_77_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_77 "/>
</bind>
</comp>

<comp id="300" class="1005" name="tmp_68_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="2"/>
<pin id="302" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_68 "/>
</bind>
</comp>

<comp id="305" class="1005" name="tmp_8_i_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_i "/>
</bind>
</comp>

<comp id="310" class="1005" name="loc_V_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="loc_V "/>
</bind>
</comp>

<comp id="315" class="1005" name="p_Result_1_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1024" slack="1"/>
<pin id="317" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="72" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="60" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="119" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="130"><net_src comp="62" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="74" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="119" pin="4"/><net_sink comp="138" pin=1"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="104" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="2" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="154"><net_src comp="98" pin="2"/><net_sink comp="144" pin=3"/></net>

<net id="160"><net_src comp="56" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="58" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="166"><net_src comp="131" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="131" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="70" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="176"><net_src comp="110" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="76" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="190"><net_src comp="78" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="182" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="58" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="196"><net_src comp="185" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="115" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="193" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="197" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="18" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="203" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="78" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="58" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="223"><net_src comp="213" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="88" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="220" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="224" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="90" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="115" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="230" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="249"><net_src comp="242" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="220" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="236" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="245" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="115" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="263"><net_src comp="251" pin="2"/><net_sink comp="257" pin=2"/></net>

<net id="267"><net_src comp="98" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="144" pin=3"/></net>

<net id="272"><net_src comp="104" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="278"><net_src comp="94" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="144" pin=4"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="284"><net_src comp="155" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="292"><net_src comp="167" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="297"><net_src comp="110" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="303"><net_src comp="173" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="308"><net_src comp="177" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="313"><net_src comp="207" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="318"><net_src comp="257" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="119" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: unite : num | {1 }
	Port: unite : u_adjs_data_V | {1 2 }
	Port: unite : u_adjs_data_V_offset | {1 }
  - Chain level:
	State 1
		StgValue_17 : 1
	State 2
	State 3
		exitcond : 1
		i : 1
		StgValue_31 : 2
		call_ret : 1
	State 4
		tmp_64 : 1
		tmp_65 : 2
		tmp_66 : 3
		temp_V : 4
		loc_V : 5
	State 5
		tmp_70 : 1
		tmp_71 : 2
		tmp_72 : 3
		tmp_73 : 3
		tmp_75 : 2
		p_Result_s : 3
		p_Result_1 : 3
		empty_11 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		StgValue_64 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|   call   |     grp_writeResult_fu_138     |    0    |  14140  |  31415  |
|          |      grp_readItems_fu_144      |  0.605  |   2191  |   4410  |
|----------|--------------------------------|---------|---------|---------|
|   lshr   |          tmp_66_fu_197         |    0    |    0    |   2171  |
|----------|--------------------------------|---------|---------|---------|
|    xor   |          tmp_72_fu_230         |    0    |    0    |   1024  |
|----------|--------------------------------|---------|---------|---------|
|    and   |          tmp_73_fu_236         |    0    |    0    |   1024  |
|----------|--------------------------------|---------|---------|---------|
|    or    |        p_Result_s_fu_251       |    0    |    0    |   1024  |
|----------|--------------------------------|---------|---------|---------|
|  select  |        p_Result_1_fu_257       |    0    |    0    |   1021  |
|----------|--------------------------------|---------|---------|---------|
|    shl   |          tmp_71_fu_224         |    0    |    0    |   105   |
|          |          tmp_75_fu_245         |    0    |    0    |   101   |
|----------|--------------------------------|---------|---------|---------|
|    add   |            i_fu_167            |    0    |    0    |    18   |
|          |          loc_V_fu_207          |    0    |    0    |    39   |
|----------|--------------------------------|---------|---------|---------|
|   icmp   |         exitcond_fu_162        |    0    |    0    |    13   |
|          |         tmp_8_i_fu_177         |    0    |    0    |    20   |
|----------|--------------------------------|---------|---------|---------|
|          | u_adjs_data_V_offse_read_fu_98 |    0    |    0    |    0    |
|   read   |      num_read_read_fu_104      |    0    |    0    |    0    |
|          |       tmp_77_read_fu_110       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_1_fu_155          |    0    |    0    |    0    |
|bitconcatenate|          tmp_64_fu_185         |    0    |    0    |    0    |
|          |          tmp_69_fu_213         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_68_fu_173         |    0    |    0    |    0    |
|   trunc  |           tmp_fu_182           |    0    |    0    |    0    |
|          |          temp_V_fu_203         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_65_fu_193         |    0    |    0    |    0    |
|   zext   |          tmp_70_fu_220         |    0    |    0    |    0    |
|          |          tmp_74_fu_242         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |  0.605  |  16331  |  42385  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|        i_i_reg_127        |   11   |
|         i_reg_289         |   11   |
|       loc_V_reg_310       |   32   |
|      num_read_reg_269     |    6   |
|     p_Result_1_reg_315    |  1024  |
|      p_Val2_s_reg_115     |  1024  |
|   pipe_stream_V_reg_275   |   32   |
|       tmp_1_reg_281       |   11   |
|       tmp_68_reg_300      |    5   |
|       tmp_77_reg_294      |   32   |
|      tmp_8_i_reg_305      |    1   |
|u_adjs_data_V_offse_reg_264|   25   |
+---------------------------+--------+
|           Total           |  2214  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   p_Val2_s_reg_115   |  p0  |   2  | 1024 |  2048  ||    9    |
| grp_readItems_fu_144 |  p1  |   2  |   6  |   12   ||    9    |
| grp_readItems_fu_144 |  p3  |   2  |  25  |   50   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |  2110  ||  1.815  ||    27   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |  16331 |  42385 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |  2214  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |  18545 |  42412 |
+-----------+--------+--------+--------+
