// Seed: 2199432997
module module_0 (
    output logic id_0,
    output logic id_1,
    output id_2,
    input id_3,
    input id_4,
    output id_5,
    output id_6,
    input id_7,
    input logic id_8
    , id_23,
    input id_9,
    output id_10,
    input id_11,
    input logic id_12,
    input id_13,
    input id_14,
    input logic id_15,
    input id_16,
    output logic id_17,
    input id_18,
    input logic id_19,
    input logic id_20,
    input id_21,
    output id_22
);
  logic id_24;
  type_37 id_25 (
      .id_0(id_21),
      .id_1(id_20),
      .id_2(1)
  );
  assign id_24 = 1 == 'b0;
  always @(posedge 1) begin
    id_10 = 1;
    id_2 <= 1;
  end
  logic id_26;
  logic id_27 = 1 + (1 || id_19);
endmodule
