Classic Timing Analyzer report for Hermes
Sat Aug 13 19:08:17 2011
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]'
  7. Clock Setup: 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1]'
  8. Clock Setup: 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]'
  9. Clock Setup: 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
 10. Clock Setup: 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
 11. Clock Setup: 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
 12. Clock Setup: 'LTC2208_122MHz'
 13. Clock Setup: '_122MHz'
 14. Clock Setup: 'PHY_CLK125'
 15. Clock Setup: 'PHY_RX_CLOCK'
 16. Clock Hold: 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]'
 17. Clock Hold: 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1]'
 18. Clock Hold: 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]'
 19. Clock Hold: 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
 20. Clock Hold: 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
 21. Clock Hold: 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
 22. Clock Hold: 'LTC2208_122MHz'
 23. Clock Hold: '_122MHz'
 24. Clock Hold: 'PHY_CLK125'
 25. Clock Hold: 'PHY_RX_CLOCK'
 26. tsu
 27. tco
 28. tpd
 29. th
 30. Board Trace Model Assignments
 31. Input Transition Times
 32. Slow Corner Signal Integrity Metrics
 33. Fast Corner Signal Integrity Metrics
 34. Ignored Timing Assignments
 35. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+
; Type                                                                                                                ; Slack                                    ; Required Time                      ; Actual Time                                    ; From                                                                                                                                                                                                        ; To                                                                                                                                                                                                                                                     ; From Clock                                                                                           ; To Clock                                                                                             ; Failed Paths ;
+---------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+
; Worst-case tsu                                                                                                      ; N/A                                      ; None                               ; 9.712 ns                                       ; PTT                                                                                                                                                                                                         ; Apollo:Apollo_inst|message[0]                                                                                                                                                                                                                          ; --                                                                                                   ; LTC2208_122MHz                                                                                       ; 0            ;
; Worst-case tco                                                                                                      ; N/A                                      ; None                               ; 17.333 ns                                      ; SPI:Alex_SPI_Tx|SPI_clock                                                                                                                                                                                   ; SPI_SCK                                                                                                                                                                                                                                                ; LTC2208_122MHz                                                                                       ; --                                                                                                   ; 0            ;
; Worst-case tpd                                                                                                      ; N/A                                      ; None                               ; 11.305 ns                                      ; MODE2                                                                                                                                                                                                       ; SPI_SCK                                                                                                                                                                                                                                                ; --                                                                                                   ; --                                                                                                   ; 0            ;
; Worst-case th                                                                                                       ; N/A                                      ; None                               ; 1.655 ns                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DATA0                                                               ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[0]                                                                                                                           ; --                                                                                                   ; PHY_CLK125                                                                                           ; 0            ;
; Clock Setup: 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]'             ; -6.693 ns                                ; 0.03 MHz ( period = 33333.626 ns ) ; N/A                                            ; IF_frequency[3]                                                                                                                                                                                             ; Apollo:Apollo_inst|message[1]                                                                                                                                                                                                                          ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]             ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]             ; 2559         ;
; Clock Setup: 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]'             ; -5.457 ns                                ; 48.04 MHz ( period = 20.818 ns )   ; N/A                                            ; Hermes_ADC:ADC_SPI|AIN3[2]                                                                                                                                                                                  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0                                                                                              ; LTC2208_122MHz                                                                                       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]             ; 80           ;
; Clock Setup: '_122MHz'                                                                                              ; -5.236 ns                                ; 122.88 MHz ( period = 8.138 ns )   ; 74.77 MHz ( period = 13.374 ns )               ; cicint:cic_I|input_register[0]                                                                                                                                                                              ; cicint:cic_I|section_out6[19]                                                                                                                                                                                                                          ; _122MHz                                                                                              ; _122MHz                                                                                              ; 1730         ;
; Clock Setup: 'LTC2208_122MHz'                                                                                       ; -3.236 ns                                ; 122.88 MHz ( period = 8.138 ns )   ; 87.92 MHz ( period = 11.374 ns )               ; cdc_sync:freq|sigb[31]                                                                                                                                                                                      ; C122_sync_phase_word[31]                                                                                                                                                                                                                               ; LTC2208_122MHz                                                                                       ; LTC2208_122MHz                                                                                       ; 1828         ;
; Clock Setup: 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1]'             ; -0.379 ns                                ; 12.29 MHz ( period = 81.380 ns )   ; N/A                                            ; IF_Mic_boost                                                                                                                                                                                                ; TLV320_SPI:TLV|MOSI                                                                                                                                                                                                                                    ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]             ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1]             ; 6            ;
; Clock Setup: 'PHY_CLK125'                                                                                           ; 4.082 ns                                 ; 125.00 MHz ( period = 8.000 ns )   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; HB_counter[0]                                                                                                                                                                                               ; HB_counter[25]                                                                                                                                                                                                                                         ; PHY_CLK125                                                                                           ; PHY_CLK125                                                                                           ; 0            ;
; Clock Setup: 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]' ; 10.174 ns                                ; 25.00 MHz ( period = 40.000 ns )   ; 50.89 MHz ( period = 19.652 ns )               ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]                                                                                                   ; ASMI_interface:ASMI_int_inst|address[22]                                                                                                                                                                                                               ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0            ;
; Clock Setup: 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]' ; 11.449 ns                                ; 12.50 MHz ( period = 80.000 ns )   ; 17.51 MHz ( period = 57.102 ns )               ; use_IPIPA                                                                                                                                                                                                   ; Tx_MAC:Tx_MAC_inst|Tx_data[1]                                                                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0            ;
; Clock Setup: 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]' ; 35.795 ns                                ; 2.50 MHz ( period = 400.000 ns )   ; N/A                                            ; read_PHY                                                                                                                                                                                                    ; MDIO:MDIO_inst|temp_address[1]                                                                                                                                                                                                                         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0            ;
; Clock Setup: 'PHY_RX_CLOCK'                                                                                         ; N/A                                      ; None                               ; 34.18 MHz ( period = 29.255 ns )               ; Rx_MAC:Rx_MAC_inst|PHY_output[18]                                                                                                                                                                           ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE                                                                                                                                                                                                                  ; PHY_RX_CLOCK                                                                                         ; PHY_RX_CLOCK                                                                                         ; 0            ;
; Clock Hold: 'LTC2208_122MHz'                                                                                        ; -0.902 ns                                ; 122.88 MHz ( period = 8.138 ns )   ; N/A                                            ; LPF_select:Alex_LPF_select|LPF[0]                                                                                                                                                                           ; SPI:Alex_SPI_Tx|previous_Alex_data[20]                                                                                                                                                                                                                 ; LTC2208_122MHz                                                                                       ; LTC2208_122MHz                                                                                       ; 7            ;
; Clock Hold: 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]'              ; 0.607 ns                                 ; 48.04 MHz ( period = 20.818 ns )   ; N/A                                            ; FIFO:RXF|inptr[5]                                                                                                                                                                                           ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                                                          ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]             ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]             ; 0            ;
; Clock Hold: 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'  ; 0.616 ns                                 ; 25.00 MHz ( period = 40.000 ns )   ; N/A                                            ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[0] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0            ;
; Clock Hold: 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1]'              ; 0.646 ns                                 ; 12.29 MHz ( period = 81.380 ns )   ; N/A                                            ; TLV320_SPI:TLV|SSCK                                                                                                                                                                                         ; TLV320_SPI:TLV|SSCK                                                                                                                                                                                                                                    ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1]             ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1]             ; 0            ;
; Clock Hold: 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]'              ; 0.646 ns                                 ; 0.03 MHz ( period = 33333.626 ns ) ; N/A                                            ; Apollo:Apollo_inst|ApolloReset                                                                                                                                                                              ; Apollo:Apollo_inst|ApolloReset                                                                                                                                                                                                                         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]             ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]             ; 0            ;
; Clock Hold: 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'  ; 0.646 ns                                 ; 2.50 MHz ( period = 400.000 ns )   ; N/A                                            ; EEPROM:EEPROM_inst|CS                                                                                                                                                                                       ; EEPROM:EEPROM_inst|CS                                                                                                                                                                                                                                  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0            ;
; Clock Hold: 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'  ; 0.646 ns                                 ; 12.50 MHz ( period = 80.000 ns )   ; N/A                                            ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                                                                  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                                                                                                             ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0            ;
; Clock Hold: '_122MHz'                                                                                               ; 0.646 ns                                 ; 122.88 MHz ( period = 8.138 ns )   ; N/A                                            ; PWM_count[0]                                                                                                                                                                                                ; PWM_count[0]                                                                                                                                                                                                                                           ; _122MHz                                                                                              ; _122MHz                                                                                              ; 0            ;
; Clock Hold: 'PHY_CLK125'                                                                                            ; 0.646 ns                                 ; 125.00 MHz ( period = 8.000 ns )   ; N/A                                            ; HB_counter[0]                                                                                                                                                                                               ; HB_counter[0]                                                                                                                                                                                                                                          ; PHY_CLK125                                                                                           ; PHY_CLK125                                                                                           ; 0            ;
; Clock Hold: 'PHY_RX_CLOCK'                                                                                          ; Not operational: Clock Skew > Data Delay ; None                               ; N/A                                            ; Rx_MAC:Rx_MAC_inst|PHY_output[109]                                                                                                                                                                          ; Rx_MAC:Rx_MAC_inst|FromMAC[45]                                                                                                                                                                                                                         ; PHY_RX_CLOCK                                                                                         ; PHY_RX_CLOCK                                                                                         ; 197          ;
; Total number of failed paths                                                                                        ;                                          ;                                    ;                                                ;                                                                                                                                                                                                             ;                                                                                                                                                                                                                                                        ;                                                                                                      ;                                                                                                      ; 6407         ;
+---------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                                                               ; Setting            ; From            ; To                        ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                                                          ; EP3C40Q240C8       ;                 ;                           ;             ;
; Timing Models                                                                                        ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                                                               ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                                                                ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                                                 ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;                 ;                           ;             ;
; Nominal Core Supply Voltage                                                                          ; 1.2V               ;                 ;                           ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;                 ;                           ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;                 ;                           ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                                                                ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                                                            ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                                                               ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                                                           ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;                 ;                           ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;                 ;                           ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; On                 ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;                 ;                           ;             ;
; Clock Settings                                                                                       ; CBCLK              ;                 ; CBCLK                     ;             ;
; Clock Settings                                                                                       ; CLRCIN             ;                 ; CLRCIN                    ;             ;
; Clock Settings                                                                                       ; CLRCOUT            ;                 ; CLRCOUT                   ;             ;
; Clock Settings                                                                                       ; CMCLK              ;                 ; CMCLK                     ;             ;
; Clock Settings                                                                                       ; OSC_10MHz          ;                 ; OSC_10MHZ                 ;             ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a ; dcfifo_7gh1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_7gh1 ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe10|dffe11a ; dcfifo_a9l1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe13|dffe14a ; dcfifo_a9l1 ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe15|dffe16a ; dcfifo_nhk1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_nhk1 ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------+--------------------+---------------+------------------+---------------+--------------+----------------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                                                                      ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on       ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+------------------------------------------------------------------------------------------------------+--------------------+---------------+------------------+---------------+--------------+----------------+-----------------------+---------------------+-----------+--------------+
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]             ;                    ; PLL output    ; 48.04 MHz        ; 0.000 ns      ; 0.000 ns     ; LTC2208_122MHz ; 43                    ; 110                 ; -3.686 ns ;              ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1]             ;                    ; PLL output    ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; LTC2208_122MHz ; 1                     ; 10                  ; -3.686 ns ;              ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]             ;                    ; PLL output    ; 0.03 MHz         ; 0.000 ns      ; 0.000 ns     ; LTC2208_122MHz ; 43                    ; 176130              ; -3.686 ns ;              ;
; C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated|wire_pll1_clk[0]             ;                    ; PLL output    ; 0.08 MHz         ; 0.000 ns      ; 0.000 ns     ; OSC_10MHZ      ; 1                     ; 125                 ; -3.078 ns ;              ;
; C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|wire_pll1_clk[0]            ;                    ; PLL output    ; 0.08 MHz         ; 0.000 ns      ; 0.000 ns     ; _122MHz        ; 1                     ; 1536                ; -2.376 ns ;              ;
; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ;                    ; PLL output    ; 2.5 MHz          ; 0.000 ns      ; 0.000 ns     ; PHY_CLK125     ; 1                     ; 50                  ; 2.159 ns  ;              ;
; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ;                    ; PLL output    ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; PHY_CLK125     ; 1                     ; 5                   ; 2.159 ns  ;              ;
; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ;                    ; PLL output    ; 12.5 MHz         ; 0.000 ns      ; 0.000 ns     ; PHY_CLK125     ; 1                     ; 10                  ; 2.159 ns  ;              ;
; OSC_10MHZ                                                                                            ; OSC_10MHz          ; User Pin      ; 10.0 MHz         ; 0.000 ns      ; 0.000 ns     ; OSC_10MHZ      ; 1                     ; 1                   ; AUTO      ;              ;
; CBCLK                                                                                                ; CBCLK              ; Internal Node ; None             ; 0.000 ns      ; 0.000 ns     ; --             ; N/A                   ; N/A                 ; N/A       ;              ;
; CLRCIN                                                                                               ; CLRCIN             ; Internal Node ; None             ; 0.000 ns      ; 0.000 ns     ; --             ; N/A                   ; N/A                 ; N/A       ;              ;
; CMCLK                                                                                                ; CMCLK              ; Internal Node ; None             ; 0.000 ns      ; 0.000 ns     ; --             ; N/A                   ; N/A                 ; N/A       ;              ;
; CLRCOUT                                                                                              ; CLRCOUT            ; Internal Node ; None             ; 0.000 ns      ; 0.000 ns     ; --             ; N/A                   ; N/A                 ; N/A       ;              ;
; LTC2208_122MHz                                                                                       ;                    ; User Pin      ; 122.88 MHz       ; 0.000 ns      ; 0.000 ns     ; --             ; N/A                   ; N/A                 ; N/A       ;              ;
; _122MHz                                                                                              ;                    ; User Pin      ; 122.88 MHz       ; 0.000 ns      ; 0.000 ns     ; --             ; N/A                   ; N/A                 ; N/A       ;              ;
; PHY_CLK125                                                                                           ;                    ; User Pin      ; 125.0 MHz        ; 0.000 ns      ; 0.000 ns     ; --             ; N/A                   ; N/A                 ; N/A       ;              ;
; PHY_RX_CLOCK                                                                                         ;                    ; User Pin      ; None             ; 0.000 ns      ; 0.000 ns     ; --             ; N/A                   ; N/A                 ; N/A       ;              ;
+------------------------------------------------------------------------------------------------------+--------------------+---------------+------------------+---------------+--------------+----------------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                    ; To                                                                                                                                                        ; From Clock                                                                               ; To Clock                                                                                 ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -5.457 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN3[2]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.741 ns                 ; 2.716 ns                ;
; -5.452 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN3[3]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.742 ns                 ; 2.710 ns                ;
; -5.437 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN2[11]                                                                                                                             ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.740 ns                 ; 2.697 ns                ;
; -5.420 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN2[8]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.742 ns                 ; 2.678 ns                ;
; -5.417 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN2[9]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.742 ns                 ; 2.675 ns                ;
; -5.407 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN3[0]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.742 ns                 ; 2.665 ns                ;
; -5.405 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN5[10]                                                                                                                             ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.740 ns                 ; 2.665 ns                ;
; -5.405 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN5[11]                                                                                                                             ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.740 ns                 ; 2.665 ns                ;
; -5.388 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN5[8]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.742 ns                 ; 2.646 ns                ;
; -5.384 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN5[9]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.742 ns                 ; 2.642 ns                ;
; -5.383 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN2[10]                                                                                                                             ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.740 ns                 ; 2.643 ns                ;
; -5.349 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN3[11]                                                                                                                             ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.740 ns                 ; 2.609 ns                ;
; -5.214 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN6[0]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.743 ns                 ; 2.471 ns                ;
; -5.183 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN6[10]                                                                                                                             ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.740 ns                 ; 2.443 ns                ;
; -5.155 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN1[0]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.743 ns                 ; 2.412 ns                ;
; -5.122 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN3[10]                                                                                                                             ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.740 ns                 ; 2.382 ns                ;
; -5.121 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN1[10]                                                                                                                             ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.740 ns                 ; 2.381 ns                ;
; -5.038 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN3[5]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.742 ns                 ; 2.296 ns                ;
; -5.026 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN2[2]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.741 ns                 ; 2.285 ns                ;
; -5.025 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN3[1]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.742 ns                 ; 2.283 ns                ;
; -5.016 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN2[3]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.742 ns                 ; 2.274 ns                ;
; -5.003 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN4[11]                                                                                                                             ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.740 ns                 ; 2.263 ns                ;
; -5.003 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN4[5]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.742 ns                 ; 2.261 ns                ;
; -4.992 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN4[2]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.741 ns                 ; 2.251 ns                ;
; -4.985 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN4[8]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.742 ns                 ; 2.243 ns                ;
; -4.984 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN4[9]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.742 ns                 ; 2.242 ns                ;
; -4.983 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN4[3]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.742 ns                 ; 2.241 ns                ;
; -4.973 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN2[0]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.742 ns                 ; 2.231 ns                ;
; -4.970 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN4[10]                                                                                                                             ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.740 ns                 ; 2.230 ns                ;
; -4.952 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN5[5]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.742 ns                 ; 2.210 ns                ;
; -4.943 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN1[5]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.742 ns                 ; 2.201 ns                ;
; -4.942 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN5[1]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.742 ns                 ; 2.200 ns                ;
; -4.937 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN5[0]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.742 ns                 ; 2.195 ns                ;
; -4.933 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN5[2]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.741 ns                 ; 2.192 ns                ;
; -4.933 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN6[1]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.742 ns                 ; 2.191 ns                ;
; -4.923 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN5[3]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.742 ns                 ; 2.181 ns                ;
; -4.894 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN3[8]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.742 ns                 ; 2.152 ns                ;
; -4.892 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN3[9]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.742 ns                 ; 2.150 ns                ;
; -4.879 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN4[0]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.742 ns                 ; 2.137 ns                ;
; -4.808 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN6[2]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.741 ns                 ; 2.067 ns                ;
; -4.806 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN4[1]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.742 ns                 ; 2.064 ns                ;
; -4.798 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN6[3]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.742 ns                 ; 2.056 ns                ;
; -4.782 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN6[11]                                                                                                                             ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.740 ns                 ; 2.042 ns                ;
; -4.768 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN6[8]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.742 ns                 ; 2.026 ns                ;
; -4.765 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN6[9]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.742 ns                 ; 2.023 ns                ;
; -4.759 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN6[5]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.742 ns                 ; 2.017 ns                ;
; -4.750 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN1[2]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.741 ns                 ; 2.009 ns                ;
; -4.748 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN1[1]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.742 ns                 ; 2.006 ns                ;
; -4.739 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN1[3]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.742 ns                 ; 1.997 ns                ;
; -4.723 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN1[11]                                                                                                                             ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.740 ns                 ; 1.983 ns                ;
; -4.709 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN1[8]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.742 ns                 ; 1.967 ns                ;
; -4.705 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN1[9]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.742 ns                 ; 1.963 ns                ;
; -4.657 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN3[4]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.738 ns                 ; 1.919 ns                ;
; -4.626 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN3[7]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.737 ns                 ; 1.889 ns                ;
; -4.626 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN3[6]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.737 ns                 ; 1.889 ns                ;
; -4.602 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN2[5]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.742 ns                 ; 1.860 ns                ;
; -4.595 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN4[7]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.737 ns                 ; 1.858 ns                ;
; -4.593 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN2[1]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.742 ns                 ; 1.851 ns                ;
; -4.573 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN5[4]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.738 ns                 ; 1.835 ns                ;
; -4.564 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN6[4]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.738 ns                 ; 1.826 ns                ;
; -4.543 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN5[7]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.737 ns                 ; 1.806 ns                ;
; -4.540 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN6[6]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.737 ns                 ; 1.803 ns                ;
; -4.535 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN1[7]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.737 ns                 ; 1.798 ns                ;
; -4.531 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN5[6]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.737 ns                 ; 1.794 ns                ;
; -4.440 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN4[4]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.738 ns                 ; 1.702 ns                ;
; -4.406 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN4[6]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.737 ns                 ; 1.669 ns                ;
; -4.380 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN1[4]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.738 ns                 ; 1.642 ns                ;
; -4.351 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN6[7]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.737 ns                 ; 1.614 ns                ;
; -4.347 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN1[6]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.737 ns                 ; 1.610 ns                ;
; -4.223 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN2[4]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.738 ns                 ; 1.485 ns                ;
; -4.193 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN2[7]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.737 ns                 ; 1.456 ns                ;
; -4.190 ns                               ; None                                                ; Hermes_ADC:ADC_SPI|AIN2[6]                                                                                                                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; -2.737 ns                 ; 1.453 ns                ;
; -0.067 ns                               ; None                                                ; receiver:receiver_inst|fir:fir_inst_Q|out_data[16]                                                                                                      ; cdc_mcp:IQ_sync|b_data[16]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.950 ns                  ; 1.017 ns                ;
; -0.064 ns                               ; None                                                ; receiver:receiver_inst|fir:fir_inst_I|out_data[2]                                                                                                       ; cdc_mcp:IQ_sync|b_data[26]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.950 ns                  ; 1.014 ns                ;
; -0.062 ns                               ; None                                                ; receiver:receiver_inst|fir:fir_inst_Q|out_data[11]                                                                                                      ; cdc_mcp:IQ_sync|b_data[11]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.951 ns                  ; 1.013 ns                ;
; -0.059 ns                               ; None                                                ; receiver:receiver_inst|fir:fir_inst_Q|out_data[19]                                                                                                      ; cdc_mcp:IQ_sync|b_data[19]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.950 ns                  ; 1.009 ns                ;
; -0.055 ns                               ; None                                                ; receiver:receiver_inst|fir:fir_inst_I|out_data[9]                                                                                                       ; cdc_mcp:IQ_sync|b_data[33]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.951 ns                  ; 1.006 ns                ;
; -0.045 ns                               ; None                                                ; receiver:receiver_inst|fir:fir_inst_I|out_data[12]                                                                                                      ; cdc_mcp:IQ_sync|b_data[36]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.952 ns                  ; 0.997 ns                ;
; -0.031 ns                               ; None                                                ; receiver:receiver_inst|fir:fir_inst_Q|out_data[6]                                                                                                       ; cdc_mcp:IQ_sync|b_data[6]                                                                                                                                 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.951 ns                  ; 0.982 ns                ;
; -0.027 ns                               ; None                                                ; receiver:receiver_inst|fir:fir_inst_Q|out_data[1]                                                                                                       ; cdc_mcp:IQ_sync|b_data[1]                                                                                                                                 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.951 ns                  ; 0.978 ns                ;
; 0.097 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_Q|out_data[7]                                                                                                       ; cdc_mcp:IQ_sync|b_data[7]                                                                                                                                 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.951 ns                  ; 0.854 ns                ;
; 0.097 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_I|out_data[7]                                                                                                       ; cdc_mcp:IQ_sync|b_data[31]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.950 ns                  ; 0.853 ns                ;
; 0.107 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_Q|out_data[22]                                                                                                      ; cdc_mcp:IQ_sync|b_data[22]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.951 ns                  ; 0.844 ns                ;
; 0.110 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_I|out_data[10]                                                                                                      ; cdc_mcp:IQ_sync|b_data[34]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.951 ns                  ; 0.841 ns                ;
; 0.111 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_I|out_data[6]                                                                                                       ; cdc_mcp:IQ_sync|b_data[30]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.951 ns                  ; 0.840 ns                ;
; 0.111 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_Q|out_data[8]                                                                                                       ; cdc_mcp:IQ_sync|b_data[8]                                                                                                                                 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.952 ns                  ; 0.841 ns                ;
; 0.112 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_Q|out_data[2]                                                                                                       ; cdc_mcp:IQ_sync|b_data[2]                                                                                                                                 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.952 ns                  ; 0.840 ns                ;
; 0.112 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_Q|out_data[17]                                                                                                      ; cdc_mcp:IQ_sync|b_data[17]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.951 ns                  ; 0.839 ns                ;
; 0.113 ns                                ; None                                                ; C122_mic_data[3]                                                                                                                                        ; cdc_sync:cdc_mic|q1[3]                                                                                                                                    ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.950 ns                  ; 0.837 ns                ;
; 0.122 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_Q|out_data[10]                                                                                                      ; cdc_mcp:IQ_sync|b_data[10]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.951 ns                  ; 0.829 ns                ;
; 0.128 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_I|out_data[13]                                                                                                      ; cdc_mcp:IQ_sync|b_data[37]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.952 ns                  ; 0.824 ns                ;
; 0.134 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_Q|out_data[23]                                                                                                      ; cdc_mcp:IQ_sync|b_data[23]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.951 ns                  ; 0.817 ns                ;
; 0.134 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_I|out_data[3]                                                                                                       ; cdc_mcp:IQ_sync|b_data[27]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.950 ns                  ; 0.816 ns                ;
; 0.136 ns                                ; None                                                ; C122_mic_data[7]                                                                                                                                        ; cdc_sync:cdc_mic|q1[7]                                                                                                                                    ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.951 ns                  ; 0.815 ns                ;
; 0.137 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_Q|out_data[9]                                                                                                       ; cdc_mcp:IQ_sync|b_data[9]                                                                                                                                 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.951 ns                  ; 0.814 ns                ;
; 0.138 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_Q|out_data[3]                                                                                                       ; cdc_mcp:IQ_sync|b_data[3]                                                                                                                                 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.951 ns                  ; 0.813 ns                ;
; 0.138 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_Q|out_data[0]                                                                                                       ; cdc_mcp:IQ_sync|b_data[0]                                                                                                                                 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.951 ns                  ; 0.813 ns                ;
; 0.140 ns                                ; None                                                ; C122_mic_data[2]                                                                                                                                        ; cdc_sync:cdc_mic|q1[2]                                                                                                                                    ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.951 ns                  ; 0.811 ns                ;
; 0.140 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_Q|out_data[21]                                                                                                      ; cdc_mcp:IQ_sync|b_data[21]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.951 ns                  ; 0.811 ns                ;
; 0.140 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_I|out_data[16]                                                                                                      ; cdc_mcp:IQ_sync|b_data[40]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.952 ns                  ; 0.812 ns                ;
; 0.141 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_I|out_data[0]                                                                                                       ; cdc_mcp:IQ_sync|b_data[24]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.951 ns                  ; 0.810 ns                ;
; 0.141 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_I|out_data[5]                                                                                                       ; cdc_mcp:IQ_sync|b_data[29]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.951 ns                  ; 0.810 ns                ;
; 0.142 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_I|out_data[11]                                                                                                      ; cdc_mcp:IQ_sync|b_data[35]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.951 ns                  ; 0.809 ns                ;
; 0.143 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_Q|out_data[5]                                                                                                       ; cdc_mcp:IQ_sync|b_data[5]                                                                                                                                 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.952 ns                  ; 0.809 ns                ;
; 0.267 ns                                ; None                                                ; Hermes_clk_lrclk_gen:clrgen|LRCLK                                                                                                                       ; cdc_sync:cdc_CRLCLK|q1[0]                                                                                                                                 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.950 ns                  ; 0.683 ns                ;
; 0.289 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_Q|out_data[14]                                                                                                      ; cdc_mcp:IQ_sync|b_data[14]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.950 ns                  ; 0.661 ns                ;
; 0.289 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_I|out_data[8]                                                                                                       ; cdc_mcp:IQ_sync|b_data[32]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.950 ns                  ; 0.661 ns                ;
; 0.289 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_Q|out_data[13]                                                                                                      ; cdc_mcp:IQ_sync|b_data[13]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.950 ns                  ; 0.661 ns                ;
; 0.289 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_Q|out_data[12]                                                                                                      ; cdc_mcp:IQ_sync|b_data[12]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.950 ns                  ; 0.661 ns                ;
; 0.290 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_Q|out_data[18]                                                                                                      ; cdc_mcp:IQ_sync|b_data[18]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.950 ns                  ; 0.660 ns                ;
; 0.290 ns                                ; None                                                ; C122_mic_data[4]                                                                                                                                        ; cdc_sync:cdc_mic|q1[4]                                                                                                                                    ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.950 ns                  ; 0.660 ns                ;
; 0.291 ns                                ; None                                                ; C122_mic_data[11]                                                                                                                                       ; cdc_sync:cdc_mic|q1[11]                                                                                                                                   ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.950 ns                  ; 0.659 ns                ;
; 0.291 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_I|out_data[15]                                                                                                      ; cdc_mcp:IQ_sync|b_data[39]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.952 ns                  ; 0.661 ns                ;
; 0.291 ns                                ; None                                                ; C122_mic_data[14]                                                                                                                                       ; cdc_sync:cdc_mic|q1[14]                                                                                                                                   ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.951 ns                  ; 0.660 ns                ;
; 0.291 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_Q|out_data[15]                                                                                                      ; cdc_mcp:IQ_sync|b_data[15]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.950 ns                  ; 0.659 ns                ;
; 0.291 ns                                ; None                                                ; C122_mic_data[1]                                                                                                                                        ; cdc_sync:cdc_mic|q1[1]                                                                                                                                    ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.951 ns                  ; 0.660 ns                ;
; 0.291 ns                                ; None                                                ; C122_mic_data[0]                                                                                                                                        ; cdc_sync:cdc_mic|q1[0]                                                                                                                                    ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.950 ns                  ; 0.659 ns                ;
; 0.291 ns                                ; None                                                ; C122_mic_data[8]                                                                                                                                        ; cdc_sync:cdc_mic|q1[8]                                                                                                                                    ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.950 ns                  ; 0.659 ns                ;
; 0.291 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_Q|out_data[20]                                                                                                      ; cdc_mcp:IQ_sync|b_data[20]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.950 ns                  ; 0.659 ns                ;
; 0.291 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_Q|out_data[4]                                                                                                       ; cdc_mcp:IQ_sync|b_data[4]                                                                                                                                 ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.951 ns                  ; 0.660 ns                ;
; 0.291 ns                                ; None                                                ; C122_mic_data[13]                                                                                                                                       ; cdc_sync:cdc_mic|q1[13]                                                                                                                                   ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.950 ns                  ; 0.659 ns                ;
; 0.291 ns                                ; None                                                ; C122_mic_data[12]                                                                                                                                       ; cdc_sync:cdc_mic|q1[12]                                                                                                                                   ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.950 ns                  ; 0.659 ns                ;
; 0.291 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_I|out_data[1]                                                                                                       ; cdc_mcp:IQ_sync|b_data[25]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.950 ns                  ; 0.659 ns                ;
; 0.292 ns                                ; None                                                ; C122_mic_data[15]                                                                                                                                       ; cdc_sync:cdc_mic|q1[15]                                                                                                                                   ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.951 ns                  ; 0.659 ns                ;
; 0.292 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_I|out_data[23]                                                                                                      ; cdc_mcp:IQ_sync|b_data[47]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.953 ns                  ; 0.661 ns                ;
; 0.292 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_I|out_data[17]                                                                                                      ; cdc_mcp:IQ_sync|b_data[41]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.952 ns                  ; 0.660 ns                ;
; 0.292 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_I|out_data[4]                                                                                                       ; cdc_mcp:IQ_sync|b_data[28]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.950 ns                  ; 0.658 ns                ;
; 0.292 ns                                ; None                                                ; cdc_mcp:IQ_sync|a_rdy                                                                                                                                   ; cdc_mcp:IQ_sync|cdc_sync:rdy|q1[0]                                                                                                                        ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.951 ns                  ; 0.659 ns                ;
; 0.293 ns                                ; None                                                ; C122_mic_data[6]                                                                                                                                        ; cdc_sync:cdc_mic|q1[6]                                                                                                                                    ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.951 ns                  ; 0.658 ns                ;
; 0.293 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_I|out_data[19]                                                                                                      ; cdc_mcp:IQ_sync|b_data[43]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.953 ns                  ; 0.660 ns                ;
; 0.293 ns                                ; None                                                ; C122_mic_data[9]                                                                                                                                        ; cdc_sync:cdc_mic|q1[9]                                                                                                                                    ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.951 ns                  ; 0.658 ns                ;
; 0.294 ns                                ; None                                                ; C122_mic_data[10]                                                                                                                                       ; cdc_sync:cdc_mic|q1[10]                                                                                                                                   ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.951 ns                  ; 0.657 ns                ;
; 0.294 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_I|out_data[22]                                                                                                      ; cdc_mcp:IQ_sync|b_data[46]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.953 ns                  ; 0.659 ns                ;
; 0.294 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_I|out_data[18]                                                                                                      ; cdc_mcp:IQ_sync|b_data[42]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.953 ns                  ; 0.659 ns                ;
; 0.294 ns                                ; None                                                ; C122_mic_data[5]                                                                                                                                        ; cdc_sync:cdc_mic|q1[5]                                                                                                                                    ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.951 ns                  ; 0.657 ns                ;
; 0.294 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_I|out_data[21]                                                                                                      ; cdc_mcp:IQ_sync|b_data[45]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.952 ns                  ; 0.658 ns                ;
; 0.294 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_I|out_data[20]                                                                                                      ; cdc_mcp:IQ_sync|b_data[44]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.952 ns                  ; 0.658 ns                ;
; 0.295 ns                                ; None                                                ; receiver:receiver_inst|fir:fir_inst_I|out_data[14]                                                                                                      ; cdc_mcp:IQ_sync|b_data[38]                                                                                                                                ; LTC2208_122MHz                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.094 ns                    ; 0.953 ns                  ; 0.658 ns                ;
; 9.242 ns                                ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; Preamp                                                                                                                                                  ; Attenuator:Attenuator_inst|state[0]                                                                                                                       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 10.409 ns                   ; 13.464 ns                 ; 4.222 ns                ;
; 9.875 ns                                ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; Preamp                                                                                                                                                  ; Attenuator:Attenuator_inst|ATTN_DATA                                                                                                                      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 10.409 ns                   ; 13.464 ns                 ; 3.589 ns                ;
; 10.046 ns                               ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; Preamp                                                                                                                                                  ; Attenuator:Attenuator_inst|state[2]                                                                                                                       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 10.409 ns                   ; 13.464 ns                 ; 3.418 ns                ;
; 10.351 ns                               ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; Preamp                                                                                                                                                  ; Attenuator:Attenuator_inst|previous_data[4]                                                                                                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 10.409 ns                   ; 13.464 ns                 ; 3.113 ns                ;
; 10.742 ns                               ; 99.25 MHz ( period = 10.076 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a2        ; IF_Rx_ctrl_0[0]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.149 ns                 ; 9.407 ns                ;
; 11.008 ns                               ; 101.94 MHz ( period = 9.810 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a14       ; IF_Rx_ctrl_0[0]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.151 ns                 ; 9.143 ns                ;
; 11.103 ns                               ; 102.93 MHz ( period = 9.715 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|rdptr_g[9]                                    ; IF_Rx_ctrl_2[4]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.577 ns                 ; 9.474 ns                ;
; 11.115 ns                               ; 103.06 MHz ( period = 9.703 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a5        ; IF_Rx_ctrl_0[0]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.123 ns                 ; 9.008 ns                ;
; 11.133 ns                               ; 103.25 MHz ( period = 9.685 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a2        ; IF_Rx_ctrl_0[1]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.161 ns                 ; 9.028 ns                ;
; 11.316 ns                               ; 105.24 MHz ( period = 9.502 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a0        ; IF_Rx_ctrl_0[0]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.121 ns                 ; 8.805 ns                ;
; 11.324 ns                               ; 105.33 MHz ( period = 9.494 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a2        ; IF_SYNC_state.SYNC_RX_1_2                                                                                                                                 ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.160 ns                 ; 8.836 ns                ;
; 11.326 ns                               ; 105.35 MHz ( period = 9.492 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|out_address_reg_b[0] ; IF_Rx_ctrl_0[0]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.571 ns                 ; 9.245 ns                ;
; 11.343 ns                               ; 105.54 MHz ( period = 9.475 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|rdptr_g[13]                                   ; IF_Rx_ctrl_2[4]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.577 ns                 ; 9.234 ns                ;
; 11.381 ns                               ; 105.97 MHz ( period = 9.437 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a1        ; IF_Rx_ctrl_0[0]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.148 ns                 ; 8.767 ns                ;
; 11.399 ns                               ; 106.17 MHz ( period = 9.419 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a14       ; IF_Rx_ctrl_0[1]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.163 ns                 ; 8.764 ns                ;
; 11.413 ns                               ; 106.33 MHz ( period = 9.405 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|rdptr_g[9]                                    ; IF_Rx_ctrl_2[0]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.557 ns                 ; 9.144 ns                ;
; 11.413 ns                               ; 106.33 MHz ( period = 9.405 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|rdptr_g[9]                                    ; IF_Rx_ctrl_2[3]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.557 ns                 ; 9.144 ns                ;
; 11.442 ns                               ; 106.66 MHz ( period = 9.376 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|rdptr_g[9]                                    ; FIFO:RXF|inptr[11]                                                                                                                                        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.581 ns                 ; 9.139 ns                ;
; 11.491 ns                               ; 107.22 MHz ( period = 9.327 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a2        ; IF_Rx_ctrl_0[3]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.162 ns                 ; 8.671 ns                ;
; 11.491 ns                               ; 107.22 MHz ( period = 9.327 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a2        ; IF_Rx_ctrl_0[6]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.162 ns                 ; 8.671 ns                ;
; 11.491 ns                               ; 107.22 MHz ( period = 9.327 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a2        ; IF_Rx_ctrl_0[5]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.162 ns                 ; 8.671 ns                ;
; 11.491 ns                               ; 107.22 MHz ( period = 9.327 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a2        ; IF_Rx_ctrl_0[2]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.162 ns                 ; 8.671 ns                ;
; 11.491 ns                               ; 107.22 MHz ( period = 9.327 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a2        ; IF_Rx_ctrl_0[4]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.162 ns                 ; 8.671 ns                ;
; 11.491 ns                               ; 107.22 MHz ( period = 9.327 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a2        ; IF_Rx_ctrl_0[7]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.162 ns                 ; 8.671 ns                ;
; 11.506 ns                               ; 107.39 MHz ( period = 9.312 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a5        ; IF_Rx_ctrl_0[1]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.135 ns                 ; 8.629 ns                ;
; 11.510 ns                               ; 107.43 MHz ( period = 9.308 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a4        ; IF_Rx_ctrl_0[0]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.121 ns                 ; 8.611 ns                ;
; 11.515 ns                               ; 107.49 MHz ( period = 9.303 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|rdptr_g[9]                                    ; FIFO:RXF|inptr[10]                                                                                                                                        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.581 ns                 ; 9.066 ns                ;
; 11.525 ns                               ; 107.61 MHz ( period = 9.293 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|rdptr_g[9]                                    ; IF_Rx_ctrl_0[0]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.570 ns                 ; 9.045 ns                ;
; 11.542 ns                               ; 107.81 MHz ( period = 9.276 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a3        ; IF_Rx_ctrl_0[0]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.128 ns                 ; 8.586 ns                ;
; 11.586 ns                               ; 108.32 MHz ( period = 9.232 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a13       ; IF_Rx_ctrl_0[0]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.156 ns                 ; 8.570 ns                ;
; 11.588 ns                               ; 108.34 MHz ( period = 9.230 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|rdptr_g[9]                                    ; FIFO:RXF|inptr[9]                                                                                                                                         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.581 ns                 ; 8.993 ns                ;
; 11.590 ns                               ; 108.37 MHz ( period = 9.228 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a14       ; IF_SYNC_state.SYNC_RX_1_2                                                                                                                                 ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.162 ns                 ; 8.572 ns                ;
; 11.623 ns                               ; 108.75 MHz ( period = 9.195 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|rdptr_g[9]                                    ; IF_SYNC_state.SYNC_START                                                                                                                                  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.593 ns                 ; 8.970 ns                ;
; 11.649 ns                               ; 109.06 MHz ( period = 9.169 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a15       ; IF_Rx_ctrl_0[0]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.140 ns                 ; 8.491 ns                ;
; 11.653 ns                               ; 109.11 MHz ( period = 9.165 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|rdptr_g[13]                                   ; IF_Rx_ctrl_2[0]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.557 ns                 ; 8.904 ns                ;
; 11.653 ns                               ; 109.11 MHz ( period = 9.165 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|rdptr_g[9]                                    ; IF_Rx_ctrl_2[1]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.578 ns                 ; 8.925 ns                ;
; 11.653 ns                               ; 109.11 MHz ( period = 9.165 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|rdptr_g[13]                                   ; IF_Rx_ctrl_2[3]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.557 ns                 ; 8.904 ns                ;
; 11.653 ns                               ; 109.11 MHz ( period = 9.165 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|rdptr_g[9]                                    ; IF_Rx_ctrl_2[2]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.578 ns                 ; 8.925 ns                ;
; 11.661 ns                               ; 109.21 MHz ( period = 9.157 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|rdptr_g[9]                                    ; FIFO:RXF|inptr[8]                                                                                                                                         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.581 ns                 ; 8.920 ns                ;
; 11.681 ns                               ; 109.45 MHz ( period = 9.137 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a6        ; IF_Rx_ctrl_0[0]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.138 ns                 ; 8.457 ns                ;
; 11.682 ns                               ; 109.46 MHz ( period = 9.136 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|rdptr_g[13]                                   ; FIFO:RXF|inptr[11]                                                                                                                                        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.581 ns                 ; 8.899 ns                ;
; 11.697 ns                               ; 109.64 MHz ( period = 9.121 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a5        ; IF_SYNC_state.SYNC_RX_1_2                                                                                                                                 ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.134 ns                 ; 8.437 ns                ;
; 11.700 ns                               ; 109.67 MHz ( period = 9.118 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a9        ; IF_Rx_ctrl_0[0]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.161 ns                 ; 8.461 ns                ;
; 11.707 ns                               ; 109.76 MHz ( period = 9.111 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a0        ; IF_Rx_ctrl_0[1]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.133 ns                 ; 8.426 ns                ;
; 11.717 ns                               ; 109.88 MHz ( period = 9.101 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|out_address_reg_b[0] ; IF_Rx_ctrl_0[1]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.583 ns                 ; 8.866 ns                ;
; 11.734 ns                               ; 110.08 MHz ( period = 9.084 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|rdptr_g[9]                                    ; FIFO:RXF|inptr[7]                                                                                                                                         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.581 ns                 ; 8.847 ns                ;
; 11.755 ns                               ; 110.34 MHz ( period = 9.063 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|rdptr_g[13]                                   ; FIFO:RXF|inptr[10]                                                                                                                                        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.581 ns                 ; 8.826 ns                ;
; 11.757 ns                               ; 110.36 MHz ( period = 9.061 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a14       ; IF_Rx_ctrl_0[3]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.164 ns                 ; 8.407 ns                ;
; 11.757 ns                               ; 110.36 MHz ( period = 9.061 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a14       ; IF_Rx_ctrl_0[6]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.164 ns                 ; 8.407 ns                ;
; 11.757 ns                               ; 110.36 MHz ( period = 9.061 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a14       ; IF_Rx_ctrl_0[5]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.164 ns                 ; 8.407 ns                ;
; 11.757 ns                               ; 110.36 MHz ( period = 9.061 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a14       ; IF_Rx_ctrl_0[2]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.164 ns                 ; 8.407 ns                ;
; 11.757 ns                               ; 110.36 MHz ( period = 9.061 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a14       ; IF_Rx_ctrl_0[4]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.164 ns                 ; 8.407 ns                ;
; 11.757 ns                               ; 110.36 MHz ( period = 9.061 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a14       ; IF_Rx_ctrl_0[7]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.164 ns                 ; 8.407 ns                ;
; 11.765 ns                               ; 110.46 MHz ( period = 9.053 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|rdptr_g[13]                                   ; IF_Rx_ctrl_0[0]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.570 ns                 ; 8.805 ns                ;
; 11.772 ns                               ; 110.55 MHz ( period = 9.046 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a1        ; IF_Rx_ctrl_0[1]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.160 ns                 ; 8.388 ns                ;
; 11.807 ns                               ; 110.98 MHz ( period = 9.011 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|rdptr_g[9]                                    ; FIFO:RXF|inptr[6]                                                                                                                                         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.581 ns                 ; 8.774 ns                ;
; 11.824 ns                               ; 111.19 MHz ( period = 8.994 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a8        ; IF_Rx_ctrl_0[0]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.154 ns                 ; 8.330 ns                ;
; 11.827 ns                               ; 111.22 MHz ( period = 8.991 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|rdptr_g[8]                                    ; IF_Rx_ctrl_2[4]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.577 ns                 ; 8.750 ns                ;
; 11.828 ns                               ; 111.23 MHz ( period = 8.990 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a12       ; IF_Rx_ctrl_0[0]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.164 ns                 ; 8.336 ns                ;
; 11.828 ns                               ; 111.23 MHz ( period = 8.990 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|rdptr_g[13]                                   ; FIFO:RXF|inptr[9]                                                                                                                                         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.581 ns                 ; 8.753 ns                ;
; 11.863 ns                               ; 111.67 MHz ( period = 8.955 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|rdptr_g[13]                                   ; IF_SYNC_state.SYNC_START                                                                                                                                  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.593 ns                 ; 8.730 ns                ;
; 11.864 ns                               ; 111.68 MHz ( period = 8.954 ns )                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a5        ; IF_Rx_ctrl_0[3]                                                                                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 20.818 ns                   ; 20.136 ns                 ; 8.272 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                         ;                                                                                                                                                           ;                                                                                          ;                                                                                          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+--------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                           ; To                             ; From Clock                                                                               ; To Clock                                                                                 ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+--------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -0.379 ns                               ; None                                                ; IF_Mic_boost                   ; TLV320_SPI:TLV|MOSI            ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 1.892 ns                    ; 1.618 ns                  ; 1.997 ns                ;
; -0.233 ns                               ; None                                                ; IF_Line_In                     ; TLV320_SPI:TLV|MOSI            ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 1.892 ns                    ; 1.618 ns                  ; 1.851 ns                ;
; -0.154 ns                               ; None                                                ; IF_Mic_boost                   ; TLV320_SPI:TLV|TLV.0000        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 1.892 ns                    ; 1.618 ns                  ; 1.772 ns                ;
; -0.152 ns                               ; None                                                ; IF_Mic_boost                   ; TLV320_SPI:TLV|load[3]         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 1.892 ns                    ; 1.618 ns                  ; 1.770 ns                ;
; -0.055 ns                               ; None                                                ; IF_Line_In                     ; TLV320_SPI:TLV|TLV.0000        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 1.892 ns                    ; 1.618 ns                  ; 1.673 ns                ;
; -0.053 ns                               ; None                                                ; IF_Line_In                     ; TLV320_SPI:TLV|load[3]         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 1.892 ns                    ; 1.618 ns                  ; 1.671 ns                ;
; 0.293 ns                                ; None                                                ; IF_Mic_boost                   ; TLV320_SPI:TLV|TLV.0101        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 1.892 ns                    ; 1.618 ns                  ; 1.325 ns                ;
; 0.392 ns                                ; None                                                ; IF_Line_In                     ; TLV320_SPI:TLV|TLV.0101        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 1.892 ns                    ; 1.618 ns                  ; 1.226 ns                ;
; 0.758 ns                                ; None                                                ; IF_Mic_boost                   ; TLV320_SPI:TLV|prev_boost      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 1.892 ns                    ; 1.618 ns                  ; 0.860 ns                ;
; 0.784 ns                                ; None                                                ; IF_Line_In                     ; TLV320_SPI:TLV|prev_line       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 1.892 ns                    ; 1.618 ns                  ; 0.834 ns                ;
; 75.644 ns                               ; 174.34 MHz ( period = 5.736 ns )                    ; TLV320_SPI:TLV|tlv_timeout[13] ; TLV320_SPI:TLV|tlv_timeout[6]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.499 ns                ;
; 75.644 ns                               ; 174.34 MHz ( period = 5.736 ns )                    ; TLV320_SPI:TLV|tlv_timeout[13] ; TLV320_SPI:TLV|tlv_timeout[7]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.499 ns                ;
; 75.644 ns                               ; 174.34 MHz ( period = 5.736 ns )                    ; TLV320_SPI:TLV|tlv_timeout[13] ; TLV320_SPI:TLV|tlv_timeout[5]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.499 ns                ;
; 75.644 ns                               ; 174.34 MHz ( period = 5.736 ns )                    ; TLV320_SPI:TLV|tlv_timeout[13] ; TLV320_SPI:TLV|tlv_timeout[4]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.499 ns                ;
; 75.644 ns                               ; 174.34 MHz ( period = 5.736 ns )                    ; TLV320_SPI:TLV|tlv_timeout[13] ; TLV320_SPI:TLV|tlv_timeout[10] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.499 ns                ;
; 75.644 ns                               ; 174.34 MHz ( period = 5.736 ns )                    ; TLV320_SPI:TLV|tlv_timeout[13] ; TLV320_SPI:TLV|tlv_timeout[11] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.499 ns                ;
; 75.644 ns                               ; 174.34 MHz ( period = 5.736 ns )                    ; TLV320_SPI:TLV|tlv_timeout[13] ; TLV320_SPI:TLV|tlv_timeout[8]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.499 ns                ;
; 75.644 ns                               ; 174.34 MHz ( period = 5.736 ns )                    ; TLV320_SPI:TLV|tlv_timeout[13] ; TLV320_SPI:TLV|tlv_timeout[9]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.499 ns                ;
; 75.644 ns                               ; 174.34 MHz ( period = 5.736 ns )                    ; TLV320_SPI:TLV|tlv_timeout[13] ; TLV320_SPI:TLV|tlv_timeout[2]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.499 ns                ;
; 75.644 ns                               ; 174.34 MHz ( period = 5.736 ns )                    ; TLV320_SPI:TLV|tlv_timeout[13] ; TLV320_SPI:TLV|tlv_timeout[3]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.499 ns                ;
; 75.644 ns                               ; 174.34 MHz ( period = 5.736 ns )                    ; TLV320_SPI:TLV|tlv_timeout[13] ; TLV320_SPI:TLV|tlv_timeout[1]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.499 ns                ;
; 75.661 ns                               ; 174.86 MHz ( period = 5.719 ns )                    ; TLV320_SPI:TLV|tlv_timeout[15] ; TLV320_SPI:TLV|tlv_timeout[6]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.482 ns                ;
; 75.661 ns                               ; 174.86 MHz ( period = 5.719 ns )                    ; TLV320_SPI:TLV|tlv_timeout[15] ; TLV320_SPI:TLV|tlv_timeout[7]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.482 ns                ;
; 75.661 ns                               ; 174.86 MHz ( period = 5.719 ns )                    ; TLV320_SPI:TLV|tlv_timeout[15] ; TLV320_SPI:TLV|tlv_timeout[5]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.482 ns                ;
; 75.661 ns                               ; 174.86 MHz ( period = 5.719 ns )                    ; TLV320_SPI:TLV|tlv_timeout[15] ; TLV320_SPI:TLV|tlv_timeout[4]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.482 ns                ;
; 75.661 ns                               ; 174.86 MHz ( period = 5.719 ns )                    ; TLV320_SPI:TLV|tlv_timeout[15] ; TLV320_SPI:TLV|tlv_timeout[10] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.482 ns                ;
; 75.661 ns                               ; 174.86 MHz ( period = 5.719 ns )                    ; TLV320_SPI:TLV|tlv_timeout[15] ; TLV320_SPI:TLV|tlv_timeout[11] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.482 ns                ;
; 75.661 ns                               ; 174.86 MHz ( period = 5.719 ns )                    ; TLV320_SPI:TLV|tlv_timeout[15] ; TLV320_SPI:TLV|tlv_timeout[8]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.482 ns                ;
; 75.661 ns                               ; 174.86 MHz ( period = 5.719 ns )                    ; TLV320_SPI:TLV|tlv_timeout[15] ; TLV320_SPI:TLV|tlv_timeout[9]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.482 ns                ;
; 75.661 ns                               ; 174.86 MHz ( period = 5.719 ns )                    ; TLV320_SPI:TLV|tlv_timeout[15] ; TLV320_SPI:TLV|tlv_timeout[2]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.482 ns                ;
; 75.661 ns                               ; 174.86 MHz ( period = 5.719 ns )                    ; TLV320_SPI:TLV|tlv_timeout[15] ; TLV320_SPI:TLV|tlv_timeout[3]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.482 ns                ;
; 75.661 ns                               ; 174.86 MHz ( period = 5.719 ns )                    ; TLV320_SPI:TLV|tlv_timeout[15] ; TLV320_SPI:TLV|tlv_timeout[1]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.482 ns                ;
; 75.802 ns                               ; 179.28 MHz ( period = 5.578 ns )                    ; TLV320_SPI:TLV|tlv_timeout[13] ; TLV320_SPI:TLV|TLV.0000        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.142 ns                 ; 5.340 ns                ;
; 75.819 ns                               ; 179.82 MHz ( period = 5.561 ns )                    ; TLV320_SPI:TLV|tlv_timeout[15] ; TLV320_SPI:TLV|TLV.0000        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.142 ns                 ; 5.323 ns                ;
; 75.849 ns                               ; 180.80 MHz ( period = 5.531 ns )                    ; TLV320_SPI:TLV|tlv_timeout[13] ; TLV320_SPI:TLV|TLV.0001        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.148 ns                 ; 5.299 ns                ;
; 75.857 ns                               ; 181.06 MHz ( period = 5.523 ns )                    ; TLV320_SPI:TLV|tlv_timeout[14] ; TLV320_SPI:TLV|tlv_timeout[6]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.286 ns                ;
; 75.857 ns                               ; 181.06 MHz ( period = 5.523 ns )                    ; TLV320_SPI:TLV|tlv_timeout[14] ; TLV320_SPI:TLV|tlv_timeout[7]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.286 ns                ;
; 75.857 ns                               ; 181.06 MHz ( period = 5.523 ns )                    ; TLV320_SPI:TLV|tlv_timeout[14] ; TLV320_SPI:TLV|tlv_timeout[5]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.286 ns                ;
; 75.857 ns                               ; 181.06 MHz ( period = 5.523 ns )                    ; TLV320_SPI:TLV|tlv_timeout[14] ; TLV320_SPI:TLV|tlv_timeout[4]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.286 ns                ;
; 75.857 ns                               ; 181.06 MHz ( period = 5.523 ns )                    ; TLV320_SPI:TLV|tlv_timeout[14] ; TLV320_SPI:TLV|tlv_timeout[10] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.286 ns                ;
; 75.857 ns                               ; 181.06 MHz ( period = 5.523 ns )                    ; TLV320_SPI:TLV|tlv_timeout[14] ; TLV320_SPI:TLV|tlv_timeout[11] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.286 ns                ;
; 75.857 ns                               ; 181.06 MHz ( period = 5.523 ns )                    ; TLV320_SPI:TLV|tlv_timeout[14] ; TLV320_SPI:TLV|tlv_timeout[8]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.286 ns                ;
; 75.857 ns                               ; 181.06 MHz ( period = 5.523 ns )                    ; TLV320_SPI:TLV|tlv_timeout[14] ; TLV320_SPI:TLV|tlv_timeout[9]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.286 ns                ;
; 75.857 ns                               ; 181.06 MHz ( period = 5.523 ns )                    ; TLV320_SPI:TLV|tlv_timeout[14] ; TLV320_SPI:TLV|tlv_timeout[2]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.286 ns                ;
; 75.857 ns                               ; 181.06 MHz ( period = 5.523 ns )                    ; TLV320_SPI:TLV|tlv_timeout[14] ; TLV320_SPI:TLV|tlv_timeout[3]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.286 ns                ;
; 75.857 ns                               ; 181.06 MHz ( period = 5.523 ns )                    ; TLV320_SPI:TLV|tlv_timeout[14] ; TLV320_SPI:TLV|tlv_timeout[1]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.286 ns                ;
; 75.866 ns                               ; 181.36 MHz ( period = 5.514 ns )                    ; TLV320_SPI:TLV|tlv_timeout[15] ; TLV320_SPI:TLV|TLV.0001        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.148 ns                 ; 5.282 ns                ;
; 75.929 ns                               ; 183.45 MHz ( period = 5.451 ns )                    ; TLV320_SPI:TLV|tlv_timeout[4]  ; TLV320_SPI:TLV|tlv_timeout[6]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.211 ns                ;
; 75.929 ns                               ; 183.45 MHz ( period = 5.451 ns )                    ; TLV320_SPI:TLV|tlv_timeout[4]  ; TLV320_SPI:TLV|tlv_timeout[7]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.211 ns                ;
; 75.929 ns                               ; 183.45 MHz ( period = 5.451 ns )                    ; TLV320_SPI:TLV|tlv_timeout[4]  ; TLV320_SPI:TLV|tlv_timeout[5]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.211 ns                ;
; 75.929 ns                               ; 183.45 MHz ( period = 5.451 ns )                    ; TLV320_SPI:TLV|tlv_timeout[4]  ; TLV320_SPI:TLV|tlv_timeout[4]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.211 ns                ;
; 75.929 ns                               ; 183.45 MHz ( period = 5.451 ns )                    ; TLV320_SPI:TLV|tlv_timeout[4]  ; TLV320_SPI:TLV|tlv_timeout[10] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.211 ns                ;
; 75.929 ns                               ; 183.45 MHz ( period = 5.451 ns )                    ; TLV320_SPI:TLV|tlv_timeout[4]  ; TLV320_SPI:TLV|tlv_timeout[11] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.211 ns                ;
; 75.929 ns                               ; 183.45 MHz ( period = 5.451 ns )                    ; TLV320_SPI:TLV|tlv_timeout[4]  ; TLV320_SPI:TLV|tlv_timeout[8]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.211 ns                ;
; 75.929 ns                               ; 183.45 MHz ( period = 5.451 ns )                    ; TLV320_SPI:TLV|tlv_timeout[4]  ; TLV320_SPI:TLV|tlv_timeout[9]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.211 ns                ;
; 75.929 ns                               ; 183.45 MHz ( period = 5.451 ns )                    ; TLV320_SPI:TLV|tlv_timeout[4]  ; TLV320_SPI:TLV|tlv_timeout[2]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.211 ns                ;
; 75.929 ns                               ; 183.45 MHz ( period = 5.451 ns )                    ; TLV320_SPI:TLV|tlv_timeout[4]  ; TLV320_SPI:TLV|tlv_timeout[3]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.211 ns                ;
; 75.929 ns                               ; 183.45 MHz ( period = 5.451 ns )                    ; TLV320_SPI:TLV|tlv_timeout[4]  ; TLV320_SPI:TLV|tlv_timeout[1]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.211 ns                ;
; 75.968 ns                               ; 184.77 MHz ( period = 5.412 ns )                    ; TLV320_SPI:TLV|tlv_timeout[9]  ; TLV320_SPI:TLV|tlv_timeout[6]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.172 ns                ;
; 75.968 ns                               ; 184.77 MHz ( period = 5.412 ns )                    ; TLV320_SPI:TLV|tlv_timeout[9]  ; TLV320_SPI:TLV|tlv_timeout[7]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.172 ns                ;
; 75.968 ns                               ; 184.77 MHz ( period = 5.412 ns )                    ; TLV320_SPI:TLV|tlv_timeout[9]  ; TLV320_SPI:TLV|tlv_timeout[5]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.172 ns                ;
; 75.968 ns                               ; 184.77 MHz ( period = 5.412 ns )                    ; TLV320_SPI:TLV|tlv_timeout[9]  ; TLV320_SPI:TLV|tlv_timeout[4]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.172 ns                ;
; 75.968 ns                               ; 184.77 MHz ( period = 5.412 ns )                    ; TLV320_SPI:TLV|tlv_timeout[9]  ; TLV320_SPI:TLV|tlv_timeout[10] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.172 ns                ;
; 75.968 ns                               ; 184.77 MHz ( period = 5.412 ns )                    ; TLV320_SPI:TLV|tlv_timeout[9]  ; TLV320_SPI:TLV|tlv_timeout[11] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.172 ns                ;
; 75.968 ns                               ; 184.77 MHz ( period = 5.412 ns )                    ; TLV320_SPI:TLV|tlv_timeout[9]  ; TLV320_SPI:TLV|tlv_timeout[8]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.172 ns                ;
; 75.968 ns                               ; 184.77 MHz ( period = 5.412 ns )                    ; TLV320_SPI:TLV|tlv_timeout[9]  ; TLV320_SPI:TLV|tlv_timeout[9]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.172 ns                ;
; 75.968 ns                               ; 184.77 MHz ( period = 5.412 ns )                    ; TLV320_SPI:TLV|tlv_timeout[9]  ; TLV320_SPI:TLV|tlv_timeout[2]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.172 ns                ;
; 75.968 ns                               ; 184.77 MHz ( period = 5.412 ns )                    ; TLV320_SPI:TLV|tlv_timeout[9]  ; TLV320_SPI:TLV|tlv_timeout[3]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.172 ns                ;
; 75.968 ns                               ; 184.77 MHz ( period = 5.412 ns )                    ; TLV320_SPI:TLV|tlv_timeout[9]  ; TLV320_SPI:TLV|tlv_timeout[1]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.172 ns                ;
; 75.971 ns                               ; 184.88 MHz ( period = 5.409 ns )                    ; TLV320_SPI:TLV|tlv_timeout[1]  ; TLV320_SPI:TLV|tlv_timeout[6]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.169 ns                ;
; 75.971 ns                               ; 184.88 MHz ( period = 5.409 ns )                    ; TLV320_SPI:TLV|tlv_timeout[1]  ; TLV320_SPI:TLV|tlv_timeout[7]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.169 ns                ;
; 75.971 ns                               ; 184.88 MHz ( period = 5.409 ns )                    ; TLV320_SPI:TLV|tlv_timeout[1]  ; TLV320_SPI:TLV|tlv_timeout[5]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.169 ns                ;
; 75.971 ns                               ; 184.88 MHz ( period = 5.409 ns )                    ; TLV320_SPI:TLV|tlv_timeout[1]  ; TLV320_SPI:TLV|tlv_timeout[4]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.169 ns                ;
; 75.971 ns                               ; 184.88 MHz ( period = 5.409 ns )                    ; TLV320_SPI:TLV|tlv_timeout[1]  ; TLV320_SPI:TLV|tlv_timeout[10] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.169 ns                ;
; 75.971 ns                               ; 184.88 MHz ( period = 5.409 ns )                    ; TLV320_SPI:TLV|tlv_timeout[1]  ; TLV320_SPI:TLV|tlv_timeout[11] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.169 ns                ;
; 75.971 ns                               ; 184.88 MHz ( period = 5.409 ns )                    ; TLV320_SPI:TLV|tlv_timeout[1]  ; TLV320_SPI:TLV|tlv_timeout[8]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.169 ns                ;
; 75.971 ns                               ; 184.88 MHz ( period = 5.409 ns )                    ; TLV320_SPI:TLV|tlv_timeout[1]  ; TLV320_SPI:TLV|tlv_timeout[9]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.169 ns                ;
; 75.971 ns                               ; 184.88 MHz ( period = 5.409 ns )                    ; TLV320_SPI:TLV|tlv_timeout[1]  ; TLV320_SPI:TLV|tlv_timeout[2]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.169 ns                ;
; 75.971 ns                               ; 184.88 MHz ( period = 5.409 ns )                    ; TLV320_SPI:TLV|tlv_timeout[1]  ; TLV320_SPI:TLV|tlv_timeout[3]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.169 ns                ;
; 75.971 ns                               ; 184.88 MHz ( period = 5.409 ns )                    ; TLV320_SPI:TLV|tlv_timeout[1]  ; TLV320_SPI:TLV|tlv_timeout[1]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.169 ns                ;
; 75.975 ns                               ; 185.01 MHz ( period = 5.405 ns )                    ; TLV320_SPI:TLV|tlv_timeout[8]  ; TLV320_SPI:TLV|tlv_timeout[6]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.165 ns                ;
; 75.975 ns                               ; 185.01 MHz ( period = 5.405 ns )                    ; TLV320_SPI:TLV|tlv_timeout[8]  ; TLV320_SPI:TLV|tlv_timeout[7]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.165 ns                ;
; 75.975 ns                               ; 185.01 MHz ( period = 5.405 ns )                    ; TLV320_SPI:TLV|tlv_timeout[8]  ; TLV320_SPI:TLV|tlv_timeout[5]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.165 ns                ;
; 75.975 ns                               ; 185.01 MHz ( period = 5.405 ns )                    ; TLV320_SPI:TLV|tlv_timeout[8]  ; TLV320_SPI:TLV|tlv_timeout[4]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.165 ns                ;
; 75.975 ns                               ; 185.01 MHz ( period = 5.405 ns )                    ; TLV320_SPI:TLV|tlv_timeout[8]  ; TLV320_SPI:TLV|tlv_timeout[10] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.165 ns                ;
; 75.975 ns                               ; 185.01 MHz ( period = 5.405 ns )                    ; TLV320_SPI:TLV|tlv_timeout[8]  ; TLV320_SPI:TLV|tlv_timeout[11] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.165 ns                ;
; 75.975 ns                               ; 185.01 MHz ( period = 5.405 ns )                    ; TLV320_SPI:TLV|tlv_timeout[8]  ; TLV320_SPI:TLV|tlv_timeout[8]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.165 ns                ;
; 75.975 ns                               ; 185.01 MHz ( period = 5.405 ns )                    ; TLV320_SPI:TLV|tlv_timeout[8]  ; TLV320_SPI:TLV|tlv_timeout[9]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.165 ns                ;
; 75.975 ns                               ; 185.01 MHz ( period = 5.405 ns )                    ; TLV320_SPI:TLV|tlv_timeout[8]  ; TLV320_SPI:TLV|tlv_timeout[2]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.165 ns                ;
; 75.975 ns                               ; 185.01 MHz ( period = 5.405 ns )                    ; TLV320_SPI:TLV|tlv_timeout[8]  ; TLV320_SPI:TLV|tlv_timeout[3]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.165 ns                ;
; 75.975 ns                               ; 185.01 MHz ( period = 5.405 ns )                    ; TLV320_SPI:TLV|tlv_timeout[8]  ; TLV320_SPI:TLV|tlv_timeout[1]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.165 ns                ;
; 75.979 ns                               ; 185.15 MHz ( period = 5.401 ns )                    ; TLV320_SPI:TLV|tlv_timeout[0]  ; TLV320_SPI:TLV|tlv_timeout[6]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.161 ns                ;
; 75.979 ns                               ; 185.15 MHz ( period = 5.401 ns )                    ; TLV320_SPI:TLV|tlv_timeout[0]  ; TLV320_SPI:TLV|tlv_timeout[7]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.161 ns                ;
; 75.979 ns                               ; 185.15 MHz ( period = 5.401 ns )                    ; TLV320_SPI:TLV|tlv_timeout[0]  ; TLV320_SPI:TLV|tlv_timeout[5]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.161 ns                ;
; 75.979 ns                               ; 185.15 MHz ( period = 5.401 ns )                    ; TLV320_SPI:TLV|tlv_timeout[0]  ; TLV320_SPI:TLV|tlv_timeout[4]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.161 ns                ;
; 75.979 ns                               ; 185.15 MHz ( period = 5.401 ns )                    ; TLV320_SPI:TLV|tlv_timeout[0]  ; TLV320_SPI:TLV|tlv_timeout[10] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.161 ns                ;
; 75.979 ns                               ; 185.15 MHz ( period = 5.401 ns )                    ; TLV320_SPI:TLV|tlv_timeout[0]  ; TLV320_SPI:TLV|tlv_timeout[11] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.161 ns                ;
; 75.979 ns                               ; 185.15 MHz ( period = 5.401 ns )                    ; TLV320_SPI:TLV|tlv_timeout[0]  ; TLV320_SPI:TLV|tlv_timeout[8]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.161 ns                ;
; 75.979 ns                               ; 185.15 MHz ( period = 5.401 ns )                    ; TLV320_SPI:TLV|tlv_timeout[0]  ; TLV320_SPI:TLV|tlv_timeout[9]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.161 ns                ;
; 75.979 ns                               ; 185.15 MHz ( period = 5.401 ns )                    ; TLV320_SPI:TLV|tlv_timeout[0]  ; TLV320_SPI:TLV|tlv_timeout[2]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.161 ns                ;
; 75.979 ns                               ; 185.15 MHz ( period = 5.401 ns )                    ; TLV320_SPI:TLV|tlv_timeout[0]  ; TLV320_SPI:TLV|tlv_timeout[3]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.161 ns                ;
; 75.979 ns                               ; 185.15 MHz ( period = 5.401 ns )                    ; TLV320_SPI:TLV|tlv_timeout[0]  ; TLV320_SPI:TLV|tlv_timeout[1]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.161 ns                ;
; 76.008 ns                               ; 186.15 MHz ( period = 5.372 ns )                    ; TLV320_SPI:TLV|tlv_timeout[12] ; TLV320_SPI:TLV|tlv_timeout[6]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.135 ns                ;
; 76.008 ns                               ; 186.15 MHz ( period = 5.372 ns )                    ; TLV320_SPI:TLV|tlv_timeout[12] ; TLV320_SPI:TLV|tlv_timeout[7]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.135 ns                ;
; 76.008 ns                               ; 186.15 MHz ( period = 5.372 ns )                    ; TLV320_SPI:TLV|tlv_timeout[12] ; TLV320_SPI:TLV|tlv_timeout[5]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.135 ns                ;
; 76.008 ns                               ; 186.15 MHz ( period = 5.372 ns )                    ; TLV320_SPI:TLV|tlv_timeout[12] ; TLV320_SPI:TLV|tlv_timeout[4]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.135 ns                ;
; 76.008 ns                               ; 186.15 MHz ( period = 5.372 ns )                    ; TLV320_SPI:TLV|tlv_timeout[12] ; TLV320_SPI:TLV|tlv_timeout[10] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.135 ns                ;
; 76.008 ns                               ; 186.15 MHz ( period = 5.372 ns )                    ; TLV320_SPI:TLV|tlv_timeout[12] ; TLV320_SPI:TLV|tlv_timeout[11] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.135 ns                ;
; 76.008 ns                               ; 186.15 MHz ( period = 5.372 ns )                    ; TLV320_SPI:TLV|tlv_timeout[12] ; TLV320_SPI:TLV|tlv_timeout[8]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.135 ns                ;
; 76.008 ns                               ; 186.15 MHz ( period = 5.372 ns )                    ; TLV320_SPI:TLV|tlv_timeout[12] ; TLV320_SPI:TLV|tlv_timeout[9]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.135 ns                ;
; 76.008 ns                               ; 186.15 MHz ( period = 5.372 ns )                    ; TLV320_SPI:TLV|tlv_timeout[12] ; TLV320_SPI:TLV|tlv_timeout[2]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.135 ns                ;
; 76.008 ns                               ; 186.15 MHz ( period = 5.372 ns )                    ; TLV320_SPI:TLV|tlv_timeout[12] ; TLV320_SPI:TLV|tlv_timeout[3]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.135 ns                ;
; 76.008 ns                               ; 186.15 MHz ( period = 5.372 ns )                    ; TLV320_SPI:TLV|tlv_timeout[12] ; TLV320_SPI:TLV|tlv_timeout[1]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.143 ns                 ; 5.135 ns                ;
; 76.015 ns                               ; 186.39 MHz ( period = 5.365 ns )                    ; TLV320_SPI:TLV|tlv_timeout[14] ; TLV320_SPI:TLV|TLV.0000        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.142 ns                 ; 5.127 ns                ;
; 76.062 ns                               ; 188.04 MHz ( period = 5.318 ns )                    ; TLV320_SPI:TLV|tlv_timeout[14] ; TLV320_SPI:TLV|TLV.0001        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.148 ns                 ; 5.086 ns                ;
; 76.087 ns                               ; 188.93 MHz ( period = 5.293 ns )                    ; TLV320_SPI:TLV|tlv_timeout[4]  ; TLV320_SPI:TLV|TLV.0000        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.139 ns                 ; 5.052 ns                ;
; 76.100 ns                               ; 189.39 MHz ( period = 5.280 ns )                    ; TLV320_SPI:TLV|tlv_timeout[5]  ; TLV320_SPI:TLV|tlv_timeout[6]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.040 ns                ;
; 76.100 ns                               ; 189.39 MHz ( period = 5.280 ns )                    ; TLV320_SPI:TLV|tlv_timeout[5]  ; TLV320_SPI:TLV|tlv_timeout[7]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.040 ns                ;
; 76.100 ns                               ; 189.39 MHz ( period = 5.280 ns )                    ; TLV320_SPI:TLV|tlv_timeout[5]  ; TLV320_SPI:TLV|tlv_timeout[5]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.040 ns                ;
; 76.100 ns                               ; 189.39 MHz ( period = 5.280 ns )                    ; TLV320_SPI:TLV|tlv_timeout[5]  ; TLV320_SPI:TLV|tlv_timeout[4]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.040 ns                ;
; 76.100 ns                               ; 189.39 MHz ( period = 5.280 ns )                    ; TLV320_SPI:TLV|tlv_timeout[5]  ; TLV320_SPI:TLV|tlv_timeout[10] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.040 ns                ;
; 76.100 ns                               ; 189.39 MHz ( period = 5.280 ns )                    ; TLV320_SPI:TLV|tlv_timeout[5]  ; TLV320_SPI:TLV|tlv_timeout[11] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.040 ns                ;
; 76.100 ns                               ; 189.39 MHz ( period = 5.280 ns )                    ; TLV320_SPI:TLV|tlv_timeout[5]  ; TLV320_SPI:TLV|tlv_timeout[8]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.040 ns                ;
; 76.100 ns                               ; 189.39 MHz ( period = 5.280 ns )                    ; TLV320_SPI:TLV|tlv_timeout[5]  ; TLV320_SPI:TLV|tlv_timeout[9]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.040 ns                ;
; 76.100 ns                               ; 189.39 MHz ( period = 5.280 ns )                    ; TLV320_SPI:TLV|tlv_timeout[5]  ; TLV320_SPI:TLV|tlv_timeout[2]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.040 ns                ;
; 76.100 ns                               ; 189.39 MHz ( period = 5.280 ns )                    ; TLV320_SPI:TLV|tlv_timeout[5]  ; TLV320_SPI:TLV|tlv_timeout[3]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.040 ns                ;
; 76.100 ns                               ; 189.39 MHz ( period = 5.280 ns )                    ; TLV320_SPI:TLV|tlv_timeout[5]  ; TLV320_SPI:TLV|tlv_timeout[1]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 5.040 ns                ;
; 76.126 ns                               ; 190.33 MHz ( period = 5.254 ns )                    ; TLV320_SPI:TLV|tlv_timeout[9]  ; TLV320_SPI:TLV|TLV.0000        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.139 ns                 ; 5.013 ns                ;
; 76.129 ns                               ; 190.44 MHz ( period = 5.251 ns )                    ; TLV320_SPI:TLV|tlv_timeout[1]  ; TLV320_SPI:TLV|TLV.0000        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.139 ns                 ; 5.010 ns                ;
; 76.133 ns                               ; 190.59 MHz ( period = 5.247 ns )                    ; TLV320_SPI:TLV|tlv_timeout[8]  ; TLV320_SPI:TLV|TLV.0000        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.139 ns                 ; 5.006 ns                ;
; 76.134 ns                               ; 190.62 MHz ( period = 5.246 ns )                    ; TLV320_SPI:TLV|tlv_timeout[4]  ; TLV320_SPI:TLV|TLV.0001        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.145 ns                 ; 5.011 ns                ;
; 76.137 ns                               ; 190.73 MHz ( period = 5.243 ns )                    ; TLV320_SPI:TLV|tlv_timeout[0]  ; TLV320_SPI:TLV|TLV.0000        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.139 ns                 ; 5.002 ns                ;
; 76.166 ns                               ; 191.79 MHz ( period = 5.214 ns )                    ; TLV320_SPI:TLV|tlv_timeout[12] ; TLV320_SPI:TLV|TLV.0000        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.142 ns                 ; 4.976 ns                ;
; 76.173 ns                               ; 192.05 MHz ( period = 5.207 ns )                    ; TLV320_SPI:TLV|tlv_timeout[9]  ; TLV320_SPI:TLV|TLV.0001        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.145 ns                 ; 4.972 ns                ;
; 76.176 ns                               ; 192.16 MHz ( period = 5.204 ns )                    ; TLV320_SPI:TLV|tlv_timeout[1]  ; TLV320_SPI:TLV|TLV.0001        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.145 ns                 ; 4.969 ns                ;
; 76.178 ns                               ; 192.23 MHz ( period = 5.202 ns )                    ; TLV320_SPI:TLV|tlv_timeout[11] ; TLV320_SPI:TLV|tlv_timeout[6]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.962 ns                ;
; 76.178 ns                               ; 192.23 MHz ( period = 5.202 ns )                    ; TLV320_SPI:TLV|tlv_timeout[11] ; TLV320_SPI:TLV|tlv_timeout[7]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.962 ns                ;
; 76.178 ns                               ; 192.23 MHz ( period = 5.202 ns )                    ; TLV320_SPI:TLV|tlv_timeout[11] ; TLV320_SPI:TLV|tlv_timeout[5]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.962 ns                ;
; 76.178 ns                               ; 192.23 MHz ( period = 5.202 ns )                    ; TLV320_SPI:TLV|tlv_timeout[11] ; TLV320_SPI:TLV|tlv_timeout[4]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.962 ns                ;
; 76.178 ns                               ; 192.23 MHz ( period = 5.202 ns )                    ; TLV320_SPI:TLV|tlv_timeout[11] ; TLV320_SPI:TLV|tlv_timeout[10] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.962 ns                ;
; 76.178 ns                               ; 192.23 MHz ( period = 5.202 ns )                    ; TLV320_SPI:TLV|tlv_timeout[11] ; TLV320_SPI:TLV|tlv_timeout[11] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.962 ns                ;
; 76.178 ns                               ; 192.23 MHz ( period = 5.202 ns )                    ; TLV320_SPI:TLV|tlv_timeout[11] ; TLV320_SPI:TLV|tlv_timeout[8]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.962 ns                ;
; 76.178 ns                               ; 192.23 MHz ( period = 5.202 ns )                    ; TLV320_SPI:TLV|tlv_timeout[11] ; TLV320_SPI:TLV|tlv_timeout[9]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.962 ns                ;
; 76.178 ns                               ; 192.23 MHz ( period = 5.202 ns )                    ; TLV320_SPI:TLV|tlv_timeout[11] ; TLV320_SPI:TLV|tlv_timeout[2]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.962 ns                ;
; 76.178 ns                               ; 192.23 MHz ( period = 5.202 ns )                    ; TLV320_SPI:TLV|tlv_timeout[11] ; TLV320_SPI:TLV|tlv_timeout[3]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.962 ns                ;
; 76.178 ns                               ; 192.23 MHz ( period = 5.202 ns )                    ; TLV320_SPI:TLV|tlv_timeout[11] ; TLV320_SPI:TLV|tlv_timeout[1]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.962 ns                ;
; 76.180 ns                               ; 192.31 MHz ( period = 5.200 ns )                    ; TLV320_SPI:TLV|tlv_timeout[8]  ; TLV320_SPI:TLV|TLV.0001        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.145 ns                 ; 4.965 ns                ;
; 76.182 ns                               ; 192.38 MHz ( period = 5.198 ns )                    ; TLV320_SPI:TLV|tlv_timeout[3]  ; TLV320_SPI:TLV|tlv_timeout[6]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.958 ns                ;
; 76.182 ns                               ; 192.38 MHz ( period = 5.198 ns )                    ; TLV320_SPI:TLV|tlv_timeout[3]  ; TLV320_SPI:TLV|tlv_timeout[7]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.958 ns                ;
; 76.182 ns                               ; 192.38 MHz ( period = 5.198 ns )                    ; TLV320_SPI:TLV|tlv_timeout[3]  ; TLV320_SPI:TLV|tlv_timeout[5]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.958 ns                ;
; 76.182 ns                               ; 192.38 MHz ( period = 5.198 ns )                    ; TLV320_SPI:TLV|tlv_timeout[3]  ; TLV320_SPI:TLV|tlv_timeout[4]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.958 ns                ;
; 76.182 ns                               ; 192.38 MHz ( period = 5.198 ns )                    ; TLV320_SPI:TLV|tlv_timeout[3]  ; TLV320_SPI:TLV|tlv_timeout[10] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.958 ns                ;
; 76.182 ns                               ; 192.38 MHz ( period = 5.198 ns )                    ; TLV320_SPI:TLV|tlv_timeout[3]  ; TLV320_SPI:TLV|tlv_timeout[11] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.958 ns                ;
; 76.182 ns                               ; 192.38 MHz ( period = 5.198 ns )                    ; TLV320_SPI:TLV|tlv_timeout[3]  ; TLV320_SPI:TLV|tlv_timeout[8]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.958 ns                ;
; 76.182 ns                               ; 192.38 MHz ( period = 5.198 ns )                    ; TLV320_SPI:TLV|tlv_timeout[3]  ; TLV320_SPI:TLV|tlv_timeout[9]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.958 ns                ;
; 76.182 ns                               ; 192.38 MHz ( period = 5.198 ns )                    ; TLV320_SPI:TLV|tlv_timeout[3]  ; TLV320_SPI:TLV|tlv_timeout[2]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.958 ns                ;
; 76.182 ns                               ; 192.38 MHz ( period = 5.198 ns )                    ; TLV320_SPI:TLV|tlv_timeout[3]  ; TLV320_SPI:TLV|tlv_timeout[3]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.958 ns                ;
; 76.182 ns                               ; 192.38 MHz ( period = 5.198 ns )                    ; TLV320_SPI:TLV|tlv_timeout[3]  ; TLV320_SPI:TLV|tlv_timeout[1]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.958 ns                ;
; 76.184 ns                               ; 192.46 MHz ( period = 5.196 ns )                    ; TLV320_SPI:TLV|tlv_timeout[0]  ; TLV320_SPI:TLV|TLV.0001        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.145 ns                 ; 4.961 ns                ;
; 76.213 ns                               ; 193.54 MHz ( period = 5.167 ns )                    ; TLV320_SPI:TLV|tlv_timeout[12] ; TLV320_SPI:TLV|TLV.0001        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.148 ns                 ; 4.935 ns                ;
; 76.222 ns                               ; 193.87 MHz ( period = 5.158 ns )                    ; TLV320_SPI:TLV|load[1]         ; TLV320_SPI:TLV|MOSI            ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.918 ns                ;
; 76.258 ns                               ; 195.24 MHz ( period = 5.122 ns )                    ; TLV320_SPI:TLV|tlv_timeout[5]  ; TLV320_SPI:TLV|TLV.0000        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.139 ns                 ; 4.881 ns                ;
; 76.303 ns                               ; 196.97 MHz ( period = 5.077 ns )                    ; TLV320_SPI:TLV|tlv_timeout[7]  ; TLV320_SPI:TLV|tlv_timeout[6]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.837 ns                ;
; 76.303 ns                               ; 196.97 MHz ( period = 5.077 ns )                    ; TLV320_SPI:TLV|tlv_timeout[7]  ; TLV320_SPI:TLV|tlv_timeout[7]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.837 ns                ;
; 76.303 ns                               ; 196.97 MHz ( period = 5.077 ns )                    ; TLV320_SPI:TLV|tlv_timeout[7]  ; TLV320_SPI:TLV|tlv_timeout[5]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.837 ns                ;
; 76.303 ns                               ; 196.97 MHz ( period = 5.077 ns )                    ; TLV320_SPI:TLV|tlv_timeout[7]  ; TLV320_SPI:TLV|tlv_timeout[4]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.837 ns                ;
; 76.303 ns                               ; 196.97 MHz ( period = 5.077 ns )                    ; TLV320_SPI:TLV|tlv_timeout[7]  ; TLV320_SPI:TLV|tlv_timeout[10] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.837 ns                ;
; 76.303 ns                               ; 196.97 MHz ( period = 5.077 ns )                    ; TLV320_SPI:TLV|tlv_timeout[7]  ; TLV320_SPI:TLV|tlv_timeout[11] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.837 ns                ;
; 76.303 ns                               ; 196.97 MHz ( period = 5.077 ns )                    ; TLV320_SPI:TLV|tlv_timeout[7]  ; TLV320_SPI:TLV|tlv_timeout[8]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.837 ns                ;
; 76.303 ns                               ; 196.97 MHz ( period = 5.077 ns )                    ; TLV320_SPI:TLV|tlv_timeout[7]  ; TLV320_SPI:TLV|tlv_timeout[9]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.837 ns                ;
; 76.303 ns                               ; 196.97 MHz ( period = 5.077 ns )                    ; TLV320_SPI:TLV|tlv_timeout[7]  ; TLV320_SPI:TLV|tlv_timeout[2]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.837 ns                ;
; 76.303 ns                               ; 196.97 MHz ( period = 5.077 ns )                    ; TLV320_SPI:TLV|tlv_timeout[7]  ; TLV320_SPI:TLV|tlv_timeout[3]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.837 ns                ;
; 76.303 ns                               ; 196.97 MHz ( period = 5.077 ns )                    ; TLV320_SPI:TLV|tlv_timeout[7]  ; TLV320_SPI:TLV|tlv_timeout[1]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.837 ns                ;
; 76.305 ns                               ; 197.04 MHz ( period = 5.075 ns )                    ; TLV320_SPI:TLV|tlv_timeout[5]  ; TLV320_SPI:TLV|TLV.0001        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.145 ns                 ; 4.840 ns                ;
; 76.332 ns                               ; 198.10 MHz ( period = 5.048 ns )                    ; TLV320_SPI:TLV|tlv_timeout[10] ; TLV320_SPI:TLV|tlv_timeout[6]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.808 ns                ;
; 76.332 ns                               ; 198.10 MHz ( period = 5.048 ns )                    ; TLV320_SPI:TLV|tlv_timeout[10] ; TLV320_SPI:TLV|tlv_timeout[7]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.808 ns                ;
; 76.332 ns                               ; 198.10 MHz ( period = 5.048 ns )                    ; TLV320_SPI:TLV|tlv_timeout[10] ; TLV320_SPI:TLV|tlv_timeout[5]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.808 ns                ;
; 76.332 ns                               ; 198.10 MHz ( period = 5.048 ns )                    ; TLV320_SPI:TLV|tlv_timeout[10] ; TLV320_SPI:TLV|tlv_timeout[4]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.808 ns                ;
; 76.332 ns                               ; 198.10 MHz ( period = 5.048 ns )                    ; TLV320_SPI:TLV|tlv_timeout[10] ; TLV320_SPI:TLV|tlv_timeout[10] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.808 ns                ;
; 76.332 ns                               ; 198.10 MHz ( period = 5.048 ns )                    ; TLV320_SPI:TLV|tlv_timeout[10] ; TLV320_SPI:TLV|tlv_timeout[11] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.808 ns                ;
; 76.332 ns                               ; 198.10 MHz ( period = 5.048 ns )                    ; TLV320_SPI:TLV|tlv_timeout[10] ; TLV320_SPI:TLV|tlv_timeout[8]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.808 ns                ;
; 76.332 ns                               ; 198.10 MHz ( period = 5.048 ns )                    ; TLV320_SPI:TLV|tlv_timeout[10] ; TLV320_SPI:TLV|tlv_timeout[9]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.808 ns                ;
; 76.332 ns                               ; 198.10 MHz ( period = 5.048 ns )                    ; TLV320_SPI:TLV|tlv_timeout[10] ; TLV320_SPI:TLV|tlv_timeout[2]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.808 ns                ;
; 76.332 ns                               ; 198.10 MHz ( period = 5.048 ns )                    ; TLV320_SPI:TLV|tlv_timeout[10] ; TLV320_SPI:TLV|tlv_timeout[3]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.808 ns                ;
; 76.332 ns                               ; 198.10 MHz ( period = 5.048 ns )                    ; TLV320_SPI:TLV|tlv_timeout[10] ; TLV320_SPI:TLV|tlv_timeout[1]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.808 ns                ;
; 76.335 ns                               ; 198.22 MHz ( period = 5.045 ns )                    ; TLV320_SPI:TLV|tlv_timeout[2]  ; TLV320_SPI:TLV|tlv_timeout[6]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.805 ns                ;
; 76.335 ns                               ; 198.22 MHz ( period = 5.045 ns )                    ; TLV320_SPI:TLV|tlv_timeout[2]  ; TLV320_SPI:TLV|tlv_timeout[7]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.805 ns                ;
; 76.335 ns                               ; 198.22 MHz ( period = 5.045 ns )                    ; TLV320_SPI:TLV|tlv_timeout[2]  ; TLV320_SPI:TLV|tlv_timeout[5]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.805 ns                ;
; 76.335 ns                               ; 198.22 MHz ( period = 5.045 ns )                    ; TLV320_SPI:TLV|tlv_timeout[2]  ; TLV320_SPI:TLV|tlv_timeout[4]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.805 ns                ;
; 76.335 ns                               ; 198.22 MHz ( period = 5.045 ns )                    ; TLV320_SPI:TLV|tlv_timeout[2]  ; TLV320_SPI:TLV|tlv_timeout[10] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.805 ns                ;
; 76.335 ns                               ; 198.22 MHz ( period = 5.045 ns )                    ; TLV320_SPI:TLV|tlv_timeout[2]  ; TLV320_SPI:TLV|tlv_timeout[11] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.805 ns                ;
; 76.335 ns                               ; 198.22 MHz ( period = 5.045 ns )                    ; TLV320_SPI:TLV|tlv_timeout[2]  ; TLV320_SPI:TLV|tlv_timeout[8]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.805 ns                ;
; 76.335 ns                               ; 198.22 MHz ( period = 5.045 ns )                    ; TLV320_SPI:TLV|tlv_timeout[2]  ; TLV320_SPI:TLV|tlv_timeout[9]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.805 ns                ;
; 76.335 ns                               ; 198.22 MHz ( period = 5.045 ns )                    ; TLV320_SPI:TLV|tlv_timeout[2]  ; TLV320_SPI:TLV|tlv_timeout[2]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.805 ns                ;
; 76.335 ns                               ; 198.22 MHz ( period = 5.045 ns )                    ; TLV320_SPI:TLV|tlv_timeout[2]  ; TLV320_SPI:TLV|tlv_timeout[3]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.805 ns                ;
; 76.335 ns                               ; 198.22 MHz ( period = 5.045 ns )                    ; TLV320_SPI:TLV|tlv_timeout[2]  ; TLV320_SPI:TLV|tlv_timeout[1]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.140 ns                 ; 4.805 ns                ;
; 76.336 ns                               ; 198.26 MHz ( period = 5.044 ns )                    ; TLV320_SPI:TLV|tlv_timeout[11] ; TLV320_SPI:TLV|TLV.0000        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.139 ns                 ; 4.803 ns                ;
; 76.340 ns                               ; 198.41 MHz ( period = 5.040 ns )                    ; TLV320_SPI:TLV|tlv_timeout[3]  ; TLV320_SPI:TLV|TLV.0000        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.139 ns                 ; 4.799 ns                ;
; 76.383 ns                               ; 200.12 MHz ( period = 4.997 ns )                    ; TLV320_SPI:TLV|tlv_timeout[11] ; TLV320_SPI:TLV|TLV.0001        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.145 ns                 ; 4.762 ns                ;
; 76.387 ns                               ; 200.28 MHz ( period = 4.993 ns )                    ; TLV320_SPI:TLV|tlv_timeout[3]  ; TLV320_SPI:TLV|TLV.0001        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 81.380 ns                   ; 81.145 ns                 ; 4.758 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                ;                                ;                                                                                          ;                                                                                          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+--------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]'                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------------+-------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From             ; To                                  ; From Clock                                                                               ; To Clock                                                                                 ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------+-------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -6.693 ns                               ; None                                                ; IF_frequency[3]  ; Apollo:Apollo_inst|message[1]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.243 ns                 ; 6.450 ns                ;
; -6.693 ns                               ; None                                                ; IF_frequency[3]  ; Apollo:Apollo_inst|message[2]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.243 ns                 ; 6.450 ns                ;
; -6.693 ns                               ; None                                                ; IF_frequency[3]  ; Apollo:Apollo_inst|message[15]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.243 ns                 ; 6.450 ns                ;
; -6.625 ns                               ; None                                                ; IF_frequency[19] ; Apollo:Apollo_inst|message[1]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.243 ns                 ; 6.382 ns                ;
; -6.625 ns                               ; None                                                ; IF_frequency[19] ; Apollo:Apollo_inst|message[2]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.243 ns                 ; 6.382 ns                ;
; -6.625 ns                               ; None                                                ; IF_frequency[19] ; Apollo:Apollo_inst|message[15]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.243 ns                 ; 6.382 ns                ;
; -6.603 ns                               ; None                                                ; IF_frequency[18] ; Apollo:Apollo_inst|message[1]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.243 ns                 ; 6.360 ns                ;
; -6.603 ns                               ; None                                                ; IF_frequency[18] ; Apollo:Apollo_inst|message[2]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.243 ns                 ; 6.360 ns                ;
; -6.603 ns                               ; None                                                ; IF_frequency[18] ; Apollo:Apollo_inst|message[15]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.243 ns                 ; 6.360 ns                ;
; -6.557 ns                               ; None                                                ; IF_frequency[28] ; Apollo:Apollo_inst|message[1]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.228 ns                 ; 6.329 ns                ;
; -6.557 ns                               ; None                                                ; IF_frequency[28] ; Apollo:Apollo_inst|message[2]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.228 ns                 ; 6.329 ns                ;
; -6.557 ns                               ; None                                                ; IF_frequency[28] ; Apollo:Apollo_inst|message[15]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.228 ns                 ; 6.329 ns                ;
; -6.554 ns                               ; None                                                ; IF_frequency[25] ; Apollo:Apollo_inst|message[1]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.228 ns                 ; 6.326 ns                ;
; -6.554 ns                               ; None                                                ; IF_frequency[25] ; Apollo:Apollo_inst|message[2]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.228 ns                 ; 6.326 ns                ;
; -6.554 ns                               ; None                                                ; IF_frequency[25] ; Apollo:Apollo_inst|message[15]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.228 ns                 ; 6.326 ns                ;
; -6.542 ns                               ; None                                                ; IF_frequency[23] ; Apollo:Apollo_inst|message[1]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.234 ns                 ; 6.308 ns                ;
; -6.542 ns                               ; None                                                ; IF_frequency[23] ; Apollo:Apollo_inst|message[2]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.234 ns                 ; 6.308 ns                ;
; -6.542 ns                               ; None                                                ; IF_frequency[23] ; Apollo:Apollo_inst|message[15]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.234 ns                 ; 6.308 ns                ;
; -6.532 ns                               ; None                                                ; IF_frequency[9]  ; Apollo:Apollo_inst|message[1]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.237 ns                 ; 6.295 ns                ;
; -6.532 ns                               ; None                                                ; IF_frequency[9]  ; Apollo:Apollo_inst|message[2]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.237 ns                 ; 6.295 ns                ;
; -6.532 ns                               ; None                                                ; IF_frequency[9]  ; Apollo:Apollo_inst|message[15]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.237 ns                 ; 6.295 ns                ;
; -6.518 ns                               ; None                                                ; IF_frequency[3]  ; Apollo:Apollo_inst|msCount[3]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.249 ns                 ; 6.269 ns                ;
; -6.518 ns                               ; None                                                ; IF_frequency[3]  ; Apollo:Apollo_inst|msCount[0]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.249 ns                 ; 6.269 ns                ;
; -6.518 ns                               ; None                                                ; IF_frequency[3]  ; Apollo:Apollo_inst|msCount[1]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.249 ns                 ; 6.269 ns                ;
; -6.518 ns                               ; None                                                ; IF_frequency[3]  ; Apollo:Apollo_inst|msCount[2]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.249 ns                 ; 6.269 ns                ;
; -6.518 ns                               ; None                                                ; IF_frequency[3]  ; Apollo:Apollo_inst|msCount[4]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.249 ns                 ; 6.269 ns                ;
; -6.515 ns                               ; None                                                ; IF_frequency[3]  ; Apollo:Apollo_inst|message[0]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.243 ns                 ; 6.272 ns                ;
; -6.509 ns                               ; None                                                ; IF_frequency[11] ; Apollo:Apollo_inst|message[1]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.232 ns                 ; 6.277 ns                ;
; -6.509 ns                               ; None                                                ; IF_frequency[11] ; Apollo:Apollo_inst|message[2]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.232 ns                 ; 6.277 ns                ;
; -6.509 ns                               ; None                                                ; IF_frequency[11] ; Apollo:Apollo_inst|message[15]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.232 ns                 ; 6.277 ns                ;
; -6.489 ns                               ; None                                                ; IF_frequency[3]  ; Apollo:Apollo_inst|message[3]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.245 ns                 ; 6.244 ns                ;
; -6.489 ns                               ; None                                                ; IF_frequency[3]  ; Apollo:Apollo_inst|message[4]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.245 ns                 ; 6.244 ns                ;
; -6.489 ns                               ; None                                                ; IF_frequency[3]  ; Apollo:Apollo_inst|message[5]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.245 ns                 ; 6.244 ns                ;
; -6.489 ns                               ; None                                                ; IF_frequency[3]  ; Apollo:Apollo_inst|message[6]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.245 ns                 ; 6.244 ns                ;
; -6.489 ns                               ; None                                                ; IF_frequency[3]  ; Apollo:Apollo_inst|message[7]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.245 ns                 ; 6.244 ns                ;
; -6.489 ns                               ; None                                                ; IF_frequency[3]  ; Apollo:Apollo_inst|message[8]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.245 ns                 ; 6.244 ns                ;
; -6.489 ns                               ; None                                                ; IF_frequency[3]  ; Apollo:Apollo_inst|message[9]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.245 ns                 ; 6.244 ns                ;
; -6.489 ns                               ; None                                                ; IF_frequency[3]  ; Apollo:Apollo_inst|message[10]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.245 ns                 ; 6.244 ns                ;
; -6.489 ns                               ; None                                                ; IF_frequency[3]  ; Apollo:Apollo_inst|message[11]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.245 ns                 ; 6.244 ns                ;
; -6.489 ns                               ; None                                                ; IF_frequency[3]  ; Apollo:Apollo_inst|message[12]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.245 ns                 ; 6.244 ns                ;
; -6.489 ns                               ; None                                                ; IF_frequency[3]  ; Apollo:Apollo_inst|message[13]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.245 ns                 ; 6.244 ns                ;
; -6.489 ns                               ; None                                                ; IF_frequency[3]  ; Apollo:Apollo_inst|message[14]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.245 ns                 ; 6.244 ns                ;
; -6.486 ns                               ; None                                                ; IF_frequency[3]  ; Apollo:Apollo_inst|timeoutCount[6]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.236 ns                ;
; -6.486 ns                               ; None                                                ; IF_frequency[3]  ; Apollo:Apollo_inst|timeoutCount[8]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.236 ns                ;
; -6.486 ns                               ; None                                                ; IF_frequency[3]  ; Apollo:Apollo_inst|timeoutCount[9]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.236 ns                ;
; -6.486 ns                               ; None                                                ; IF_frequency[3]  ; Apollo:Apollo_inst|timeoutCount[7]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.236 ns                ;
; -6.486 ns                               ; None                                                ; IF_frequency[3]  ; Apollo:Apollo_inst|timeoutCount[10] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.236 ns                ;
; -6.486 ns                               ; None                                                ; IF_frequency[3]  ; Apollo:Apollo_inst|timeoutCount[13] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.236 ns                ;
; -6.486 ns                               ; None                                                ; IF_frequency[3]  ; Apollo:Apollo_inst|timeoutCount[11] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.236 ns                ;
; -6.486 ns                               ; None                                                ; IF_frequency[3]  ; Apollo:Apollo_inst|timeoutCount[12] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.236 ns                ;
; -6.486 ns                               ; None                                                ; IF_frequency[3]  ; Apollo:Apollo_inst|timeoutCount[15] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.236 ns                ;
; -6.486 ns                               ; None                                                ; IF_frequency[3]  ; Apollo:Apollo_inst|timeoutCount[14] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.236 ns                ;
; -6.486 ns                               ; None                                                ; IF_frequency[3]  ; Apollo:Apollo_inst|timeoutCount[5]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.236 ns                ;
; -6.486 ns                               ; None                                                ; IF_frequency[3]  ; Apollo:Apollo_inst|timeoutCount[3]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.236 ns                ;
; -6.486 ns                               ; None                                                ; IF_frequency[3]  ; Apollo:Apollo_inst|timeoutCount[2]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.236 ns                ;
; -6.486 ns                               ; None                                                ; IF_frequency[3]  ; Apollo:Apollo_inst|timeoutCount[4]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.236 ns                ;
; -6.486 ns                               ; None                                                ; IF_frequency[3]  ; Apollo:Apollo_inst|timeoutCount[1]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.236 ns                ;
; -6.486 ns                               ; None                                                ; IF_frequency[3]  ; Apollo:Apollo_inst|timeoutCount[0]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.236 ns                ;
; -6.450 ns                               ; None                                                ; IF_frequency[19] ; Apollo:Apollo_inst|msCount[3]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.249 ns                 ; 6.201 ns                ;
; -6.450 ns                               ; None                                                ; IF_frequency[19] ; Apollo:Apollo_inst|msCount[0]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.249 ns                 ; 6.201 ns                ;
; -6.450 ns                               ; None                                                ; IF_frequency[19] ; Apollo:Apollo_inst|msCount[1]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.249 ns                 ; 6.201 ns                ;
; -6.450 ns                               ; None                                                ; IF_frequency[19] ; Apollo:Apollo_inst|msCount[2]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.249 ns                 ; 6.201 ns                ;
; -6.450 ns                               ; None                                                ; IF_frequency[19] ; Apollo:Apollo_inst|msCount[4]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.249 ns                 ; 6.201 ns                ;
; -6.447 ns                               ; None                                                ; IF_frequency[19] ; Apollo:Apollo_inst|message[0]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.243 ns                 ; 6.204 ns                ;
; -6.442 ns                               ; None                                                ; IF_frequency[31] ; Apollo:Apollo_inst|message[1]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.227 ns                 ; 6.215 ns                ;
; -6.442 ns                               ; None                                                ; IF_frequency[31] ; Apollo:Apollo_inst|message[2]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.227 ns                 ; 6.215 ns                ;
; -6.442 ns                               ; None                                                ; IF_frequency[31] ; Apollo:Apollo_inst|message[15]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.227 ns                 ; 6.215 ns                ;
; -6.439 ns                               ; None                                                ; IF_frequency[4]  ; Apollo:Apollo_inst|message[1]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.234 ns                 ; 6.205 ns                ;
; -6.439 ns                               ; None                                                ; IF_frequency[4]  ; Apollo:Apollo_inst|message[2]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.234 ns                 ; 6.205 ns                ;
; -6.439 ns                               ; None                                                ; IF_frequency[4]  ; Apollo:Apollo_inst|message[15]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.234 ns                 ; 6.205 ns                ;
; -6.428 ns                               ; None                                                ; IF_frequency[18] ; Apollo:Apollo_inst|msCount[3]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.249 ns                 ; 6.179 ns                ;
; -6.428 ns                               ; None                                                ; IF_frequency[18] ; Apollo:Apollo_inst|msCount[0]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.249 ns                 ; 6.179 ns                ;
; -6.428 ns                               ; None                                                ; IF_frequency[18] ; Apollo:Apollo_inst|msCount[1]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.249 ns                 ; 6.179 ns                ;
; -6.428 ns                               ; None                                                ; IF_frequency[18] ; Apollo:Apollo_inst|msCount[2]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.249 ns                 ; 6.179 ns                ;
; -6.428 ns                               ; None                                                ; IF_frequency[18] ; Apollo:Apollo_inst|msCount[4]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.249 ns                 ; 6.179 ns                ;
; -6.425 ns                               ; None                                                ; IF_frequency[18] ; Apollo:Apollo_inst|message[0]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.243 ns                 ; 6.182 ns                ;
; -6.422 ns                               ; None                                                ; IF_frequency[26] ; Apollo:Apollo_inst|message[1]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.228 ns                 ; 6.194 ns                ;
; -6.422 ns                               ; None                                                ; IF_frequency[26] ; Apollo:Apollo_inst|message[2]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.228 ns                 ; 6.194 ns                ;
; -6.422 ns                               ; None                                                ; IF_frequency[26] ; Apollo:Apollo_inst|message[15]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.228 ns                 ; 6.194 ns                ;
; -6.421 ns                               ; None                                                ; IF_frequency[19] ; Apollo:Apollo_inst|message[3]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.245 ns                 ; 6.176 ns                ;
; -6.421 ns                               ; None                                                ; IF_frequency[19] ; Apollo:Apollo_inst|message[4]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.245 ns                 ; 6.176 ns                ;
; -6.421 ns                               ; None                                                ; IF_frequency[19] ; Apollo:Apollo_inst|message[5]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.245 ns                 ; 6.176 ns                ;
; -6.421 ns                               ; None                                                ; IF_frequency[19] ; Apollo:Apollo_inst|message[6]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.245 ns                 ; 6.176 ns                ;
; -6.421 ns                               ; None                                                ; IF_frequency[19] ; Apollo:Apollo_inst|message[7]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.245 ns                 ; 6.176 ns                ;
; -6.421 ns                               ; None                                                ; IF_frequency[19] ; Apollo:Apollo_inst|message[8]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.245 ns                 ; 6.176 ns                ;
; -6.421 ns                               ; None                                                ; IF_frequency[19] ; Apollo:Apollo_inst|message[9]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.245 ns                 ; 6.176 ns                ;
; -6.421 ns                               ; None                                                ; IF_frequency[19] ; Apollo:Apollo_inst|message[10]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.245 ns                 ; 6.176 ns                ;
; -6.421 ns                               ; None                                                ; IF_frequency[19] ; Apollo:Apollo_inst|message[11]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.245 ns                 ; 6.176 ns                ;
; -6.421 ns                               ; None                                                ; IF_frequency[19] ; Apollo:Apollo_inst|message[12]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.245 ns                 ; 6.176 ns                ;
; -6.421 ns                               ; None                                                ; IF_frequency[19] ; Apollo:Apollo_inst|message[13]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.245 ns                 ; 6.176 ns                ;
; -6.421 ns                               ; None                                                ; IF_frequency[19] ; Apollo:Apollo_inst|message[14]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.245 ns                 ; 6.176 ns                ;
; -6.418 ns                               ; None                                                ; IF_frequency[19] ; Apollo:Apollo_inst|timeoutCount[6]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.168 ns                ;
; -6.418 ns                               ; None                                                ; IF_frequency[19] ; Apollo:Apollo_inst|timeoutCount[8]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.168 ns                ;
; -6.418 ns                               ; None                                                ; IF_frequency[19] ; Apollo:Apollo_inst|timeoutCount[9]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.168 ns                ;
; -6.418 ns                               ; None                                                ; IF_frequency[19] ; Apollo:Apollo_inst|timeoutCount[7]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.168 ns                ;
; -6.418 ns                               ; None                                                ; IF_frequency[19] ; Apollo:Apollo_inst|timeoutCount[10] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.168 ns                ;
; -6.418 ns                               ; None                                                ; IF_frequency[19] ; Apollo:Apollo_inst|timeoutCount[13] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.168 ns                ;
; -6.418 ns                               ; None                                                ; IF_frequency[19] ; Apollo:Apollo_inst|timeoutCount[11] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.168 ns                ;
; -6.418 ns                               ; None                                                ; IF_frequency[19] ; Apollo:Apollo_inst|timeoutCount[12] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.168 ns                ;
; -6.418 ns                               ; None                                                ; IF_frequency[19] ; Apollo:Apollo_inst|timeoutCount[15] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.168 ns                ;
; -6.418 ns                               ; None                                                ; IF_frequency[19] ; Apollo:Apollo_inst|timeoutCount[14] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.168 ns                ;
; -6.418 ns                               ; None                                                ; IF_frequency[19] ; Apollo:Apollo_inst|timeoutCount[5]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.168 ns                ;
; -6.418 ns                               ; None                                                ; IF_frequency[19] ; Apollo:Apollo_inst|timeoutCount[3]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.168 ns                ;
; -6.418 ns                               ; None                                                ; IF_frequency[19] ; Apollo:Apollo_inst|timeoutCount[2]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.168 ns                ;
; -6.418 ns                               ; None                                                ; IF_frequency[19] ; Apollo:Apollo_inst|timeoutCount[4]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.168 ns                ;
; -6.418 ns                               ; None                                                ; IF_frequency[19] ; Apollo:Apollo_inst|timeoutCount[1]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.168 ns                ;
; -6.418 ns                               ; None                                                ; IF_frequency[19] ; Apollo:Apollo_inst|timeoutCount[0]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.168 ns                ;
; -6.416 ns                               ; None                                                ; IF_frequency[7]  ; Apollo:Apollo_inst|message[1]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.234 ns                 ; 6.182 ns                ;
; -6.416 ns                               ; None                                                ; IF_frequency[7]  ; Apollo:Apollo_inst|message[2]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.234 ns                 ; 6.182 ns                ;
; -6.416 ns                               ; None                                                ; IF_frequency[7]  ; Apollo:Apollo_inst|message[15]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.234 ns                 ; 6.182 ns                ;
; -6.399 ns                               ; None                                                ; IF_frequency[18] ; Apollo:Apollo_inst|message[3]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.245 ns                 ; 6.154 ns                ;
; -6.399 ns                               ; None                                                ; IF_frequency[18] ; Apollo:Apollo_inst|message[4]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.245 ns                 ; 6.154 ns                ;
; -6.399 ns                               ; None                                                ; IF_frequency[18] ; Apollo:Apollo_inst|message[5]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.245 ns                 ; 6.154 ns                ;
; -6.399 ns                               ; None                                                ; IF_frequency[18] ; Apollo:Apollo_inst|message[6]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.245 ns                 ; 6.154 ns                ;
; -6.399 ns                               ; None                                                ; IF_frequency[18] ; Apollo:Apollo_inst|message[7]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.245 ns                 ; 6.154 ns                ;
; -6.399 ns                               ; None                                                ; IF_frequency[18] ; Apollo:Apollo_inst|message[8]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.245 ns                 ; 6.154 ns                ;
; -6.399 ns                               ; None                                                ; IF_frequency[18] ; Apollo:Apollo_inst|message[9]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.245 ns                 ; 6.154 ns                ;
; -6.399 ns                               ; None                                                ; IF_frequency[18] ; Apollo:Apollo_inst|message[10]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.245 ns                 ; 6.154 ns                ;
; -6.399 ns                               ; None                                                ; IF_frequency[18] ; Apollo:Apollo_inst|message[11]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.245 ns                 ; 6.154 ns                ;
; -6.399 ns                               ; None                                                ; IF_frequency[18] ; Apollo:Apollo_inst|message[12]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.245 ns                 ; 6.154 ns                ;
; -6.399 ns                               ; None                                                ; IF_frequency[18] ; Apollo:Apollo_inst|message[13]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.245 ns                 ; 6.154 ns                ;
; -6.399 ns                               ; None                                                ; IF_frequency[18] ; Apollo:Apollo_inst|message[14]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.245 ns                 ; 6.154 ns                ;
; -6.396 ns                               ; None                                                ; IF_frequency[18] ; Apollo:Apollo_inst|timeoutCount[6]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.146 ns                ;
; -6.396 ns                               ; None                                                ; IF_frequency[18] ; Apollo:Apollo_inst|timeoutCount[8]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.146 ns                ;
; -6.396 ns                               ; None                                                ; IF_frequency[18] ; Apollo:Apollo_inst|timeoutCount[9]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.146 ns                ;
; -6.396 ns                               ; None                                                ; IF_frequency[18] ; Apollo:Apollo_inst|timeoutCount[7]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.146 ns                ;
; -6.396 ns                               ; None                                                ; IF_frequency[18] ; Apollo:Apollo_inst|timeoutCount[10] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.146 ns                ;
; -6.396 ns                               ; None                                                ; IF_frequency[18] ; Apollo:Apollo_inst|timeoutCount[13] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.146 ns                ;
; -6.396 ns                               ; None                                                ; IF_frequency[18] ; Apollo:Apollo_inst|timeoutCount[11] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.146 ns                ;
; -6.396 ns                               ; None                                                ; IF_frequency[18] ; Apollo:Apollo_inst|timeoutCount[12] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.146 ns                ;
; -6.396 ns                               ; None                                                ; IF_frequency[18] ; Apollo:Apollo_inst|timeoutCount[15] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.146 ns                ;
; -6.396 ns                               ; None                                                ; IF_frequency[18] ; Apollo:Apollo_inst|timeoutCount[14] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.146 ns                ;
; -6.396 ns                               ; None                                                ; IF_frequency[18] ; Apollo:Apollo_inst|timeoutCount[5]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.146 ns                ;
; -6.396 ns                               ; None                                                ; IF_frequency[18] ; Apollo:Apollo_inst|timeoutCount[3]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.146 ns                ;
; -6.396 ns                               ; None                                                ; IF_frequency[18] ; Apollo:Apollo_inst|timeoutCount[2]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.146 ns                ;
; -6.396 ns                               ; None                                                ; IF_frequency[18] ; Apollo:Apollo_inst|timeoutCount[4]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.146 ns                ;
; -6.396 ns                               ; None                                                ; IF_frequency[18] ; Apollo:Apollo_inst|timeoutCount[1]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.146 ns                ;
; -6.396 ns                               ; None                                                ; IF_frequency[18] ; Apollo:Apollo_inst|timeoutCount[0]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.250 ns                 ; 6.146 ns                ;
; -6.383 ns                               ; None                                                ; IF_frequency[22] ; Apollo:Apollo_inst|message[1]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.234 ns                 ; 6.149 ns                ;
; -6.383 ns                               ; None                                                ; IF_frequency[22] ; Apollo:Apollo_inst|message[2]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.234 ns                 ; 6.149 ns                ;
; -6.383 ns                               ; None                                                ; IF_frequency[22] ; Apollo:Apollo_inst|message[15]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.234 ns                 ; 6.149 ns                ;
; -6.382 ns                               ; None                                                ; IF_frequency[28] ; Apollo:Apollo_inst|msCount[3]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.234 ns                 ; 6.148 ns                ;
; -6.382 ns                               ; None                                                ; IF_frequency[28] ; Apollo:Apollo_inst|msCount[0]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.234 ns                 ; 6.148 ns                ;
; -6.382 ns                               ; None                                                ; IF_frequency[28] ; Apollo:Apollo_inst|msCount[1]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.234 ns                 ; 6.148 ns                ;
; -6.382 ns                               ; None                                                ; IF_frequency[28] ; Apollo:Apollo_inst|msCount[2]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.234 ns                 ; 6.148 ns                ;
; -6.382 ns                               ; None                                                ; IF_frequency[28] ; Apollo:Apollo_inst|msCount[4]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.234 ns                 ; 6.148 ns                ;
; -6.379 ns                               ; None                                                ; IF_frequency[28] ; Apollo:Apollo_inst|message[0]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.228 ns                 ; 6.151 ns                ;
; -6.379 ns                               ; None                                                ; IF_frequency[25] ; Apollo:Apollo_inst|msCount[3]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.234 ns                 ; 6.145 ns                ;
; -6.379 ns                               ; None                                                ; IF_frequency[25] ; Apollo:Apollo_inst|msCount[0]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.234 ns                 ; 6.145 ns                ;
; -6.379 ns                               ; None                                                ; IF_frequency[25] ; Apollo:Apollo_inst|msCount[1]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.234 ns                 ; 6.145 ns                ;
; -6.379 ns                               ; None                                                ; IF_frequency[25] ; Apollo:Apollo_inst|msCount[2]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.234 ns                 ; 6.145 ns                ;
; -6.379 ns                               ; None                                                ; IF_frequency[25] ; Apollo:Apollo_inst|msCount[4]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.234 ns                 ; 6.145 ns                ;
; -6.376 ns                               ; None                                                ; IF_frequency[25] ; Apollo:Apollo_inst|message[0]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.228 ns                 ; 6.148 ns                ;
; -6.368 ns                               ; None                                                ; IF_frequency[17] ; Apollo:Apollo_inst|message[1]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.242 ns                 ; 6.126 ns                ;
; -6.368 ns                               ; None                                                ; IF_frequency[17] ; Apollo:Apollo_inst|message[2]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.242 ns                 ; 6.126 ns                ;
; -6.368 ns                               ; None                                                ; IF_frequency[17] ; Apollo:Apollo_inst|message[15]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.242 ns                 ; 6.126 ns                ;
; -6.367 ns                               ; None                                                ; IF_frequency[23] ; Apollo:Apollo_inst|msCount[3]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.240 ns                 ; 6.127 ns                ;
; -6.367 ns                               ; None                                                ; IF_frequency[23] ; Apollo:Apollo_inst|msCount[0]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.240 ns                 ; 6.127 ns                ;
; -6.367 ns                               ; None                                                ; IF_frequency[23] ; Apollo:Apollo_inst|msCount[1]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.240 ns                 ; 6.127 ns                ;
; -6.367 ns                               ; None                                                ; IF_frequency[23] ; Apollo:Apollo_inst|msCount[2]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.240 ns                 ; 6.127 ns                ;
; -6.367 ns                               ; None                                                ; IF_frequency[23] ; Apollo:Apollo_inst|msCount[4]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.240 ns                 ; 6.127 ns                ;
; -6.364 ns                               ; None                                                ; IF_frequency[23] ; Apollo:Apollo_inst|message[0]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.234 ns                 ; 6.130 ns                ;
; -6.357 ns                               ; None                                                ; IF_frequency[9]  ; Apollo:Apollo_inst|msCount[3]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.243 ns                 ; 6.114 ns                ;
; -6.357 ns                               ; None                                                ; IF_frequency[9]  ; Apollo:Apollo_inst|msCount[0]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.243 ns                 ; 6.114 ns                ;
; -6.357 ns                               ; None                                                ; IF_frequency[9]  ; Apollo:Apollo_inst|msCount[1]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.243 ns                 ; 6.114 ns                ;
; -6.357 ns                               ; None                                                ; IF_frequency[9]  ; Apollo:Apollo_inst|msCount[2]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.243 ns                 ; 6.114 ns                ;
; -6.357 ns                               ; None                                                ; IF_frequency[9]  ; Apollo:Apollo_inst|msCount[4]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.243 ns                 ; 6.114 ns                ;
; -6.354 ns                               ; None                                                ; IF_frequency[9]  ; Apollo:Apollo_inst|message[0]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.237 ns                 ; 6.117 ns                ;
; -6.353 ns                               ; None                                                ; IF_frequency[28] ; Apollo:Apollo_inst|message[3]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.230 ns                 ; 6.123 ns                ;
; -6.353 ns                               ; None                                                ; IF_frequency[28] ; Apollo:Apollo_inst|message[4]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.230 ns                 ; 6.123 ns                ;
; -6.353 ns                               ; None                                                ; IF_frequency[28] ; Apollo:Apollo_inst|message[5]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.230 ns                 ; 6.123 ns                ;
; -6.353 ns                               ; None                                                ; IF_frequency[28] ; Apollo:Apollo_inst|message[6]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.230 ns                 ; 6.123 ns                ;
; -6.353 ns                               ; None                                                ; IF_frequency[28] ; Apollo:Apollo_inst|message[7]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.230 ns                 ; 6.123 ns                ;
; -6.353 ns                               ; None                                                ; IF_frequency[28] ; Apollo:Apollo_inst|message[8]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.230 ns                 ; 6.123 ns                ;
; -6.353 ns                               ; None                                                ; IF_frequency[28] ; Apollo:Apollo_inst|message[9]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.230 ns                 ; 6.123 ns                ;
; -6.353 ns                               ; None                                                ; IF_frequency[28] ; Apollo:Apollo_inst|message[10]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.230 ns                 ; 6.123 ns                ;
; -6.353 ns                               ; None                                                ; IF_frequency[28] ; Apollo:Apollo_inst|message[11]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.230 ns                 ; 6.123 ns                ;
; -6.353 ns                               ; None                                                ; IF_frequency[28] ; Apollo:Apollo_inst|message[12]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.230 ns                 ; 6.123 ns                ;
; -6.353 ns                               ; None                                                ; IF_frequency[28] ; Apollo:Apollo_inst|message[13]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.230 ns                 ; 6.123 ns                ;
; -6.353 ns                               ; None                                                ; IF_frequency[28] ; Apollo:Apollo_inst|message[14]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.230 ns                 ; 6.123 ns                ;
; -6.351 ns                               ; None                                                ; IF_frequency[10] ; Apollo:Apollo_inst|message[1]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.232 ns                 ; 6.119 ns                ;
; -6.351 ns                               ; None                                                ; IF_frequency[10] ; Apollo:Apollo_inst|message[2]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.232 ns                 ; 6.119 ns                ;
; -6.351 ns                               ; None                                                ; IF_frequency[10] ; Apollo:Apollo_inst|message[15]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.232 ns                 ; 6.119 ns                ;
; -6.350 ns                               ; None                                                ; IF_frequency[25] ; Apollo:Apollo_inst|message[3]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.230 ns                 ; 6.120 ns                ;
; -6.350 ns                               ; None                                                ; IF_frequency[25] ; Apollo:Apollo_inst|message[4]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.230 ns                 ; 6.120 ns                ;
; -6.350 ns                               ; None                                                ; IF_frequency[25] ; Apollo:Apollo_inst|message[5]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.230 ns                 ; 6.120 ns                ;
; -6.350 ns                               ; None                                                ; IF_frequency[25] ; Apollo:Apollo_inst|message[6]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.230 ns                 ; 6.120 ns                ;
; -6.350 ns                               ; None                                                ; IF_frequency[25] ; Apollo:Apollo_inst|message[7]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.230 ns                 ; 6.120 ns                ;
; -6.350 ns                               ; None                                                ; IF_frequency[25] ; Apollo:Apollo_inst|message[8]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.230 ns                 ; 6.120 ns                ;
; -6.350 ns                               ; None                                                ; IF_frequency[25] ; Apollo:Apollo_inst|message[9]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.230 ns                 ; 6.120 ns                ;
; -6.350 ns                               ; None                                                ; IF_frequency[25] ; Apollo:Apollo_inst|message[10]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.230 ns                 ; 6.120 ns                ;
; -6.350 ns                               ; None                                                ; IF_frequency[25] ; Apollo:Apollo_inst|message[11]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.230 ns                 ; 6.120 ns                ;
; -6.350 ns                               ; None                                                ; IF_frequency[25] ; Apollo:Apollo_inst|message[12]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.230 ns                 ; 6.120 ns                ;
; -6.350 ns                               ; None                                                ; IF_frequency[25] ; Apollo:Apollo_inst|message[13]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.230 ns                 ; 6.120 ns                ;
; -6.350 ns                               ; None                                                ; IF_frequency[25] ; Apollo:Apollo_inst|message[14]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.230 ns                 ; 6.120 ns                ;
; -6.350 ns                               ; None                                                ; IF_frequency[28] ; Apollo:Apollo_inst|timeoutCount[6]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.235 ns                 ; 6.115 ns                ;
; -6.350 ns                               ; None                                                ; IF_frequency[28] ; Apollo:Apollo_inst|timeoutCount[8]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.235 ns                 ; 6.115 ns                ;
; -6.350 ns                               ; None                                                ; IF_frequency[28] ; Apollo:Apollo_inst|timeoutCount[9]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.235 ns                 ; 6.115 ns                ;
; -6.350 ns                               ; None                                                ; IF_frequency[28] ; Apollo:Apollo_inst|timeoutCount[7]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.235 ns                 ; 6.115 ns                ;
; -6.350 ns                               ; None                                                ; IF_frequency[28] ; Apollo:Apollo_inst|timeoutCount[10] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.001 ns                    ; -0.235 ns                 ; 6.115 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                  ;                                     ;                                                                                          ;                                                                                          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------+-------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                              ; To                                 ; From Clock                                                                                           ; To Clock                                                                                             ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 35.795 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|temp_address[1]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.781 ns                 ; 3.986 ns                ;
; 35.795 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|temp_address[2]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.781 ns                 ; 3.986 ns                ;
; 35.795 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|temp_address[3]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.781 ns                 ; 3.986 ns                ;
; 35.795 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|temp_address[4]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.781 ns                 ; 3.986 ns                ;
; 36.165 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[0]         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.767 ns                 ; 3.602 ns                ;
; 36.165 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[3]         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.767 ns                 ; 3.602 ns                ;
; 36.165 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[1]         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.767 ns                 ; 3.602 ns                ;
; 36.165 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[2]         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.767 ns                 ; 3.602 ns                ;
; 36.165 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[4]         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.767 ns                 ; 3.602 ns                ;
; 36.165 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[5]         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.767 ns                 ; 3.602 ns                ;
; 36.165 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[6]         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.767 ns                 ; 3.602 ns                ;
; 36.498 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|address2[2]         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.772 ns                 ; 3.274 ns                ;
; 36.499 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|address2[0]         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.772 ns                 ; 3.273 ns                ;
; 36.504 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|address2[1]         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.772 ns                 ; 3.268 ns                ;
; 36.545 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|address[0]          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.771 ns                 ; 3.226 ns                ;
; 36.545 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|address[1]          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.771 ns                 ; 3.226 ns                ;
; 36.545 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|address[2]          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.771 ns                 ; 3.226 ns                ;
; 36.933 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|MDIO                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.771 ns                 ; 2.838 ns                ;
; 36.991 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read_count[1]       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.764 ns                 ; 2.773 ns                ;
; 36.991 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read_count[2]       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.764 ns                 ; 2.773 ns                ;
; 36.991 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read_count[3]       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.764 ns                 ; 2.773 ns                ;
; 36.991 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read_count[0]       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.764 ns                 ; 2.773 ns                ;
; 36.991 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read_count[4]       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.764 ns                 ; 2.773 ns                ;
; 36.996 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|loop_count[0]       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.763 ns                 ; 2.767 ns                ;
; 36.996 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|loop_count[2]       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.763 ns                 ; 2.767 ns                ;
; 36.996 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|loop_count[3]       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.763 ns                 ; 2.767 ns                ;
; 36.996 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|loop_count[1]       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.763 ns                 ; 2.767 ns                ;
; 36.996 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|loop_count[4]       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.763 ns                 ; 2.767 ns                ;
; 37.281 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|preamble2[0]        ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.777 ns                 ; 2.496 ns                ;
; 37.281 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|preamble2[2]        ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.777 ns                 ; 2.496 ns                ;
; 37.281 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|preamble2[1]        ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.777 ns                 ; 2.496 ns                ;
; 37.281 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|preamble2[3]        ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.777 ns                 ; 2.496 ns                ;
; 37.281 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|preamble2[5]        ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.777 ns                 ; 2.496 ns                ;
; 37.281 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|preamble2[4]        ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.777 ns                 ; 2.496 ns                ;
; 38.470 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|temp_address[0]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.781 ns                 ; 1.311 ns                ;
; 38.531 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|write_done          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.771 ns                 ; 1.240 ns                ;
; 38.542 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read_done           ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.781 ns                 ; 1.239 ns                ;
; 38.654 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read[0]             ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.772 ns                 ; 1.118 ns                ;
; 38.744 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|write[0]            ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 40.000 ns                   ; 39.767 ns                 ; 1.023 ns                ;
; 73.630 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[20]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.770 ns                 ; 6.140 ns                ;
; 73.630 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[21]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.770 ns                 ; 6.140 ns                ;
; 73.630 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[19]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.770 ns                 ; 6.140 ns                ;
; 73.630 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[24]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.770 ns                 ; 6.140 ns                ;
; 73.756 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[20]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.775 ns                 ; 6.019 ns                ;
; 73.756 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[21]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.775 ns                 ; 6.019 ns                ;
; 73.756 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[19]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.775 ns                 ; 6.019 ns                ;
; 73.756 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[24]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.775 ns                 ; 6.019 ns                ;
; 73.944 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[13]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.778 ns                 ; 5.834 ns                ;
; 73.944 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[10]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.778 ns                 ; 5.834 ns                ;
; 73.944 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[15]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.778 ns                 ; 5.834 ns                ;
; 73.944 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[12]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.778 ns                 ; 5.834 ns                ;
; 73.944 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[11]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.778 ns                 ; 5.834 ns                ;
; 74.070 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[13]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.783 ns                 ; 5.713 ns                ;
; 74.070 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[10]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.783 ns                 ; 5.713 ns                ;
; 74.070 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[15]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.783 ns                 ; 5.713 ns                ;
; 74.070 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[12]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.783 ns                 ; 5.713 ns                ;
; 74.070 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[11]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.783 ns                 ; 5.713 ns                ;
; 74.264 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[7]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.777 ns                 ; 5.513 ns                ;
; 74.264 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[6]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.777 ns                 ; 5.513 ns                ;
; 74.344 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[8]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.782 ns                 ; 5.438 ns                ;
; 74.344 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[2]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.782 ns                 ; 5.438 ns                ;
; 74.344 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[1]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.782 ns                 ; 5.438 ns                ;
; 74.344 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[3]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.782 ns                 ; 5.438 ns                ;
; 74.344 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[4]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.782 ns                 ; 5.438 ns                ;
; 74.344 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[0]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.782 ns                 ; 5.438 ns                ;
; 74.344 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[9]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.782 ns                 ; 5.438 ns                ;
; 74.356 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[18]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.770 ns                 ; 5.414 ns                ;
; 74.356 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[22]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.770 ns                 ; 5.414 ns                ;
; 74.356 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[23]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.770 ns                 ; 5.414 ns                ;
; 74.356 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[17]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.770 ns                 ; 5.414 ns                ;
; 74.356 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[16]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.770 ns                 ; 5.414 ns                ;
; 74.390 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[7]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.782 ns                 ; 5.392 ns                ;
; 74.390 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[6]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.782 ns                 ; 5.392 ns                ;
; 74.470 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[8]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.787 ns                 ; 5.317 ns                ;
; 74.470 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[2]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.787 ns                 ; 5.317 ns                ;
; 74.470 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[1]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.787 ns                 ; 5.317 ns                ;
; 74.470 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[3]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.787 ns                 ; 5.317 ns                ;
; 74.470 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[4]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.787 ns                 ; 5.317 ns                ;
; 74.470 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[0]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.787 ns                 ; 5.317 ns                ;
; 74.470 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[9]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.787 ns                 ; 5.317 ns                ;
; 74.482 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[18]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.775 ns                 ; 5.293 ns                ;
; 74.482 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[22]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.775 ns                 ; 5.293 ns                ;
; 74.482 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[23]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.775 ns                 ; 5.293 ns                ;
; 74.482 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[17]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.775 ns                 ; 5.293 ns                ;
; 74.482 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[16]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.775 ns                 ; 5.293 ns                ;
; 74.499 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|CS              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.769 ns                 ; 5.270 ns                ;
; 74.574 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[29]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.771 ns                 ; 5.197 ns                ;
; 74.574 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[31]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.771 ns                 ; 5.197 ns                ;
; 74.574 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[27]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.771 ns                 ; 5.197 ns                ;
; 74.574 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[25]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.771 ns                 ; 5.197 ns                ;
; 74.591 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[5]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.782 ns                 ; 5.191 ns                ;
; 74.591 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[14]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.782 ns                 ; 5.191 ns                ;
; 74.629 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|CS              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.774 ns                 ; 5.145 ns                ;
; 74.700 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[29]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.776 ns                 ; 5.076 ns                ;
; 74.700 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[31]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.776 ns                 ; 5.076 ns                ;
; 74.700 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[27]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.776 ns                 ; 5.076 ns                ;
; 74.700 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[25]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.776 ns                 ; 5.076 ns                ;
; 74.717 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[5]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.787 ns                 ; 5.070 ns                ;
; 74.717 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[14]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.787 ns                 ; 5.070 ns                ;
; 74.905 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[28]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.771 ns                 ; 4.866 ns                ;
; 74.905 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[30]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.771 ns                 ; 4.866 ns                ;
; 74.905 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[26]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.771 ns                 ; 4.866 ns                ;
; 74.996 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[1]  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.770 ns                 ; 4.774 ns                ;
; 74.996 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[2]  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.770 ns                 ; 4.774 ns                ;
; 74.996 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[3]  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.770 ns                 ; 4.774 ns                ;
; 74.996 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[4]  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.770 ns                 ; 4.774 ns                ;
; 74.996 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[5]  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.770 ns                 ; 4.774 ns                ;
; 74.996 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[6]  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.770 ns                 ; 4.774 ns                ;
; 74.996 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[7]  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.770 ns                 ; 4.774 ns                ;
; 74.996 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[8]  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.770 ns                 ; 4.774 ns                ;
; 74.996 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[9]  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.770 ns                 ; 4.774 ns                ;
; 74.996 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[10] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.770 ns                 ; 4.774 ns                ;
; 74.996 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[11] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.770 ns                 ; 4.774 ns                ;
; 74.996 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[12] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.770 ns                 ; 4.774 ns                ;
; 74.996 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[13] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.770 ns                 ; 4.774 ns                ;
; 74.996 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[14] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.770 ns                 ; 4.774 ns                ;
; 74.996 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[15] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.770 ns                 ; 4.774 ns                ;
; 75.031 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[28]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.776 ns                 ; 4.745 ns                ;
; 75.031 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[30]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.776 ns                 ; 4.745 ns                ;
; 75.031 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[26]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.776 ns                 ; 4.745 ns                ;
; 75.068 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|SI              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.769 ns                 ; 4.701 ns                ;
; 75.126 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[1]  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.775 ns                 ; 4.649 ns                ;
; 75.126 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[2]  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.775 ns                 ; 4.649 ns                ;
; 75.126 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[3]  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.775 ns                 ; 4.649 ns                ;
; 75.126 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[4]  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.775 ns                 ; 4.649 ns                ;
; 75.126 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[5]  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.775 ns                 ; 4.649 ns                ;
; 75.126 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[6]  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.775 ns                 ; 4.649 ns                ;
; 75.126 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[7]  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.775 ns                 ; 4.649 ns                ;
; 75.126 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[8]  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.775 ns                 ; 4.649 ns                ;
; 75.126 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[9]  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.775 ns                 ; 4.649 ns                ;
; 75.126 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[10] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.775 ns                 ; 4.649 ns                ;
; 75.126 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[11] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.775 ns                 ; 4.649 ns                ;
; 75.126 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[12] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.775 ns                 ; 4.649 ns                ;
; 75.126 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[13] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.775 ns                 ; 4.649 ns                ;
; 75.126 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[14] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.775 ns                 ; 4.649 ns                ;
; 75.126 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[15] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.775 ns                 ; 4.649 ns                ;
; 75.198 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|SI              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.774 ns                 ; 4.576 ns                ;
; 76.607 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM[0]       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.768 ns                 ; 3.161 ns                ;
; 76.715 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM[0]       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.773 ns                 ; 3.058 ns                ;
; 77.495 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|IP_flag         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.773 ns                 ; 2.278 ns                ;
; 77.544 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|IP_flag         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 80.000 ns                   ; 79.768 ns                 ; 2.224 ns                ;
; 393.266 ns                              ; 148.50 MHz ( period = 6.734 ns )                    ; EEPROM:EEPROM_inst|EEPROM[0]      ; EEPROM:EEPROM_inst|This_MAC[43]    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.768 ns                ; 6.502 ns                ;
; 393.266 ns                              ; 148.50 MHz ( period = 6.734 ns )                    ; EEPROM:EEPROM_inst|EEPROM[0]      ; EEPROM:EEPROM_inst|This_MAC[45]    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.768 ns                ; 6.502 ns                ;
; 393.266 ns                              ; 148.50 MHz ( period = 6.734 ns )                    ; EEPROM:EEPROM_inst|EEPROM[0]      ; EEPROM:EEPROM_inst|This_MAC[44]    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.768 ns                ; 6.502 ns                ;
; 393.266 ns                              ; 148.50 MHz ( period = 6.734 ns )                    ; EEPROM:EEPROM_inst|EEPROM[0]      ; EEPROM:EEPROM_inst|This_MAC[36]    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.768 ns                ; 6.502 ns                ;
; 393.266 ns                              ; 148.50 MHz ( period = 6.734 ns )                    ; EEPROM:EEPROM_inst|EEPROM[0]      ; EEPROM:EEPROM_inst|This_MAC[37]    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.768 ns                ; 6.502 ns                ;
; 393.266 ns                              ; 148.50 MHz ( period = 6.734 ns )                    ; EEPROM:EEPROM_inst|EEPROM[0]      ; EEPROM:EEPROM_inst|This_MAC[35]    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.768 ns                ; 6.502 ns                ;
; 393.526 ns                              ; 154.46 MHz ( period = 6.474 ns )                    ; EEPROM:EEPROM_inst|EEPROM[3]      ; EEPROM:EEPROM_inst|This_IP[20]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.761 ns                ; 6.235 ns                ;
; 393.526 ns                              ; 154.46 MHz ( period = 6.474 ns )                    ; EEPROM:EEPROM_inst|EEPROM[3]      ; EEPROM:EEPROM_inst|This_IP[21]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.761 ns                ; 6.235 ns                ;
; 393.526 ns                              ; 154.46 MHz ( period = 6.474 ns )                    ; EEPROM:EEPROM_inst|EEPROM[3]      ; EEPROM:EEPROM_inst|This_IP[19]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.761 ns                ; 6.235 ns                ;
; 393.526 ns                              ; 154.46 MHz ( period = 6.474 ns )                    ; EEPROM:EEPROM_inst|EEPROM[3]      ; EEPROM:EEPROM_inst|This_IP[24]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.761 ns                ; 6.235 ns                ;
; 393.570 ns                              ; 155.52 MHz ( period = 6.430 ns )                    ; EEPROM:EEPROM_inst|EEPROM[0]      ; EEPROM:EEPROM_inst|This_MAC[24]    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.770 ns                ; 6.200 ns                ;
; 393.570 ns                              ; 155.52 MHz ( period = 6.430 ns )                    ; EEPROM:EEPROM_inst|EEPROM[0]      ; EEPROM:EEPROM_inst|This_MAC[25]    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.770 ns                ; 6.200 ns                ;
; 393.570 ns                              ; 155.52 MHz ( period = 6.430 ns )                    ; EEPROM:EEPROM_inst|EEPROM[0]      ; EEPROM:EEPROM_inst|This_MAC[26]    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.770 ns                ; 6.200 ns                ;
; 393.570 ns                              ; 155.52 MHz ( period = 6.430 ns )                    ; EEPROM:EEPROM_inst|EEPROM[0]      ; EEPROM:EEPROM_inst|This_MAC[42]    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.770 ns                ; 6.200 ns                ;
; 393.570 ns                              ; 155.52 MHz ( period = 6.430 ns )                    ; EEPROM:EEPROM_inst|EEPROM[0]      ; EEPROM:EEPROM_inst|This_MAC[41]    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.770 ns                ; 6.200 ns                ;
; 393.570 ns                              ; 155.52 MHz ( period = 6.430 ns )                    ; EEPROM:EEPROM_inst|EEPROM[0]      ; EEPROM:EEPROM_inst|This_MAC[34]    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.770 ns                ; 6.200 ns                ;
; 393.570 ns                              ; 155.52 MHz ( period = 6.430 ns )                    ; EEPROM:EEPROM_inst|EEPROM[0]      ; EEPROM:EEPROM_inst|This_MAC[33]    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.770 ns                ; 6.200 ns                ;
; 393.662 ns                              ; 157.78 MHz ( period = 6.338 ns )                    ; EEPROM:EEPROM_inst|EEPROM[0]      ; EEPROM:EEPROM_inst|This_MAC[8]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.774 ns                ; 6.112 ns                ;
; 393.662 ns                              ; 157.78 MHz ( period = 6.338 ns )                    ; EEPROM:EEPROM_inst|EEPROM[0]      ; EEPROM:EEPROM_inst|This_MAC[9]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.774 ns                ; 6.112 ns                ;
; 393.705 ns                              ; 158.86 MHz ( period = 6.295 ns )                    ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[20]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.761 ns                ; 6.056 ns                ;
; 393.705 ns                              ; 158.86 MHz ( period = 6.295 ns )                    ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[21]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.761 ns                ; 6.056 ns                ;
; 393.705 ns                              ; 158.86 MHz ( period = 6.295 ns )                    ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[19]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.761 ns                ; 6.056 ns                ;
; 393.705 ns                              ; 158.86 MHz ( period = 6.295 ns )                    ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[24]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.761 ns                ; 6.056 ns                ;
; 393.706 ns                              ; 158.88 MHz ( period = 6.294 ns )                    ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_MAC[43]    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.767 ns                ; 6.061 ns                ;
; 393.706 ns                              ; 158.88 MHz ( period = 6.294 ns )                    ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_MAC[45]    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.767 ns                ; 6.061 ns                ;
; 393.706 ns                              ; 158.88 MHz ( period = 6.294 ns )                    ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_MAC[44]    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.767 ns                ; 6.061 ns                ;
; 393.706 ns                              ; 158.88 MHz ( period = 6.294 ns )                    ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_MAC[36]    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.767 ns                ; 6.061 ns                ;
; 393.706 ns                              ; 158.88 MHz ( period = 6.294 ns )                    ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_MAC[37]    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.767 ns                ; 6.061 ns                ;
; 393.706 ns                              ; 158.88 MHz ( period = 6.294 ns )                    ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_MAC[35]    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.767 ns                ; 6.061 ns                ;
; 393.807 ns                              ; 161.47 MHz ( period = 6.193 ns )                    ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[20]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.761 ns                ; 5.954 ns                ;
; 393.807 ns                              ; 161.47 MHz ( period = 6.193 ns )                    ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[21]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.761 ns                ; 5.954 ns                ;
; 393.807 ns                              ; 161.47 MHz ( period = 6.193 ns )                    ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[19]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.761 ns                ; 5.954 ns                ;
; 393.807 ns                              ; 161.47 MHz ( period = 6.193 ns )                    ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[24]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.761 ns                ; 5.954 ns                ;
; 393.840 ns                              ; 162.34 MHz ( period = 6.160 ns )                    ; EEPROM:EEPROM_inst|EEPROM[3]      ; EEPROM:EEPROM_inst|This_IP[13]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.769 ns                ; 5.929 ns                ;
; 393.840 ns                              ; 162.34 MHz ( period = 6.160 ns )                    ; EEPROM:EEPROM_inst|EEPROM[3]      ; EEPROM:EEPROM_inst|This_IP[10]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.769 ns                ; 5.929 ns                ;
; 393.840 ns                              ; 162.34 MHz ( period = 6.160 ns )                    ; EEPROM:EEPROM_inst|EEPROM[3]      ; EEPROM:EEPROM_inst|This_IP[15]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.769 ns                ; 5.929 ns                ;
; 393.840 ns                              ; 162.34 MHz ( period = 6.160 ns )                    ; EEPROM:EEPROM_inst|EEPROM[3]      ; EEPROM:EEPROM_inst|This_IP[12]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.769 ns                ; 5.929 ns                ;
; 393.840 ns                              ; 162.34 MHz ( period = 6.160 ns )                    ; EEPROM:EEPROM_inst|EEPROM[3]      ; EEPROM:EEPROM_inst|This_IP[11]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.769 ns                ; 5.929 ns                ;
; 393.883 ns                              ; 163.48 MHz ( period = 6.117 ns )                    ; MDIO:MDIO_inst|mask[0]            ; MDIO:MDIO_inst|MDIO                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.768 ns                ; 5.885 ns                ;
; 393.896 ns                              ; 163.83 MHz ( period = 6.104 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[43]    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.767 ns                ; 5.871 ns                ;
; 393.896 ns                              ; 163.83 MHz ( period = 6.104 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[45]    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.767 ns                ; 5.871 ns                ;
; 393.896 ns                              ; 163.83 MHz ( period = 6.104 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[44]    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.767 ns                ; 5.871 ns                ;
; 393.896 ns                              ; 163.83 MHz ( period = 6.104 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[36]    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.767 ns                ; 5.871 ns                ;
; 393.896 ns                              ; 163.83 MHz ( period = 6.104 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[37]    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.767 ns                ; 5.871 ns                ;
; 393.896 ns                              ; 163.83 MHz ( period = 6.104 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[35]    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.767 ns                ; 5.871 ns                ;
; 393.908 ns                              ; 164.15 MHz ( period = 6.092 ns )                    ; EEPROM:EEPROM_inst|EEPROM[0]      ; EEPROM:EEPROM_inst|This_IP[20]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.762 ns                ; 5.854 ns                ;
; 393.908 ns                              ; 164.15 MHz ( period = 6.092 ns )                    ; EEPROM:EEPROM_inst|EEPROM[0]      ; EEPROM:EEPROM_inst|This_IP[21]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.762 ns                ; 5.854 ns                ;
; 393.908 ns                              ; 164.15 MHz ( period = 6.092 ns )                    ; EEPROM:EEPROM_inst|EEPROM[0]      ; EEPROM:EEPROM_inst|This_IP[19]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.762 ns                ; 5.854 ns                ;
; 393.908 ns                              ; 164.15 MHz ( period = 6.092 ns )                    ; EEPROM:EEPROM_inst|EEPROM[0]      ; EEPROM:EEPROM_inst|This_IP[24]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.762 ns                ; 5.854 ns                ;
; 393.923 ns                              ; 164.55 MHz ( period = 6.077 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|This_MAC[43]    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.767 ns                ; 5.844 ns                ;
; 393.923 ns                              ; 164.55 MHz ( period = 6.077 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|This_MAC[45]    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.767 ns                ; 5.844 ns                ;
; 393.923 ns                              ; 164.55 MHz ( period = 6.077 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|This_MAC[44]    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.767 ns                ; 5.844 ns                ;
; 393.923 ns                              ; 164.55 MHz ( period = 6.077 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|This_MAC[36]    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.767 ns                ; 5.844 ns                ;
; 393.923 ns                              ; 164.55 MHz ( period = 6.077 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|This_MAC[37]    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.767 ns                ; 5.844 ns                ;
; 393.923 ns                              ; 164.55 MHz ( period = 6.077 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|This_MAC[35]    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.767 ns                ; 5.844 ns                ;
; 394.010 ns                              ; 166.94 MHz ( period = 5.990 ns )                    ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_MAC[24]    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.769 ns                ; 5.759 ns                ;
; 394.010 ns                              ; 166.94 MHz ( period = 5.990 ns )                    ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_MAC[25]    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.769 ns                ; 5.759 ns                ;
; 394.010 ns                              ; 166.94 MHz ( period = 5.990 ns )                    ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_MAC[26]    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.769 ns                ; 5.759 ns                ;
; 394.010 ns                              ; 166.94 MHz ( period = 5.990 ns )                    ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_MAC[42]    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 400.000 ns                  ; 399.769 ns                ; 5.759 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                   ;                                    ;                                                                                                      ;                                                                                                      ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                 ; To                                                                                                                                                                                                                ; From Clock                                                                                           ; To Clock                                                                                             ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 10.174 ns                               ; 50.89 MHz ( period = 19.652 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]                                                                            ; ASMI_interface:ASMI_int_inst|address[22]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.610 ns                ;
; 10.256 ns                               ; 51.31 MHz ( period = 19.488 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[2]                                                                            ; ASMI_interface:ASMI_int_inst|address[22]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 9.510 ns                ;
; 10.266 ns                               ; 51.37 MHz ( period = 19.468 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[5]                                                                            ; ASMI_interface:ASMI_int_inst|address[22]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 9.500 ns                ;
; 10.266 ns                               ; 51.37 MHz ( period = 19.468 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[5]                                                                            ; ASMI_interface:ASMI_int_inst|address[22]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 9.500 ns                ;
; 10.291 ns                               ; 51.50 MHz ( period = 19.418 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[0]                                                                            ; ASMI_interface:ASMI_int_inst|address[22]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.493 ns                ;
; 10.292 ns                               ; 51.50 MHz ( period = 19.416 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[0]                                                                            ; ASMI_interface:ASMI_int_inst|address[22]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.492 ns                ;
; 10.364 ns                               ; 51.89 MHz ( period = 19.272 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[1]                                                                            ; ASMI_interface:ASMI_int_inst|address[22]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.420 ns                ;
; 10.424 ns                               ; 52.21 MHz ( period = 19.152 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]                                                                            ; ASMI_interface:ASMI_int_inst|address[23]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.360 ns                ;
; 10.424 ns                               ; 52.21 MHz ( period = 19.152 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[8]                                                                            ; ASMI_interface:ASMI_int_inst|address[22]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 9.343 ns                ;
; 10.438 ns                               ; 52.29 MHz ( period = 19.124 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[2]                                                                            ; ASMI_interface:ASMI_int_inst|address[22]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.346 ns                ;
; 10.506 ns                               ; 52.66 MHz ( period = 18.988 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[2]                                                                            ; ASMI_interface:ASMI_int_inst|address[23]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 9.260 ns                ;
; 10.508 ns                               ; 52.68 MHz ( period = 18.984 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[3]                                                                            ; ASMI_interface:ASMI_int_inst|address[22]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.276 ns                ;
; 10.511 ns                               ; 52.69 MHz ( period = 18.978 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[3]                                                                            ; ASMI_interface:ASMI_int_inst|address[22]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.273 ns                ;
; 10.516 ns                               ; 52.72 MHz ( period = 18.968 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[5]                                                                            ; ASMI_interface:ASMI_int_inst|address[23]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 9.250 ns                ;
; 10.516 ns                               ; 52.72 MHz ( period = 18.968 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[5]                                                                            ; ASMI_interface:ASMI_int_inst|address[23]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 9.250 ns                ;
; 10.533 ns                               ; 52.82 MHz ( period = 18.934 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[6]                                                                            ; ASMI_interface:ASMI_int_inst|address[22]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 9.233 ns                ;
; 10.541 ns                               ; 52.86 MHz ( period = 18.918 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[0]                                                                            ; ASMI_interface:ASMI_int_inst|address[23]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.243 ns                ;
; 10.542 ns                               ; 52.87 MHz ( period = 18.916 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[0]                                                                            ; ASMI_interface:ASMI_int_inst|address[23]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.242 ns                ;
; 10.552 ns                               ; 52.92 MHz ( period = 18.896 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[6]                                                                            ; ASMI_interface:ASMI_int_inst|address[22]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 9.214 ns                ;
; 10.568 ns                               ; 53.01 MHz ( period = 18.864 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[4]                                                                            ; ASMI_interface:ASMI_int_inst|address[22]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.216 ns                ;
; 10.571 ns                               ; 53.03 MHz ( period = 18.858 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]                                                                            ; ASMI_interface:ASMI_int_inst|address[20]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.213 ns                ;
; 10.614 ns                               ; 53.27 MHz ( period = 18.772 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[1]                                                                            ; ASMI_interface:ASMI_int_inst|address[23]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.170 ns                ;
; 10.653 ns                               ; 53.49 MHz ( period = 18.694 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[2]                                                                            ; ASMI_interface:ASMI_int_inst|address[20]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 9.113 ns                ;
; 10.663 ns                               ; 53.55 MHz ( period = 18.674 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[5]                                                                            ; ASMI_interface:ASMI_int_inst|address[20]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 9.103 ns                ;
; 10.663 ns                               ; 53.55 MHz ( period = 18.674 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[5]                                                                            ; ASMI_interface:ASMI_int_inst|address[20]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 9.103 ns                ;
; 10.674 ns                               ; 53.61 MHz ( period = 18.652 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[8]                                                                            ; ASMI_interface:ASMI_int_inst|address[23]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 9.093 ns                ;
; 10.688 ns                               ; 53.69 MHz ( period = 18.624 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[2]                                                                            ; ASMI_interface:ASMI_int_inst|address[23]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.096 ns                ;
; 10.688 ns                               ; 53.69 MHz ( period = 18.624 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[0]                                                                            ; ASMI_interface:ASMI_int_inst|address[20]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.096 ns                ;
; 10.689 ns                               ; 53.70 MHz ( period = 18.622 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[0]                                                                            ; ASMI_interface:ASMI_int_inst|address[20]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.095 ns                ;
; 10.713 ns                               ; 53.84 MHz ( period = 18.574 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]                                                                            ; ASMI_interface:ASMI_int_inst|address[17]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.071 ns                ;
; 10.728 ns                               ; 53.93 MHz ( period = 18.544 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[4]                                                                            ; ASMI_interface:ASMI_int_inst|address[22]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.056 ns                ;
; 10.758 ns                               ; 54.10 MHz ( period = 18.484 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[3]                                                                            ; ASMI_interface:ASMI_int_inst|address[23]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.026 ns                ;
; 10.761 ns                               ; 54.12 MHz ( period = 18.478 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[3]                                                                            ; ASMI_interface:ASMI_int_inst|address[23]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.023 ns                ;
; 10.761 ns                               ; 54.12 MHz ( period = 18.478 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[1]                                                                            ; ASMI_interface:ASMI_int_inst|address[20]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.023 ns                ;
; 10.763 ns                               ; 54.13 MHz ( period = 18.474 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]                                                                            ; ASMI_interface:ASMI_int_inst|address[21]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.021 ns                ;
; 10.783 ns                               ; 54.25 MHz ( period = 18.434 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[6]                                                                            ; ASMI_interface:ASMI_int_inst|address[23]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 8.983 ns                ;
; 10.795 ns                               ; 54.32 MHz ( period = 18.410 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[2]                                                                            ; ASMI_interface:ASMI_int_inst|address[17]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 8.971 ns                ;
; 10.802 ns                               ; 54.36 MHz ( period = 18.396 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[6]                                                                            ; ASMI_interface:ASMI_int_inst|address[23]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 8.964 ns                ;
; 10.805 ns                               ; 54.38 MHz ( period = 18.390 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]                                                                            ; ASMI_interface:ASMI_int_inst|address[18]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.979 ns                ;
; 10.805 ns                               ; 54.38 MHz ( period = 18.390 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[5]                                                                            ; ASMI_interface:ASMI_int_inst|address[17]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 8.961 ns                ;
; 10.805 ns                               ; 54.38 MHz ( period = 18.390 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[5]                                                                            ; ASMI_interface:ASMI_int_inst|address[17]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 8.961 ns                ;
; 10.815 ns                               ; 54.44 MHz ( period = 18.370 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[8]                                                                            ; ASMI_interface:ASMI_int_inst|address[22]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 8.952 ns                ;
; 10.818 ns                               ; 54.45 MHz ( period = 18.364 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[4]                                                                            ; ASMI_interface:ASMI_int_inst|address[23]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.966 ns                ;
; 10.821 ns                               ; 54.47 MHz ( period = 18.358 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[8]                                                                            ; ASMI_interface:ASMI_int_inst|address[20]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 8.946 ns                ;
; 10.830 ns                               ; 54.53 MHz ( period = 18.340 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[0]                                                                            ; ASMI_interface:ASMI_int_inst|address[17]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.954 ns                ;
; 10.831 ns                               ; 54.53 MHz ( period = 18.338 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[0]                                                                            ; ASMI_interface:ASMI_int_inst|address[17]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.953 ns                ;
; 10.835 ns                               ; 54.56 MHz ( period = 18.330 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[2]                                                                            ; ASMI_interface:ASMI_int_inst|address[20]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.949 ns                ;
; 10.845 ns                               ; 54.61 MHz ( period = 18.310 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[2]                                                                            ; ASMI_interface:ASMI_int_inst|address[21]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 8.921 ns                ;
; 10.855 ns                               ; 54.67 MHz ( period = 18.290 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[5]                                                                            ; ASMI_interface:ASMI_int_inst|address[21]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 8.911 ns                ;
; 10.855 ns                               ; 54.67 MHz ( period = 18.290 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[5]                                                                            ; ASMI_interface:ASMI_int_inst|address[21]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 8.911 ns                ;
; 10.880 ns                               ; 54.82 MHz ( period = 18.240 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[0]                                                                            ; ASMI_interface:ASMI_int_inst|address[21]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.904 ns                ;
; 10.881 ns                               ; 54.83 MHz ( period = 18.238 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[0]                                                                            ; ASMI_interface:ASMI_int_inst|address[21]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.903 ns                ;
; 10.887 ns                               ; 54.87 MHz ( period = 18.226 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[2]                                                                            ; ASMI_interface:ASMI_int_inst|address[18]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 8.879 ns                ;
; 10.897 ns                               ; 54.93 MHz ( period = 18.206 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[5]                                                                            ; ASMI_interface:ASMI_int_inst|address[18]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 8.869 ns                ;
; 10.897 ns                               ; 54.93 MHz ( period = 18.206 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[5]                                                                            ; ASMI_interface:ASMI_int_inst|address[18]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 8.869 ns                ;
; 10.903 ns                               ; 54.96 MHz ( period = 18.194 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[1]                                                                            ; ASMI_interface:ASMI_int_inst|address[17]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.881 ns                ;
; 10.905 ns                               ; 54.98 MHz ( period = 18.190 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[3]                                                                            ; ASMI_interface:ASMI_int_inst|address[20]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.879 ns                ;
; 10.908 ns                               ; 54.99 MHz ( period = 18.184 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[3]                                                                            ; ASMI_interface:ASMI_int_inst|address[20]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.876 ns                ;
; 10.909 ns                               ; 55.00 MHz ( period = 18.182 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]                                                                            ; ASMI_interface:ASMI_int_inst|address[19]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.875 ns                ;
; 10.922 ns                               ; 55.08 MHz ( period = 18.156 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[0]                                                                            ; ASMI_interface:ASMI_int_inst|address[18]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.862 ns                ;
; 10.923 ns                               ; 55.08 MHz ( period = 18.154 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[0]                                                                            ; ASMI_interface:ASMI_int_inst|address[18]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.861 ns                ;
; 10.930 ns                               ; 55.13 MHz ( period = 18.140 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[6]                                                                            ; ASMI_interface:ASMI_int_inst|address[20]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 8.836 ns                ;
; 10.949 ns                               ; 55.24 MHz ( period = 18.102 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]                                                                            ; ASMI_interface:ASMI_int_inst|address[16]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.835 ns                ;
; 10.949 ns                               ; 55.24 MHz ( period = 18.102 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[6]                                                                            ; ASMI_interface:ASMI_int_inst|address[20]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 8.817 ns                ;
; 10.953 ns                               ; 55.27 MHz ( period = 18.094 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[1]                                                                            ; ASMI_interface:ASMI_int_inst|address[21]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.831 ns                ;
; 10.963 ns                               ; 55.33 MHz ( period = 18.074 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[8]                                                                            ; ASMI_interface:ASMI_int_inst|address[17]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 8.804 ns                ;
; 10.965 ns                               ; 55.34 MHz ( period = 18.070 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[4]                                                                            ; ASMI_interface:ASMI_int_inst|address[20]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.819 ns                ;
; 10.977 ns                               ; 55.41 MHz ( period = 18.046 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[2]                                                                            ; ASMI_interface:ASMI_int_inst|address[17]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.807 ns                ;
; 10.978 ns                               ; 55.42 MHz ( period = 18.044 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[4]                                                                            ; ASMI_interface:ASMI_int_inst|address[23]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.806 ns                ;
; 10.991 ns                               ; 55.50 MHz ( period = 18.018 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[2]                                                                            ; ASMI_interface:ASMI_int_inst|address[19]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 8.775 ns                ;
; 10.995 ns                               ; 55.52 MHz ( period = 18.010 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[1]                                                                            ; ASMI_interface:ASMI_int_inst|address[18]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.789 ns                ;
; 11.001 ns                               ; 55.56 MHz ( period = 17.998 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[5]                                                                            ; ASMI_interface:ASMI_int_inst|address[19]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 8.765 ns                ;
; 11.001 ns                               ; 55.56 MHz ( period = 17.998 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[5]                                                                            ; ASMI_interface:ASMI_int_inst|address[19]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 8.765 ns                ;
; 11.013 ns                               ; 55.64 MHz ( period = 17.974 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[8]                                                                            ; ASMI_interface:ASMI_int_inst|address[21]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 8.754 ns                ;
; 11.013 ns                               ; 55.64 MHz ( period = 17.974 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[7]                                                                            ; ASMI_interface:ASMI_int_inst|address[22]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.771 ns                ;
; 11.026 ns                               ; 55.72 MHz ( period = 17.948 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[0]                                                                            ; ASMI_interface:ASMI_int_inst|address[19]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.758 ns                ;
; 11.027 ns                               ; 55.72 MHz ( period = 17.946 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[2]                                                                            ; ASMI_interface:ASMI_int_inst|address[21]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.757 ns                ;
; 11.027 ns                               ; 55.72 MHz ( period = 17.946 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[0]                                                                            ; ASMI_interface:ASMI_int_inst|address[19]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.757 ns                ;
; 11.031 ns                               ; 55.75 MHz ( period = 17.938 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[2]                                                                            ; ASMI_interface:ASMI_int_inst|address[16]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 8.735 ns                ;
; 11.041 ns                               ; 55.81 MHz ( period = 17.918 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[5]                                                                            ; ASMI_interface:ASMI_int_inst|address[16]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 8.725 ns                ;
; 11.041 ns                               ; 55.81 MHz ( period = 17.918 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[5]                                                                            ; ASMI_interface:ASMI_int_inst|address[16]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 8.725 ns                ;
; 11.047 ns                               ; 55.85 MHz ( period = 17.906 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[3]                                                                            ; ASMI_interface:ASMI_int_inst|address[17]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.737 ns                ;
; 11.050 ns                               ; 55.87 MHz ( period = 17.900 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[3]                                                                            ; ASMI_interface:ASMI_int_inst|address[17]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.734 ns                ;
; 11.055 ns                               ; 55.90 MHz ( period = 17.890 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[8]                                                                            ; ASMI_interface:ASMI_int_inst|address[18]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 8.712 ns                ;
; 11.065 ns                               ; 55.96 MHz ( period = 17.870 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[8]                                                                            ; ASMI_interface:ASMI_int_inst|address[23]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 8.702 ns                ;
; 11.066 ns                               ; 55.97 MHz ( period = 17.868 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[0]                                                                            ; ASMI_interface:ASMI_int_inst|address[16]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.718 ns                ;
; 11.067 ns                               ; 55.97 MHz ( period = 17.866 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[0]                                                                            ; ASMI_interface:ASMI_int_inst|address[16]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.717 ns                ;
; 11.069 ns                               ; 55.98 MHz ( period = 17.862 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[2]                                                                            ; ASMI_interface:ASMI_int_inst|address[18]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.715 ns                ;
; 11.072 ns                               ; 56.00 MHz ( period = 17.856 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[6]                                                                            ; ASMI_interface:ASMI_int_inst|address[17]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 8.694 ns                ;
; 11.091 ns                               ; 56.12 MHz ( period = 17.818 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[6]                                                                            ; ASMI_interface:ASMI_int_inst|address[17]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 8.675 ns                ;
; 11.097 ns                               ; 56.16 MHz ( period = 17.806 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[3]                                                                            ; ASMI_interface:ASMI_int_inst|address[21]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.687 ns                ;
; 11.099 ns                               ; 56.17 MHz ( period = 17.802 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[1]                                                                            ; ASMI_interface:ASMI_int_inst|address[19]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.685 ns                ;
; 11.100 ns                               ; 56.18 MHz ( period = 17.800 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[3]                                                                            ; ASMI_interface:ASMI_int_inst|address[21]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.684 ns                ;
; 11.107 ns                               ; 56.22 MHz ( period = 17.786 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[4]                                                                            ; ASMI_interface:ASMI_int_inst|address[17]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.677 ns                ;
; 11.122 ns                               ; 56.32 MHz ( period = 17.756 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[6]                                                                            ; ASMI_interface:ASMI_int_inst|address[21]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 8.644 ns                ;
; 11.125 ns                               ; 56.34 MHz ( period = 17.750 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[4]                                                                            ; ASMI_interface:ASMI_int_inst|address[20]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.659 ns                ;
; 11.139 ns                               ; 56.43 MHz ( period = 17.722 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[3]                                                                            ; ASMI_interface:ASMI_int_inst|address[18]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.645 ns                ;
; 11.139 ns                               ; 56.43 MHz ( period = 17.722 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[1]                                                                            ; ASMI_interface:ASMI_int_inst|address[16]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.645 ns                ;
; 11.141 ns                               ; 56.44 MHz ( period = 17.718 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[6]                                                                            ; ASMI_interface:ASMI_int_inst|address[21]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 8.625 ns                ;
; 11.142 ns                               ; 56.45 MHz ( period = 17.716 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[3]                                                                            ; ASMI_interface:ASMI_int_inst|address[18]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.642 ns                ;
; 11.157 ns                               ; 56.54 MHz ( period = 17.686 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[4]                                                                            ; ASMI_interface:ASMI_int_inst|address[21]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.627 ns                ;
; 11.159 ns                               ; 56.55 MHz ( period = 17.682 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[8]                                                                            ; ASMI_interface:ASMI_int_inst|address[19]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 8.608 ns                ;
; 11.164 ns                               ; 56.59 MHz ( period = 17.672 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[6]                                                                            ; ASMI_interface:ASMI_int_inst|address[18]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 8.602 ns                ;
; 11.168 ns                               ; 56.61 MHz ( period = 17.664 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[7]                                                                            ; ASMI_interface:ASMI_int_inst|address[22]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.616 ns                ;
; 11.173 ns                               ; 56.64 MHz ( period = 17.654 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[2]                                                                            ; ASMI_interface:ASMI_int_inst|address[19]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.611 ns                ;
; 11.183 ns                               ; 56.71 MHz ( period = 17.634 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[6]                                                                            ; ASMI_interface:ASMI_int_inst|address[18]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 8.583 ns                ;
; 11.199 ns                               ; 56.81 MHz ( period = 17.602 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[4]                                                                            ; ASMI_interface:ASMI_int_inst|address[18]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.585 ns                ;
; 11.199 ns                               ; 56.81 MHz ( period = 17.602 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[8]                                                                            ; ASMI_interface:ASMI_int_inst|address[16]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 8.568 ns                ;
; 11.212 ns                               ; 56.90 MHz ( period = 17.576 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[8]                                                                            ; ASMI_interface:ASMI_int_inst|address[20]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 8.555 ns                ;
; 11.213 ns                               ; 56.90 MHz ( period = 17.574 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[2]                                                                            ; ASMI_interface:ASMI_int_inst|address[16]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.571 ns                ;
; 11.243 ns                               ; 57.10 MHz ( period = 17.514 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[3]                                                                            ; ASMI_interface:ASMI_int_inst|address[19]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.541 ns                ;
; 11.246 ns                               ; 57.12 MHz ( period = 17.508 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[3]                                                                            ; ASMI_interface:ASMI_int_inst|address[19]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.538 ns                ;
; 11.263 ns                               ; 57.23 MHz ( period = 17.474 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[7]                                                                            ; ASMI_interface:ASMI_int_inst|address[23]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.521 ns                ;
; 11.267 ns                               ; 57.25 MHz ( period = 17.466 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[4]                                                                            ; ASMI_interface:ASMI_int_inst|address[17]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.517 ns                ;
; 11.268 ns                               ; 57.26 MHz ( period = 17.464 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[6]                                                                            ; ASMI_interface:ASMI_int_inst|address[19]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 8.498 ns                ;
; 11.271 ns                               ; 57.28 MHz ( period = 17.458 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_erase_reg                                                            ; ASMI_interface:ASMI_int_inst|address[22]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.770 ns                 ; 8.499 ns                ;
; 11.283 ns                               ; 57.36 MHz ( period = 17.434 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[3]                                                                            ; ASMI_interface:ASMI_int_inst|address[16]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.501 ns                ;
; 11.286 ns                               ; 57.38 MHz ( period = 17.428 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[3]                                                                            ; ASMI_interface:ASMI_int_inst|address[16]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.498 ns                ;
; 11.287 ns                               ; 57.39 MHz ( period = 17.426 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[6]                                                                            ; ASMI_interface:ASMI_int_inst|address[19]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 8.479 ns                ;
; 11.303 ns                               ; 57.49 MHz ( period = 17.394 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[4]                                                                            ; ASMI_interface:ASMI_int_inst|address[19]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.481 ns                ;
; 11.305 ns                               ; 57.50 MHz ( period = 17.390 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg                                                                ; ASMI_interface:ASMI_int_inst|address[22]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.770 ns                 ; 8.465 ns                ;
; 11.308 ns                               ; 57.52 MHz ( period = 17.384 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[6]                                                                            ; ASMI_interface:ASMI_int_inst|address[16]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 8.458 ns                ;
; 11.317 ns                               ; 57.58 MHz ( period = 17.366 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[4]                                                                            ; ASMI_interface:ASMI_int_inst|address[21]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.467 ns                ;
; 11.327 ns                               ; 57.65 MHz ( period = 17.346 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[6]                                                                            ; ASMI_interface:ASMI_int_inst|address[16]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.766 ns                 ; 8.439 ns                ;
; 11.343 ns                               ; 57.76 MHz ( period = 17.314 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[4]                                                                            ; ASMI_interface:ASMI_int_inst|address[16]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.441 ns                ;
; 11.354 ns                               ; 57.83 MHz ( period = 17.292 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[8]                                                                            ; ASMI_interface:ASMI_int_inst|address[17]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 8.413 ns                ;
; 11.359 ns                               ; 57.86 MHz ( period = 17.282 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[4]                                                                            ; ASMI_interface:ASMI_int_inst|address[18]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.425 ns                ;
; 11.404 ns                               ; 58.17 MHz ( period = 17.192 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[8]                                                                            ; ASMI_interface:ASMI_int_inst|address[21]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 8.363 ns                ;
; 11.410 ns                               ; 58.21 MHz ( period = 17.180 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[7]                                                                            ; ASMI_interface:ASMI_int_inst|address[20]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.374 ns                ;
; 11.418 ns                               ; 58.26 MHz ( period = 17.164 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[7]                                                                            ; ASMI_interface:ASMI_int_inst|address[23]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.366 ns                ;
; 11.446 ns                               ; 58.45 MHz ( period = 17.108 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[8]                                                                            ; ASMI_interface:ASMI_int_inst|address[18]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 8.321 ns                ;
; 11.463 ns                               ; 58.57 MHz ( period = 17.074 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[4]                                                                            ; ASMI_interface:ASMI_int_inst|address[19]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.321 ns                ;
; 11.503 ns                               ; 58.84 MHz ( period = 16.994 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[4]                                                                            ; ASMI_interface:ASMI_int_inst|address[16]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.281 ns                ;
; 11.521 ns                               ; 58.97 MHz ( period = 16.958 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_erase_reg                                                            ; ASMI_interface:ASMI_int_inst|address[23]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.770 ns                 ; 8.249 ns                ;
; 11.550 ns                               ; 59.17 MHz ( period = 16.900 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[8]                                                                            ; ASMI_interface:ASMI_int_inst|address[19]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 8.217 ns                ;
; 11.552 ns                               ; 59.19 MHz ( period = 16.896 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[7]                                                                            ; ASMI_interface:ASMI_int_inst|address[17]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.232 ns                ;
; 11.555 ns                               ; 59.21 MHz ( period = 16.890 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg                                                                ; ASMI_interface:ASMI_int_inst|address[23]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.770 ns                 ; 8.215 ns                ;
; 11.565 ns                               ; 59.28 MHz ( period = 16.870 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[7]                                                                            ; ASMI_interface:ASMI_int_inst|address[20]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.219 ns                ;
; 11.577 ns                               ; 59.36 MHz ( period = 16.846 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[9]                                                                            ; ASMI_interface:ASMI_int_inst|address[22]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 8.190 ns                ;
; 11.590 ns                               ; 59.45 MHz ( period = 16.820 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[8]                                                                            ; ASMI_interface:ASMI_int_inst|address[16]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 8.177 ns                ;
; 11.602 ns                               ; 59.54 MHz ( period = 16.796 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[7]                                                                            ; ASMI_interface:ASMI_int_inst|address[21]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.182 ns                ;
; 11.644 ns                               ; 59.84 MHz ( period = 16.712 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[7]                                                                            ; ASMI_interface:ASMI_int_inst|address[18]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.140 ns                ;
; 11.668 ns                               ; 60.01 MHz ( period = 16.664 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_erase_reg                                                            ; ASMI_interface:ASMI_int_inst|address[20]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.770 ns                 ; 8.102 ns                ;
; 11.702 ns                               ; 60.26 MHz ( period = 16.596 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg                                                                ; ASMI_interface:ASMI_int_inst|address[20]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.770 ns                 ; 8.068 ns                ;
; 11.707 ns                               ; 60.29 MHz ( period = 16.586 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[7]                                                                            ; ASMI_interface:ASMI_int_inst|address[17]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.077 ns                ;
; 11.745 ns                               ; 60.57 MHz ( period = 16.510 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_rstat_reg                                                          ; ASMI_interface:ASMI_int_inst|address[22]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.004 ns                ;
; 11.748 ns                               ; 60.59 MHz ( period = 16.504 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[7]                                                                            ; ASMI_interface:ASMI_int_inst|address[19]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.036 ns                ;
; 11.757 ns                               ; 60.66 MHz ( period = 16.486 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[7]                                                                            ; ASMI_interface:ASMI_int_inst|address[21]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.027 ns                ;
; 11.788 ns                               ; 60.89 MHz ( period = 16.424 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[7]                                                                            ; ASMI_interface:ASMI_int_inst|address[16]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 7.996 ns                ;
; 11.799 ns                               ; 60.97 MHz ( period = 16.402 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[7]                                                                            ; ASMI_interface:ASMI_int_inst|address[18]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 7.985 ns                ;
; 11.810 ns                               ; 61.05 MHz ( period = 16.380 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_erase_reg                                                            ; ASMI_interface:ASMI_int_inst|address[17]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.770 ns                 ; 7.960 ns                ;
; 11.827 ns                               ; 61.18 MHz ( period = 16.346 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[9]                                                                            ; ASMI_interface:ASMI_int_inst|address[23]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 7.940 ns                ;
; 11.844 ns                               ; 61.30 MHz ( period = 16.312 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg                                                                ; ASMI_interface:ASMI_int_inst|address[17]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.770 ns                 ; 7.926 ns                ;
; 11.860 ns                               ; 61.43 MHz ( period = 16.280 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_erase_reg                                                            ; ASMI_interface:ASMI_int_inst|address[21]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.770 ns                 ; 7.910 ns                ;
; 11.894 ns                               ; 61.68 MHz ( period = 16.212 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg                                                                ; ASMI_interface:ASMI_int_inst|address[21]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.770 ns                 ; 7.876 ns                ;
; 11.902 ns                               ; 61.74 MHz ( period = 16.196 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_erase_reg                                                            ; ASMI_interface:ASMI_int_inst|address[18]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.770 ns                 ; 7.868 ns                ;
; 11.903 ns                               ; 61.75 MHz ( period = 16.194 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[7]                                                                            ; ASMI_interface:ASMI_int_inst|address[19]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 7.881 ns                ;
; 11.908 ns                               ; 61.79 MHz ( period = 16.184 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[9]                                                                            ; ASMI_interface:ASMI_int_inst|address[22]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 7.859 ns                ;
; 11.936 ns                               ; 62.00 MHz ( period = 16.128 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg                                                                ; ASMI_interface:ASMI_int_inst|address[18]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.770 ns                 ; 7.834 ns                ;
; 11.943 ns                               ; 62.06 MHz ( period = 16.114 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[7]                                                                            ; ASMI_interface:ASMI_int_inst|address[16]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 7.841 ns                ;
; 11.974 ns                               ; 62.30 MHz ( period = 16.052 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[9]                                                                            ; ASMI_interface:ASMI_int_inst|address[20]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 7.793 ns                ;
; 11.995 ns                               ; 62.46 MHz ( period = 16.010 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_rstat_reg                                                          ; ASMI_interface:ASMI_int_inst|address[23]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.754 ns                ;
; 12.006 ns                               ; 62.55 MHz ( period = 15.988 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_erase_reg                                                            ; ASMI_interface:ASMI_int_inst|address[19]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.770 ns                 ; 7.764 ns                ;
; 12.040 ns                               ; 62.81 MHz ( period = 15.920 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg                                                                ; ASMI_interface:ASMI_int_inst|address[19]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.770 ns                 ; 7.730 ns                ;
; 12.046 ns                               ; 62.86 MHz ( period = 15.908 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_erase_reg                                                            ; ASMI_interface:ASMI_int_inst|address[16]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.770 ns                 ; 7.724 ns                ;
; 12.080 ns                               ; 63.13 MHz ( period = 15.840 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg                                                                ; ASMI_interface:ASMI_int_inst|address[16]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.770 ns                 ; 7.690 ns                ;
; 12.116 ns                               ; 63.42 MHz ( period = 15.768 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[9]                                                                            ; ASMI_interface:ASMI_int_inst|address[17]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 7.651 ns                ;
; 12.142 ns                               ; 63.63 MHz ( period = 15.716 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_rstat_reg                                                          ; ASMI_interface:ASMI_int_inst|address[20]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.607 ns                ;
; 12.158 ns                               ; 63.76 MHz ( period = 15.684 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[9]                                                                            ; ASMI_interface:ASMI_int_inst|address[23]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 7.609 ns                ;
; 12.166 ns                               ; 63.82 MHz ( period = 15.668 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[9]                                                                            ; ASMI_interface:ASMI_int_inst|address[21]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 7.601 ns                ;
; 12.174 ns                               ; 63.89 MHz ( period = 15.652 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]                                                                            ; ASMI_interface:ASMI_int_inst|address[9]                                                                                                                                                                           ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.787 ns                 ; 7.613 ns                ;
; 12.203 ns                               ; 64.13 MHz ( period = 15.594 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]                                                                            ; ASMI_interface:ASMI_int_inst|address[15]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.787 ns                 ; 7.584 ns                ;
; 12.208 ns                               ; 64.17 MHz ( period = 15.584 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[9]                                                                            ; ASMI_interface:ASMI_int_inst|address[18]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 7.559 ns                ;
; 12.256 ns                               ; 64.57 MHz ( period = 15.488 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]                                                                            ; ASMI_interface:ASMI_int_inst|address[14]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.787 ns                 ; 7.531 ns                ;
; 12.256 ns                               ; 64.57 MHz ( period = 15.488 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[2]                                                                            ; ASMI_interface:ASMI_int_inst|address[9]                                                                                                                                                                           ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.769 ns                 ; 7.513 ns                ;
; 12.266 ns                               ; 64.65 MHz ( period = 15.468 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[5]                                                                            ; ASMI_interface:ASMI_int_inst|address[9]                                                                                                                                                                           ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.769 ns                 ; 7.503 ns                ;
; 12.266 ns                               ; 64.65 MHz ( period = 15.468 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[5]                                                                            ; ASMI_interface:ASMI_int_inst|address[9]                                                                                                                                                                           ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.769 ns                 ; 7.503 ns                ;
; 12.284 ns                               ; 64.80 MHz ( period = 15.432 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_rstat_reg                                                          ; ASMI_interface:ASMI_int_inst|address[17]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.465 ns                ;
; 12.285 ns                               ; 64.81 MHz ( period = 15.430 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[2]                                                                            ; ASMI_interface:ASMI_int_inst|address[15]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.769 ns                 ; 7.484 ns                ;
; 12.291 ns                               ; 64.86 MHz ( period = 15.418 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[0]                                                                            ; ASMI_interface:ASMI_int_inst|address[9]                                                                                                                                                                           ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.787 ns                 ; 7.496 ns                ;
; 12.292 ns                               ; 64.87 MHz ( period = 15.416 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[0]                                                                            ; ASMI_interface:ASMI_int_inst|address[9]                                                                                                                                                                           ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.787 ns                 ; 7.495 ns                ;
; 12.295 ns                               ; 64.89 MHz ( period = 15.410 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[5]                                                                            ; ASMI_interface:ASMI_int_inst|address[15]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.769 ns                 ; 7.474 ns                ;
; 12.295 ns                               ; 64.89 MHz ( period = 15.410 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[5]                                                                            ; ASMI_interface:ASMI_int_inst|address[15]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.769 ns                 ; 7.474 ns                ;
; 12.305 ns                               ; 64.98 MHz ( period = 15.390 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[9]                                                                            ; ASMI_interface:ASMI_int_inst|address[20]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 7.462 ns                ;
; 12.312 ns                               ; 65.04 MHz ( period = 15.376 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[9]                                                                            ; ASMI_interface:ASMI_int_inst|address[19]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 7.455 ns                ;
; 12.320 ns                               ; 65.10 MHz ( period = 15.360 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[0]                                                                            ; ASMI_interface:ASMI_int_inst|address[15]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.787 ns                 ; 7.467 ns                ;
; 12.321 ns                               ; 65.11 MHz ( period = 15.358 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[0]                                                                            ; ASMI_interface:ASMI_int_inst|address[15]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.787 ns                 ; 7.466 ns                ;
; 12.328 ns                               ; 65.17 MHz ( period = 15.344 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]                                                                            ; ASMI_interface:ASMI_int_inst|address[13]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.787 ns                 ; 7.459 ns                ;
; 12.334 ns                               ; 65.22 MHz ( period = 15.332 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_rstat_reg                                                          ; ASMI_interface:ASMI_int_inst|address[21]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.415 ns                ;
; 12.338 ns                               ; 65.26 MHz ( period = 15.324 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[2]                                                                            ; ASMI_interface:ASMI_int_inst|address[14]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.769 ns                 ; 7.431 ns                ;
; 12.348 ns                               ; 65.34 MHz ( period = 15.304 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[5]                                                                            ; ASMI_interface:ASMI_int_inst|address[14]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.769 ns                 ; 7.421 ns                ;
; 12.348 ns                               ; 65.34 MHz ( period = 15.304 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[5]                                                                            ; ASMI_interface:ASMI_int_inst|address[14]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.769 ns                 ; 7.421 ns                ;
; 12.350 ns                               ; 65.36 MHz ( period = 15.300 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]                                                                            ; ASMI_interface:ASMI_int_inst|address[11]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.787 ns                 ; 7.437 ns                ;
; 12.352 ns                               ; 65.38 MHz ( period = 15.296 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[9]                                                                            ; ASMI_interface:ASMI_int_inst|address[16]                                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 7.415 ns                ;
; 12.364 ns                               ; 65.48 MHz ( period = 15.272 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[1]                                                                            ; ASMI_interface:ASMI_int_inst|address[9]                                                                                                                                                                           ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.787 ns                 ; 7.423 ns                ;
; 12.367 ns                               ; 65.51 MHz ( period = 15.266 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[8] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 7.386 ns                ;
; 12.367 ns                               ; 65.51 MHz ( period = 15.266 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[7] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 7.386 ns                ;
; 12.367 ns                               ; 65.51 MHz ( period = 15.266 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[6] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 7.386 ns                ;
; 12.367 ns                               ; 65.51 MHz ( period = 15.266 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[5] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 7.386 ns                ;
; 12.367 ns                               ; 65.51 MHz ( period = 15.266 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[4] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 7.386 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                      ;                                                                                                                                                                                                                   ;                                                                                                      ;                                                                                                      ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+---------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                    ; To                              ; From Clock                                                                                           ; To Clock                                                                                             ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+---------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 11.449 ns                               ; 17.51 MHz ( period = 57.102 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.745 ns                 ; 28.296 ns               ;
; 11.481 ns                               ; 17.53 MHz ( period = 57.038 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.734 ns                 ; 28.253 ns               ;
; 11.966 ns                               ; 17.84 MHz ( period = 56.068 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[4]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.745 ns                 ; 27.779 ns               ;
; 11.985 ns                               ; 17.85 MHz ( period = 56.030 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.746 ns                 ; 27.761 ns               ;
; 12.092 ns                               ; 17.92 MHz ( period = 55.816 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[4]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.756 ns                 ; 27.664 ns               ;
; 12.111 ns                               ; 17.93 MHz ( period = 55.778 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.757 ns                 ; 27.646 ns               ;
; 12.238 ns                               ; 18.01 MHz ( period = 55.524 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.743 ns                 ; 27.505 ns               ;
; 12.364 ns                               ; 18.09 MHz ( period = 55.272 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.754 ns                 ; 27.390 ns               ;
; 12.398 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[3]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.745 ns                 ; 27.347 ns               ;
; 12.482 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[10]         ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.749 ns                 ; 27.267 ns               ;
; 12.500 ns                               ; 18.18 MHz ( period = 55.000 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.745 ns                 ; 27.245 ns               ;
; 12.512 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.746 ns                 ; 27.234 ns               ;
; 12.619 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.745 ns                 ; 27.126 ns               ;
; 12.621 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[1]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.746 ns                 ; 27.125 ns               ;
; 12.626 ns                               ; 18.27 MHz ( period = 54.748 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.756 ns                 ; 27.130 ns               ;
; 12.693 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[4]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.745 ns                 ; 27.052 ns               ;
; 12.695 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[11]         ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.749 ns                 ; 27.054 ns               ;
; 12.702 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[16]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.758 ns                 ; 27.056 ns               ;
; 12.704 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[7]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.751 ns                 ; 27.047 ns               ;
; 12.723 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[17]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.758 ns                 ; 27.035 ns               ;
; 12.731 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[1]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.746 ns                 ; 27.015 ns               ;
; 12.734 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[4]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.746 ns                 ; 27.012 ns               ;
; 12.786 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[5]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.746 ns                 ; 26.960 ns               ;
; 12.793 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[6]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.751 ns                 ; 26.958 ns               ;
; 12.818 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[12]         ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.749 ns                 ; 26.931 ns               ;
; 12.820 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[18]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.758 ns                 ; 26.938 ns               ;
; 12.827 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[2]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.746 ns                 ; 26.919 ns               ;
; 12.834 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[8] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.756 ns                 ; 6.922 ns                ;
; 12.889 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[20]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.758 ns                 ; 26.869 ns               ;
; 12.914 ns                               ; 18.46 MHz ( period = 54.172 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[3]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.743 ns                 ; 26.829 ns               ;
; 12.941 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[3]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.746 ns                 ; 26.805 ns               ;
; 12.952 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[19]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.758 ns                 ; 26.806 ns               ;
; 12.960 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[8] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.772 ns                 ; 6.812 ns                ;
; 12.998 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[2]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.746 ns                 ; 26.748 ns               ;
; 13.022 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[0]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.746 ns                 ; 26.724 ns               ;
; 13.040 ns                               ; 18.55 MHz ( period = 53.920 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[3]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.754 ns                 ; 26.714 ns               ;
; 13.051 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[9]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.746 ns                 ; 26.695 ns               ;
; 13.065 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[24]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.758 ns                 ; 26.693 ns               ;
; 13.107 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[3]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.756 ns                 ; 26.649 ns               ;
; 13.122 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.756 ns                 ; 26.634 ns               ;
; 13.126 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[3]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.757 ns                 ; 26.631 ns               ;
; 13.141 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.757 ns                 ; 26.616 ns               ;
; 13.143 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[1]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.758 ns                 ; 26.615 ns               ;
; 13.159 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[8]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.746 ns                 ; 26.587 ns               ;
; 13.189 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[7]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.762 ns                 ; 26.573 ns               ;
; 13.196 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[4]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.756 ns                 ; 26.560 ns               ;
; 13.208 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[7]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.763 ns                 ; 26.555 ns               ;
; 13.215 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[4]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.757 ns                 ; 26.542 ns               ;
; 13.221 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.757 ns                 ; 26.536 ns               ;
; 13.237 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[4]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.757 ns                 ; 26.520 ns               ;
; 13.240 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.758 ns                 ; 26.518 ns               ;
; 13.253 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[1]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.758 ns                 ; 26.505 ns               ;
; 13.256 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[4]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.758 ns                 ; 26.502 ns               ;
; 13.282 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[6]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.751 ns                 ; 26.469 ns               ;
; 13.289 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[5]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.757 ns                 ; 26.468 ns               ;
; 13.292 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.753 ns                 ; 6.461 ns                ;
; 13.296 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[6]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.762 ns                 ; 26.466 ns               ;
; 13.304 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[21]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.758 ns                 ; 26.454 ns               ;
; 13.308 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[5]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.758 ns                 ; 26.450 ns               ;
; 13.315 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[6]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.763 ns                 ; 26.448 ns               ;
; 13.319 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[1]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.757 ns                 ; 26.438 ns               ;
; 13.347 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[22]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.758 ns                 ; 26.411 ns               ;
; 13.373 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[7]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.751 ns                 ; 26.378 ns               ;
; 13.379 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[3]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.754 ns                 ; 26.375 ns               ;
; 13.391 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[10]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.750 ns                 ; 26.359 ns               ;
; 13.392 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[23]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.758 ns                 ; 26.366 ns               ;
; 13.392 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[20]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.769 ns                 ; 26.377 ns               ;
; 13.394 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.754 ns                 ; 26.360 ns               ;
; 13.411 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[20]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.770 ns                 ; 26.359 ns               ;
; 13.411 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[16]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.769 ns                 ; 26.358 ns               ;
; 13.418 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 6.351 ns                ;
; 13.427 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[13]         ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.750 ns                 ; 26.323 ns               ;
; 13.428 ns                               ; 18.82 MHz ( period = 53.144 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[7]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.738 ns                 ; 26.310 ns               ;
; 13.429 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[1]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.757 ns                 ; 26.328 ns               ;
; 13.430 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[16]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.770 ns                 ; 26.340 ns               ;
; 13.432 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[17]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.769 ns                 ; 26.337 ns               ;
; 13.451 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[17]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.770 ns                 ; 26.319 ns               ;
; 13.461 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[7]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.760 ns                 ; 26.299 ns               ;
; 13.468 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[4]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.754 ns                 ; 26.286 ns               ;
; 13.490 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[10]         ; Tx_MAC:Tx_MAC_inst|Tx_data[4]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.760 ns                 ; 26.270 ns               ;
; 13.493 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.755 ns                 ; 26.262 ns               ;
; 13.504 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[13]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.750 ns                 ; 26.246 ns               ;
; 13.509 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[4]           ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.755 ns                 ; 26.246 ns               ;
; 13.509 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[10]         ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.761 ns                 ; 26.252 ns               ;
; 13.529 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[18]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.769 ns                 ; 26.240 ns               ;
; 13.536 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[2]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.757 ns                 ; 26.221 ns               ;
; 13.548 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[18]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.770 ns                 ; 26.222 ns               ;
; 13.553 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[15]         ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.745 ns                 ; 26.192 ns               ;
; 13.554 ns                               ; 18.91 MHz ( period = 52.892 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[7]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.749 ns                 ; 26.195 ns               ;
; 13.555 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[2]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.758 ns                 ; 26.203 ns               ;
; 13.561 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[5]           ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.755 ns                 ; 26.194 ns               ;
; 13.564 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[11]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.750 ns                 ; 26.186 ns               ;
; 13.568 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[6]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.760 ns                 ; 26.192 ns               ;
; 13.602 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[1]           ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.755 ns                 ; 26.153 ns               ;
; 13.627 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[29]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.757 ns                 ; 26.130 ns               ;
; 13.630 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[8]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.746 ns                 ; 26.116 ns               ;
; 13.641 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[3]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.756 ns                 ; 26.115 ns               ;
; 13.650 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[3]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.757 ns                 ; 26.107 ns               ;
; 13.655 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[25]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.757 ns                 ; 26.102 ns               ;
; 13.656 ns                               ; 18.98 MHz ( period = 52.688 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.756 ns                 ; 26.100 ns               ;
; 13.656 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.756 ns                 ; 26.100 ns               ;
; 13.661 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[19]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.769 ns                 ; 26.108 ns               ;
; 13.663 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[9]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.746 ns                 ; 26.083 ns               ;
; 13.664 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[20]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.767 ns                 ; 26.103 ns               ;
; 13.669 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[3]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.758 ns                 ; 26.089 ns               ;
; 13.680 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[19]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.770 ns                 ; 26.090 ns               ;
; 13.683 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[16]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.767 ns                 ; 26.084 ns               ;
; 13.686 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[12]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.750 ns                 ; 26.064 ns               ;
; 13.688 ns                               ; 19.00 MHz ( period = 52.624 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.745 ns                 ; 26.057 ns               ;
; 13.703 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[11]         ; Tx_MAC:Tx_MAC_inst|Tx_data[4]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.760 ns                 ; 26.057 ns               ;
; 13.704 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[17]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.767 ns                 ; 26.063 ns               ;
; 13.707 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[2]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.757 ns                 ; 26.050 ns               ;
; 13.712 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[1]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.755 ns                 ; 26.043 ns               ;
; 13.722 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[11]         ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.761 ns                 ; 26.039 ns               ;
; 13.723 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[7]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.762 ns                 ; 26.039 ns               ;
; 13.726 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[2]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.758 ns                 ; 26.032 ns               ;
; 13.730 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[4]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.756 ns                 ; 26.026 ns               ;
; 13.731 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[0]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.757 ns                 ; 26.026 ns               ;
; 13.750 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[0]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.758 ns                 ; 26.008 ns               ;
; 13.755 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.757 ns                 ; 26.002 ns               ;
; 13.758 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[26]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.757 ns                 ; 25.999 ns               ;
; 13.762 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[10]         ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.758 ns                 ; 25.996 ns               ;
; 13.769 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[28]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.757 ns                 ; 25.988 ns               ;
; 13.771 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[4]           ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.757 ns                 ; 25.986 ns               ;
; 13.785 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[6]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.762 ns                 ; 25.977 ns               ;
; 13.801 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[18]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.767 ns                 ; 25.966 ns               ;
; 13.804 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[6]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.763 ns                 ; 25.959 ns               ;
; 13.807 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[21]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.769 ns                 ; 25.962 ns               ;
; 13.808 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[14]         ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.746 ns                 ; 25.938 ns               ;
; 13.808 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[2]           ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.755 ns                 ; 25.947 ns               ;
; 13.819 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[10]         ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.760 ns                 ; 25.941 ns               ;
; 13.821 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[9]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.757 ns                 ; 25.936 ns               ;
; 13.823 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[5]           ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.757 ns                 ; 25.934 ns               ;
; 13.826 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[21]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.770 ns                 ; 25.944 ns               ;
; 13.826 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[12]         ; Tx_MAC:Tx_MAC_inst|Tx_data[4]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.760 ns                 ; 25.934 ns               ;
; 13.830 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[6]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.762 ns                 ; 25.932 ns               ;
; 13.838 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[24]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.769 ns                 ; 25.931 ns               ;
; 13.845 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[12]         ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.761 ns                 ; 25.916 ns               ;
; 13.847 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[27]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.757 ns                 ; 25.910 ns               ;
; 13.850 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[22]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.769 ns                 ; 25.919 ns               ;
; 13.857 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[24]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.770 ns                 ; 25.913 ns               ;
; 13.858 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[7]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.762 ns                 ; 25.904 ns               ;
; 13.864 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[1]           ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.757 ns                 ; 25.893 ns               ;
; 13.869 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[22]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.770 ns                 ; 25.901 ns               ;
; 13.876 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|state_Tx.UDP ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.761 ns                 ; 5.885 ns                ;
; 13.877 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[7]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.763 ns                 ; 25.886 ns               ;
; 13.877 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[23]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.769 ns                 ; 25.892 ns               ;
; 13.886 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[9]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.758 ns                 ; 25.872 ns               ;
; 13.896 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[23]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.770 ns                 ; 25.874 ns               ;
; 13.922 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[3]           ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.755 ns                 ; 25.833 ns               ;
; 13.926 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[20]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.769 ns                 ; 25.843 ns               ;
; 13.932 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[8]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.757 ns                 ; 25.825 ns               ;
; 13.933 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[19]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.767 ns                 ; 25.834 ns               ;
; 13.945 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[30]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.757 ns                 ; 25.812 ns               ;
; 13.945 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[16]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.769 ns                 ; 25.824 ns               ;
; 13.951 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[8]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.758 ns                 ; 25.807 ns               ;
; 13.966 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[17]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.769 ns                 ; 25.803 ns               ;
; 13.974 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[1]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.757 ns                 ; 25.783 ns               ;
; 13.975 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[11]         ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.758 ns                 ; 25.783 ns               ;
; 13.979 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[2]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.755 ns                 ; 25.776 ns               ;
; 14.002 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|state_Tx.UDP ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.777 ns                 ; 5.775 ns                ;
; 14.003 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[0]           ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.755 ns                 ; 25.752 ns               ;
; 14.007 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[3]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.754 ns                 ; 25.747 ns               ;
; 14.022 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.754 ns                 ; 25.732 ns               ;
; 14.032 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[11]         ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.760 ns                 ; 25.728 ns               ;
; 14.057 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[6]           ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.760 ns                 ; 25.703 ns               ;
; 14.059 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[7] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.759 ns                 ; 5.700 ns                ;
; 14.063 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[18]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.769 ns                 ; 25.706 ns               ;
; 14.070 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[2]           ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.757 ns                 ; 25.687 ns               ;
; 14.079 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[21]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.767 ns                 ; 25.688 ns               ;
; 14.083 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[5] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.760 ns                 ; 5.677 ns                ;
; 14.096 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[4]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.754 ns                 ; 25.658 ns               ;
; 14.098 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[12]         ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.758 ns                 ; 25.660 ns               ;
; 14.110 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[24]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.767 ns                 ; 25.657 ns               ;
; 14.121 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.755 ns                 ; 25.634 ns               ;
; 14.122 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[22]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.767 ns                 ; 25.645 ns               ;
; 14.130 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[7]           ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.760 ns                 ; 25.630 ns               ;
; 14.137 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[7]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.760 ns                 ; 25.623 ns               ;
; 14.137 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[4]           ; Tx_MAC:Tx_MAC_inst|Tx_data[3]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.755 ns                 ; 25.618 ns               ;
; 14.146 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[29]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.769 ns                 ; 25.623 ns               ;
; 14.149 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[23]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.767 ns                 ; 25.618 ns               ;
; 14.155 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[12]         ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.760 ns                 ; 25.605 ns               ;
; 14.184 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[3]           ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.757 ns                 ; 25.573 ns               ;
; 14.185 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[7] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.775 ns                 ; 5.590 ns                ;
; 14.189 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[5]           ; Tx_MAC:Tx_MAC_inst|Tx_data[3]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.755 ns                 ; 25.566 ns               ;
; 14.195 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[19]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.769 ns                 ; 25.574 ns               ;
; 14.204 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[8]           ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.755 ns                 ; 25.551 ns               ;
; 14.209 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[5] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.776 ns                 ; 5.567 ns                ;
; 14.211 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[10]         ; Tx_MAC:Tx_MAC_inst|Tx_data[3]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.758 ns                 ; 25.547 ns               ;
; 14.218 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[25]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.769 ns                 ; 25.551 ns               ;
; 14.230 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[1]           ; Tx_MAC:Tx_MAC_inst|Tx_data[3]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.755 ns                 ; 25.525 ns               ;
; 14.231 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|frame[1]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.764 ns                 ; 5.533 ns                ;
; 14.231 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|frame[2]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.764 ns                 ; 5.533 ns                ;
; 14.231 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|frame[0]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.764 ns                 ; 5.533 ns                ;
; 14.241 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[2]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.757 ns                 ; 25.516 ns               ;
; 14.244 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[6]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.760 ns                 ; 25.516 ns               ;
; 14.261 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[14]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.746 ns                 ; 25.485 ns               ;
; 14.265 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[0]           ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.757 ns                 ; 25.492 ns               ;
; 14.292 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[20]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.767 ns                 ; 25.475 ns               ;
; 14.311 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[16]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.767 ns                 ; 25.456 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                         ;                                 ;                                                                                                      ;                                                                                                      ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+---------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'LTC2208_122MHz'                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------------------+--------------------------+----------------+----------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                   ; To                       ; From Clock     ; To Clock       ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------+--------------------------+----------------+----------------+-----------------------------+---------------------------+-------------------------+
; -3.236 ns                               ; 87.92 MHz ( period = 11.374 ns )                    ; cdc_sync:freq|sigb[31] ; C122_sync_phase_word[31] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 11.124 ns               ;
; -3.236 ns                               ; 87.92 MHz ( period = 11.374 ns )                    ; cdc_sync:freq|sigb[30] ; C122_sync_phase_word[31] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 11.124 ns               ;
; -3.236 ns                               ; 87.92 MHz ( period = 11.374 ns )                    ; cdc_sync:freq|sigb[29] ; C122_sync_phase_word[31] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 11.124 ns               ;
; -3.236 ns                               ; 87.92 MHz ( period = 11.374 ns )                    ; cdc_sync:freq|sigb[28] ; C122_sync_phase_word[31] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 11.124 ns               ;
; -3.236 ns                               ; 87.92 MHz ( period = 11.374 ns )                    ; cdc_sync:freq|sigb[27] ; C122_sync_phase_word[31] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 11.124 ns               ;
; -3.236 ns                               ; 87.92 MHz ( period = 11.374 ns )                    ; cdc_sync:freq|sigb[26] ; C122_sync_phase_word[31] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 11.124 ns               ;
; -3.236 ns                               ; 87.92 MHz ( period = 11.374 ns )                    ; cdc_sync:freq|sigb[25] ; C122_sync_phase_word[31] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 11.124 ns               ;
; -3.236 ns                               ; 87.92 MHz ( period = 11.374 ns )                    ; cdc_sync:freq|sigb[24] ; C122_sync_phase_word[31] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 11.124 ns               ;
; -3.236 ns                               ; 87.92 MHz ( period = 11.374 ns )                    ; cdc_sync:freq|sigb[23] ; C122_sync_phase_word[31] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 11.124 ns               ;
; -3.236 ns                               ; 87.92 MHz ( period = 11.374 ns )                    ; cdc_sync:freq|sigb[22] ; C122_sync_phase_word[31] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 11.124 ns               ;
; -3.236 ns                               ; 87.92 MHz ( period = 11.374 ns )                    ; cdc_sync:freq|sigb[21] ; C122_sync_phase_word[31] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 11.124 ns               ;
; -3.236 ns                               ; 87.92 MHz ( period = 11.374 ns )                    ; cdc_sync:freq|sigb[20] ; C122_sync_phase_word[31] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 11.124 ns               ;
; -3.236 ns                               ; 87.92 MHz ( period = 11.374 ns )                    ; cdc_sync:freq|sigb[19] ; C122_sync_phase_word[31] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 11.124 ns               ;
; -3.236 ns                               ; 87.92 MHz ( period = 11.374 ns )                    ; cdc_sync:freq|sigb[18] ; C122_sync_phase_word[31] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 11.124 ns               ;
; -3.163 ns                               ; 88.49 MHz ( period = 11.301 ns )                    ; cdc_sync:freq|sigb[31] ; C122_sync_phase_word[30] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 11.051 ns               ;
; -3.163 ns                               ; 88.49 MHz ( period = 11.301 ns )                    ; cdc_sync:freq|sigb[30] ; C122_sync_phase_word[30] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 11.051 ns               ;
; -3.163 ns                               ; 88.49 MHz ( period = 11.301 ns )                    ; cdc_sync:freq|sigb[29] ; C122_sync_phase_word[30] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 11.051 ns               ;
; -3.163 ns                               ; 88.49 MHz ( period = 11.301 ns )                    ; cdc_sync:freq|sigb[28] ; C122_sync_phase_word[30] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 11.051 ns               ;
; -3.163 ns                               ; 88.49 MHz ( period = 11.301 ns )                    ; cdc_sync:freq|sigb[27] ; C122_sync_phase_word[30] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 11.051 ns               ;
; -3.163 ns                               ; 88.49 MHz ( period = 11.301 ns )                    ; cdc_sync:freq|sigb[26] ; C122_sync_phase_word[30] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 11.051 ns               ;
; -3.163 ns                               ; 88.49 MHz ( period = 11.301 ns )                    ; cdc_sync:freq|sigb[25] ; C122_sync_phase_word[30] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 11.051 ns               ;
; -3.163 ns                               ; 88.49 MHz ( period = 11.301 ns )                    ; cdc_sync:freq|sigb[24] ; C122_sync_phase_word[30] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 11.051 ns               ;
; -3.163 ns                               ; 88.49 MHz ( period = 11.301 ns )                    ; cdc_sync:freq|sigb[23] ; C122_sync_phase_word[30] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 11.051 ns               ;
; -3.163 ns                               ; 88.49 MHz ( period = 11.301 ns )                    ; cdc_sync:freq|sigb[22] ; C122_sync_phase_word[30] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 11.051 ns               ;
; -3.163 ns                               ; 88.49 MHz ( period = 11.301 ns )                    ; cdc_sync:freq|sigb[21] ; C122_sync_phase_word[30] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 11.051 ns               ;
; -3.163 ns                               ; 88.49 MHz ( period = 11.301 ns )                    ; cdc_sync:freq|sigb[20] ; C122_sync_phase_word[30] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 11.051 ns               ;
; -3.163 ns                               ; 88.49 MHz ( period = 11.301 ns )                    ; cdc_sync:freq|sigb[19] ; C122_sync_phase_word[30] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 11.051 ns               ;
; -3.163 ns                               ; 88.49 MHz ( period = 11.301 ns )                    ; cdc_sync:freq|sigb[18] ; C122_sync_phase_word[30] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 11.051 ns               ;
; -3.090 ns                               ; 89.06 MHz ( period = 11.228 ns )                    ; cdc_sync:freq|sigb[31] ; C122_sync_phase_word[29] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.978 ns               ;
; -3.090 ns                               ; 89.06 MHz ( period = 11.228 ns )                    ; cdc_sync:freq|sigb[30] ; C122_sync_phase_word[29] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.978 ns               ;
; -3.090 ns                               ; 89.06 MHz ( period = 11.228 ns )                    ; cdc_sync:freq|sigb[29] ; C122_sync_phase_word[29] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.978 ns               ;
; -3.090 ns                               ; 89.06 MHz ( period = 11.228 ns )                    ; cdc_sync:freq|sigb[28] ; C122_sync_phase_word[29] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.978 ns               ;
; -3.090 ns                               ; 89.06 MHz ( period = 11.228 ns )                    ; cdc_sync:freq|sigb[27] ; C122_sync_phase_word[29] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.978 ns               ;
; -3.090 ns                               ; 89.06 MHz ( period = 11.228 ns )                    ; cdc_sync:freq|sigb[26] ; C122_sync_phase_word[29] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.978 ns               ;
; -3.090 ns                               ; 89.06 MHz ( period = 11.228 ns )                    ; cdc_sync:freq|sigb[25] ; C122_sync_phase_word[29] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.978 ns               ;
; -3.090 ns                               ; 89.06 MHz ( period = 11.228 ns )                    ; cdc_sync:freq|sigb[24] ; C122_sync_phase_word[29] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.978 ns               ;
; -3.090 ns                               ; 89.06 MHz ( period = 11.228 ns )                    ; cdc_sync:freq|sigb[23] ; C122_sync_phase_word[29] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.978 ns               ;
; -3.090 ns                               ; 89.06 MHz ( period = 11.228 ns )                    ; cdc_sync:freq|sigb[22] ; C122_sync_phase_word[29] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.978 ns               ;
; -3.090 ns                               ; 89.06 MHz ( period = 11.228 ns )                    ; cdc_sync:freq|sigb[21] ; C122_sync_phase_word[29] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.978 ns               ;
; -3.090 ns                               ; 89.06 MHz ( period = 11.228 ns )                    ; cdc_sync:freq|sigb[20] ; C122_sync_phase_word[29] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.978 ns               ;
; -3.090 ns                               ; 89.06 MHz ( period = 11.228 ns )                    ; cdc_sync:freq|sigb[19] ; C122_sync_phase_word[29] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.978 ns               ;
; -3.090 ns                               ; 89.06 MHz ( period = 11.228 ns )                    ; cdc_sync:freq|sigb[18] ; C122_sync_phase_word[29] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.978 ns               ;
; -3.017 ns                               ; 89.65 MHz ( period = 11.155 ns )                    ; cdc_sync:freq|sigb[31] ; C122_sync_phase_word[28] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.905 ns               ;
; -3.017 ns                               ; 89.65 MHz ( period = 11.155 ns )                    ; cdc_sync:freq|sigb[30] ; C122_sync_phase_word[28] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.905 ns               ;
; -3.017 ns                               ; 89.65 MHz ( period = 11.155 ns )                    ; cdc_sync:freq|sigb[29] ; C122_sync_phase_word[28] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.905 ns               ;
; -3.017 ns                               ; 89.65 MHz ( period = 11.155 ns )                    ; cdc_sync:freq|sigb[28] ; C122_sync_phase_word[28] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.905 ns               ;
; -3.017 ns                               ; 89.65 MHz ( period = 11.155 ns )                    ; cdc_sync:freq|sigb[27] ; C122_sync_phase_word[28] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.905 ns               ;
; -3.017 ns                               ; 89.65 MHz ( period = 11.155 ns )                    ; cdc_sync:freq|sigb[26] ; C122_sync_phase_word[28] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.905 ns               ;
; -3.017 ns                               ; 89.65 MHz ( period = 11.155 ns )                    ; cdc_sync:freq|sigb[25] ; C122_sync_phase_word[28] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.905 ns               ;
; -3.017 ns                               ; 89.65 MHz ( period = 11.155 ns )                    ; cdc_sync:freq|sigb[24] ; C122_sync_phase_word[28] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.905 ns               ;
; -3.017 ns                               ; 89.65 MHz ( period = 11.155 ns )                    ; cdc_sync:freq|sigb[23] ; C122_sync_phase_word[28] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.905 ns               ;
; -3.017 ns                               ; 89.65 MHz ( period = 11.155 ns )                    ; cdc_sync:freq|sigb[22] ; C122_sync_phase_word[28] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.905 ns               ;
; -3.017 ns                               ; 89.65 MHz ( period = 11.155 ns )                    ; cdc_sync:freq|sigb[21] ; C122_sync_phase_word[28] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.905 ns               ;
; -3.017 ns                               ; 89.65 MHz ( period = 11.155 ns )                    ; cdc_sync:freq|sigb[20] ; C122_sync_phase_word[28] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.905 ns               ;
; -3.017 ns                               ; 89.65 MHz ( period = 11.155 ns )                    ; cdc_sync:freq|sigb[19] ; C122_sync_phase_word[28] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.905 ns               ;
; -3.017 ns                               ; 89.65 MHz ( period = 11.155 ns )                    ; cdc_sync:freq|sigb[18] ; C122_sync_phase_word[28] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.905 ns               ;
; -2.944 ns                               ; 90.24 MHz ( period = 11.082 ns )                    ; cdc_sync:freq|sigb[31] ; C122_sync_phase_word[27] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.832 ns               ;
; -2.944 ns                               ; 90.24 MHz ( period = 11.082 ns )                    ; cdc_sync:freq|sigb[30] ; C122_sync_phase_word[27] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.832 ns               ;
; -2.944 ns                               ; 90.24 MHz ( period = 11.082 ns )                    ; cdc_sync:freq|sigb[29] ; C122_sync_phase_word[27] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.832 ns               ;
; -2.944 ns                               ; 90.24 MHz ( period = 11.082 ns )                    ; cdc_sync:freq|sigb[28] ; C122_sync_phase_word[27] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.832 ns               ;
; -2.944 ns                               ; 90.24 MHz ( period = 11.082 ns )                    ; cdc_sync:freq|sigb[27] ; C122_sync_phase_word[27] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.832 ns               ;
; -2.944 ns                               ; 90.24 MHz ( period = 11.082 ns )                    ; cdc_sync:freq|sigb[26] ; C122_sync_phase_word[27] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.832 ns               ;
; -2.944 ns                               ; 90.24 MHz ( period = 11.082 ns )                    ; cdc_sync:freq|sigb[25] ; C122_sync_phase_word[27] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.832 ns               ;
; -2.944 ns                               ; 90.24 MHz ( period = 11.082 ns )                    ; cdc_sync:freq|sigb[24] ; C122_sync_phase_word[27] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.832 ns               ;
; -2.944 ns                               ; 90.24 MHz ( period = 11.082 ns )                    ; cdc_sync:freq|sigb[23] ; C122_sync_phase_word[27] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.832 ns               ;
; -2.944 ns                               ; 90.24 MHz ( period = 11.082 ns )                    ; cdc_sync:freq|sigb[22] ; C122_sync_phase_word[27] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.832 ns               ;
; -2.944 ns                               ; 90.24 MHz ( period = 11.082 ns )                    ; cdc_sync:freq|sigb[21] ; C122_sync_phase_word[27] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.832 ns               ;
; -2.944 ns                               ; 90.24 MHz ( period = 11.082 ns )                    ; cdc_sync:freq|sigb[20] ; C122_sync_phase_word[27] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.832 ns               ;
; -2.944 ns                               ; 90.24 MHz ( period = 11.082 ns )                    ; cdc_sync:freq|sigb[19] ; C122_sync_phase_word[27] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.832 ns               ;
; -2.944 ns                               ; 90.24 MHz ( period = 11.082 ns )                    ; cdc_sync:freq|sigb[18] ; C122_sync_phase_word[27] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.832 ns               ;
; -2.896 ns                               ; 90.63 MHz ( period = 11.034 ns )                    ; cdc_sync:freq|sigb[17] ; C122_sync_phase_word[31] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.778 ns               ;
; -2.896 ns                               ; 90.63 MHz ( period = 11.034 ns )                    ; cdc_sync:freq|sigb[16] ; C122_sync_phase_word[31] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.778 ns               ;
; -2.896 ns                               ; 90.63 MHz ( period = 11.034 ns )                    ; cdc_sync:freq|sigb[15] ; C122_sync_phase_word[31] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.778 ns               ;
; -2.896 ns                               ; 90.63 MHz ( period = 11.034 ns )                    ; cdc_sync:freq|sigb[14] ; C122_sync_phase_word[31] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.778 ns               ;
; -2.896 ns                               ; 90.63 MHz ( period = 11.034 ns )                    ; cdc_sync:freq|sigb[13] ; C122_sync_phase_word[31] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.778 ns               ;
; -2.896 ns                               ; 90.63 MHz ( period = 11.034 ns )                    ; cdc_sync:freq|sigb[12] ; C122_sync_phase_word[31] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.778 ns               ;
; -2.896 ns                               ; 90.63 MHz ( period = 11.034 ns )                    ; cdc_sync:freq|sigb[11] ; C122_sync_phase_word[31] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.778 ns               ;
; -2.896 ns                               ; 90.63 MHz ( period = 11.034 ns )                    ; cdc_sync:freq|sigb[10] ; C122_sync_phase_word[31] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.778 ns               ;
; -2.896 ns                               ; 90.63 MHz ( period = 11.034 ns )                    ; cdc_sync:freq|sigb[9]  ; C122_sync_phase_word[31] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.778 ns               ;
; -2.896 ns                               ; 90.63 MHz ( period = 11.034 ns )                    ; cdc_sync:freq|sigb[8]  ; C122_sync_phase_word[31] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.778 ns               ;
; -2.896 ns                               ; 90.63 MHz ( period = 11.034 ns )                    ; cdc_sync:freq|sigb[7]  ; C122_sync_phase_word[31] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.778 ns               ;
; -2.896 ns                               ; 90.63 MHz ( period = 11.034 ns )                    ; cdc_sync:freq|sigb[6]  ; C122_sync_phase_word[31] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.778 ns               ;
; -2.896 ns                               ; 90.63 MHz ( period = 11.034 ns )                    ; cdc_sync:freq|sigb[5]  ; C122_sync_phase_word[31] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.778 ns               ;
; -2.896 ns                               ; 90.63 MHz ( period = 11.034 ns )                    ; cdc_sync:freq|sigb[4]  ; C122_sync_phase_word[31] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.778 ns               ;
; -2.896 ns                               ; 90.63 MHz ( period = 11.034 ns )                    ; cdc_sync:freq|sigb[3]  ; C122_sync_phase_word[31] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.778 ns               ;
; -2.896 ns                               ; 90.63 MHz ( period = 11.034 ns )                    ; cdc_sync:freq|sigb[2]  ; C122_sync_phase_word[31] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.778 ns               ;
; -2.896 ns                               ; 90.63 MHz ( period = 11.034 ns )                    ; cdc_sync:freq|sigb[1]  ; C122_sync_phase_word[31] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.778 ns               ;
; -2.896 ns                               ; 90.63 MHz ( period = 11.034 ns )                    ; cdc_sync:freq|sigb[0]  ; C122_sync_phase_word[31] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.778 ns               ;
; -2.871 ns                               ; 90.83 MHz ( period = 11.009 ns )                    ; cdc_sync:freq|sigb[31] ; C122_sync_phase_word[26] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.759 ns               ;
; -2.871 ns                               ; 90.83 MHz ( period = 11.009 ns )                    ; cdc_sync:freq|sigb[30] ; C122_sync_phase_word[26] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.759 ns               ;
; -2.871 ns                               ; 90.83 MHz ( period = 11.009 ns )                    ; cdc_sync:freq|sigb[29] ; C122_sync_phase_word[26] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.759 ns               ;
; -2.871 ns                               ; 90.83 MHz ( period = 11.009 ns )                    ; cdc_sync:freq|sigb[28] ; C122_sync_phase_word[26] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.759 ns               ;
; -2.871 ns                               ; 90.83 MHz ( period = 11.009 ns )                    ; cdc_sync:freq|sigb[27] ; C122_sync_phase_word[26] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.759 ns               ;
; -2.871 ns                               ; 90.83 MHz ( period = 11.009 ns )                    ; cdc_sync:freq|sigb[26] ; C122_sync_phase_word[26] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.759 ns               ;
; -2.871 ns                               ; 90.83 MHz ( period = 11.009 ns )                    ; cdc_sync:freq|sigb[25] ; C122_sync_phase_word[26] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.759 ns               ;
; -2.871 ns                               ; 90.83 MHz ( period = 11.009 ns )                    ; cdc_sync:freq|sigb[24] ; C122_sync_phase_word[26] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.759 ns               ;
; -2.871 ns                               ; 90.83 MHz ( period = 11.009 ns )                    ; cdc_sync:freq|sigb[23] ; C122_sync_phase_word[26] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.759 ns               ;
; -2.871 ns                               ; 90.83 MHz ( period = 11.009 ns )                    ; cdc_sync:freq|sigb[22] ; C122_sync_phase_word[26] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.759 ns               ;
; -2.871 ns                               ; 90.83 MHz ( period = 11.009 ns )                    ; cdc_sync:freq|sigb[21] ; C122_sync_phase_word[26] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.759 ns               ;
; -2.871 ns                               ; 90.83 MHz ( period = 11.009 ns )                    ; cdc_sync:freq|sigb[20] ; C122_sync_phase_word[26] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.759 ns               ;
; -2.871 ns                               ; 90.83 MHz ( period = 11.009 ns )                    ; cdc_sync:freq|sigb[19] ; C122_sync_phase_word[26] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.759 ns               ;
; -2.871 ns                               ; 90.83 MHz ( period = 11.009 ns )                    ; cdc_sync:freq|sigb[18] ; C122_sync_phase_word[26] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.759 ns               ;
; -2.823 ns                               ; 91.23 MHz ( period = 10.961 ns )                    ; cdc_sync:freq|sigb[17] ; C122_sync_phase_word[30] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.705 ns               ;
; -2.823 ns                               ; 91.23 MHz ( period = 10.961 ns )                    ; cdc_sync:freq|sigb[16] ; C122_sync_phase_word[30] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.705 ns               ;
; -2.823 ns                               ; 91.23 MHz ( period = 10.961 ns )                    ; cdc_sync:freq|sigb[15] ; C122_sync_phase_word[30] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.705 ns               ;
; -2.823 ns                               ; 91.23 MHz ( period = 10.961 ns )                    ; cdc_sync:freq|sigb[14] ; C122_sync_phase_word[30] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.705 ns               ;
; -2.823 ns                               ; 91.23 MHz ( period = 10.961 ns )                    ; cdc_sync:freq|sigb[13] ; C122_sync_phase_word[30] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.705 ns               ;
; -2.823 ns                               ; 91.23 MHz ( period = 10.961 ns )                    ; cdc_sync:freq|sigb[12] ; C122_sync_phase_word[30] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.705 ns               ;
; -2.823 ns                               ; 91.23 MHz ( period = 10.961 ns )                    ; cdc_sync:freq|sigb[11] ; C122_sync_phase_word[30] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.705 ns               ;
; -2.823 ns                               ; 91.23 MHz ( period = 10.961 ns )                    ; cdc_sync:freq|sigb[10] ; C122_sync_phase_word[30] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.705 ns               ;
; -2.823 ns                               ; 91.23 MHz ( period = 10.961 ns )                    ; cdc_sync:freq|sigb[9]  ; C122_sync_phase_word[30] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.705 ns               ;
; -2.823 ns                               ; 91.23 MHz ( period = 10.961 ns )                    ; cdc_sync:freq|sigb[8]  ; C122_sync_phase_word[30] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.705 ns               ;
; -2.823 ns                               ; 91.23 MHz ( period = 10.961 ns )                    ; cdc_sync:freq|sigb[7]  ; C122_sync_phase_word[30] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.705 ns               ;
; -2.823 ns                               ; 91.23 MHz ( period = 10.961 ns )                    ; cdc_sync:freq|sigb[6]  ; C122_sync_phase_word[30] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.705 ns               ;
; -2.823 ns                               ; 91.23 MHz ( period = 10.961 ns )                    ; cdc_sync:freq|sigb[5]  ; C122_sync_phase_word[30] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.705 ns               ;
; -2.823 ns                               ; 91.23 MHz ( period = 10.961 ns )                    ; cdc_sync:freq|sigb[4]  ; C122_sync_phase_word[30] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.705 ns               ;
; -2.823 ns                               ; 91.23 MHz ( period = 10.961 ns )                    ; cdc_sync:freq|sigb[3]  ; C122_sync_phase_word[30] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.705 ns               ;
; -2.823 ns                               ; 91.23 MHz ( period = 10.961 ns )                    ; cdc_sync:freq|sigb[2]  ; C122_sync_phase_word[30] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.705 ns               ;
; -2.823 ns                               ; 91.23 MHz ( period = 10.961 ns )                    ; cdc_sync:freq|sigb[1]  ; C122_sync_phase_word[30] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.705 ns               ;
; -2.823 ns                               ; 91.23 MHz ( period = 10.961 ns )                    ; cdc_sync:freq|sigb[0]  ; C122_sync_phase_word[30] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.705 ns               ;
; -2.798 ns                               ; 91.44 MHz ( period = 10.936 ns )                    ; cdc_sync:freq|sigb[31] ; C122_sync_phase_word[25] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.686 ns               ;
; -2.798 ns                               ; 91.44 MHz ( period = 10.936 ns )                    ; cdc_sync:freq|sigb[30] ; C122_sync_phase_word[25] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.686 ns               ;
; -2.798 ns                               ; 91.44 MHz ( period = 10.936 ns )                    ; cdc_sync:freq|sigb[29] ; C122_sync_phase_word[25] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.686 ns               ;
; -2.798 ns                               ; 91.44 MHz ( period = 10.936 ns )                    ; cdc_sync:freq|sigb[28] ; C122_sync_phase_word[25] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.686 ns               ;
; -2.798 ns                               ; 91.44 MHz ( period = 10.936 ns )                    ; cdc_sync:freq|sigb[27] ; C122_sync_phase_word[25] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.686 ns               ;
; -2.798 ns                               ; 91.44 MHz ( period = 10.936 ns )                    ; cdc_sync:freq|sigb[26] ; C122_sync_phase_word[25] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.686 ns               ;
; -2.798 ns                               ; 91.44 MHz ( period = 10.936 ns )                    ; cdc_sync:freq|sigb[25] ; C122_sync_phase_word[25] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.686 ns               ;
; -2.798 ns                               ; 91.44 MHz ( period = 10.936 ns )                    ; cdc_sync:freq|sigb[24] ; C122_sync_phase_word[25] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.686 ns               ;
; -2.798 ns                               ; 91.44 MHz ( period = 10.936 ns )                    ; cdc_sync:freq|sigb[23] ; C122_sync_phase_word[25] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.686 ns               ;
; -2.798 ns                               ; 91.44 MHz ( period = 10.936 ns )                    ; cdc_sync:freq|sigb[22] ; C122_sync_phase_word[25] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.686 ns               ;
; -2.798 ns                               ; 91.44 MHz ( period = 10.936 ns )                    ; cdc_sync:freq|sigb[21] ; C122_sync_phase_word[25] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.686 ns               ;
; -2.798 ns                               ; 91.44 MHz ( period = 10.936 ns )                    ; cdc_sync:freq|sigb[20] ; C122_sync_phase_word[25] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.686 ns               ;
; -2.798 ns                               ; 91.44 MHz ( period = 10.936 ns )                    ; cdc_sync:freq|sigb[19] ; C122_sync_phase_word[25] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.686 ns               ;
; -2.798 ns                               ; 91.44 MHz ( period = 10.936 ns )                    ; cdc_sync:freq|sigb[18] ; C122_sync_phase_word[25] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.686 ns               ;
; -2.750 ns                               ; 91.84 MHz ( period = 10.888 ns )                    ; cdc_sync:freq|sigb[17] ; C122_sync_phase_word[29] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.632 ns               ;
; -2.750 ns                               ; 91.84 MHz ( period = 10.888 ns )                    ; cdc_sync:freq|sigb[16] ; C122_sync_phase_word[29] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.632 ns               ;
; -2.750 ns                               ; 91.84 MHz ( period = 10.888 ns )                    ; cdc_sync:freq|sigb[15] ; C122_sync_phase_word[29] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.632 ns               ;
; -2.750 ns                               ; 91.84 MHz ( period = 10.888 ns )                    ; cdc_sync:freq|sigb[14] ; C122_sync_phase_word[29] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.632 ns               ;
; -2.750 ns                               ; 91.84 MHz ( period = 10.888 ns )                    ; cdc_sync:freq|sigb[13] ; C122_sync_phase_word[29] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.632 ns               ;
; -2.750 ns                               ; 91.84 MHz ( period = 10.888 ns )                    ; cdc_sync:freq|sigb[12] ; C122_sync_phase_word[29] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.632 ns               ;
; -2.750 ns                               ; 91.84 MHz ( period = 10.888 ns )                    ; cdc_sync:freq|sigb[11] ; C122_sync_phase_word[29] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.632 ns               ;
; -2.750 ns                               ; 91.84 MHz ( period = 10.888 ns )                    ; cdc_sync:freq|sigb[10] ; C122_sync_phase_word[29] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.632 ns               ;
; -2.750 ns                               ; 91.84 MHz ( period = 10.888 ns )                    ; cdc_sync:freq|sigb[9]  ; C122_sync_phase_word[29] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.632 ns               ;
; -2.750 ns                               ; 91.84 MHz ( period = 10.888 ns )                    ; cdc_sync:freq|sigb[8]  ; C122_sync_phase_word[29] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.632 ns               ;
; -2.750 ns                               ; 91.84 MHz ( period = 10.888 ns )                    ; cdc_sync:freq|sigb[7]  ; C122_sync_phase_word[29] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.632 ns               ;
; -2.750 ns                               ; 91.84 MHz ( period = 10.888 ns )                    ; cdc_sync:freq|sigb[6]  ; C122_sync_phase_word[29] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.632 ns               ;
; -2.750 ns                               ; 91.84 MHz ( period = 10.888 ns )                    ; cdc_sync:freq|sigb[5]  ; C122_sync_phase_word[29] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.632 ns               ;
; -2.750 ns                               ; 91.84 MHz ( period = 10.888 ns )                    ; cdc_sync:freq|sigb[4]  ; C122_sync_phase_word[29] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.632 ns               ;
; -2.750 ns                               ; 91.84 MHz ( period = 10.888 ns )                    ; cdc_sync:freq|sigb[3]  ; C122_sync_phase_word[29] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.632 ns               ;
; -2.750 ns                               ; 91.84 MHz ( period = 10.888 ns )                    ; cdc_sync:freq|sigb[2]  ; C122_sync_phase_word[29] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.632 ns               ;
; -2.750 ns                               ; 91.84 MHz ( period = 10.888 ns )                    ; cdc_sync:freq|sigb[1]  ; C122_sync_phase_word[29] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.632 ns               ;
; -2.750 ns                               ; 91.84 MHz ( period = 10.888 ns )                    ; cdc_sync:freq|sigb[0]  ; C122_sync_phase_word[29] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.632 ns               ;
; -2.725 ns                               ; 92.06 MHz ( period = 10.863 ns )                    ; cdc_sync:freq|sigb[31] ; C122_sync_phase_word[24] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.613 ns               ;
; -2.725 ns                               ; 92.06 MHz ( period = 10.863 ns )                    ; cdc_sync:freq|sigb[30] ; C122_sync_phase_word[24] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.613 ns               ;
; -2.725 ns                               ; 92.06 MHz ( period = 10.863 ns )                    ; cdc_sync:freq|sigb[29] ; C122_sync_phase_word[24] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.613 ns               ;
; -2.725 ns                               ; 92.06 MHz ( period = 10.863 ns )                    ; cdc_sync:freq|sigb[28] ; C122_sync_phase_word[24] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.613 ns               ;
; -2.725 ns                               ; 92.06 MHz ( period = 10.863 ns )                    ; cdc_sync:freq|sigb[27] ; C122_sync_phase_word[24] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.613 ns               ;
; -2.725 ns                               ; 92.06 MHz ( period = 10.863 ns )                    ; cdc_sync:freq|sigb[26] ; C122_sync_phase_word[24] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.613 ns               ;
; -2.725 ns                               ; 92.06 MHz ( period = 10.863 ns )                    ; cdc_sync:freq|sigb[25] ; C122_sync_phase_word[24] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.613 ns               ;
; -2.725 ns                               ; 92.06 MHz ( period = 10.863 ns )                    ; cdc_sync:freq|sigb[24] ; C122_sync_phase_word[24] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.613 ns               ;
; -2.725 ns                               ; 92.06 MHz ( period = 10.863 ns )                    ; cdc_sync:freq|sigb[23] ; C122_sync_phase_word[24] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.613 ns               ;
; -2.725 ns                               ; 92.06 MHz ( period = 10.863 ns )                    ; cdc_sync:freq|sigb[22] ; C122_sync_phase_word[24] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.613 ns               ;
; -2.725 ns                               ; 92.06 MHz ( period = 10.863 ns )                    ; cdc_sync:freq|sigb[21] ; C122_sync_phase_word[24] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.613 ns               ;
; -2.725 ns                               ; 92.06 MHz ( period = 10.863 ns )                    ; cdc_sync:freq|sigb[20] ; C122_sync_phase_word[24] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.613 ns               ;
; -2.725 ns                               ; 92.06 MHz ( period = 10.863 ns )                    ; cdc_sync:freq|sigb[19] ; C122_sync_phase_word[24] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.613 ns               ;
; -2.725 ns                               ; 92.06 MHz ( period = 10.863 ns )                    ; cdc_sync:freq|sigb[18] ; C122_sync_phase_word[24] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.613 ns               ;
; -2.677 ns                               ; 92.46 MHz ( period = 10.815 ns )                    ; cdc_sync:freq|sigb[17] ; C122_sync_phase_word[28] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.559 ns               ;
; -2.677 ns                               ; 92.46 MHz ( period = 10.815 ns )                    ; cdc_sync:freq|sigb[16] ; C122_sync_phase_word[28] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.559 ns               ;
; -2.677 ns                               ; 92.46 MHz ( period = 10.815 ns )                    ; cdc_sync:freq|sigb[15] ; C122_sync_phase_word[28] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.559 ns               ;
; -2.677 ns                               ; 92.46 MHz ( period = 10.815 ns )                    ; cdc_sync:freq|sigb[14] ; C122_sync_phase_word[28] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.559 ns               ;
; -2.677 ns                               ; 92.46 MHz ( period = 10.815 ns )                    ; cdc_sync:freq|sigb[13] ; C122_sync_phase_word[28] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.559 ns               ;
; -2.677 ns                               ; 92.46 MHz ( period = 10.815 ns )                    ; cdc_sync:freq|sigb[12] ; C122_sync_phase_word[28] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.559 ns               ;
; -2.677 ns                               ; 92.46 MHz ( period = 10.815 ns )                    ; cdc_sync:freq|sigb[11] ; C122_sync_phase_word[28] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.559 ns               ;
; -2.677 ns                               ; 92.46 MHz ( period = 10.815 ns )                    ; cdc_sync:freq|sigb[10] ; C122_sync_phase_word[28] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.559 ns               ;
; -2.677 ns                               ; 92.46 MHz ( period = 10.815 ns )                    ; cdc_sync:freq|sigb[9]  ; C122_sync_phase_word[28] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.559 ns               ;
; -2.677 ns                               ; 92.46 MHz ( period = 10.815 ns )                    ; cdc_sync:freq|sigb[8]  ; C122_sync_phase_word[28] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.559 ns               ;
; -2.677 ns                               ; 92.46 MHz ( period = 10.815 ns )                    ; cdc_sync:freq|sigb[7]  ; C122_sync_phase_word[28] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.559 ns               ;
; -2.677 ns                               ; 92.46 MHz ( period = 10.815 ns )                    ; cdc_sync:freq|sigb[6]  ; C122_sync_phase_word[28] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.559 ns               ;
; -2.677 ns                               ; 92.46 MHz ( period = 10.815 ns )                    ; cdc_sync:freq|sigb[5]  ; C122_sync_phase_word[28] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.559 ns               ;
; -2.677 ns                               ; 92.46 MHz ( period = 10.815 ns )                    ; cdc_sync:freq|sigb[4]  ; C122_sync_phase_word[28] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.559 ns               ;
; -2.677 ns                               ; 92.46 MHz ( period = 10.815 ns )                    ; cdc_sync:freq|sigb[3]  ; C122_sync_phase_word[28] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.559 ns               ;
; -2.677 ns                               ; 92.46 MHz ( period = 10.815 ns )                    ; cdc_sync:freq|sigb[2]  ; C122_sync_phase_word[28] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.559 ns               ;
; -2.677 ns                               ; 92.46 MHz ( period = 10.815 ns )                    ; cdc_sync:freq|sigb[1]  ; C122_sync_phase_word[28] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.559 ns               ;
; -2.677 ns                               ; 92.46 MHz ( period = 10.815 ns )                    ; cdc_sync:freq|sigb[0]  ; C122_sync_phase_word[28] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.559 ns               ;
; -2.652 ns                               ; 92.68 MHz ( period = 10.790 ns )                    ; cdc_sync:freq|sigb[31] ; C122_sync_phase_word[23] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.540 ns               ;
; -2.652 ns                               ; 92.68 MHz ( period = 10.790 ns )                    ; cdc_sync:freq|sigb[30] ; C122_sync_phase_word[23] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.540 ns               ;
; -2.652 ns                               ; 92.68 MHz ( period = 10.790 ns )                    ; cdc_sync:freq|sigb[29] ; C122_sync_phase_word[23] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.540 ns               ;
; -2.652 ns                               ; 92.68 MHz ( period = 10.790 ns )                    ; cdc_sync:freq|sigb[28] ; C122_sync_phase_word[23] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.540 ns               ;
; -2.652 ns                               ; 92.68 MHz ( period = 10.790 ns )                    ; cdc_sync:freq|sigb[27] ; C122_sync_phase_word[23] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.540 ns               ;
; -2.652 ns                               ; 92.68 MHz ( period = 10.790 ns )                    ; cdc_sync:freq|sigb[26] ; C122_sync_phase_word[23] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.540 ns               ;
; -2.652 ns                               ; 92.68 MHz ( period = 10.790 ns )                    ; cdc_sync:freq|sigb[25] ; C122_sync_phase_word[23] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.540 ns               ;
; -2.652 ns                               ; 92.68 MHz ( period = 10.790 ns )                    ; cdc_sync:freq|sigb[24] ; C122_sync_phase_word[23] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.540 ns               ;
; -2.652 ns                               ; 92.68 MHz ( period = 10.790 ns )                    ; cdc_sync:freq|sigb[23] ; C122_sync_phase_word[23] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.540 ns               ;
; -2.652 ns                               ; 92.68 MHz ( period = 10.790 ns )                    ; cdc_sync:freq|sigb[22] ; C122_sync_phase_word[23] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.540 ns               ;
; -2.652 ns                               ; 92.68 MHz ( period = 10.790 ns )                    ; cdc_sync:freq|sigb[21] ; C122_sync_phase_word[23] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.540 ns               ;
; -2.652 ns                               ; 92.68 MHz ( period = 10.790 ns )                    ; cdc_sync:freq|sigb[20] ; C122_sync_phase_word[23] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.540 ns               ;
; -2.652 ns                               ; 92.68 MHz ( period = 10.790 ns )                    ; cdc_sync:freq|sigb[19] ; C122_sync_phase_word[23] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.540 ns               ;
; -2.652 ns                               ; 92.68 MHz ( period = 10.790 ns )                    ; cdc_sync:freq|sigb[18] ; C122_sync_phase_word[23] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.888 ns                  ; 10.540 ns               ;
; -2.604 ns                               ; 93.09 MHz ( period = 10.742 ns )                    ; cdc_sync:freq|sigb[17] ; C122_sync_phase_word[27] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.486 ns               ;
; -2.604 ns                               ; 93.09 MHz ( period = 10.742 ns )                    ; cdc_sync:freq|sigb[16] ; C122_sync_phase_word[27] ; LTC2208_122MHz ; LTC2208_122MHz ; 8.138 ns                    ; 7.882 ns                  ; 10.486 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                        ;                          ;                ;                ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------+--------------------------+----------------+----------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: '_122MHz'                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                           ; To                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; -5.236 ns                               ; 74.77 MHz ( period = 13.374 ns )                    ; cicint:cic_I|input_register[0] ; cicint:cic_I|section_out6[19] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 13.146 ns               ;
; -5.213 ns                               ; 74.90 MHz ( period = 13.351 ns )                    ; cicint:cic_I|diff1[0]          ; cicint:cic_I|section_out6[19] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 13.123 ns               ;
; -5.164 ns                               ; 75.18 MHz ( period = 13.302 ns )                    ; cicint:cic_I|input_register[1] ; cicint:cic_I|section_out6[19] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 13.074 ns               ;
; -5.163 ns                               ; 75.18 MHz ( period = 13.301 ns )                    ; cicint:cic_I|input_register[0] ; cicint:cic_I|section_out6[18] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 13.073 ns               ;
; -5.140 ns                               ; 75.31 MHz ( period = 13.278 ns )                    ; cicint:cic_I|diff1[0]          ; cicint:cic_I|section_out6[18] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 13.050 ns               ;
; -5.140 ns                               ; 75.31 MHz ( period = 13.278 ns )                    ; cicint:cic_I|diff1[1]          ; cicint:cic_I|section_out6[19] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 13.050 ns               ;
; -5.091 ns                               ; 75.59 MHz ( period = 13.229 ns )                    ; cicint:cic_I|input_register[1] ; cicint:cic_I|section_out6[18] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 13.001 ns               ;
; -5.091 ns                               ; 75.59 MHz ( period = 13.229 ns )                    ; cicint:cic_I|input_register[2] ; cicint:cic_I|section_out6[19] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 13.001 ns               ;
; -5.090 ns                               ; 75.60 MHz ( period = 13.228 ns )                    ; cicint:cic_I|input_register[0] ; cicint:cic_I|section_out6[17] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 13.000 ns               ;
; -5.067 ns                               ; 75.73 MHz ( period = 13.205 ns )                    ; cicint:cic_I|diff1[0]          ; cicint:cic_I|section_out6[17] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.977 ns               ;
; -5.067 ns                               ; 75.73 MHz ( period = 13.205 ns )                    ; cicint:cic_I|diff1[1]          ; cicint:cic_I|section_out6[18] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.977 ns               ;
; -5.067 ns                               ; 75.73 MHz ( period = 13.205 ns )                    ; cicint:cic_I|diff1[2]          ; cicint:cic_I|section_out6[19] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.977 ns               ;
; -5.055 ns                               ; 75.80 MHz ( period = 13.193 ns )                    ; cicint:cic_Q|input_register[0] ; cicint:cic_Q|section_out6[19] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.937 ns               ;
; -5.038 ns                               ; 75.90 MHz ( period = 13.176 ns )                    ; cicint:cic_I|input_register[4] ; cicint:cic_I|section_out6[19] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.948 ns               ;
; -5.032 ns                               ; 75.93 MHz ( period = 13.170 ns )                    ; cicint:cic_Q|diff1[0]          ; cicint:cic_Q|section_out6[19] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.914 ns               ;
; -5.022 ns                               ; 75.99 MHz ( period = 13.160 ns )                    ; cicint:cic_I|input_register[3] ; cicint:cic_I|section_out6[19] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.932 ns               ;
; -5.018 ns                               ; 76.01 MHz ( period = 13.156 ns )                    ; cicint:cic_I|input_register[1] ; cicint:cic_I|section_out6[17] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.928 ns               ;
; -5.018 ns                               ; 76.01 MHz ( period = 13.156 ns )                    ; cicint:cic_I|input_register[2] ; cicint:cic_I|section_out6[18] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.928 ns               ;
; -5.017 ns                               ; 76.02 MHz ( period = 13.155 ns )                    ; cicint:cic_I|input_register[0] ; cicint:cic_I|section_out6[16] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.927 ns               ;
; -4.994 ns                               ; 76.15 MHz ( period = 13.132 ns )                    ; cicint:cic_I|diff1[0]          ; cicint:cic_I|section_out6[16] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.904 ns               ;
; -4.994 ns                               ; 76.15 MHz ( period = 13.132 ns )                    ; cicint:cic_I|diff1[1]          ; cicint:cic_I|section_out6[17] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.904 ns               ;
; -4.994 ns                               ; 76.15 MHz ( period = 13.132 ns )                    ; cicint:cic_I|diff1[2]          ; cicint:cic_I|section_out6[18] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.904 ns               ;
; -4.990 ns                               ; 76.17 MHz ( period = 13.128 ns )                    ; cicint:cic_I|diff1[3]          ; cicint:cic_I|section_out6[19] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.900 ns               ;
; -4.985 ns                               ; 76.20 MHz ( period = 13.123 ns )                    ; cicint:cic_Q|input_register[3] ; cicint:cic_Q|section_out6[19] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.867 ns               ;
; -4.982 ns                               ; 76.22 MHz ( period = 13.120 ns )                    ; cicint:cic_Q|input_register[0] ; cicint:cic_Q|section_out6[18] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.864 ns               ;
; -4.982 ns                               ; 76.22 MHz ( period = 13.120 ns )                    ; cicint:cic_Q|input_register[1] ; cicint:cic_Q|section_out6[19] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.864 ns               ;
; -4.965 ns                               ; 76.32 MHz ( period = 13.103 ns )                    ; cicint:cic_I|input_register[4] ; cicint:cic_I|section_out6[18] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.875 ns               ;
; -4.959 ns                               ; 76.35 MHz ( period = 13.097 ns )                    ; cicint:cic_Q|diff1[0]          ; cicint:cic_Q|section_out6[18] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.841 ns               ;
; -4.959 ns                               ; 76.35 MHz ( period = 13.097 ns )                    ; cicint:cic_Q|diff1[1]          ; cicint:cic_Q|section_out6[19] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.841 ns               ;
; -4.949 ns                               ; 76.41 MHz ( period = 13.087 ns )                    ; cicint:cic_I|input_register[3] ; cicint:cic_I|section_out6[18] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.859 ns               ;
; -4.946 ns                               ; 76.43 MHz ( period = 13.084 ns )                    ; cicint:cic_Q|input_register[4] ; cicint:cic_Q|section_out6[19] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.828 ns               ;
; -4.945 ns                               ; 76.44 MHz ( period = 13.083 ns )                    ; cicint:cic_I|input_register[1] ; cicint:cic_I|section_out6[16] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.855 ns               ;
; -4.945 ns                               ; 76.44 MHz ( period = 13.083 ns )                    ; cicint:cic_I|input_register[2] ; cicint:cic_I|section_out6[17] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.855 ns               ;
; -4.944 ns                               ; 76.44 MHz ( period = 13.082 ns )                    ; cicint:cic_I|input_register[0] ; cicint:cic_I|section_out6[15] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.854 ns               ;
; -4.921 ns                               ; 76.58 MHz ( period = 13.059 ns )                    ; cicint:cic_I|diff1[0]          ; cicint:cic_I|section_out6[15] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.831 ns               ;
; -4.921 ns                               ; 76.58 MHz ( period = 13.059 ns )                    ; cicint:cic_I|diff1[1]          ; cicint:cic_I|section_out6[16] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.831 ns               ;
; -4.921 ns                               ; 76.58 MHz ( period = 13.059 ns )                    ; cicint:cic_I|diff1[2]          ; cicint:cic_I|section_out6[17] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.831 ns               ;
; -4.917 ns                               ; 76.60 MHz ( period = 13.055 ns )                    ; cicint:cic_I|diff1[3]          ; cicint:cic_I|section_out6[18] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.827 ns               ;
; -4.912 ns                               ; 76.63 MHz ( period = 13.050 ns )                    ; cicint:cic_Q|input_register[3] ; cicint:cic_Q|section_out6[18] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.794 ns               ;
; -4.910 ns                               ; 76.64 MHz ( period = 13.048 ns )                    ; cicint:cic_Q|input_register[2] ; cicint:cic_Q|section_out6[19] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.792 ns               ;
; -4.909 ns                               ; 76.65 MHz ( period = 13.047 ns )                    ; cicint:cic_Q|input_register[1] ; cicint:cic_Q|section_out6[18] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.791 ns               ;
; -4.906 ns                               ; 76.66 MHz ( period = 13.044 ns )                    ; cicint:cic_Q|input_register[0] ; cicint:cic_Q|section_out6[17] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.788 ns               ;
; -4.892 ns                               ; 76.75 MHz ( period = 13.030 ns )                    ; cicint:cic_I|input_register[4] ; cicint:cic_I|section_out6[17] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.802 ns               ;
; -4.886 ns                               ; 76.78 MHz ( period = 13.024 ns )                    ; cicint:cic_Q|diff1[1]          ; cicint:cic_Q|section_out6[18] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.768 ns               ;
; -4.886 ns                               ; 76.78 MHz ( period = 13.024 ns )                    ; cicint:cic_Q|diff1[2]          ; cicint:cic_Q|section_out6[19] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.768 ns               ;
; -4.883 ns                               ; 76.80 MHz ( period = 13.021 ns )                    ; cicint:cic_Q|diff1[0]          ; cicint:cic_Q|section_out6[17] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.765 ns               ;
; -4.876 ns                               ; 76.84 MHz ( period = 13.014 ns )                    ; cicint:cic_I|input_register[3] ; cicint:cic_I|section_out6[17] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.786 ns               ;
; -4.873 ns                               ; 76.86 MHz ( period = 13.011 ns )                    ; cicint:cic_Q|input_register[4] ; cicint:cic_Q|section_out6[18] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.755 ns               ;
; -4.872 ns                               ; 76.86 MHz ( period = 13.010 ns )                    ; cicint:cic_I|input_register[1] ; cicint:cic_I|section_out6[15] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.782 ns               ;
; -4.872 ns                               ; 76.86 MHz ( period = 13.010 ns )                    ; cicint:cic_I|input_register[2] ; cicint:cic_I|section_out6[16] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.782 ns               ;
; -4.848 ns                               ; 77.01 MHz ( period = 12.986 ns )                    ; cicint:cic_I|diff1[1]          ; cicint:cic_I|section_out6[15] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.758 ns               ;
; -4.848 ns                               ; 77.01 MHz ( period = 12.986 ns )                    ; cicint:cic_I|diff1[2]          ; cicint:cic_I|section_out6[16] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.758 ns               ;
; -4.844 ns                               ; 77.03 MHz ( period = 12.982 ns )                    ; cicint:cic_I|diff1[3]          ; cicint:cic_I|section_out6[17] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.754 ns               ;
; -4.837 ns                               ; 77.07 MHz ( period = 12.975 ns )                    ; cicint:cic_Q|input_register[2] ; cicint:cic_Q|section_out6[18] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.719 ns               ;
; -4.836 ns                               ; 77.08 MHz ( period = 12.974 ns )                    ; cicint:cic_Q|input_register[3] ; cicint:cic_Q|section_out6[17] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.718 ns               ;
; -4.833 ns                               ; 77.10 MHz ( period = 12.971 ns )                    ; cicint:cic_Q|input_register[0] ; cicint:cic_Q|section_out6[16] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.715 ns               ;
; -4.833 ns                               ; 77.10 MHz ( period = 12.971 ns )                    ; cicint:cic_Q|input_register[1] ; cicint:cic_Q|section_out6[17] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.715 ns               ;
; -4.819 ns                               ; 77.18 MHz ( period = 12.957 ns )                    ; cicint:cic_I|input_register[4] ; cicint:cic_I|section_out6[16] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.729 ns               ;
; -4.814 ns                               ; 77.21 MHz ( period = 12.952 ns )                    ; cicint:cic_I|diff1[4]          ; cicint:cic_I|section_out6[19] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.724 ns               ;
; -4.813 ns                               ; 77.21 MHz ( period = 12.951 ns )                    ; cicint:cic_Q|diff1[2]          ; cicint:cic_Q|section_out6[18] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.695 ns               ;
; -4.810 ns                               ; 77.23 MHz ( period = 12.948 ns )                    ; cicint:cic_Q|diff1[0]          ; cicint:cic_Q|section_out6[16] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.692 ns               ;
; -4.810 ns                               ; 77.23 MHz ( period = 12.948 ns )                    ; cicint:cic_Q|diff1[1]          ; cicint:cic_Q|section_out6[17] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.692 ns               ;
; -4.809 ns                               ; 77.24 MHz ( period = 12.947 ns )                    ; cicint:cic_Q|diff1[3]          ; cicint:cic_Q|section_out6[19] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.691 ns               ;
; -4.803 ns                               ; 77.27 MHz ( period = 12.941 ns )                    ; cicint:cic_I|input_register[3] ; cicint:cic_I|section_out6[16] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.713 ns               ;
; -4.799 ns                               ; 77.30 MHz ( period = 12.937 ns )                    ; cicint:cic_I|input_register[2] ; cicint:cic_I|section_out6[15] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.709 ns               ;
; -4.797 ns                               ; 77.31 MHz ( period = 12.935 ns )                    ; cicint:cic_Q|input_register[4] ; cicint:cic_Q|section_out6[17] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.679 ns               ;
; -4.775 ns                               ; 77.44 MHz ( period = 12.913 ns )                    ; cicint:cic_I|diff1[2]          ; cicint:cic_I|section_out6[15] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.685 ns               ;
; -4.771 ns                               ; 77.47 MHz ( period = 12.909 ns )                    ; cicint:cic_I|diff1[3]          ; cicint:cic_I|section_out6[16] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.681 ns               ;
; -4.763 ns                               ; 77.51 MHz ( period = 12.901 ns )                    ; cicint:cic_Q|input_register[3] ; cicint:cic_Q|section_out6[16] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.645 ns               ;
; -4.761 ns                               ; 77.53 MHz ( period = 12.899 ns )                    ; cicint:cic_Q|input_register[2] ; cicint:cic_Q|section_out6[17] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.643 ns               ;
; -4.760 ns                               ; 77.53 MHz ( period = 12.898 ns )                    ; cicint:cic_Q|input_register[0] ; cicint:cic_Q|section_out6[15] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.642 ns               ;
; -4.760 ns                               ; 77.53 MHz ( period = 12.898 ns )                    ; cicint:cic_Q|input_register[1] ; cicint:cic_Q|section_out6[16] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.642 ns               ;
; -4.758 ns                               ; 77.54 MHz ( period = 12.896 ns )                    ; cicint:cic_I|input_register[5] ; cicint:cic_I|section_out6[19] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.668 ns               ;
; -4.746 ns                               ; 77.62 MHz ( period = 12.884 ns )                    ; cicint:cic_I|input_register[4] ; cicint:cic_I|section_out6[15] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.656 ns               ;
; -4.741 ns                               ; 77.65 MHz ( period = 12.879 ns )                    ; cicint:cic_I|diff1[4]          ; cicint:cic_I|section_out6[18] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.651 ns               ;
; -4.739 ns                               ; 77.66 MHz ( period = 12.877 ns )                    ; cicint:cic_Q|diff1[4]          ; cicint:cic_Q|section_out6[19] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.621 ns               ;
; -4.738 ns                               ; 77.66 MHz ( period = 12.876 ns )                    ; cicint:cic_I|diff1[5]          ; cicint:cic_I|section_out6[19] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.648 ns               ;
; -4.737 ns                               ; 77.67 MHz ( period = 12.875 ns )                    ; cicint:cic_Q|diff1[0]          ; cicint:cic_Q|section_out6[15] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.619 ns               ;
; -4.737 ns                               ; 77.67 MHz ( period = 12.875 ns )                    ; cicint:cic_Q|diff1[1]          ; cicint:cic_Q|section_out6[16] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.619 ns               ;
; -4.737 ns                               ; 77.67 MHz ( period = 12.875 ns )                    ; cicint:cic_Q|diff1[2]          ; cicint:cic_Q|section_out6[17] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.619 ns               ;
; -4.736 ns                               ; 77.68 MHz ( period = 12.874 ns )                    ; cicint:cic_Q|diff1[3]          ; cicint:cic_Q|section_out6[18] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.618 ns               ;
; -4.730 ns                               ; 77.71 MHz ( period = 12.868 ns )                    ; cicint:cic_I|input_register[3] ; cicint:cic_I|section_out6[15] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.640 ns               ;
; -4.724 ns                               ; 77.75 MHz ( period = 12.862 ns )                    ; cicint:cic_Q|input_register[4] ; cicint:cic_Q|section_out6[16] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.606 ns               ;
; -4.704 ns                               ; 77.87 MHz ( period = 12.842 ns )                    ; cicint:cic_I|input_register[0] ; cicint:cic_I|section_out6[14] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.614 ns               ;
; -4.698 ns                               ; 77.91 MHz ( period = 12.836 ns )                    ; cicint:cic_I|diff1[3]          ; cicint:cic_I|section_out6[15] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.608 ns               ;
; -4.690 ns                               ; 77.95 MHz ( period = 12.828 ns )                    ; cicint:cic_Q|input_register[3] ; cicint:cic_Q|section_out6[15] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.572 ns               ;
; -4.688 ns                               ; 77.97 MHz ( period = 12.826 ns )                    ; cicint:cic_Q|input_register[2] ; cicint:cic_Q|section_out6[16] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.570 ns               ;
; -4.687 ns                               ; 77.97 MHz ( period = 12.825 ns )                    ; cicint:cic_Q|input_register[1] ; cicint:cic_Q|section_out6[15] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.569 ns               ;
; -4.685 ns                               ; 77.98 MHz ( period = 12.823 ns )                    ; cicint:cic_I|input_register[5] ; cicint:cic_I|section_out6[18] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.595 ns               ;
; -4.683 ns                               ; 78.00 MHz ( period = 12.821 ns )                    ; cicint:cic_Q|input_register[5] ; cicint:cic_Q|section_out6[19] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.565 ns               ;
; -4.681 ns                               ; 78.01 MHz ( period = 12.819 ns )                    ; cicint:cic_I|diff1[0]          ; cicint:cic_I|section_out6[14] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.591 ns               ;
; -4.668 ns                               ; 78.09 MHz ( period = 12.806 ns )                    ; cicint:cic_I|diff1[4]          ; cicint:cic_I|section_out6[17] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.578 ns               ;
; -4.666 ns                               ; 78.10 MHz ( period = 12.804 ns )                    ; cicint:cic_Q|diff1[4]          ; cicint:cic_Q|section_out6[18] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.548 ns               ;
; -4.665 ns                               ; 78.11 MHz ( period = 12.803 ns )                    ; cicint:cic_I|diff1[5]          ; cicint:cic_I|section_out6[18] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.575 ns               ;
; -4.664 ns                               ; 78.11 MHz ( period = 12.802 ns )                    ; cicint:cic_Q|diff1[1]          ; cicint:cic_Q|section_out6[15] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.546 ns               ;
; -4.664 ns                               ; 78.11 MHz ( period = 12.802 ns )                    ; cicint:cic_Q|diff1[2]          ; cicint:cic_Q|section_out6[16] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.546 ns               ;
; -4.663 ns                               ; 78.12 MHz ( period = 12.801 ns )                    ; cicint:cic_Q|diff1[5]          ; cicint:cic_Q|section_out6[19] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.545 ns               ;
; -4.660 ns                               ; 78.14 MHz ( period = 12.798 ns )                    ; cicint:cic_Q|diff1[3]          ; cicint:cic_Q|section_out6[17] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.542 ns               ;
; -4.651 ns                               ; 78.19 MHz ( period = 12.789 ns )                    ; cicint:cic_Q|input_register[4] ; cicint:cic_Q|section_out6[15] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.533 ns               ;
; -4.639 ns                               ; 78.27 MHz ( period = 12.777 ns )                    ; cicint:cic_Q|input_register[0] ; cicint:cic_Q|section_out6[14] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.521 ns               ;
; -4.632 ns                               ; 78.31 MHz ( period = 12.770 ns )                    ; cicint:cic_I|input_register[1] ; cicint:cic_I|section_out6[14] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.542 ns               ;
; -4.631 ns                               ; 78.31 MHz ( period = 12.769 ns )                    ; cicint:cic_I|input_register[0] ; cicint:cic_I|section_out6[13] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.541 ns               ;
; -4.616 ns                               ; 78.41 MHz ( period = 12.754 ns )                    ; cicint:cic_Q|diff1[0]          ; cicint:cic_Q|section_out6[14] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.498 ns               ;
; -4.615 ns                               ; 78.41 MHz ( period = 12.753 ns )                    ; cicint:cic_Q|input_register[2] ; cicint:cic_Q|section_out6[15] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.497 ns               ;
; -4.612 ns                               ; 78.43 MHz ( period = 12.750 ns )                    ; cicint:cic_I|input_register[5] ; cicint:cic_I|section_out6[17] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.522 ns               ;
; -4.610 ns                               ; 78.44 MHz ( period = 12.748 ns )                    ; cicint:cic_Q|input_register[5] ; cicint:cic_Q|section_out6[18] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.492 ns               ;
; -4.608 ns                               ; 78.46 MHz ( period = 12.746 ns )                    ; cicint:cic_I|diff1[0]          ; cicint:cic_I|section_out6[13] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.518 ns               ;
; -4.608 ns                               ; 78.46 MHz ( period = 12.746 ns )                    ; cicint:cic_I|diff1[1]          ; cicint:cic_I|section_out6[14] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.518 ns               ;
; -4.605 ns                               ; 78.47 MHz ( period = 12.743 ns )                    ; cicint:cic_Q|diff1[6]          ; cicint:cic_Q|section_out6[19] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.487 ns               ;
; -4.595 ns                               ; 78.54 MHz ( period = 12.733 ns )                    ; cicint:cic_I|diff1[4]          ; cicint:cic_I|section_out6[16] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.505 ns               ;
; -4.592 ns                               ; 78.55 MHz ( period = 12.730 ns )                    ; cicint:cic_I|diff1[5]          ; cicint:cic_I|section_out6[17] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.502 ns               ;
; -4.591 ns                               ; 78.56 MHz ( period = 12.729 ns )                    ; cicint:cic_Q|diff1[2]          ; cicint:cic_Q|section_out6[15] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.473 ns               ;
; -4.590 ns                               ; 78.57 MHz ( period = 12.728 ns )                    ; cicint:cic_Q|diff1[4]          ; cicint:cic_Q|section_out6[17] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.472 ns               ;
; -4.590 ns                               ; 78.57 MHz ( period = 12.728 ns )                    ; cicint:cic_Q|diff1[5]          ; cicint:cic_Q|section_out6[18] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.472 ns               ;
; -4.587 ns                               ; 78.59 MHz ( period = 12.725 ns )                    ; cicint:cic_Q|diff1[3]          ; cicint:cic_Q|section_out6[16] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.469 ns               ;
; -4.570 ns                               ; 78.69 MHz ( period = 12.708 ns )                    ; cicint:cic_I|diff1[6]          ; cicint:cic_I|section_out6[19] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.480 ns               ;
; -4.569 ns                               ; 78.70 MHz ( period = 12.707 ns )                    ; cicint:cic_Q|input_register[3] ; cicint:cic_Q|section_out6[14] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.451 ns               ;
; -4.566 ns                               ; 78.72 MHz ( period = 12.704 ns )                    ; cicint:cic_Q|input_register[1] ; cicint:cic_Q|section_out6[14] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.448 ns               ;
; -4.559 ns                               ; 78.76 MHz ( period = 12.697 ns )                    ; cicint:cic_I|input_register[1] ; cicint:cic_I|section_out6[13] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.469 ns               ;
; -4.559 ns                               ; 78.76 MHz ( period = 12.697 ns )                    ; cicint:cic_I|input_register[2] ; cicint:cic_I|section_out6[14] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.469 ns               ;
; -4.558 ns                               ; 78.76 MHz ( period = 12.696 ns )                    ; cicint:cic_Q|input_register[0] ; cicint:cic_Q|section_out6[13] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.440 ns               ;
; -4.543 ns                               ; 78.86 MHz ( period = 12.681 ns )                    ; cicint:cic_Q|diff1[1]          ; cicint:cic_Q|section_out6[14] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.425 ns               ;
; -4.539 ns                               ; 78.88 MHz ( period = 12.677 ns )                    ; cicint:cic_I|input_register[5] ; cicint:cic_I|section_out6[16] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.449 ns               ;
; -4.535 ns                               ; 78.91 MHz ( period = 12.673 ns )                    ; cicint:cic_Q|diff1[0]          ; cicint:cic_Q|section_out6[13] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.417 ns               ;
; -4.535 ns                               ; 78.91 MHz ( period = 12.673 ns )                    ; cicint:cic_I|diff1[1]          ; cicint:cic_I|section_out6[13] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.445 ns               ;
; -4.535 ns                               ; 78.91 MHz ( period = 12.673 ns )                    ; cicint:cic_I|diff1[2]          ; cicint:cic_I|section_out6[14] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.445 ns               ;
; -4.534 ns                               ; 78.91 MHz ( period = 12.672 ns )                    ; cicint:cic_Q|input_register[5] ; cicint:cic_Q|section_out6[17] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.416 ns               ;
; -4.532 ns                               ; 78.93 MHz ( period = 12.670 ns )                    ; cicint:cic_Q|diff1[6]          ; cicint:cic_Q|section_out6[18] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.414 ns               ;
; -4.530 ns                               ; 78.94 MHz ( period = 12.668 ns )                    ; cicint:cic_Q|input_register[4] ; cicint:cic_Q|section_out6[14] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.412 ns               ;
; -4.527 ns                               ; 78.96 MHz ( period = 12.665 ns )                    ; cicint:cic_I|input_register[0] ; cicint:cic_I|section_out6[12] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.437 ns               ;
; -4.522 ns                               ; 78.99 MHz ( period = 12.660 ns )                    ; cicint:cic_I|diff1[4]          ; cicint:cic_I|section_out6[15] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.432 ns               ;
; -4.519 ns                               ; 79.01 MHz ( period = 12.657 ns )                    ; cicint:cic_I|diff1[5]          ; cicint:cic_I|section_out6[16] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.429 ns               ;
; -4.517 ns                               ; 79.02 MHz ( period = 12.655 ns )                    ; cicint:cic_Q|diff1[4]          ; cicint:cic_Q|section_out6[16] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.399 ns               ;
; -4.514 ns                               ; 79.04 MHz ( period = 12.652 ns )                    ; cicint:cic_Q|diff1[3]          ; cicint:cic_Q|section_out6[15] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.396 ns               ;
; -4.514 ns                               ; 79.04 MHz ( period = 12.652 ns )                    ; cicint:cic_Q|diff1[5]          ; cicint:cic_Q|section_out6[17] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.396 ns               ;
; -4.506 ns                               ; 79.09 MHz ( period = 12.644 ns )                    ; cicint:cic_I|input_register[4] ; cicint:cic_I|section_out6[14] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.416 ns               ;
; -4.504 ns                               ; 79.10 MHz ( period = 12.642 ns )                    ; cicint:cic_I|diff1[0]          ; cicint:cic_I|section_out6[12] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.414 ns               ;
; -4.497 ns                               ; 79.15 MHz ( period = 12.635 ns )                    ; cicint:cic_I|diff1[6]          ; cicint:cic_I|section_out6[18] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.407 ns               ;
; -4.494 ns                               ; 79.16 MHz ( period = 12.632 ns )                    ; cicint:cic_Q|input_register[2] ; cicint:cic_Q|section_out6[14] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.376 ns               ;
; -4.490 ns                               ; 79.19 MHz ( period = 12.628 ns )                    ; cicint:cic_I|input_register[3] ; cicint:cic_I|section_out6[14] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.400 ns               ;
; -4.488 ns                               ; 79.20 MHz ( period = 12.626 ns )                    ; cicint:cic_Q|input_register[3] ; cicint:cic_Q|section_out6[13] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.370 ns               ;
; -4.486 ns                               ; 79.21 MHz ( period = 12.624 ns )                    ; cicint:cic_I|input_register[2] ; cicint:cic_I|section_out6[13] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.396 ns               ;
; -4.485 ns                               ; 79.22 MHz ( period = 12.623 ns )                    ; cicint:cic_Q|input_register[1] ; cicint:cic_Q|section_out6[13] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.367 ns               ;
; -4.470 ns                               ; 79.31 MHz ( period = 12.608 ns )                    ; cicint:cic_Q|diff1[2]          ; cicint:cic_Q|section_out6[14] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.352 ns               ;
; -4.467 ns                               ; 79.33 MHz ( period = 12.605 ns )                    ; cicint:cic_Q|input_register[6] ; cicint:cic_Q|section_out6[19] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.349 ns               ;
; -4.466 ns                               ; 79.34 MHz ( period = 12.604 ns )                    ; cicint:cic_I|input_register[5] ; cicint:cic_I|section_out6[15] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.376 ns               ;
; -4.462 ns                               ; 79.37 MHz ( period = 12.600 ns )                    ; cicint:cic_Q|diff1[1]          ; cicint:cic_Q|section_out6[13] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.344 ns               ;
; -4.462 ns                               ; 79.37 MHz ( period = 12.600 ns )                    ; cicint:cic_I|diff1[2]          ; cicint:cic_I|section_out6[13] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.372 ns               ;
; -4.461 ns                               ; 79.37 MHz ( period = 12.599 ns )                    ; cicint:cic_Q|input_register[5] ; cicint:cic_Q|section_out6[16] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.343 ns               ;
; -4.458 ns                               ; 79.39 MHz ( period = 12.596 ns )                    ; cicint:cic_I|diff1[3]          ; cicint:cic_I|section_out6[14] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.368 ns               ;
; -4.455 ns                               ; 79.41 MHz ( period = 12.593 ns )                    ; cicint:cic_I|input_register[1] ; cicint:cic_I|section_out6[12] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.365 ns               ;
; -4.449 ns                               ; 79.45 MHz ( period = 12.587 ns )                    ; cicint:cic_Q|input_register[4] ; cicint:cic_Q|section_out6[13] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.331 ns               ;
; -4.446 ns                               ; 79.47 MHz ( period = 12.584 ns )                    ; cicint:cic_I|diff1[5]          ; cicint:cic_I|section_out6[15] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.356 ns               ;
; -4.444 ns                               ; 79.48 MHz ( period = 12.582 ns )                    ; cicint:cic_Q|diff1[4]          ; cicint:cic_Q|section_out6[15] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.326 ns               ;
; -4.443 ns                               ; 79.48 MHz ( period = 12.581 ns )                    ; cicint:cic_I|input_register[6] ; cicint:cic_I|section_out6[19] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.353 ns               ;
; -4.442 ns                               ; 79.49 MHz ( period = 12.580 ns )                    ; cicint:cic_I|input_register[0] ; cicint:cic_I|section_out6[11] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.352 ns               ;
; -4.441 ns                               ; 79.50 MHz ( period = 12.579 ns )                    ; cicint:cic_Q|diff1[5]          ; cicint:cic_Q|section_out6[16] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.323 ns               ;
; -4.433 ns                               ; 79.55 MHz ( period = 12.571 ns )                    ; cicint:cic_I|input_register[4] ; cicint:cic_I|section_out6[13] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.343 ns               ;
; -4.431 ns                               ; 79.56 MHz ( period = 12.569 ns )                    ; cicint:cic_I|diff1[1]          ; cicint:cic_I|section_out6[12] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.341 ns               ;
; -4.424 ns                               ; 79.61 MHz ( period = 12.562 ns )                    ; cicint:cic_I|diff1[6]          ; cicint:cic_I|section_out6[17] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.334 ns               ;
; -4.419 ns                               ; 79.64 MHz ( period = 12.557 ns )                    ; cicint:cic_I|diff1[0]          ; cicint:cic_I|section_out6[11] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.329 ns               ;
; -4.417 ns                               ; 79.65 MHz ( period = 12.555 ns )                    ; cicint:cic_I|input_register[3] ; cicint:cic_I|section_out6[13] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.327 ns               ;
; -4.413 ns                               ; 79.67 MHz ( period = 12.551 ns )                    ; cicint:cic_Q|input_register[2] ; cicint:cic_Q|section_out6[13] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.295 ns               ;
; -4.407 ns                               ; 79.71 MHz ( period = 12.545 ns )                    ; cicint:cic_Q|input_register[7] ; cicint:cic_Q|section_out6[19] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.289 ns               ;
; -4.394 ns                               ; 79.80 MHz ( period = 12.532 ns )                    ; cicint:cic_Q|input_register[6] ; cicint:cic_Q|section_out6[18] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.276 ns               ;
; -4.393 ns                               ; 79.80 MHz ( period = 12.531 ns )                    ; cicint:cic_Q|diff1[3]          ; cicint:cic_Q|section_out6[14] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.275 ns               ;
; -4.389 ns                               ; 79.83 MHz ( period = 12.527 ns )                    ; cicint:cic_Q|diff1[2]          ; cicint:cic_Q|section_out6[13] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.271 ns               ;
; -4.388 ns                               ; 79.83 MHz ( period = 12.526 ns )                    ; cicint:cic_Q|input_register[5] ; cicint:cic_Q|section_out6[15] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.270 ns               ;
; -4.385 ns                               ; 79.85 MHz ( period = 12.523 ns )                    ; cicint:cic_I|diff1[3]          ; cicint:cic_I|section_out6[13] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.295 ns               ;
; -4.382 ns                               ; 79.87 MHz ( period = 12.520 ns )                    ; cicint:cic_I|input_register[2] ; cicint:cic_I|section_out6[12] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.292 ns               ;
; -4.374 ns                               ; 79.92 MHz ( period = 12.512 ns )                    ; cicint:cic_Q|diff1[7]          ; cicint:cic_Q|section_out6[19] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.256 ns               ;
; -4.371 ns                               ; 79.94 MHz ( period = 12.509 ns )                    ; cicint:cic_I|input_register[7] ; cicint:cic_I|section_out6[19] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.281 ns               ;
; -4.370 ns                               ; 79.95 MHz ( period = 12.508 ns )                    ; cicint:cic_I|input_register[6] ; cicint:cic_I|section_out6[18] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.280 ns               ;
; -4.369 ns                               ; 79.96 MHz ( period = 12.507 ns )                    ; cicint:cic_I|input_register[0] ; cicint:cic_I|section_out6[10] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.279 ns               ;
; -4.368 ns                               ; 79.96 MHz ( period = 12.506 ns )                    ; cicint:cic_Q|diff1[5]          ; cicint:cic_Q|section_out6[15] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.250 ns               ;
; -4.358 ns                               ; 80.03 MHz ( period = 12.496 ns )                    ; cicint:cic_I|diff1[2]          ; cicint:cic_I|section_out6[12] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.268 ns               ;
; -4.351 ns                               ; 80.07 MHz ( period = 12.489 ns )                    ; cicint:cic_I|diff1[6]          ; cicint:cic_I|section_out6[16] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.261 ns               ;
; -4.346 ns                               ; 80.10 MHz ( period = 12.484 ns )                    ; cicint:cic_I|diff1[0]          ; cicint:cic_I|section_out6[10] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.256 ns               ;
; -4.339 ns                               ; 80.15 MHz ( period = 12.477 ns )                    ; cicint:cic_I|diff1[7]          ; cicint:cic_I|section_out6[19] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.249 ns               ;
; -4.334 ns                               ; 80.18 MHz ( period = 12.472 ns )                    ; cicint:cic_Q|input_register[7] ; cicint:cic_Q|section_out6[18] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.216 ns               ;
; -4.331 ns                               ; 80.20 MHz ( period = 12.469 ns )                    ; cicint:cic_Q|input_register[0] ; cicint:cic_Q|section_out6[12] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.213 ns               ;
; -4.329 ns                               ; 80.21 MHz ( period = 12.467 ns )                    ; cicint:cic_I|input_register[4] ; cicint:cic_I|section_out6[12] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.239 ns               ;
; -4.328 ns                               ; 80.22 MHz ( period = 12.466 ns )                    ; cicint:cic_Q|diff1[6]          ; cicint:cic_Q|section_out6[17] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.210 ns               ;
; -4.323 ns                               ; 80.25 MHz ( period = 12.461 ns )                    ; cicint:cic_Q|diff1[4]          ; cicint:cic_Q|section_out6[14] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.205 ns               ;
; -4.313 ns                               ; 80.31 MHz ( period = 12.451 ns )                    ; cicint:cic_I|input_register[3] ; cicint:cic_I|section_out6[12] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.223 ns               ;
; -4.312 ns                               ; 80.32 MHz ( period = 12.450 ns )                    ; cicint:cic_Q|diff1[3]          ; cicint:cic_Q|section_out6[13] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.194 ns               ;
; -4.308 ns                               ; 80.35 MHz ( period = 12.446 ns )                    ; cicint:cic_Q|diff1[0]          ; cicint:cic_Q|section_out6[12] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.190 ns               ;
; -4.307 ns                               ; 80.35 MHz ( period = 12.445 ns )                    ; cicint:cic_I|input_register[1] ; cicint:cic_I|section_out6[11] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.217 ns               ;
; -4.301 ns                               ; 80.39 MHz ( period = 12.439 ns )                    ; cicint:cic_Q|diff1[7]          ; cicint:cic_Q|section_out6[18] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.183 ns               ;
; -4.298 ns                               ; 80.41 MHz ( period = 12.436 ns )                    ; cicint:cic_I|input_register[7] ; cicint:cic_I|section_out6[18] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.208 ns               ;
; -4.297 ns                               ; 80.42 MHz ( period = 12.435 ns )                    ; cicint:cic_I|input_register[6] ; cicint:cic_I|section_out6[17] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.207 ns               ;
; -4.283 ns                               ; 80.51 MHz ( period = 12.421 ns )                    ; cicint:cic_I|diff1[1]          ; cicint:cic_I|section_out6[11] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.193 ns               ;
; -4.282 ns                               ; 80.52 MHz ( period = 12.420 ns )                    ; cicint:cic_I|diff1[4]          ; cicint:cic_I|section_out6[14] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.192 ns               ;
; -4.281 ns                               ; 80.52 MHz ( period = 12.419 ns )                    ; cicint:cic_I|diff1[3]          ; cicint:cic_I|section_out6[12] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.191 ns               ;
; -4.278 ns                               ; 80.54 MHz ( period = 12.416 ns )                    ; cicint:cic_I|diff1[6]          ; cicint:cic_I|section_out6[15] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.188 ns               ;
; -4.267 ns                               ; 80.61 MHz ( period = 12.405 ns )                    ; cicint:cic_Q|input_register[5] ; cicint:cic_Q|section_out6[14] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.149 ns               ;
; -4.266 ns                               ; 80.62 MHz ( period = 12.404 ns )                    ; cicint:cic_I|diff1[7]          ; cicint:cic_I|section_out6[18] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.910 ns                  ; 12.176 ns               ;
; -4.261 ns                               ; 80.65 MHz ( period = 12.399 ns )                    ; cicint:cic_Q|input_register[3] ; cicint:cic_Q|section_out6[12] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.143 ns               ;
; -4.260 ns                               ; 80.66 MHz ( period = 12.398 ns )                    ; cicint:cic_I|input_register[0] ; cicint:cic_I|section_out6[9]  ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.907 ns                  ; 12.167 ns               ;
; -4.258 ns                               ; 80.67 MHz ( period = 12.396 ns )                    ; cicint:cic_Q|input_register[1] ; cicint:cic_Q|section_out6[12] ; _122MHz    ; _122MHz  ; 8.138 ns                    ; 7.882 ns                  ; 12.140 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                ;                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PHY_CLK125'                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+----------------+----------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From           ; To             ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------+----------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 4.082 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 3.525 ns                ;
; 4.155 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 3.452 ns                ;
; 4.228 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 3.379 ns                ;
; 4.232 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[1]  ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 3.375 ns                ;
; 4.301 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 3.306 ns                ;
; 4.305 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[1]  ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 3.302 ns                ;
; 4.307 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[2]  ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 3.300 ns                ;
; 4.374 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 3.233 ns                ;
; 4.378 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[1]  ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 3.229 ns                ;
; 4.380 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[2]  ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 3.227 ns                ;
; 4.380 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[3]  ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 3.227 ns                ;
; 4.447 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 3.160 ns                ;
; 4.450 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[4]  ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 3.157 ns                ;
; 4.451 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[1]  ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 3.156 ns                ;
; 4.453 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[2]  ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 3.154 ns                ;
; 4.453 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[3]  ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 3.154 ns                ;
; 4.520 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 3.087 ns                ;
; 4.523 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[4]  ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 3.084 ns                ;
; 4.523 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[5]  ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 3.084 ns                ;
; 4.524 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[1]  ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 3.083 ns                ;
; 4.526 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[2]  ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 3.081 ns                ;
; 4.526 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[3]  ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 3.081 ns                ;
; 4.593 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 3.014 ns                ;
; 4.596 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[4]  ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 3.011 ns                ;
; 4.596 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[5]  ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 3.011 ns                ;
; 4.596 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[6]  ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 3.011 ns                ;
; 4.597 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[1]  ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 3.010 ns                ;
; 4.599 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[2]  ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 3.008 ns                ;
; 4.599 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[3]  ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 3.008 ns                ;
; 4.666 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.941 ns                ;
; 4.669 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[4]  ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.938 ns                ;
; 4.669 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[5]  ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.938 ns                ;
; 4.669 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[6]  ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.938 ns                ;
; 4.669 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[7]  ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.938 ns                ;
; 4.670 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[1]  ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.937 ns                ;
; 4.672 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[2]  ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.935 ns                ;
; 4.672 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[3]  ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.935 ns                ;
; 4.739 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.868 ns                ;
; 4.742 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[4]  ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.865 ns                ;
; 4.742 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[5]  ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.865 ns                ;
; 4.742 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[6]  ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.865 ns                ;
; 4.742 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[7]  ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.865 ns                ;
; 4.743 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[1]  ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.864 ns                ;
; 4.745 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[2]  ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.862 ns                ;
; 4.745 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[3]  ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.862 ns                ;
; 4.746 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[8]  ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.861 ns                ;
; 4.812 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.795 ns                ;
; 4.815 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[4]  ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.792 ns                ;
; 4.815 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[5]  ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.792 ns                ;
; 4.815 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[6]  ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.792 ns                ;
; 4.815 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[7]  ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.792 ns                ;
; 4.816 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[1]  ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.791 ns                ;
; 4.816 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[9]  ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.791 ns                ;
; 4.818 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[2]  ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.789 ns                ;
; 4.818 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[3]  ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.789 ns                ;
; 4.819 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[8]  ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.788 ns                ;
; 4.885 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[14] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.722 ns                ;
; 4.888 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[4]  ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.719 ns                ;
; 4.888 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[5]  ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.719 ns                ;
; 4.888 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[6]  ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.719 ns                ;
; 4.888 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[7]  ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.719 ns                ;
; 4.889 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[1]  ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.718 ns                ;
; 4.889 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[9]  ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.718 ns                ;
; 4.891 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[2]  ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.716 ns                ;
; 4.891 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[3]  ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.716 ns                ;
; 4.892 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[8]  ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.715 ns                ;
; 4.892 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[10] ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.715 ns                ;
; 4.958 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[13] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.649 ns                ;
; 4.961 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[4]  ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.646 ns                ;
; 4.961 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[5]  ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.646 ns                ;
; 4.961 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[6]  ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.646 ns                ;
; 4.961 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[7]  ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.646 ns                ;
; 4.962 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[1]  ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.645 ns                ;
; 4.962 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[9]  ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.645 ns                ;
; 4.962 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[11] ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.645 ns                ;
; 4.964 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[2]  ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.643 ns                ;
; 4.964 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[3]  ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.643 ns                ;
; 4.965 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[8]  ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.642 ns                ;
; 4.965 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[10] ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.642 ns                ;
; 5.034 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[4]  ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.573 ns                ;
; 5.034 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[5]  ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.573 ns                ;
; 5.034 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[6]  ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.573 ns                ;
; 5.034 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[7]  ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.573 ns                ;
; 5.035 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[1]  ; HB_counter[14] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.572 ns                ;
; 5.035 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[9]  ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.572 ns                ;
; 5.035 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[11] ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.572 ns                ;
; 5.037 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[2]  ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.570 ns                ;
; 5.037 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[3]  ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.570 ns                ;
; 5.038 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[8]  ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.569 ns                ;
; 5.038 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[10] ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.569 ns                ;
; 5.038 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[12] ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.569 ns                ;
; 5.107 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[4]  ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.500 ns                ;
; 5.107 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[5]  ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.500 ns                ;
; 5.107 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[6]  ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.500 ns                ;
; 5.107 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[7]  ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.500 ns                ;
; 5.108 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[1]  ; HB_counter[13] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.499 ns                ;
; 5.108 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[9]  ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.499 ns                ;
; 5.108 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[11] ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.499 ns                ;
; 5.110 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[2]  ; HB_counter[14] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.497 ns                ;
; 5.110 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[3]  ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.497 ns                ;
; 5.111 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[8]  ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.496 ns                ;
; 5.111 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[10] ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.496 ns                ;
; 5.111 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[12] ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.496 ns                ;
; 5.180 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[4]  ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.427 ns                ;
; 5.180 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[5]  ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.427 ns                ;
; 5.180 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[6]  ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.427 ns                ;
; 5.180 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[7]  ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.427 ns                ;
; 5.181 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[9]  ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.426 ns                ;
; 5.181 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[11] ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.426 ns                ;
; 5.183 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[2]  ; HB_counter[13] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.424 ns                ;
; 5.183 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[3]  ; HB_counter[14] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.424 ns                ;
; 5.184 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[12] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.576 ns                ;
; 5.184 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[8]  ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.423 ns                ;
; 5.184 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[10] ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.423 ns                ;
; 5.184 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[12] ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.423 ns                ;
; 5.253 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[4]  ; HB_counter[14] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.354 ns                ;
; 5.253 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[5]  ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.354 ns                ;
; 5.253 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[6]  ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.354 ns                ;
; 5.253 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[7]  ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.354 ns                ;
; 5.254 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[9]  ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.353 ns                ;
; 5.254 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[11] ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.353 ns                ;
; 5.256 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[3]  ; HB_counter[13] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.351 ns                ;
; 5.257 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[11] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.503 ns                ;
; 5.257 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[8]  ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.350 ns                ;
; 5.257 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[10] ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.350 ns                ;
; 5.257 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[12] ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.350 ns                ;
; 5.263 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[13] ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.497 ns                ;
; 5.326 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[4]  ; HB_counter[13] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.281 ns                ;
; 5.326 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[5]  ; HB_counter[14] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.281 ns                ;
; 5.326 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[6]  ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.281 ns                ;
; 5.326 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[7]  ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.281 ns                ;
; 5.327 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[9]  ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.280 ns                ;
; 5.327 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[11] ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.280 ns                ;
; 5.330 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[10] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.430 ns                ;
; 5.330 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[8]  ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.277 ns                ;
; 5.330 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[10] ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.277 ns                ;
; 5.330 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[12] ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.277 ns                ;
; 5.334 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[1]  ; HB_counter[12] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.426 ns                ;
; 5.335 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[14] ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.425 ns                ;
; 5.336 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[13] ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.424 ns                ;
; 5.399 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[5]  ; HB_counter[13] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.208 ns                ;
; 5.399 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[6]  ; HB_counter[14] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.208 ns                ;
; 5.399 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[7]  ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.208 ns                ;
; 5.400 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[9]  ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.207 ns                ;
; 5.400 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[11] ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.207 ns                ;
; 5.403 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[9]  ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.357 ns                ;
; 5.403 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[8]  ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.204 ns                ;
; 5.403 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[10] ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.204 ns                ;
; 5.403 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[12] ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.204 ns                ;
; 5.407 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[1]  ; HB_counter[11] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.353 ns                ;
; 5.407 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[15] ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.353 ns                ;
; 5.408 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[14] ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.352 ns                ;
; 5.409 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[2]  ; HB_counter[12] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.351 ns                ;
; 5.409 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[13] ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.351 ns                ;
; 5.472 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[6]  ; HB_counter[13] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.135 ns                ;
; 5.472 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[7]  ; HB_counter[14] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.135 ns                ;
; 5.473 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[9]  ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.134 ns                ;
; 5.473 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[11] ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.134 ns                ;
; 5.476 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[8]  ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.284 ns                ;
; 5.476 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[8]  ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.131 ns                ;
; 5.476 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[10] ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.131 ns                ;
; 5.476 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[12] ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.131 ns                ;
; 5.480 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[1]  ; HB_counter[10] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.280 ns                ;
; 5.480 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[15] ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.280 ns                ;
; 5.481 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[14] ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.279 ns                ;
; 5.482 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[2]  ; HB_counter[11] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.278 ns                ;
; 5.482 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[3]  ; HB_counter[12] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.278 ns                ;
; 5.482 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[13] ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.278 ns                ;
; 5.483 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[16] ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.277 ns                ;
; 5.545 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[7]  ; HB_counter[13] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.062 ns                ;
; 5.546 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[9]  ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.061 ns                ;
; 5.546 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[11] ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.061 ns                ;
; 5.549 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[7]  ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.211 ns                ;
; 5.549 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[8]  ; HB_counter[14] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.058 ns                ;
; 5.549 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[10] ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.058 ns                ;
; 5.549 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[12] ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 2.058 ns                ;
; 5.552 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[4]  ; HB_counter[12] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.208 ns                ;
; 5.552 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[17] ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.208 ns                ;
; 5.553 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[1]  ; HB_counter[9]  ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.207 ns                ;
; 5.553 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[15] ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.207 ns                ;
; 5.554 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[14] ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.206 ns                ;
; 5.555 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[2]  ; HB_counter[10] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.205 ns                ;
; 5.555 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[3]  ; HB_counter[11] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.205 ns                ;
; 5.555 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[13] ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.205 ns                ;
; 5.556 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[16] ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.204 ns                ;
; 5.619 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[9]  ; HB_counter[14] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 1.988 ns                ;
; 5.619 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[11] ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 1.988 ns                ;
; 5.622 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[6]  ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.138 ns                ;
; 5.622 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[8]  ; HB_counter[13] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 1.985 ns                ;
; 5.622 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[10] ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 1.985 ns                ;
; 5.622 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[12] ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.607 ns                  ; 1.985 ns                ;
; 5.625 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[4]  ; HB_counter[11] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.135 ns                ;
; 5.625 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[5]  ; HB_counter[12] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.135 ns                ;
; 5.625 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[17] ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.135 ns                ;
; 5.626 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[1]  ; HB_counter[8]  ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.134 ns                ;
; 5.626 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[15] ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.134 ns                ;
; 5.627 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[14] ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.133 ns                ;
; 5.627 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[18] ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.133 ns                ;
; 5.628 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[2]  ; HB_counter[9]  ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.132 ns                ;
; 5.628 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[3]  ; HB_counter[10] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.132 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                ;                ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------+----------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+----------------------------------------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                              ; To                                           ; From Clock   ; To Clock     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+----------------------------------------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 34.18 MHz ( period = 29.255 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[18] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 31.118 ns               ;
; N/A                                     ; 34.29 MHz ( period = 29.164 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[18] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 31.027 ns               ;
; N/A                                     ; 34.55 MHz ( period = 28.945 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[16] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 30.808 ns               ;
; N/A                                     ; 34.61 MHz ( period = 28.895 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[20] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 30.758 ns               ;
; N/A                                     ; 34.66 MHz ( period = 28.854 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[16] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 30.717 ns               ;
; N/A                                     ; 34.72 MHz ( period = 28.804 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[20] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 30.667 ns               ;
; N/A                                     ; 35.99 MHz ( period = 27.783 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[3]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 29.646 ns               ;
; N/A                                     ; 36.07 MHz ( period = 27.726 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[7]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 29.591 ns               ;
; N/A                                     ; 36.11 MHz ( period = 27.692 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[3]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 29.555 ns               ;
; N/A                                     ; 36.19 MHz ( period = 27.635 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[7]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 29.500 ns               ;
; N/A                                     ; 36.41 MHz ( period = 27.468 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[18] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 29.331 ns               ;
; N/A                                     ; 36.54 MHz ( period = 27.369 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[5]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 29.239 ns               ;
; N/A                                     ; 36.66 MHz ( period = 27.278 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[5]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 29.148 ns               ;
; N/A                                     ; 36.82 MHz ( period = 27.158 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[16] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 29.021 ns               ;
; N/A                                     ; 36.89 MHz ( period = 27.108 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[20] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 28.971 ns               ;
; N/A                                     ; 37.28 MHz ( period = 26.822 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[6]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 28.685 ns               ;
; N/A                                     ; 37.41 MHz ( period = 26.731 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[6]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 28.594 ns               ;
; N/A                                     ; 38.01 MHz ( period = 26.312 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[22] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 28.175 ns               ;
; N/A                                     ; 38.13 MHz ( period = 26.229 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[4]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 28.094 ns               ;
; N/A                                     ; 38.14 MHz ( period = 26.221 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[22] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 28.084 ns               ;
; N/A                                     ; 38.17 MHz ( period = 26.202 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[10] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 28.062 ns               ;
; N/A                                     ; 38.26 MHz ( period = 26.138 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[4]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 28.003 ns               ;
; N/A                                     ; 38.30 MHz ( period = 26.111 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[10] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 27.971 ns               ;
; N/A                                     ; 38.45 MHz ( period = 26.009 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[8]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 27.869 ns               ;
; N/A                                     ; 38.47 MHz ( period = 25.996 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[3]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 27.859 ns               ;
; N/A                                     ; 38.55 MHz ( period = 25.939 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[7]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 27.804 ns               ;
; N/A                                     ; 38.58 MHz ( period = 25.918 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[8]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 27.778 ns               ;
; N/A                                     ; 38.93 MHz ( period = 25.685 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[21] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 27.548 ns               ;
; N/A                                     ; 38.93 MHz ( period = 25.684 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[23] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 27.547 ns               ;
; N/A                                     ; 39.07 MHz ( period = 25.594 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[21] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 27.457 ns               ;
; N/A                                     ; 39.07 MHz ( period = 25.593 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[23] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 27.456 ns               ;
; N/A                                     ; 39.09 MHz ( period = 25.582 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[5]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 27.452 ns               ;
; N/A                                     ; 39.27 MHz ( period = 25.463 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[11] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 27.323 ns               ;
; N/A                                     ; 39.41 MHz ( period = 25.376 ns )                    ; Rx_MAC:Rx_MAC_inst|left_shift[6]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 25.154 ns               ;
; N/A                                     ; 39.41 MHz ( period = 25.372 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[11] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 27.232 ns               ;
; N/A                                     ; 39.51 MHz ( period = 25.312 ns )                    ; Rx_MAC:Rx_MAC_inst|left_shift[7]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 25.090 ns               ;
; N/A                                     ; 39.54 MHz ( period = 25.290 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[12] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 27.150 ns               ;
; N/A                                     ; 39.55 MHz ( period = 25.285 ns )                    ; Rx_MAC:Rx_MAC_inst|left_shift[6]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 25.063 ns               ;
; N/A                                     ; 39.65 MHz ( period = 25.221 ns )                    ; Rx_MAC:Rx_MAC_inst|left_shift[7]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 24.999 ns               ;
; N/A                                     ; 39.68 MHz ( period = 25.199 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[12] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 27.059 ns               ;
; N/A                                     ; 39.77 MHz ( period = 25.147 ns )                    ; Rx_MAC:Rx_MAC_inst|left_shift[5]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 24.925 ns               ;
; N/A                                     ; 39.84 MHz ( period = 25.102 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[14] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 26.962 ns               ;
; N/A                                     ; 39.91 MHz ( period = 25.056 ns )                    ; Rx_MAC:Rx_MAC_inst|left_shift[5]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 24.834 ns               ;
; N/A                                     ; 39.94 MHz ( period = 25.035 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[6]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 26.898 ns               ;
; N/A                                     ; 39.98 MHz ( period = 25.011 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[14] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 26.871 ns               ;
; N/A                                     ; 40.25 MHz ( period = 24.842 ns )                    ; Rx_MAC:Rx_MAC_inst|left_shift[3]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 24.617 ns               ;
; N/A                                     ; 40.26 MHz ( period = 24.840 ns )                    ; Rx_MAC:Rx_MAC_inst|left_shift[2]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 24.613 ns               ;
; N/A                                     ; 40.29 MHz ( period = 24.819 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[15] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 26.679 ns               ;
; N/A                                     ; 40.36 MHz ( period = 24.775 ns )                    ; Rx_MAC:Rx_MAC_inst|left_shift[4]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 24.550 ns               ;
; N/A                                     ; 40.40 MHz ( period = 24.751 ns )                    ; Rx_MAC:Rx_MAC_inst|left_shift[3]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 24.526 ns               ;
; N/A                                     ; 40.41 MHz ( period = 24.749 ns )                    ; Rx_MAC:Rx_MAC_inst|left_shift[2]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 24.522 ns               ;
; N/A                                     ; 40.44 MHz ( period = 24.728 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[15] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 26.588 ns               ;
; N/A                                     ; 40.51 MHz ( period = 24.684 ns )                    ; Rx_MAC:Rx_MAC_inst|left_shift[4]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 24.459 ns               ;
; N/A                                     ; 40.67 MHz ( period = 24.590 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[13] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 26.450 ns               ;
; N/A                                     ; 40.77 MHz ( period = 24.525 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[22] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 26.388 ns               ;
; N/A                                     ; 40.82 MHz ( period = 24.499 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[13] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 26.359 ns               ;
; N/A                                     ; 40.91 MHz ( period = 24.442 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[4]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 26.307 ns               ;
; N/A                                     ; 40.95 MHz ( period = 24.421 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[9]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 26.281 ns               ;
; N/A                                     ; 40.96 MHz ( period = 24.415 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[10] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 26.275 ns               ;
; N/A                                     ; 41.01 MHz ( period = 24.385 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[18] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 26.248 ns               ;
; N/A                                     ; 41.10 MHz ( period = 24.330 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[9]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 26.190 ns               ;
; N/A                                     ; 41.17 MHz ( period = 24.288 ns )                    ; Rx_MAC:Rx_MAC_inst|left_shift[8]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 24.064 ns               ;
; N/A                                     ; 41.28 MHz ( period = 24.222 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[8]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 26.082 ns               ;
; N/A                                     ; 41.33 MHz ( period = 24.197 ns )                    ; Rx_MAC:Rx_MAC_inst|left_shift[8]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 23.973 ns               ;
; N/A                                     ; 41.54 MHz ( period = 24.075 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[16] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 25.938 ns               ;
; N/A                                     ; 41.62 MHz ( period = 24.025 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[20] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 25.888 ns               ;
; N/A                                     ; 41.74 MHz ( period = 23.956 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[17] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 25.816 ns               ;
; N/A                                     ; 41.80 MHz ( period = 23.926 ns )                    ; Rx_MAC:Rx_MAC_inst|left_shift[9]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 23.702 ns               ;
; N/A                                     ; 41.84 MHz ( period = 23.898 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[21] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 25.761 ns               ;
; N/A                                     ; 41.85 MHz ( period = 23.897 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[23] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 25.760 ns               ;
; N/A                                     ; 41.90 MHz ( period = 23.865 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[17] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 25.725 ns               ;
; N/A                                     ; 41.96 MHz ( period = 23.835 ns )                    ; Rx_MAC:Rx_MAC_inst|left_shift[9]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 23.611 ns               ;
; N/A                                     ; 42.24 MHz ( period = 23.676 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[11] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 25.536 ns               ;
; N/A                                     ; 42.39 MHz ( period = 23.589 ns )                    ; Rx_MAC:Rx_MAC_inst|left_shift[6]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 23.367 ns               ;
; N/A                                     ; 42.51 MHz ( period = 23.525 ns )                    ; Rx_MAC:Rx_MAC_inst|left_shift[7]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 23.303 ns               ;
; N/A                                     ; 42.55 MHz ( period = 23.503 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[12] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 25.363 ns               ;
; N/A                                     ; 42.81 MHz ( period = 23.360 ns )                    ; Rx_MAC:Rx_MAC_inst|left_shift[5]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 23.138 ns               ;
; N/A                                     ; 42.89 MHz ( period = 23.315 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[14] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 25.175 ns               ;
; N/A                                     ; 43.02 MHz ( period = 23.245 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[19] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 25.105 ns               ;
; N/A                                     ; 43.19 MHz ( period = 23.154 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[19] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 25.014 ns               ;
; N/A                                     ; 43.28 MHz ( period = 23.103 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[15]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 22.876 ns               ;
; N/A                                     ; 43.37 MHz ( period = 23.055 ns )                    ; Rx_MAC:Rx_MAC_inst|left_shift[3]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 22.830 ns               ;
; N/A                                     ; 43.38 MHz ( period = 23.053 ns )                    ; Rx_MAC:Rx_MAC_inst|left_shift[2]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 22.826 ns               ;
; N/A                                     ; 43.42 MHz ( period = 23.032 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[15] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 24.892 ns               ;
; N/A                                     ; 43.46 MHz ( period = 23.012 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[15]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 22.785 ns               ;
; N/A                                     ; 43.50 MHz ( period = 22.988 ns )                    ; Rx_MAC:Rx_MAC_inst|left_shift[4]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 22.763 ns               ;
; N/A                                     ; 43.64 MHz ( period = 22.913 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[3]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 24.776 ns               ;
; N/A                                     ; 43.69 MHz ( period = 22.890 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[18] ; Rx_MAC:Rx_MAC_inst|left_shift[6]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 24.735 ns               ;
; N/A                                     ; 43.75 MHz ( period = 22.856 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[7]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 24.721 ns               ;
; N/A                                     ; 43.85 MHz ( period = 22.803 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[13] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 24.663 ns               ;
; N/A                                     ; 44.10 MHz ( period = 22.674 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[18] ; Rx_MAC:Rx_MAC_inst|left_shift[7]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 24.519 ns               ;
; N/A                                     ; 44.18 MHz ( period = 22.634 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[9]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 24.494 ns               ;
; N/A                                     ; 44.25 MHz ( period = 22.598 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[18] ; Rx_MAC:Rx_MAC_inst|left_shift[5]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 24.443 ns               ;
; N/A                                     ; 44.29 MHz ( period = 22.580 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[16] ; Rx_MAC:Rx_MAC_inst|left_shift[6]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 24.425 ns               ;
; N/A                                     ; 44.39 MHz ( period = 22.530 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[20] ; Rx_MAC:Rx_MAC_inst|left_shift[6]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 24.375 ns               ;
; N/A                                     ; 44.44 MHz ( period = 22.501 ns )                    ; Rx_MAC:Rx_MAC_inst|left_shift[8]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 22.277 ns               ;
; N/A                                     ; 44.45 MHz ( period = 22.499 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[5]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 24.369 ns               ;
; N/A                                     ; 44.71 MHz ( period = 22.364 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[16] ; Rx_MAC:Rx_MAC_inst|left_shift[7]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 24.209 ns               ;
; N/A                                     ; 44.81 MHz ( period = 22.314 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[20] ; Rx_MAC:Rx_MAC_inst|left_shift[7]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 24.159 ns               ;
; N/A                                     ; 44.87 MHz ( period = 22.288 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[16] ; Rx_MAC:Rx_MAC_inst|left_shift[5]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 24.133 ns               ;
; N/A                                     ; 44.97 MHz ( period = 22.238 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[20] ; Rx_MAC:Rx_MAC_inst|left_shift[5]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 24.083 ns               ;
; N/A                                     ; 45.11 MHz ( period = 22.169 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[17] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 24.029 ns               ;
; N/A                                     ; 45.17 MHz ( period = 22.139 ns )                    ; Rx_MAC:Rx_MAC_inst|left_shift[9]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 21.915 ns               ;
; N/A                                     ; 45.42 MHz ( period = 22.018 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[9]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 21.793 ns               ;
; N/A                                     ; 45.55 MHz ( period = 21.952 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[6]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 23.815 ns               ;
; N/A                                     ; 45.61 MHz ( period = 21.927 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[9]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 21.702 ns               ;
; N/A                                     ; 45.89 MHz ( period = 21.791 ns )                    ; Rx_MAC:Rx_MAC_inst|left_shift[1]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 21.564 ns               ;
; N/A                                     ; 45.94 MHz ( period = 21.767 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[4]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 21.542 ns               ;
; N/A                                     ; 46.08 MHz ( period = 21.700 ns )                    ; Rx_MAC:Rx_MAC_inst|left_shift[1]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 21.473 ns               ;
; N/A                                     ; 46.13 MHz ( period = 21.676 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[4]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 21.451 ns               ;
; N/A                                     ; 46.21 MHz ( period = 21.642 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[8]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 21.419 ns               ;
; N/A                                     ; 46.40 MHz ( period = 21.551 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[8]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 21.328 ns               ;
; N/A                                     ; 46.48 MHz ( period = 21.516 ns )                    ; Rx_MAC:Rx_MAC_inst|left_shift[0]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 21.290 ns               ;
; N/A                                     ; 46.60 MHz ( period = 21.458 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[19] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 23.318 ns               ;
; N/A                                     ; 46.64 MHz ( period = 21.442 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[22] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 23.305 ns               ;
; N/A                                     ; 46.64 MHz ( period = 21.439 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[31]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 21.191 ns               ;
; N/A                                     ; 46.67 MHz ( period = 21.425 ns )                    ; Rx_MAC:Rx_MAC_inst|left_shift[0]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 21.199 ns               ;
; N/A                                     ; 46.68 MHz ( period = 21.423 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[28]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 21.195 ns               ;
; N/A                                     ; 46.69 MHz ( period = 21.418 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[3]  ; Rx_MAC:Rx_MAC_inst|left_shift[6]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 23.263 ns               ;
; N/A                                     ; 46.81 MHz ( period = 21.361 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[7]  ; Rx_MAC:Rx_MAC_inst|left_shift[6]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 23.208 ns               ;
; N/A                                     ; 46.82 MHz ( period = 21.359 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[4]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 23.224 ns               ;
; N/A                                     ; 46.84 MHz ( period = 21.348 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[31]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 21.100 ns               ;
; N/A                                     ; 46.88 MHz ( period = 21.332 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[10] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 23.192 ns               ;
; N/A                                     ; 46.88 MHz ( period = 21.332 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[28]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 21.104 ns               ;
; N/A                                     ; 46.89 MHz ( period = 21.325 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[15]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 21.098 ns               ;
; N/A                                     ; 46.94 MHz ( period = 21.304 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[30]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 21.076 ns               ;
; N/A                                     ; 46.95 MHz ( period = 21.298 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[17]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 21.071 ns               ;
; N/A                                     ; 47.00 MHz ( period = 21.277 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[6]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 21.050 ns               ;
; N/A                                     ; 47.02 MHz ( period = 21.268 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[18] ; Rx_MAC:Rx_MAC_inst|left_shift[0]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 23.117 ns               ;
; N/A                                     ; 47.14 MHz ( period = 21.213 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[30]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 20.985 ns               ;
; N/A                                     ; 47.15 MHz ( period = 21.207 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[17]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 20.980 ns               ;
; N/A                                     ; 47.17 MHz ( period = 21.202 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[3]  ; Rx_MAC:Rx_MAC_inst|left_shift[7]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 23.047 ns               ;
; N/A                                     ; 47.18 MHz ( period = 21.195 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[5]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 20.968 ns               ;
; N/A                                     ; 47.20 MHz ( period = 21.186 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[6]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 20.959 ns               ;
; N/A                                     ; 47.25 MHz ( period = 21.163 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[7]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 20.936 ns               ;
; N/A                                     ; 47.29 MHz ( period = 21.145 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[7]  ; Rx_MAC:Rx_MAC_inst|left_shift[7]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 22.992 ns               ;
; N/A                                     ; 47.31 MHz ( period = 21.139 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[8]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 22.999 ns               ;
; N/A                                     ; 47.34 MHz ( period = 21.126 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[3]  ; Rx_MAC:Rx_MAC_inst|left_shift[5]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 22.971 ns               ;
; N/A                                     ; 47.38 MHz ( period = 21.105 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[14]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 20.880 ns               ;
; N/A                                     ; 47.38 MHz ( period = 21.104 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[5]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 20.877 ns               ;
; N/A                                     ; 47.39 MHz ( period = 21.101 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[3]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 20.876 ns               ;
; N/A                                     ; 47.46 MHz ( period = 21.072 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[7]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 20.845 ns               ;
; N/A                                     ; 47.46 MHz ( period = 21.069 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[7]  ; Rx_MAC:Rx_MAC_inst|left_shift[5]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 22.916 ns               ;
; N/A                                     ; 47.52 MHz ( period = 21.042 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[0]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 20.817 ns               ;
; N/A                                     ; 47.59 MHz ( period = 21.014 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[14]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 20.789 ns               ;
; N/A                                     ; 47.60 MHz ( period = 21.010 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[3]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 20.785 ns               ;
; N/A                                     ; 47.61 MHz ( period = 21.004 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[5]  ; Rx_MAC:Rx_MAC_inst|left_shift[6]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 22.856 ns               ;
; N/A                                     ; 47.71 MHz ( period = 20.958 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[16] ; Rx_MAC:Rx_MAC_inst|left_shift[0]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 22.807 ns               ;
; N/A                                     ; 47.73 MHz ( period = 20.951 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[0]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 20.726 ns               ;
; N/A                                     ; 47.73 MHz ( period = 20.949 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[13]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 20.722 ns               ;
; N/A                                     ; 47.75 MHz ( period = 20.944 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[23]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 20.717 ns               ;
; N/A                                     ; 47.83 MHz ( period = 20.908 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[20] ; Rx_MAC:Rx_MAC_inst|left_shift[0]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 22.757 ns               ;
; N/A                                     ; 47.94 MHz ( period = 20.858 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[13]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 20.631 ns               ;
; N/A                                     ; 47.95 MHz ( period = 20.853 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[23]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 20.626 ns               ;
; N/A                                     ; 48.04 MHz ( period = 20.815 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[21] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 22.678 ns               ;
; N/A                                     ; 48.04 MHz ( period = 20.814 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[23] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 22.677 ns               ;
; N/A                                     ; 48.10 MHz ( period = 20.788 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[5]  ; Rx_MAC:Rx_MAC_inst|left_shift[7]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 22.640 ns               ;
; N/A                                     ; 48.28 MHz ( period = 20.712 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[5]  ; Rx_MAC:Rx_MAC_inst|left_shift[5]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 22.564 ns               ;
; N/A                                     ; 48.35 MHz ( period = 20.682 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[16]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 20.455 ns               ;
; N/A                                     ; 48.44 MHz ( period = 20.645 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[26]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 20.417 ns               ;
; N/A                                     ; 48.44 MHz ( period = 20.643 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[25]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 20.392 ns               ;
; N/A                                     ; 48.52 MHz ( period = 20.611 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[54] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 22.475 ns               ;
; N/A                                     ; 48.56 MHz ( period = 20.593 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[11] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 22.453 ns               ;
; N/A                                     ; 48.56 MHz ( period = 20.591 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[16]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 20.364 ns               ;
; N/A                                     ; 48.65 MHz ( period = 20.554 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[26]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 20.326 ns               ;
; N/A                                     ; 48.66 MHz ( period = 20.552 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[25]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 20.301 ns               ;
; N/A                                     ; 48.73 MHz ( period = 20.520 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[54] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 22.384 ns               ;
; N/A                                     ; 48.77 MHz ( period = 20.506 ns )                    ; Rx_MAC:Rx_MAC_inst|left_shift[6]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 20.284 ns               ;
; N/A                                     ; 48.82 MHz ( period = 20.483 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[11]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 20.260 ns               ;
; N/A                                     ; 48.88 MHz ( period = 20.457 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[6]  ; Rx_MAC:Rx_MAC_inst|left_shift[6]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 22.302 ns               ;
; N/A                                     ; 48.92 MHz ( period = 20.442 ns )                    ; Rx_MAC:Rx_MAC_inst|left_shift[7]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 20.220 ns               ;
; N/A                                     ; 48.97 MHz ( period = 20.420 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[12] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 22.280 ns               ;
; N/A                                     ; 49.04 MHz ( period = 20.392 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[11]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 20.169 ns               ;
; N/A                                     ; 49.09 MHz ( period = 20.369 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[2]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 22.232 ns               ;
; N/A                                     ; 49.31 MHz ( period = 20.278 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[2]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 22.141 ns               ;
; N/A                                     ; 49.32 MHz ( period = 20.277 ns )                    ; Rx_MAC:Rx_MAC_inst|left_shift[5]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 20.055 ns               ;
; N/A                                     ; 49.40 MHz ( period = 20.241 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[6]  ; Rx_MAC:Rx_MAC_inst|left_shift[7]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 22.086 ns               ;
; N/A                                     ; 49.41 MHz ( period = 20.240 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[9]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 20.015 ns               ;
; N/A                                     ; 49.43 MHz ( period = 20.232 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[14] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 22.092 ns               ;
; N/A                                     ; 49.45 MHz ( period = 20.221 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[21]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 19.994 ns               ;
; N/A                                     ; 49.52 MHz ( period = 20.195 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[0]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 22.058 ns               ;
; N/A                                     ; 49.59 MHz ( period = 20.165 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[6]  ; Rx_MAC:Rx_MAC_inst|left_shift[5]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 22.010 ns               ;
; N/A                                     ; 49.62 MHz ( period = 20.152 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[22]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 19.925 ns               ;
; N/A                                     ; 49.65 MHz ( period = 20.141 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[29]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 19.890 ns               ;
; N/A                                     ; 49.68 MHz ( period = 20.130 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[21]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 19.903 ns               ;
; N/A                                     ; 49.73 MHz ( period = 20.110 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[2]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 19.885 ns               ;
; N/A                                     ; 49.74 MHz ( period = 20.104 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[0]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 21.967 ns               ;
; N/A                                     ; 49.85 MHz ( period = 20.061 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[22]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 19.834 ns               ;
; N/A                                     ; 49.88 MHz ( period = 20.050 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[29]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 19.799 ns               ;
; N/A                                     ; 49.95 MHz ( period = 20.019 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[2]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 19.794 ns               ;
; N/A                                     ; 49.98 MHz ( period = 20.009 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[1]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 21.872 ns               ;
; N/A                                     ; 49.99 MHz ( period = 20.004 ns )                    ; Rx_MAC:Rx_MAC_inst|left_shift[1]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 19.777 ns               ;
; N/A                                     ; 50.03 MHz ( period = 19.989 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[4]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 19.764 ns               ;
; N/A                                     ; 50.07 MHz ( period = 19.972 ns )                    ; Rx_MAC:Rx_MAC_inst|left_shift[3]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 19.747 ns               ;
; N/A                                     ; 50.08 MHz ( period = 19.970 ns )                    ; Rx_MAC:Rx_MAC_inst|left_shift[2]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 19.743 ns               ;
; N/A                                     ; 50.13 MHz ( period = 19.949 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[15] ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 21.809 ns               ;
; N/A                                     ; 50.13 MHz ( period = 19.947 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[22] ; Rx_MAC:Rx_MAC_inst|left_shift[6]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 21.792 ns               ;
; N/A                                     ; 50.21 MHz ( period = 19.918 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_output[1]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 21.781 ns               ;
; N/A                                     ; 50.24 MHz ( period = 19.905 ns )                    ; Rx_MAC:Rx_MAC_inst|left_shift[4]  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 19.680 ns               ;
; N/A                                     ; 50.34 MHz ( period = 19.864 ns )                    ; Rx_MAC:Rx_MAC_inst|YIADDR[8]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 19.641 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                   ;                                              ;              ;              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+----------------------------------------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                   ; To                                                                                                                                                                     ; From Clock                                                                               ; To Clock                                                                                 ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.607 ns                                ; FIFO:RXF|inptr[5]                                                                                                                                                      ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a14~porta_address_reg0                                                                          ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.420 ns                   ; 1.027 ns                 ;
; 0.609 ns                                ; FIFO:RXF|inptr[5]                                                                                                                                                      ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a4~porta_address_reg0                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.414 ns                   ; 1.023 ns                 ;
; 0.616 ns                                ; FIFO:RXF|inptr[10]                                                                                                                                                     ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a6~porta_address_reg0                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.416 ns                   ; 1.032 ns                 ;
; 0.618 ns                                ; FIFO:RXF|inptr[1]                                                                                                                                                      ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a12~porta_address_reg0                                                                          ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.419 ns                   ; 1.037 ns                 ;
; 0.620 ns                                ; FIFO:RXF|inptr[7]                                                                                                                                                      ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a14~porta_address_reg0                                                                          ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.420 ns                   ; 1.040 ns                 ;
; 0.629 ns                                ; FIFO:RXF|inptr[11]                                                                                                                                                     ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a12~porta_address_reg0                                                                          ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.419 ns                   ; 1.048 ns                 ;
; 0.630 ns                                ; FIFO:RXF|inptr[10]                                                                                                                                                     ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a4~porta_address_reg0                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.414 ns                   ; 1.044 ns                 ;
; 0.632 ns                                ; FIFO:RXF|inptr[4]                                                                                                                                                      ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a6~porta_address_reg0                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.416 ns                   ; 1.048 ns                 ;
; 0.639 ns                                ; FIFO:RXF|inptr[8]                                                                                                                                                      ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a14~porta_address_reg0                                                                          ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.420 ns                   ; 1.059 ns                 ;
; 0.643 ns                                ; FIFO:RXF|inptr[10]                                                                                                                                                     ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a10~porta_address_reg0                                                                          ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.420 ns                   ; 1.063 ns                 ;
; 0.644 ns                                ; FIFO:RXF|inptr[7]                                                                                                                                                      ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a10~porta_address_reg0                                                                          ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.420 ns                   ; 1.064 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED11|LED                                                                                                                                              ; Led_flash:Flash_LED11|LED                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Attenuator:Attenuator_inst|ATTN_LE                                                                                                                                     ; Attenuator:Attenuator_inst|ATTN_LE                                                                                                                                     ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Attenuator:Attenuator_inst|bit_count[0]                                                                                                                                ; Attenuator:Attenuator_inst|bit_count[0]                                                                                                                                ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Attenuator:Attenuator_inst|bit_count[2]                                                                                                                                ; Attenuator:Attenuator_inst|bit_count[2]                                                                                                                                ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Attenuator:Attenuator_inst|bit_count[1]                                                                                                                                ; Attenuator:Attenuator_inst|bit_count[1]                                                                                                                                ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Attenuator:Attenuator_inst|previous_data[4]                                                                                                                            ; Attenuator:Attenuator_inst|previous_data[4]                                                                                                                            ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Attenuator:Attenuator_inst|state[1]                                                                                                                                    ; Attenuator:Attenuator_inst|state[1]                                                                                                                                    ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Attenuator:Attenuator_inst|clk_2                                                                                                                                       ; Attenuator:Attenuator_inst|clk_2                                                                                                                                       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Attenuator:Attenuator_inst|ATTN_CLK                                                                                                                                    ; Attenuator:Attenuator_inst|ATTN_CLK                                                                                                                                    ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[0]                                                                                                                                               ; debounce:de_dot|count[0]                                                                                                                                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[1]                                                                                                                                               ; debounce:de_dot|count[1]                                                                                                                                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[2]                                                                                                                                               ; debounce:de_dot|count[2]                                                                                                                                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[3]                                                                                                                                               ; debounce:de_dot|count[3]                                                                                                                                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[4]                                                                                                                                               ; debounce:de_dot|count[4]                                                                                                                                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[5]                                                                                                                                               ; debounce:de_dot|count[5]                                                                                                                                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[6]                                                                                                                                               ; debounce:de_dot|count[6]                                                                                                                                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[7]                                                                                                                                               ; debounce:de_dot|count[7]                                                                                                                                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[0]                                                                                                                                              ; debounce:de_dash|count[0]                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[0]                                                                                                                                               ; debounce:de_PTT|count[0]                                                                                                                                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[8]                                                                                                                                               ; debounce:de_dot|count[8]                                                                                                                                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[1]                                                                                                                                              ; debounce:de_dash|count[1]                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[1]                                                                                                                                               ; debounce:de_PTT|count[1]                                                                                                                                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[9]                                                                                                                                               ; debounce:de_dot|count[9]                                                                                                                                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[2]                                                                                                                                              ; debounce:de_dash|count[2]                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[2]                                                                                                                                               ; debounce:de_PTT|count[2]                                                                                                                                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[10]                                                                                                                                              ; debounce:de_dot|count[10]                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[3]                                                                                                                                              ; debounce:de_dash|count[3]                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[3]                                                                                                                                               ; debounce:de_PTT|count[3]                                                                                                                                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[11]                                                                                                                                              ; debounce:de_dot|count[11]                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[4]                                                                                                                                              ; debounce:de_dash|count[4]                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[4]                                                                                                                                               ; debounce:de_PTT|count[4]                                                                                                                                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[12]                                                                                                                                              ; debounce:de_dot|count[12]                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[5]                                                                                                                                              ; debounce:de_dash|count[5]                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[5]                                                                                                                                               ; debounce:de_PTT|count[5]                                                                                                                                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[13]                                                                                                                                              ; debounce:de_dot|count[13]                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[6]                                                                                                                                              ; debounce:de_dash|count[6]                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[6]                                                                                                                                               ; debounce:de_PTT|count[6]                                                                                                                                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[14]                                                                                                                                              ; debounce:de_dot|count[14]                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[7]                                                                                                                                              ; debounce:de_dash|count[7]                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[7]                                                                                                                                               ; debounce:de_PTT|count[7]                                                                                                                                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[15]                                                                                                                                              ; debounce:de_dot|count[15]                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[8]                                                                                                                                              ; debounce:de_dash|count[8]                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[8]                                                                                                                                               ; debounce:de_PTT|count[8]                                                                                                                                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[16]                                                                                                                                              ; debounce:de_dot|count[16]                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[9]                                                                                                                                              ; debounce:de_dash|count[9]                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[9]                                                                                                                                               ; debounce:de_PTT|count[9]                                                                                                                                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[17]                                                                                                                                              ; debounce:de_dot|count[17]                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[10]                                                                                                                                             ; debounce:de_dash|count[10]                                                                                                                                             ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[10]                                                                                                                                              ; debounce:de_PTT|count[10]                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[11]                                                                                                                                             ; debounce:de_dash|count[11]                                                                                                                                             ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[11]                                                                                                                                              ; debounce:de_PTT|count[11]                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[12]                                                                                                                                             ; debounce:de_dash|count[12]                                                                                                                                             ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[12]                                                                                                                                              ; debounce:de_PTT|count[12]                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[13]                                                                                                                                             ; debounce:de_dash|count[13]                                                                                                                                             ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[13]                                                                                                                                              ; debounce:de_PTT|count[13]                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[18]                                                                                                                                              ; debounce:de_dot|count[18]                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[14]                                                                                                                                             ; debounce:de_dash|count[14]                                                                                                                                             ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[14]                                                                                                                                              ; debounce:de_PTT|count[14]                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[15]                                                                                                                                             ; debounce:de_dash|count[15]                                                                                                                                             ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[15]                                                                                                                                              ; debounce:de_PTT|count[15]                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|clean_pb                                                                                                                                               ; debounce:de_dot|clean_pb                                                                                                                                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[16]                                                                                                                                             ; debounce:de_dash|count[16]                                                                                                                                             ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[16]                                                                                                                                              ; debounce:de_PTT|count[16]                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[17]                                                                                                                                             ; debounce:de_dash|count[17]                                                                                                                                             ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[17]                                                                                                                                              ; debounce:de_PTT|count[17]                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[18]                                                                                                                                             ; debounce:de_dash|count[18]                                                                                                                                             ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[18]                                                                                                                                              ; debounce:de_PTT|count[18]                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|clean_pb                                                                                                                                              ; debounce:de_dash|clean_pb                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|clean_pb                                                                                                                                               ; debounce:de_PTT|clean_pb                                                                                                                                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED9|LED                                                                                                                                               ; Led_flash:Flash_LED9|LED                                                                                                                                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED8|LED                                                                                                                                               ; Led_flash:Flash_LED8|LED                                                                                                                                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED10|LED                                                                                                                                              ; Led_flash:Flash_LED10|LED                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED2|LED                                                                                                                                               ; Led_flash:Flash_LED2|LED                                                                                                                                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED1|LED                                                                                                                                               ; Led_flash:Flash_LED1|LED                                                                                                                                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED4|LED                                                                                                                                               ; Led_flash:Flash_LED4|LED                                                                                                                                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED3|LED                                                                                                                                               ; Led_flash:Flash_LED3|LED                                                                                                                                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; IF_SYNC_state.SYNC_FINISH                                                                                                                                              ; IF_SYNC_state.SYNC_FINISH                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; IF_PWM_state.PWM_IDLE                                                                                                                                                  ; IF_PWM_state.PWM_IDLE                                                                                                                                                  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a12                      ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a12                      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a13                      ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a13                      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; IF_SYNC_state.SYNC_IDLE                                                                                                                                                ; IF_SYNC_state.SYNC_IDLE                                                                                                                                                ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a0                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a0                       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a11                      ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a11                      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a10                      ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a10                      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a9                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a9                       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a8                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a8                       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a7                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a7                       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a6                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a6                       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a5                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a5                       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a4                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a4                       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a3                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a3                       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a2                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a2                       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a1                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a1                       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; IF_SYNC_state.SYNC_RX_3_4                                                                                                                                              ; IF_SYNC_state.SYNC_RX_3_4                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; IF_SYNC_state.SYNC_RX_1_2                                                                                                                                              ; IF_SYNC_state.SYNC_RX_1_2                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_Tx_fifo_ctrl:TXFC|AD_state.AD_WAIT                                                                                                                              ; Hermes_Tx_fifo_ctrl:TXFC|AD_state.AD_WAIT                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a10                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a10                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a9                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a9                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_Tx_fifo_ctrl:TXFC|AD_state.AD_IDLE                                                                                                                              ; Hermes_Tx_fifo_ctrl:TXFC|AD_state.AD_IDLE                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_Tx_fifo_ctrl:TXFC|AD_timer[5]                                                                                                                                   ; Hermes_Tx_fifo_ctrl:TXFC|AD_timer[5]                                                                                                                                   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.652 ns                                ; FIFO:RXF|inptr[7]                                                                                                                                                      ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a8~porta_address_reg0                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.417 ns                   ; 1.069 ns                 ;
; 0.671 ns                                ; FIFO:RXF|inptr[8]                                                                                                                                                      ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a10~porta_address_reg0                                                                          ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.420 ns                   ; 1.091 ns                 ;
; 0.679 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a2                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a8~portb_address_reg0    ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.344 ns                   ; 1.023 ns                 ;
; 0.681 ns                                ; FIFO:RXF|inptr[7]                                                                                                                                                      ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a6~porta_address_reg0                                                                           ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.416 ns                   ; 1.097 ns                 ;
; 0.690 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a8                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a15~portb_address_reg0   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.358 ns                   ; 1.048 ns                 ;
; 0.705 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe15|dffe16a[3]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe15|dffe17a[3]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.656 ns                 ;
; 0.705 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe15|dffe16a[11] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe15|dffe17a[11] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.656 ns                 ;
; 0.706 ns                                ; IF_PWM_state.PWM_START                                                                                                                                                 ; IF_PWM_state.PWM_LEFT                                                                                                                                                  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.707 ns                                ; debounce:de_dash|pb_history[0]                                                                                                                                         ; debounce:de_dash|pb_history[1]                                                                                                                                         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; debounce:de_PTT|pb_history[0]                                                                                                                                          ; debounce:de_PTT|pb_history[1]                                                                                                                                          ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe15|dffe16a[1]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe15|dffe17a[1]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe15|dffe16a[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe15|dffe17a[7]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.708 ns                                ; FIFO:RXF|mem_0_bypass[26]                                                                                                                                              ; FIFO:RXF|q[1]                                                                                                                                                          ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; FIFO:RXF|mem_0_bypass[32]                                                                                                                                              ; FIFO:RXF|q[7]                                                                                                                                                          ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; FIFO:RXF|mem_0_bypass[39]                                                                                                                                              ; FIFO:RXF|q[14]                                                                                                                                                         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe15|dffe16a[13] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe15|dffe17a[13] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|addr_store_b[0]                     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|address_reg_b[0]                    ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.709 ns                                ; debounce:de_dash|pb_history[1]                                                                                                                                         ; debounce:de_dash|pb_history[2]                                                                                                                                         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe15|dffe16a[4]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe15|dffe17a[4]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_2f9:dffpipe13|dffe14a[3]          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_2f9:dffpipe13|dffe15a[3]          ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_2f9:dffpipe13|dffe14a[6]          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_2f9:dffpipe13|dffe15a[6]          ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.710 ns                                ; FIFO:RXF|mem_0_bypass[36]                                                                                                                                              ; FIFO:RXF|q[11]                                                                                                                                                         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_2f9:dffpipe13|dffe14a[8]          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_2f9:dffpipe13|dffe15a[8]          ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.713 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a8                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a14~portb_address_reg0   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.347 ns                   ; 1.060 ns                 ;
; 0.720 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a10                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a10                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|wrptr_g[10]                                                          ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.721 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a8                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a13~portb_address_reg0   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.342 ns                   ; 1.063 ns                 ;
; 0.722 ns                                ; IF_SYNC_frame_cnt[7]                                                                                                                                                   ; IF_SYNC_frame_cnt[7]                                                                                                                                                   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.673 ns                 ;
; 0.725 ns                                ; cdc_sync:cdc_CRLCLK|sigb[0]                                                                                                                                            ; pulsegen:cdc_m|p1                                                                                                                                                      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.676 ns                 ;
; 0.730 ns                                ; Hermes_Tx_fifo_ctrl:TXFC|AD_state.AD_IDLE                                                                                                                              ; Hermes_Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_SYNC1                                                                                                                        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.681 ns                 ;
; 0.732 ns                                ; FIFO:RXF|inptr[11]                                                                                                                                                     ; FIFO:RXF|inptr[11]                                                                                                                                                     ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; FIFO:RXF|usedw[11]                                                                                                                                                     ; FIFO:RXF|usedw[11]                                                                                                                                                     ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; Hermes_Tx_fifo_ctrl:TXFC|loop_counter[5]                                                                                                                               ; Hermes_Tx_fifo_ctrl:TXFC|loop_counter[5]                                                                                                                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.734 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a13                      ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|rdptr_g[13]                                                  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; IF_SYNC_state.SYNC_RX_1_2                                                                                                                                              ; IF_SYNC_state.SYNC_RX_3_4                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.739 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|wrptr_g[10]                                                          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|delayed_wrptr_g[10]                                                  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.690 ns                 ;
; 0.740 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a3                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a15~portb_address_reg0   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.344 ns                   ; 1.084 ns                 ;
; 0.743 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a4                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a8~portb_address_reg0    ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.344 ns                   ; 1.087 ns                 ;
; 0.744 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a8                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a12~portb_address_reg0   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.334 ns                   ; 1.078 ns                 ;
; 0.744 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                                  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.695 ns                 ;
; 0.745 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a8                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a6~portb_address_reg0    ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.360 ns                   ; 1.105 ns                 ;
; 0.745 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a8                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a7~portb_address_reg0    ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.360 ns                   ; 1.105 ns                 ;
; 0.747 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                                  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.698 ns                 ;
; 0.748 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|parity6                          ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a0                       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.699 ns                 ;
; 0.748 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.699 ns                 ;
; 0.748 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|wrptr_g[8]                                                           ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|delayed_wrptr_g[8]                                                   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.699 ns                 ;
; 0.749 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a8                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a9~portb_address_reg0    ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.337 ns                   ; 1.086 ns                 ;
; 0.751 ns                                ; FIFO:RXF|inptr[0]                                                                                                                                                      ; FIFO:RXF|mem_0_bypass[1]                                                                                                                                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.702 ns                 ;
; 0.751 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|wrptr_g[2]                                                           ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|delayed_wrptr_g[2]                                                   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.702 ns                 ;
; 0.752 ns                                ; debounce:de_dot|pb_history[3]                                                                                                                                          ; debounce:de_dot|clean_pb                                                                                                                                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.703 ns                 ;
; 0.756 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a9                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a9~portb_address_reg0    ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.337 ns                   ; 1.093 ns                 ;
; 0.757 ns                                ; debounce:de_PTT|pb_history[2]                                                                                                                                          ; debounce:de_PTT|count[18]                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.708 ns                 ;
; 0.758 ns                                ; Attenuator:Attenuator_inst|bit_count[0]                                                                                                                                ; Attenuator:Attenuator_inst|bit_count[1]                                                                                                                                ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.709 ns                 ;
; 0.758 ns                                ; debounce:de_dot|pb_history[2]                                                                                                                                          ; debounce:de_dot|count[18]                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.709 ns                 ;
; 0.759 ns                                ; debounce:de_dash|count[18]                                                                                                                                             ; debounce:de_dash|clean_pb                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.710 ns                 ;
; 0.760 ns                                ; Attenuator:Attenuator_inst|bit_count[0]                                                                                                                                ; Attenuator:Attenuator_inst|bit_count[2]                                                                                                                                ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.711 ns                 ;
; 0.760 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a9                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a12~portb_address_reg0   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.334 ns                   ; 1.094 ns                 ;
; 0.761 ns                                ; debounce:de_PTT|pb_history[2]                                                                                                                                          ; debounce:de_PTT|pb_history[3]                                                                                                                                          ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.712 ns                 ;
; 0.761 ns                                ; debounce:de_PTT|pb_history[2]                                                                                                                                          ; debounce:de_PTT|clean_pb                                                                                                                                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.712 ns                 ;
; 0.761 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a9                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a10~portb_address_reg0   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.351 ns                   ; 1.112 ns                 ;
; 0.762 ns                                ; debounce:de_dot|pb_history[2]                                                                                                                                          ; debounce:de_dot|pb_history[3]                                                                                                                                          ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.713 ns                 ;
; 0.763 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a10                      ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|sub_parity7a[2]                  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.714 ns                 ;
; 0.766 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a9                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a13~portb_address_reg0   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.342 ns                   ; 1.108 ns                 ;
; 0.775 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a0                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a1                       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.726 ns                 ;
; 0.776 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.727 ns                 ;
; 0.778 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a0                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|sub_parity7a[0]                  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.729 ns                 ;
; 0.783 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a5                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a7                       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.734 ns                 ;
; 0.784 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a5                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|sub_parity7a[1]                  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.735 ns                 ;
; 0.823 ns                                ; Attenuator:Attenuator_inst|state[0]                                                                                                                                    ; Attenuator:Attenuator_inst|state[1]                                                                                                                                    ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.774 ns                 ;
; 0.824 ns                                ; Attenuator:Attenuator_inst|state[0]                                                                                                                                    ; Attenuator:Attenuator_inst|state[2]                                                                                                                                    ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.775 ns                 ;
; 0.832 ns                                ; Attenuator:Attenuator_inst|state[0]                                                                                                                                    ; Attenuator:Attenuator_inst|ATTN_CLK                                                                                                                                    ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.783 ns                 ;
; 0.861 ns                                ; cdc_sync:cdc_mic|q1[0]                                                                                                                                                 ; cdc_sync:cdc_mic|sigb[0]                                                                                                                                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.812 ns                 ;
; 0.862 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|sub_parity7a[3]                  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|parity6                          ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.813 ns                 ;
; 0.864 ns                                ; cdc_sync:cdc_mic|q1[3]                                                                                                                                                 ; cdc_sync:cdc_mic|sigb[3]                                                                                                                                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.815 ns                 ;
; 0.864 ns                                ; cdc_sync:cdc_mic|q1[11]                                                                                                                                                ; cdc_sync:cdc_mic|sigb[11]                                                                                                                                              ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.815 ns                 ;
; 0.865 ns                                ; FIFO:RXF|mem_0_bypass[30]                                                                                                                                              ; FIFO:RXF|q[5]                                                                                                                                                          ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.816 ns                 ;
; 0.866 ns                                ; debounce:de_dot|pb_history[1]                                                                                                                                          ; debounce:de_dot|pb_history[2]                                                                                                                                          ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.866 ns                                ; cdc_sync:cdc_mic|q1[4]                                                                                                                                                 ; cdc_sync:cdc_mic|sigb[4]                                                                                                                                               ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.866 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|sub_parity7a[0]                  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|parity6                          ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.866 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe15|dffe16a[8]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe15|dffe17a[8]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                    ;                                                                                                                                                                        ;                                                                                          ;                                                                                          ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                             ; From Clock                                                                               ; To Clock                                                                                 ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.646 ns                                ; TLV320_SPI:TLV|SSCK                                 ; TLV320_SPI:TLV|SSCK            ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; TLV320_SPI:TLV|MOSI                                 ; TLV320_SPI:TLV|MOSI            ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; TLV320_SPI:TLV|bit_cnt[2]                           ; TLV320_SPI:TLV|bit_cnt[2]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; TLV320_SPI:TLV|bit_cnt[1]                           ; TLV320_SPI:TLV|bit_cnt[1]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; TLV320_SPI:TLV|bit_cnt[3]                           ; TLV320_SPI:TLV|bit_cnt[3]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; TLV320_SPI:TLV|bit_cnt[0]                           ; TLV320_SPI:TLV|bit_cnt[0]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; TLV320_SPI:TLV|load[0]                              ; TLV320_SPI:TLV|load[0]         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; TLV320_SPI:TLV|load[3]                              ; TLV320_SPI:TLV|load[3]         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; TLV320_SPI:TLV|load[2]                              ; TLV320_SPI:TLV|load[2]         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; TLV320_SPI:TLV|TLV.0101                             ; TLV320_SPI:TLV|TLV.0101        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; TLV320_SPI:TLV|TLV.0000                             ; TLV320_SPI:TLV|TLV.0000        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; TLV320_SPI:TLV|tlv_timeout[0]                       ; TLV320_SPI:TLV|tlv_timeout[0]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.915 ns                                ; TLV320_SPI:TLV|TLV.0010                             ; TLV320_SPI:TLV|TLV.0011        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.866 ns                 ;
; 0.917 ns                                ; TLV320_SPI:TLV|TLV.0011                             ; TLV320_SPI:TLV|TLV.0100        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.868 ns                 ;
; 1.059 ns                                ; TLV320_SPI:TLV|tlv_timeout[13]                      ; TLV320_SPI:TLV|tlv_timeout[13] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.060 ns                                ; TLV320_SPI:TLV|tlv_timeout[3]                       ; TLV320_SPI:TLV|tlv_timeout[3]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.061 ns                                ; TLV320_SPI:TLV|tlv_timeout[0]                       ; TLV320_SPI:TLV|tlv_timeout[1]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.062 ns                                ; TLV320_SPI:TLV|tlv_timeout[5]                       ; TLV320_SPI:TLV|tlv_timeout[5]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; TLV320_SPI:TLV|tlv_timeout[19]                      ; TLV320_SPI:TLV|tlv_timeout[19] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.064 ns                                ; TLV320_SPI:TLV|tlv_timeout[21]                      ; TLV320_SPI:TLV|tlv_timeout[21] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.015 ns                 ;
; 1.068 ns                                ; TLV320_SPI:TLV|tlv_timeout[7]                       ; TLV320_SPI:TLV|tlv_timeout[7]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.019 ns                 ;
; 1.068 ns                                ; TLV320_SPI:TLV|tlv_timeout[11]                      ; TLV320_SPI:TLV|tlv_timeout[11] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.019 ns                 ;
; 1.070 ns                                ; TLV320_SPI:TLV|tlv_timeout[12]                      ; TLV320_SPI:TLV|tlv_timeout[12] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.021 ns                 ;
; 1.070 ns                                ; TLV320_SPI:TLV|tlv_timeout[15]                      ; TLV320_SPI:TLV|tlv_timeout[15] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.021 ns                 ;
; 1.070 ns                                ; TLV320_SPI:TLV|tlv_timeout[9]                       ; TLV320_SPI:TLV|tlv_timeout[9]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.021 ns                 ;
; 1.072 ns                                ; TLV320_SPI:TLV|tlv_timeout[10]                      ; TLV320_SPI:TLV|tlv_timeout[10] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; TLV320_SPI:TLV|tlv_timeout[17]                      ; TLV320_SPI:TLV|tlv_timeout[17] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; TLV320_SPI:TLV|tlv_timeout[1]                       ; TLV320_SPI:TLV|tlv_timeout[1]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.073 ns                                ; TLV320_SPI:TLV|tlv_timeout[14]                      ; TLV320_SPI:TLV|tlv_timeout[14] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; TLV320_SPI:TLV|tlv_timeout[6]                       ; TLV320_SPI:TLV|tlv_timeout[6]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.074 ns                                ; TLV320_SPI:TLV|tlv_timeout[8]                       ; TLV320_SPI:TLV|tlv_timeout[8]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.025 ns                 ;
; 1.076 ns                                ; TLV320_SPI:TLV|tlv_timeout[22]                      ; TLV320_SPI:TLV|tlv_timeout[22] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.027 ns                 ;
; 1.076 ns                                ; TLV320_SPI:TLV|tlv_timeout[16]                      ; TLV320_SPI:TLV|tlv_timeout[16] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.027 ns                 ;
; 1.077 ns                                ; TLV320_SPI:TLV|TLV.0010                             ; TLV320_SPI:TLV|SSCK            ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.028 ns                 ;
; 1.077 ns                                ; TLV320_SPI:TLV|tlv_timeout[2]                       ; TLV320_SPI:TLV|tlv_timeout[2]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.028 ns                 ;
; 1.078 ns                                ; TLV320_SPI:TLV|tlv_timeout[18]                      ; TLV320_SPI:TLV|tlv_timeout[18] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.029 ns                 ;
; 1.087 ns                                ; TLV320_SPI:TLV|tlv_timeout[4]                       ; TLV320_SPI:TLV|tlv_timeout[4]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.038 ns                 ;
; 1.088 ns                                ; TLV320_SPI:TLV|tlv_timeout[20]                      ; TLV320_SPI:TLV|tlv_timeout[20] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.039 ns                 ;
; 1.091 ns                                ; TLV320_SPI:TLV|tlv_timeout[23]                      ; TLV320_SPI:TLV|tlv_timeout[23] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.042 ns                 ;
; 1.142 ns                                ; TLV320_SPI:TLV|bit_cnt[0]                           ; TLV320_SPI:TLV|bit_cnt[1]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.093 ns                 ;
; 1.146 ns                                ; TLV320_SPI:TLV|TLV.0011                             ; TLV320_SPI:TLV|SSCK            ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.097 ns                 ;
; 1.219 ns                                ; TLV320_SPI:TLV|bit_cnt[2]                           ; TLV320_SPI:TLV|bit_cnt[3]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.170 ns                 ;
; 1.253 ns                                ; TLV320_SPI:TLV|bit_cnt[2]                           ; TLV320_SPI:TLV|bit_cnt[0]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.204 ns                 ;
; 1.254 ns                                ; TLV320_SPI:TLV|bit_cnt[2]                           ; TLV320_SPI:TLV|TLV.0001        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.205 ns                 ;
; 1.277 ns                                ; TLV320_SPI:TLV|TLV.0101                             ; TLV320_SPI:TLV|load[0]         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.045 ns                  ; 1.232 ns                 ;
; 1.300 ns                                ; TLV320_SPI:TLV|TLV.0000                             ; TLV320_SPI:TLV|TLV.0001        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.043 ns                  ; 1.257 ns                 ;
; 1.345 ns                                ; TLV320_SPI:TLV|load[3]                              ; TLV320_SPI:TLV|MOSI            ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.296 ns                 ;
; 1.379 ns                                ; TLV320_SPI:TLV|bit_cnt[1]                           ; TLV320_SPI:TLV|bit_cnt[3]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.330 ns                 ;
; 1.411 ns                                ; TLV320_SPI:TLV|bit_cnt[1]                           ; TLV320_SPI:TLV|bit_cnt[0]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.362 ns                 ;
; 1.412 ns                                ; TLV320_SPI:TLV|bit_cnt[1]                           ; TLV320_SPI:TLV|TLV.0001        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.363 ns                 ;
; 1.493 ns                                ; TLV320_SPI:TLV|TLV.0000                             ; TLV320_SPI:TLV|nCS             ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.045 ns                  ; 1.448 ns                 ;
; 1.508 ns                                ; TLV320_SPI:TLV|TLV.0001                             ; TLV320_SPI:TLV|TLV.0010        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.051 ns                  ; 1.457 ns                 ;
; 1.512 ns                                ; TLV320_SPI:TLV|TLV.0001                             ; TLV320_SPI:TLV|MOSI            ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.055 ns                  ; 1.457 ns                 ;
; 1.513 ns                                ; TLV320_SPI:TLV|load[1]                              ; TLV320_SPI:TLV|load[2]         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.464 ns                 ;
; 1.518 ns                                ; TLV320_SPI:TLV|TLV.0101                             ; TLV320_SPI:TLV|load[2]         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.469 ns                 ;
; 1.531 ns                                ; TLV320_SPI:TLV|TLV.0000                             ; TLV320_SPI:TLV|bit_cnt[3]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.043 ns                  ; 1.488 ns                 ;
; 1.536 ns                                ; TLV320_SPI:TLV|TLV.0000                             ; TLV320_SPI:TLV|bit_cnt[0]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.043 ns                  ; 1.493 ns                 ;
; 1.549 ns                                ; TLV320_SPI:TLV|load[0]                              ; TLV320_SPI:TLV|load[2]         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.053 ns                  ; 1.496 ns                 ;
; 1.556 ns                                ; TLV320_SPI:TLV|bit_cnt[0]                           ; TLV320_SPI:TLV|bit_cnt[3]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.507 ns                 ;
; 1.574 ns                                ; TLV320_SPI:TLV|bit_cnt[0]                           ; TLV320_SPI:TLV|bit_cnt[2]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.525 ns                 ;
; 1.578 ns                                ; TLV320_SPI:TLV|bit_cnt[3]                           ; TLV320_SPI:TLV|bit_cnt[0]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.529 ns                 ;
; 1.579 ns                                ; TLV320_SPI:TLV|bit_cnt[3]                           ; TLV320_SPI:TLV|TLV.0001        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.530 ns                 ;
; 1.611 ns                                ; TLV320_SPI:TLV|TLV.0100                             ; TLV320_SPI:TLV|TLV.0001        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.047 ns                  ; 1.564 ns                 ;
; 1.618 ns                                ; TLV320_SPI:TLV|TLV.0100                             ; TLV320_SPI:TLV|bit_cnt[0]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.047 ns                  ; 1.571 ns                 ;
; 1.623 ns                                ; TLV320_SPI:TLV|TLV.0100                             ; TLV320_SPI:TLV|bit_cnt[2]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.047 ns                  ; 1.576 ns                 ;
; 1.628 ns                                ; TLV320_SPI:TLV|TLV.0100                             ; TLV320_SPI:TLV|bit_cnt[3]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.047 ns                  ; 1.581 ns                 ;
; 1.631 ns                                ; TLV320_SPI:TLV|TLV.0100                             ; TLV320_SPI:TLV|bit_cnt[1]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.047 ns                  ; 1.584 ns                 ;
; 1.659 ns                                ; TLV320_SPI:TLV|TLV.0100                             ; TLV320_SPI:TLV|prev_line       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.053 ns                  ; 1.606 ns                 ;
; 1.659 ns                                ; TLV320_SPI:TLV|TLV.0100                             ; TLV320_SPI:TLV|prev_boost      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.053 ns                  ; 1.606 ns                 ;
; 1.670 ns                                ; TLV320_SPI:TLV|load[3]                              ; TLV320_SPI:TLV|TLV.0101        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.621 ns                 ;
; 1.696 ns                                ; TLV320_SPI:TLV|bit_cnt[2]                           ; TLV320_SPI:TLV|bit_cnt[1]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.647 ns                 ;
; 1.734 ns                                ; TLV320_SPI:TLV|bit_cnt[1]                           ; TLV320_SPI:TLV|bit_cnt[2]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.685 ns                 ;
; 1.755 ns                                ; TLV320_SPI:TLV|tlv_timeout[12]                      ; TLV320_SPI:TLV|tlv_timeout[13] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.706 ns                 ;
; 1.755 ns                                ; TLV320_SPI:TLV|tlv_timeout[7]                       ; TLV320_SPI:TLV|tlv_timeout[8]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.706 ns                 ;
; 1.755 ns                                ; TLV320_SPI:TLV|tlv_timeout[2]                       ; TLV320_SPI:TLV|tlv_timeout[3]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.706 ns                 ;
; 1.756 ns                                ; TLV320_SPI:TLV|tlv_timeout[18]                      ; TLV320_SPI:TLV|tlv_timeout[19] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.707 ns                 ;
; 1.757 ns                                ; TLV320_SPI:TLV|tlv_timeout[9]                       ; TLV320_SPI:TLV|tlv_timeout[10] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.708 ns                 ;
; 1.757 ns                                ; TLV320_SPI:TLV|tlv_timeout[10]                      ; TLV320_SPI:TLV|tlv_timeout[11] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.708 ns                 ;
; 1.757 ns                                ; TLV320_SPI:TLV|tlv_timeout[15]                      ; TLV320_SPI:TLV|tlv_timeout[16] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.708 ns                 ;
; 1.758 ns                                ; TLV320_SPI:TLV|tlv_timeout[11]                      ; TLV320_SPI:TLV|tlv_timeout[12] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.052 ns                  ; 1.706 ns                 ;
; 1.758 ns                                ; TLV320_SPI:TLV|tlv_timeout[13]                      ; TLV320_SPI:TLV|tlv_timeout[14] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.709 ns                 ;
; 1.758 ns                                ; TLV320_SPI:TLV|tlv_timeout[14]                      ; TLV320_SPI:TLV|tlv_timeout[15] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.709 ns                 ;
; 1.758 ns                                ; TLV320_SPI:TLV|tlv_timeout[6]                       ; TLV320_SPI:TLV|tlv_timeout[7]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.709 ns                 ;
; 1.759 ns                                ; TLV320_SPI:TLV|tlv_timeout[3]                       ; TLV320_SPI:TLV|tlv_timeout[4]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.710 ns                 ;
; 1.759 ns                                ; TLV320_SPI:TLV|tlv_timeout[8]                       ; TLV320_SPI:TLV|tlv_timeout[9]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.710 ns                 ;
; 1.759 ns                                ; TLV320_SPI:TLV|tlv_timeout[1]                       ; TLV320_SPI:TLV|tlv_timeout[2]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.710 ns                 ;
; 1.759 ns                                ; TLV320_SPI:TLV|tlv_timeout[17]                      ; TLV320_SPI:TLV|tlv_timeout[18] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.710 ns                 ;
; 1.760 ns                                ; TLV320_SPI:TLV|tlv_timeout[0]                       ; TLV320_SPI:TLV|tlv_timeout[2]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.711 ns                 ;
; 1.761 ns                                ; TLV320_SPI:TLV|tlv_timeout[5]                       ; TLV320_SPI:TLV|tlv_timeout[6]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.712 ns                 ;
; 1.761 ns                                ; TLV320_SPI:TLV|tlv_timeout[22]                      ; TLV320_SPI:TLV|tlv_timeout[23] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.712 ns                 ;
; 1.761 ns                                ; TLV320_SPI:TLV|tlv_timeout[19]                      ; TLV320_SPI:TLV|tlv_timeout[20] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.712 ns                 ;
; 1.761 ns                                ; TLV320_SPI:TLV|tlv_timeout[16]                      ; TLV320_SPI:TLV|tlv_timeout[17] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.712 ns                 ;
; 1.763 ns                                ; TLV320_SPI:TLV|tlv_timeout[21]                      ; TLV320_SPI:TLV|tlv_timeout[22] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.714 ns                 ;
; 1.772 ns                                ; TLV320_SPI:TLV|tlv_timeout[4]                       ; TLV320_SPI:TLV|tlv_timeout[5]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.723 ns                 ;
; 1.773 ns                                ; TLV320_SPI:TLV|tlv_timeout[20]                      ; TLV320_SPI:TLV|tlv_timeout[21] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.724 ns                 ;
; 1.789 ns                                ; TLV320_SPI:TLV|load[2]                              ; TLV320_SPI:TLV|load[3]         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.740 ns                 ;
; 1.828 ns                                ; TLV320_SPI:TLV|tlv_timeout[12]                      ; TLV320_SPI:TLV|tlv_timeout[14] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.779 ns                 ;
; 1.828 ns                                ; TLV320_SPI:TLV|tlv_timeout[2]                       ; TLV320_SPI:TLV|tlv_timeout[4]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.779 ns                 ;
; 1.828 ns                                ; TLV320_SPI:TLV|tlv_timeout[7]                       ; TLV320_SPI:TLV|tlv_timeout[9]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.779 ns                 ;
; 1.829 ns                                ; TLV320_SPI:TLV|tlv_timeout[18]                      ; TLV320_SPI:TLV|tlv_timeout[20] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.780 ns                 ;
; 1.830 ns                                ; TLV320_SPI:TLV|tlv_timeout[9]                       ; TLV320_SPI:TLV|tlv_timeout[11] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.781 ns                 ;
; 1.830 ns                                ; TLV320_SPI:TLV|tlv_timeout[15]                      ; TLV320_SPI:TLV|tlv_timeout[17] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.781 ns                 ;
; 1.831 ns                                ; TLV320_SPI:TLV|tlv_timeout[11]                      ; TLV320_SPI:TLV|tlv_timeout[13] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.052 ns                  ; 1.779 ns                 ;
; 1.831 ns                                ; TLV320_SPI:TLV|tlv_timeout[13]                      ; TLV320_SPI:TLV|tlv_timeout[15] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.782 ns                 ;
; 1.831 ns                                ; TLV320_SPI:TLV|tlv_timeout[6]                       ; TLV320_SPI:TLV|tlv_timeout[8]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.782 ns                 ;
; 1.831 ns                                ; TLV320_SPI:TLV|tlv_timeout[14]                      ; TLV320_SPI:TLV|tlv_timeout[16] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.782 ns                 ;
; 1.832 ns                                ; TLV320_SPI:TLV|tlv_timeout[3]                       ; TLV320_SPI:TLV|tlv_timeout[5]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.783 ns                 ;
; 1.832 ns                                ; TLV320_SPI:TLV|tlv_timeout[8]                       ; TLV320_SPI:TLV|tlv_timeout[10] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.783 ns                 ;
; 1.832 ns                                ; TLV320_SPI:TLV|tlv_timeout[1]                       ; TLV320_SPI:TLV|tlv_timeout[3]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.783 ns                 ;
; 1.832 ns                                ; TLV320_SPI:TLV|tlv_timeout[17]                      ; TLV320_SPI:TLV|tlv_timeout[19] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.783 ns                 ;
; 1.833 ns                                ; TLV320_SPI:TLV|tlv_timeout[10]                      ; TLV320_SPI:TLV|tlv_timeout[12] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.052 ns                  ; 1.781 ns                 ;
; 1.833 ns                                ; TLV320_SPI:TLV|tlv_timeout[0]                       ; TLV320_SPI:TLV|tlv_timeout[3]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.784 ns                 ;
; 1.834 ns                                ; TLV320_SPI:TLV|tlv_timeout[5]                       ; TLV320_SPI:TLV|tlv_timeout[7]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.785 ns                 ;
; 1.834 ns                                ; TLV320_SPI:TLV|tlv_timeout[19]                      ; TLV320_SPI:TLV|tlv_timeout[21] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.785 ns                 ;
; 1.834 ns                                ; TLV320_SPI:TLV|tlv_timeout[16]                      ; TLV320_SPI:TLV|tlv_timeout[18] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.785 ns                 ;
; 1.836 ns                                ; TLV320_SPI:TLV|tlv_timeout[21]                      ; TLV320_SPI:TLV|tlv_timeout[23] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.787 ns                 ;
; 1.843 ns                                ; TLV320_SPI:TLV|load[2]                              ; TLV320_SPI:TLV|TLV.0101        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.794 ns                 ;
; 1.845 ns                                ; TLV320_SPI:TLV|tlv_timeout[4]                       ; TLV320_SPI:TLV|tlv_timeout[6]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.796 ns                 ;
; 1.846 ns                                ; TLV320_SPI:TLV|tlv_timeout[20]                      ; TLV320_SPI:TLV|tlv_timeout[22] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.797 ns                 ;
; 1.861 ns                                ; TLV320_SPI:TLV|TLV.0101                             ; TLV320_SPI:TLV|nCS             ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.045 ns                  ; 1.816 ns                 ;
; 1.884 ns                                ; TLV320_SPI:TLV|bit_cnt[3]                           ; TLV320_SPI:TLV|MOSI            ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.055 ns                  ; 1.829 ns                 ;
; 1.890 ns                                ; TLV320_SPI:TLV|prev_line                            ; TLV320_SPI:TLV|TLV.0101        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.841 ns                 ;
; 1.901 ns                                ; TLV320_SPI:TLV|tlv_timeout[12]                      ; TLV320_SPI:TLV|tlv_timeout[15] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.852 ns                 ;
; 1.901 ns                                ; TLV320_SPI:TLV|tlv_timeout[2]                       ; TLV320_SPI:TLV|tlv_timeout[5]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.852 ns                 ;
; 1.901 ns                                ; TLV320_SPI:TLV|tlv_timeout[7]                       ; TLV320_SPI:TLV|tlv_timeout[10] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.852 ns                 ;
; 1.902 ns                                ; TLV320_SPI:TLV|tlv_timeout[18]                      ; TLV320_SPI:TLV|tlv_timeout[21] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.853 ns                 ;
; 1.903 ns                                ; TLV320_SPI:TLV|tlv_timeout[15]                      ; TLV320_SPI:TLV|tlv_timeout[18] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.854 ns                 ;
; 1.904 ns                                ; TLV320_SPI:TLV|tlv_timeout[11]                      ; TLV320_SPI:TLV|tlv_timeout[14] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.052 ns                  ; 1.852 ns                 ;
; 1.904 ns                                ; TLV320_SPI:TLV|tlv_timeout[6]                       ; TLV320_SPI:TLV|tlv_timeout[9]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.855 ns                 ;
; 1.904 ns                                ; TLV320_SPI:TLV|tlv_timeout[13]                      ; TLV320_SPI:TLV|tlv_timeout[16] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.855 ns                 ;
; 1.904 ns                                ; TLV320_SPI:TLV|tlv_timeout[14]                      ; TLV320_SPI:TLV|tlv_timeout[17] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.855 ns                 ;
; 1.905 ns                                ; TLV320_SPI:TLV|tlv_timeout[3]                       ; TLV320_SPI:TLV|tlv_timeout[6]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.856 ns                 ;
; 1.905 ns                                ; TLV320_SPI:TLV|tlv_timeout[1]                       ; TLV320_SPI:TLV|tlv_timeout[4]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.856 ns                 ;
; 1.905 ns                                ; TLV320_SPI:TLV|tlv_timeout[8]                       ; TLV320_SPI:TLV|tlv_timeout[11] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.856 ns                 ;
; 1.905 ns                                ; TLV320_SPI:TLV|tlv_timeout[17]                      ; TLV320_SPI:TLV|tlv_timeout[20] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.856 ns                 ;
; 1.906 ns                                ; TLV320_SPI:TLV|prev_boost                           ; TLV320_SPI:TLV|TLV.0101        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.857 ns                 ;
; 1.906 ns                                ; TLV320_SPI:TLV|tlv_timeout[9]                       ; TLV320_SPI:TLV|tlv_timeout[12] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.052 ns                  ; 1.854 ns                 ;
; 1.906 ns                                ; TLV320_SPI:TLV|tlv_timeout[10]                      ; TLV320_SPI:TLV|tlv_timeout[13] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.052 ns                  ; 1.854 ns                 ;
; 1.906 ns                                ; TLV320_SPI:TLV|tlv_timeout[0]                       ; TLV320_SPI:TLV|tlv_timeout[4]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.857 ns                 ;
; 1.907 ns                                ; TLV320_SPI:TLV|tlv_timeout[5]                       ; TLV320_SPI:TLV|tlv_timeout[8]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.858 ns                 ;
; 1.907 ns                                ; TLV320_SPI:TLV|tlv_timeout[19]                      ; TLV320_SPI:TLV|tlv_timeout[22] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.858 ns                 ;
; 1.907 ns                                ; TLV320_SPI:TLV|tlv_timeout[16]                      ; TLV320_SPI:TLV|tlv_timeout[19] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.858 ns                 ;
; 1.918 ns                                ; TLV320_SPI:TLV|tlv_timeout[4]                       ; TLV320_SPI:TLV|tlv_timeout[7]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.869 ns                 ;
; 1.919 ns                                ; TLV320_SPI:TLV|tlv_timeout[20]                      ; TLV320_SPI:TLV|tlv_timeout[23] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.870 ns                 ;
; 1.941 ns                                ; TLV320_SPI:TLV|TLV.0000                             ; TLV320_SPI:TLV|bit_cnt[2]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.043 ns                  ; 1.898 ns                 ;
; 1.941 ns                                ; TLV320_SPI:TLV|TLV.0000                             ; TLV320_SPI:TLV|bit_cnt[1]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.043 ns                  ; 1.898 ns                 ;
; 1.947 ns                                ; TLV320_SPI:TLV|load[1]                              ; TLV320_SPI:TLV|MOSI            ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.898 ns                 ;
; 1.963 ns                                ; TLV320_SPI:TLV|load[0]                              ; TLV320_SPI:TLV|load[3]         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.053 ns                  ; 1.910 ns                 ;
; 1.974 ns                                ; TLV320_SPI:TLV|tlv_timeout[2]                       ; TLV320_SPI:TLV|tlv_timeout[6]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.925 ns                 ;
; 1.974 ns                                ; TLV320_SPI:TLV|tlv_timeout[7]                       ; TLV320_SPI:TLV|tlv_timeout[11] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.925 ns                 ;
; 1.974 ns                                ; TLV320_SPI:TLV|tlv_timeout[12]                      ; TLV320_SPI:TLV|tlv_timeout[16] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.925 ns                 ;
; 1.975 ns                                ; TLV320_SPI:TLV|tlv_timeout[18]                      ; TLV320_SPI:TLV|tlv_timeout[22] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.926 ns                 ;
; 1.976 ns                                ; TLV320_SPI:TLV|tlv_timeout[15]                      ; TLV320_SPI:TLV|tlv_timeout[19] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.927 ns                 ;
; 1.977 ns                                ; TLV320_SPI:TLV|tlv_timeout[11]                      ; TLV320_SPI:TLV|tlv_timeout[15] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.052 ns                  ; 1.925 ns                 ;
; 1.977 ns                                ; TLV320_SPI:TLV|tlv_timeout[6]                       ; TLV320_SPI:TLV|tlv_timeout[10] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.928 ns                 ;
; 1.977 ns                                ; TLV320_SPI:TLV|tlv_timeout[14]                      ; TLV320_SPI:TLV|tlv_timeout[18] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.928 ns                 ;
; 1.977 ns                                ; TLV320_SPI:TLV|tlv_timeout[13]                      ; TLV320_SPI:TLV|tlv_timeout[17] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.928 ns                 ;
; 1.978 ns                                ; TLV320_SPI:TLV|tlv_timeout[3]                       ; TLV320_SPI:TLV|tlv_timeout[7]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.929 ns                 ;
; 1.978 ns                                ; TLV320_SPI:TLV|tlv_timeout[1]                       ; TLV320_SPI:TLV|tlv_timeout[5]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.929 ns                 ;
; 1.978 ns                                ; TLV320_SPI:TLV|tlv_timeout[17]                      ; TLV320_SPI:TLV|tlv_timeout[21] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.929 ns                 ;
; 1.979 ns                                ; TLV320_SPI:TLV|tlv_timeout[10]                      ; TLV320_SPI:TLV|tlv_timeout[14] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.052 ns                  ; 1.927 ns                 ;
; 1.979 ns                                ; TLV320_SPI:TLV|tlv_timeout[9]                       ; TLV320_SPI:TLV|tlv_timeout[13] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.052 ns                  ; 1.927 ns                 ;
; 1.979 ns                                ; TLV320_SPI:TLV|tlv_timeout[0]                       ; TLV320_SPI:TLV|tlv_timeout[5]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.930 ns                 ;
; 1.980 ns                                ; TLV320_SPI:TLV|tlv_timeout[5]                       ; TLV320_SPI:TLV|tlv_timeout[9]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.931 ns                 ;
; 1.980 ns                                ; TLV320_SPI:TLV|tlv_timeout[19]                      ; TLV320_SPI:TLV|tlv_timeout[23] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.931 ns                 ;
; 1.980 ns                                ; TLV320_SPI:TLV|tlv_timeout[16]                      ; TLV320_SPI:TLV|tlv_timeout[20] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.931 ns                 ;
; 1.981 ns                                ; TLV320_SPI:TLV|tlv_timeout[8]                       ; TLV320_SPI:TLV|tlv_timeout[12] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.052 ns                  ; 1.929 ns                 ;
; 1.983 ns                                ; TLV320_SPI:TLV|bit_cnt[0]                           ; TLV320_SPI:TLV|TLV.0001        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.934 ns                 ;
; 1.991 ns                                ; TLV320_SPI:TLV|tlv_timeout[4]                       ; TLV320_SPI:TLV|tlv_timeout[8]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.942 ns                 ;
; 2.000 ns                                ; TLV320_SPI:TLV|load[0]                              ; TLV320_SPI:TLV|TLV.0101        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.053 ns                  ; 1.947 ns                 ;
; 2.001 ns                                ; TLV320_SPI:TLV|TLV.0101                             ; TLV320_SPI:TLV|load[3]         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.952 ns                 ;
; 2.003 ns                                ; TLV320_SPI:TLV|TLV.0101                             ; TLV320_SPI:TLV|TLV.0000        ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.954 ns                 ;
; 2.004 ns                                ; TLV320_SPI:TLV|tlv_timeout[22]                      ; TLV320_SPI:TLV|tlv_timeout[0]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.046 ns                  ; 1.958 ns                 ;
; 2.021 ns                                ; TLV320_SPI:TLV|bit_cnt[3]                           ; TLV320_SPI:TLV|bit_cnt[2]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.972 ns                 ;
; 2.021 ns                                ; TLV320_SPI:TLV|bit_cnt[3]                           ; TLV320_SPI:TLV|bit_cnt[1]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.972 ns                 ;
; 2.023 ns                                ; TLV320_SPI:TLV|bit_cnt[2]                           ; TLV320_SPI:TLV|MOSI            ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.055 ns                  ; 1.968 ns                 ;
; 2.047 ns                                ; TLV320_SPI:TLV|tlv_timeout[2]                       ; TLV320_SPI:TLV|tlv_timeout[7]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.998 ns                 ;
; 2.047 ns                                ; TLV320_SPI:TLV|tlv_timeout[12]                      ; TLV320_SPI:TLV|tlv_timeout[17] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.998 ns                 ;
; 2.048 ns                                ; TLV320_SPI:TLV|tlv_timeout[18]                      ; TLV320_SPI:TLV|tlv_timeout[23] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.999 ns                 ;
; 2.049 ns                                ; TLV320_SPI:TLV|tlv_timeout[15]                      ; TLV320_SPI:TLV|tlv_timeout[20] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 2.000 ns                 ;
; 2.049 ns                                ; TLV320_SPI:TLV|tlv_timeout[18]                      ; TLV320_SPI:TLV|tlv_timeout[0]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.046 ns                  ; 2.003 ns                 ;
; 2.050 ns                                ; TLV320_SPI:TLV|tlv_timeout[7]                       ; TLV320_SPI:TLV|tlv_timeout[12] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.052 ns                  ; 1.998 ns                 ;
; 2.050 ns                                ; TLV320_SPI:TLV|tlv_timeout[6]                       ; TLV320_SPI:TLV|tlv_timeout[11] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 2.001 ns                 ;
; 2.050 ns                                ; TLV320_SPI:TLV|tlv_timeout[13]                      ; TLV320_SPI:TLV|tlv_timeout[18] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 2.001 ns                 ;
; 2.050 ns                                ; TLV320_SPI:TLV|tlv_timeout[14]                      ; TLV320_SPI:TLV|tlv_timeout[19] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 2.001 ns                 ;
; 2.050 ns                                ; TLV320_SPI:TLV|tlv_timeout[11]                      ; TLV320_SPI:TLV|tlv_timeout[16] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.052 ns                  ; 1.998 ns                 ;
; 2.051 ns                                ; TLV320_SPI:TLV|tlv_timeout[1]                       ; TLV320_SPI:TLV|tlv_timeout[6]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 2.002 ns                 ;
; 2.051 ns                                ; TLV320_SPI:TLV|tlv_timeout[3]                       ; TLV320_SPI:TLV|tlv_timeout[8]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 2.002 ns                 ;
; 2.051 ns                                ; TLV320_SPI:TLV|tlv_timeout[17]                      ; TLV320_SPI:TLV|tlv_timeout[22] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 2.002 ns                 ;
; 2.052 ns                                ; TLV320_SPI:TLV|tlv_timeout[9]                       ; TLV320_SPI:TLV|tlv_timeout[14] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.052 ns                  ; 2.000 ns                 ;
; 2.052 ns                                ; TLV320_SPI:TLV|tlv_timeout[10]                      ; TLV320_SPI:TLV|tlv_timeout[15] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.052 ns                  ; 2.000 ns                 ;
; 2.052 ns                                ; TLV320_SPI:TLV|tlv_timeout[0]                       ; TLV320_SPI:TLV|tlv_timeout[6]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 2.003 ns                 ;
; 2.053 ns                                ; TLV320_SPI:TLV|tlv_timeout[5]                       ; TLV320_SPI:TLV|tlv_timeout[10] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 2.004 ns                 ;
; 2.053 ns                                ; TLV320_SPI:TLV|tlv_timeout[16]                      ; TLV320_SPI:TLV|tlv_timeout[21] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 2.004 ns                 ;
; 2.054 ns                                ; TLV320_SPI:TLV|tlv_timeout[8]                       ; TLV320_SPI:TLV|tlv_timeout[13] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.052 ns                  ; 2.002 ns                 ;
; 2.058 ns                                ; TLV320_SPI:TLV|nCS                                  ; TLV320_SPI:TLV|nCS             ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 2.009 ns                 ;
; 2.064 ns                                ; TLV320_SPI:TLV|tlv_timeout[4]                       ; TLV320_SPI:TLV|tlv_timeout[9]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 2.015 ns                 ;
; 2.070 ns                                ; TLV320_SPI:TLV|tlv_timeout[6]                       ; TLV320_SPI:TLV|tlv_timeout[0]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 2.021 ns                 ;
; 2.120 ns                                ; TLV320_SPI:TLV|tlv_timeout[2]                       ; TLV320_SPI:TLV|tlv_timeout[8]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 2.071 ns                 ;
; 2.120 ns                                ; TLV320_SPI:TLV|tlv_timeout[12]                      ; TLV320_SPI:TLV|tlv_timeout[18] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 2.071 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                ;                                                                                          ;                                                                                          ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]'                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                  ; From Clock                                                                               ; To Clock                                                                                 ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.646 ns                                ; Apollo:Apollo_inst|ApolloReset                      ; Apollo:Apollo_inst|ApolloReset      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Apollo:Apollo_inst|message[0]                       ; Apollo:Apollo_inst|message[0]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Apollo:Apollo_inst|SPI_SDO                          ; Apollo:Apollo_inst|SPI_SDO          ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Apollo:Apollo_inst|lastFilter                       ; Apollo:Apollo_inst|lastFilter       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Apollo:Apollo_inst|lastTuneStart                    ; Apollo:Apollo_inst|lastTuneStart    ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Apollo:Apollo_inst|renewPTT                         ; Apollo:Apollo_inst|renewPTT         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Apollo:Apollo_inst|lastPTT                          ; Apollo:Apollo_inst|lastPTT          ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Apollo:Apollo_inst|state[4]                         ; Apollo:Apollo_inst|state[4]         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Apollo:Apollo_inst|count[0]                         ; Apollo:Apollo_inst|count[0]         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.708 ns                                ; Apollo:Apollo_inst|message[13]                      ; Apollo:Apollo_inst|message[14]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.722 ns                                ; Apollo:Apollo_inst|resetCounter[7]                  ; Apollo:Apollo_inst|resetCounter[7]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.673 ns                 ;
; 0.858 ns                                ; Apollo:Apollo_inst|message[14]                      ; Apollo:Apollo_inst|message[15]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.047 ns                  ; 0.811 ns                 ;
; 0.865 ns                                ; Apollo:Apollo_inst|message[4]                       ; Apollo:Apollo_inst|message[5]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.816 ns                 ;
; 0.867 ns                                ; Apollo:Apollo_inst|message[3]                       ; Apollo:Apollo_inst|message[4]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.818 ns                 ;
; 0.867 ns                                ; Apollo:Apollo_inst|message[6]                       ; Apollo:Apollo_inst|message[7]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.818 ns                 ;
; 0.988 ns                                ; Apollo:Apollo_inst|message[5]                       ; Apollo:Apollo_inst|message[6]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.939 ns                 ;
; 0.989 ns                                ; Apollo:Apollo_inst|message[9]                       ; Apollo:Apollo_inst|message[10]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.940 ns                 ;
; 0.989 ns                                ; Apollo:Apollo_inst|message[11]                      ; Apollo:Apollo_inst|message[12]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.940 ns                 ;
; 0.989 ns                                ; Apollo:Apollo_inst|message[12]                      ; Apollo:Apollo_inst|message[13]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.940 ns                 ;
; 1.043 ns                                ; Apollo:Apollo_inst|message[1]                       ; Apollo:Apollo_inst|message[2]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.994 ns                 ;
; 1.059 ns                                ; Apollo:Apollo_inst|message[10]                      ; Apollo:Apollo_inst|message[11]      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.060 ns                                ; Apollo:Apollo_inst|statusCount[2]                   ; Apollo:Apollo_inst|statusCount[2]   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; Apollo:Apollo_inst|statusCount[4]                   ; Apollo:Apollo_inst|statusCount[4]   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.061 ns                                ; Apollo:Apollo_inst|message[2]                       ; Apollo:Apollo_inst|message[3]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.051 ns                  ; 1.010 ns                 ;
; 1.061 ns                                ; Apollo:Apollo_inst|message[7]                       ; Apollo:Apollo_inst|message[8]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.061 ns                                ; Apollo:Apollo_inst|message[8]                       ; Apollo:Apollo_inst|message[9]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.062 ns                                ; Apollo:Apollo_inst|msCount[0]                       ; Apollo:Apollo_inst|msCount[0]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; Apollo:Apollo_inst|resetCounter[4]                  ; Apollo:Apollo_inst|resetCounter[4]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; Apollo:Apollo_inst|statusCount[6]                   ; Apollo:Apollo_inst|statusCount[6]   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.069 ns                                ; Apollo:Apollo_inst|timeoutCount[0]                  ; Apollo:Apollo_inst|timeoutCount[0]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.070 ns                                ; Apollo:Apollo_inst|resetCounter[2]                  ; Apollo:Apollo_inst|resetCounter[2]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.021 ns                 ;
; 1.071 ns                                ; Apollo:Apollo_inst|timeoutCount[2]                  ; Apollo:Apollo_inst|timeoutCount[2]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.022 ns                 ;
; 1.073 ns                                ; Apollo:Apollo_inst|timeoutCount[12]                 ; Apollo:Apollo_inst|timeoutCount[12] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; Apollo:Apollo_inst|timeoutCount[14]                 ; Apollo:Apollo_inst|timeoutCount[14] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; Apollo:Apollo_inst|timeoutCount[4]                  ; Apollo:Apollo_inst|timeoutCount[4]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.074 ns                                ; Apollo:Apollo_inst|msCount[2]                       ; Apollo:Apollo_inst|msCount[2]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.025 ns                 ;
; 1.074 ns                                ; Apollo:Apollo_inst|timeoutCount[8]                  ; Apollo:Apollo_inst|timeoutCount[8]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.025 ns                 ;
; 1.074 ns                                ; Apollo:Apollo_inst|timeoutCount[10]                 ; Apollo:Apollo_inst|timeoutCount[10] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.025 ns                 ;
; 1.074 ns                                ; Apollo:Apollo_inst|resetCounter[1]                  ; Apollo:Apollo_inst|resetCounter[1]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.025 ns                 ;
; 1.075 ns                                ; Apollo:Apollo_inst|resetCounter[5]                  ; Apollo:Apollo_inst|resetCounter[5]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.026 ns                 ;
; 1.075 ns                                ; Apollo:Apollo_inst|resetCounter[6]                  ; Apollo:Apollo_inst|resetCounter[6]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.026 ns                 ;
; 1.076 ns                                ; Apollo:Apollo_inst|msCount[3]                       ; Apollo:Apollo_inst|msCount[3]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.027 ns                 ;
; 1.076 ns                                ; Apollo:Apollo_inst|statusCount[1]                   ; Apollo:Apollo_inst|statusCount[1]   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.027 ns                 ;
; 1.077 ns                                ; Apollo:Apollo_inst|msCount[1]                       ; Apollo:Apollo_inst|msCount[1]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.028 ns                 ;
; 1.078 ns                                ; Apollo:Apollo_inst|statusCount[3]                   ; Apollo:Apollo_inst|statusCount[3]   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.029 ns                 ;
; 1.078 ns                                ; Apollo:Apollo_inst|statusCount[5]                   ; Apollo:Apollo_inst|statusCount[5]   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.029 ns                 ;
; 1.081 ns                                ; Apollo:Apollo_inst|resetCounter[0]                  ; Apollo:Apollo_inst|resetCounter[0]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.032 ns                 ;
; 1.082 ns                                ; Apollo:Apollo_inst|timeoutCount[6]                  ; Apollo:Apollo_inst|timeoutCount[6]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.033 ns                 ;
; 1.082 ns                                ; Apollo:Apollo_inst|resetCounter[3]                  ; Apollo:Apollo_inst|resetCounter[3]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.033 ns                 ;
; 1.082 ns                                ; Apollo:Apollo_inst|statusCount[7]                   ; Apollo:Apollo_inst|statusCount[7]   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.033 ns                 ;
; 1.084 ns                                ; Apollo:Apollo_inst|timeoutCount[1]                  ; Apollo:Apollo_inst|timeoutCount[1]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.035 ns                 ;
; 1.088 ns                                ; Apollo:Apollo_inst|timeoutCount[9]                  ; Apollo:Apollo_inst|timeoutCount[9]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.039 ns                 ;
; 1.088 ns                                ; Apollo:Apollo_inst|timeoutCount[7]                  ; Apollo:Apollo_inst|timeoutCount[7]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.039 ns                 ;
; 1.090 ns                                ; Apollo:Apollo_inst|timeoutCount[3]                  ; Apollo:Apollo_inst|timeoutCount[3]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.041 ns                 ;
; 1.091 ns                                ; Apollo:Apollo_inst|timeoutCount[13]                 ; Apollo:Apollo_inst|timeoutCount[13] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.042 ns                 ;
; 1.091 ns                                ; Apollo:Apollo_inst|timeoutCount[11]                 ; Apollo:Apollo_inst|timeoutCount[11] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.042 ns                 ;
; 1.091 ns                                ; Apollo:Apollo_inst|msCount[4]                       ; Apollo:Apollo_inst|msCount[4]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.042 ns                 ;
; 1.092 ns                                ; Apollo:Apollo_inst|timeoutCount[5]                  ; Apollo:Apollo_inst|timeoutCount[5]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.043 ns                 ;
; 1.093 ns                                ; Apollo:Apollo_inst|timeoutCount[15]                 ; Apollo:Apollo_inst|timeoutCount[15] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.044 ns                 ;
; 1.100 ns                                ; Apollo:Apollo_inst|count[0]                         ; Apollo:Apollo_inst|SPI_SDO          ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.051 ns                 ;
; 1.100 ns                                ; Apollo:Apollo_inst|statusCount[0]                   ; Apollo:Apollo_inst|statusCount[0]   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.051 ns                 ;
; 1.104 ns                                ; Apollo:Apollo_inst|lastTuner                        ; Apollo:Apollo_inst|lastTuneStart    ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.055 ns                 ;
; 1.107 ns                                ; Apollo:Apollo_inst|message[0]                       ; Apollo:Apollo_inst|message[1]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.058 ns                 ;
; 1.323 ns                                ; Apollo:Apollo_inst|SPI_SCK                          ; Apollo:Apollo_inst|SPI_SCK          ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.274 ns                 ;
; 1.495 ns                                ; Apollo:Apollo_inst|count[2]                         ; Apollo:Apollo_inst|count[2]         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.446 ns                 ;
; 1.514 ns                                ; Apollo:Apollo_inst|count[1]                         ; Apollo:Apollo_inst|count[1]         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.465 ns                 ;
; 1.524 ns                                ; Apollo:Apollo_inst|count[4]                         ; Apollo:Apollo_inst|count[4]         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.475 ns                 ;
; 1.537 ns                                ; Apollo:Apollo_inst|state[2]                         ; Apollo:Apollo_inst|state[2]         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.488 ns                 ;
; 1.609 ns                                ; Apollo:Apollo_inst|state[1]                         ; Apollo:Apollo_inst|state[1]         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.560 ns                 ;
; 1.637 ns                                ; Apollo:Apollo_inst|state[4]                         ; Apollo:Apollo_inst|statusCount[2]   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.045 ns                  ; 1.592 ns                 ;
; 1.637 ns                                ; Apollo:Apollo_inst|state[4]                         ; Apollo:Apollo_inst|statusCount[1]   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.045 ns                  ; 1.592 ns                 ;
; 1.637 ns                                ; Apollo:Apollo_inst|state[4]                         ; Apollo:Apollo_inst|statusCount[3]   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.045 ns                  ; 1.592 ns                 ;
; 1.637 ns                                ; Apollo:Apollo_inst|state[4]                         ; Apollo:Apollo_inst|statusCount[4]   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.045 ns                  ; 1.592 ns                 ;
; 1.637 ns                                ; Apollo:Apollo_inst|state[4]                         ; Apollo:Apollo_inst|statusCount[5]   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.045 ns                  ; 1.592 ns                 ;
; 1.637 ns                                ; Apollo:Apollo_inst|state[4]                         ; Apollo:Apollo_inst|statusCount[6]   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.045 ns                  ; 1.592 ns                 ;
; 1.637 ns                                ; Apollo:Apollo_inst|state[4]                         ; Apollo:Apollo_inst|statusCount[7]   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.045 ns                  ; 1.592 ns                 ;
; 1.637 ns                                ; Apollo:Apollo_inst|state[4]                         ; Apollo:Apollo_inst|statusCount[0]   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.045 ns                  ; 1.592 ns                 ;
; 1.642 ns                                ; Apollo:Apollo_inst|state[0]                         ; Apollo:Apollo_inst|lastPTT          ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.051 ns                  ; 1.591 ns                 ;
; 1.665 ns                                ; Apollo:Apollo_inst|state[2]                         ; Apollo:Apollo_inst|SPI_SCK          ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.046 ns                  ; 1.619 ns                 ;
; 1.670 ns                                ; Apollo:Apollo_inst|count[3]                         ; Apollo:Apollo_inst|count[3]         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.621 ns                 ;
; 1.737 ns                                ; Apollo:Apollo_inst|state[2]                         ; Apollo:Apollo_inst|ApolloReset      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.046 ns                  ; 1.691 ns                 ;
; 1.756 ns                                ; Apollo:Apollo_inst|statusCount[5]                   ; Apollo:Apollo_inst|statusCount[6]   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.707 ns                 ;
; 1.757 ns                                ; Apollo:Apollo_inst|resetCounter[2]                  ; Apollo:Apollo_inst|resetCounter[3]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.708 ns                 ;
; 1.759 ns                                ; Apollo:Apollo_inst|resetCounter[1]                  ; Apollo:Apollo_inst|resetCounter[2]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.710 ns                 ;
; 1.759 ns                                ; Apollo:Apollo_inst|statusCount[2]                   ; Apollo:Apollo_inst|statusCount[3]   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.710 ns                 ;
; 1.759 ns                                ; Apollo:Apollo_inst|statusCount[4]                   ; Apollo:Apollo_inst|statusCount[5]   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.710 ns                 ;
; 1.760 ns                                ; Apollo:Apollo_inst|resetCounter[3]                  ; Apollo:Apollo_inst|resetCounter[4]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.711 ns                 ;
; 1.760 ns                                ; Apollo:Apollo_inst|resetCounter[5]                  ; Apollo:Apollo_inst|resetCounter[6]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.711 ns                 ;
; 1.761 ns                                ; Apollo:Apollo_inst|msCount[0]                       ; Apollo:Apollo_inst|msCount[1]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.712 ns                 ;
; 1.761 ns                                ; Apollo:Apollo_inst|msCount[3]                       ; Apollo:Apollo_inst|msCount[4]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.712 ns                 ;
; 1.761 ns                                ; Apollo:Apollo_inst|resetCounter[4]                  ; Apollo:Apollo_inst|resetCounter[5]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.712 ns                 ;
; 1.761 ns                                ; Apollo:Apollo_inst|statusCount[1]                   ; Apollo:Apollo_inst|statusCount[2]   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.712 ns                 ;
; 1.761 ns                                ; Apollo:Apollo_inst|statusCount[6]                   ; Apollo:Apollo_inst|statusCount[7]   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.712 ns                 ;
; 1.762 ns                                ; Apollo:Apollo_inst|msCount[1]                       ; Apollo:Apollo_inst|msCount[2]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.713 ns                 ;
; 1.763 ns                                ; Apollo:Apollo_inst|statusCount[3]                   ; Apollo:Apollo_inst|statusCount[4]   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.714 ns                 ;
; 1.768 ns                                ; Apollo:Apollo_inst|timeoutCount[3]                  ; Apollo:Apollo_inst|timeoutCount[4]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.719 ns                 ;
; 1.768 ns                                ; Apollo:Apollo_inst|resetCounter[0]                  ; Apollo:Apollo_inst|resetCounter[1]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.719 ns                 ;
; 1.769 ns                                ; Apollo:Apollo_inst|timeoutCount[6]                  ; Apollo:Apollo_inst|timeoutCount[7]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.720 ns                 ;
; 1.769 ns                                ; Apollo:Apollo_inst|timeoutCount[11]                 ; Apollo:Apollo_inst|timeoutCount[12] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.720 ns                 ;
; 1.769 ns                                ; Apollo:Apollo_inst|timeoutCount[13]                 ; Apollo:Apollo_inst|timeoutCount[14] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.720 ns                 ;
; 1.769 ns                                ; Apollo:Apollo_inst|timeoutCount[1]                  ; Apollo:Apollo_inst|timeoutCount[2]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.720 ns                 ;
; 1.769 ns                                ; Apollo:Apollo_inst|timeoutCount[0]                  ; Apollo:Apollo_inst|timeoutCount[1]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.720 ns                 ;
; 1.770 ns                                ; Apollo:Apollo_inst|timeoutCount[5]                  ; Apollo:Apollo_inst|timeoutCount[6]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.721 ns                 ;
; 1.770 ns                                ; Apollo:Apollo_inst|timeoutCount[2]                  ; Apollo:Apollo_inst|timeoutCount[3]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.721 ns                 ;
; 1.772 ns                                ; Apollo:Apollo_inst|timeoutCount[12]                 ; Apollo:Apollo_inst|timeoutCount[13] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.723 ns                 ;
; 1.772 ns                                ; Apollo:Apollo_inst|timeoutCount[14]                 ; Apollo:Apollo_inst|timeoutCount[15] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.723 ns                 ;
; 1.772 ns                                ; Apollo:Apollo_inst|timeoutCount[4]                  ; Apollo:Apollo_inst|timeoutCount[5]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.723 ns                 ;
; 1.773 ns                                ; Apollo:Apollo_inst|msCount[2]                       ; Apollo:Apollo_inst|msCount[3]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.724 ns                 ;
; 1.773 ns                                ; Apollo:Apollo_inst|timeoutCount[7]                  ; Apollo:Apollo_inst|timeoutCount[8]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.724 ns                 ;
; 1.773 ns                                ; Apollo:Apollo_inst|timeoutCount[8]                  ; Apollo:Apollo_inst|timeoutCount[9]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.724 ns                 ;
; 1.773 ns                                ; Apollo:Apollo_inst|timeoutCount[9]                  ; Apollo:Apollo_inst|timeoutCount[10] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.724 ns                 ;
; 1.773 ns                                ; Apollo:Apollo_inst|timeoutCount[10]                 ; Apollo:Apollo_inst|timeoutCount[11] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.724 ns                 ;
; 1.774 ns                                ; Apollo:Apollo_inst|resetCounter[6]                  ; Apollo:Apollo_inst|resetCounter[7]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.725 ns                 ;
; 1.781 ns                                ; Apollo:Apollo_inst|state[4]                         ; Apollo:Apollo_inst|ApolloReset      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.046 ns                  ; 1.735 ns                 ;
; 1.787 ns                                ; Apollo:Apollo_inst|statusCount[0]                   ; Apollo:Apollo_inst|statusCount[1]   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.738 ns                 ;
; 1.829 ns                                ; Apollo:Apollo_inst|statusCount[5]                   ; Apollo:Apollo_inst|statusCount[7]   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.780 ns                 ;
; 1.830 ns                                ; Apollo:Apollo_inst|resetCounter[2]                  ; Apollo:Apollo_inst|resetCounter[4]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.781 ns                 ;
; 1.832 ns                                ; Apollo:Apollo_inst|resetCounter[1]                  ; Apollo:Apollo_inst|resetCounter[3]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.783 ns                 ;
; 1.832 ns                                ; Apollo:Apollo_inst|statusCount[2]                   ; Apollo:Apollo_inst|statusCount[4]   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.783 ns                 ;
; 1.832 ns                                ; Apollo:Apollo_inst|statusCount[4]                   ; Apollo:Apollo_inst|statusCount[6]   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.783 ns                 ;
; 1.833 ns                                ; Apollo:Apollo_inst|resetCounter[3]                  ; Apollo:Apollo_inst|resetCounter[5]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.784 ns                 ;
; 1.833 ns                                ; Apollo:Apollo_inst|resetCounter[5]                  ; Apollo:Apollo_inst|resetCounter[7]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.784 ns                 ;
; 1.834 ns                                ; Apollo:Apollo_inst|msCount[0]                       ; Apollo:Apollo_inst|msCount[2]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.785 ns                 ;
; 1.834 ns                                ; Apollo:Apollo_inst|resetCounter[4]                  ; Apollo:Apollo_inst|resetCounter[6]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.785 ns                 ;
; 1.834 ns                                ; Apollo:Apollo_inst|statusCount[1]                   ; Apollo:Apollo_inst|statusCount[3]   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.785 ns                 ;
; 1.835 ns                                ; Apollo:Apollo_inst|msCount[1]                       ; Apollo:Apollo_inst|msCount[3]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.786 ns                 ;
; 1.836 ns                                ; Apollo:Apollo_inst|statusCount[3]                   ; Apollo:Apollo_inst|statusCount[5]   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.787 ns                 ;
; 1.841 ns                                ; Apollo:Apollo_inst|timeoutCount[3]                  ; Apollo:Apollo_inst|timeoutCount[5]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.792 ns                 ;
; 1.841 ns                                ; Apollo:Apollo_inst|resetCounter[0]                  ; Apollo:Apollo_inst|resetCounter[2]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.792 ns                 ;
; 1.842 ns                                ; Apollo:Apollo_inst|timeoutCount[6]                  ; Apollo:Apollo_inst|timeoutCount[8]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.793 ns                 ;
; 1.842 ns                                ; Apollo:Apollo_inst|timeoutCount[11]                 ; Apollo:Apollo_inst|timeoutCount[13] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.793 ns                 ;
; 1.842 ns                                ; Apollo:Apollo_inst|timeoutCount[13]                 ; Apollo:Apollo_inst|timeoutCount[15] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.793 ns                 ;
; 1.842 ns                                ; Apollo:Apollo_inst|timeoutCount[1]                  ; Apollo:Apollo_inst|timeoutCount[3]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.793 ns                 ;
; 1.842 ns                                ; Apollo:Apollo_inst|timeoutCount[0]                  ; Apollo:Apollo_inst|timeoutCount[2]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.793 ns                 ;
; 1.843 ns                                ; Apollo:Apollo_inst|timeoutCount[5]                  ; Apollo:Apollo_inst|timeoutCount[7]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.794 ns                 ;
; 1.843 ns                                ; Apollo:Apollo_inst|timeoutCount[2]                  ; Apollo:Apollo_inst|timeoutCount[4]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.794 ns                 ;
; 1.845 ns                                ; Apollo:Apollo_inst|timeoutCount[4]                  ; Apollo:Apollo_inst|timeoutCount[6]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.796 ns                 ;
; 1.845 ns                                ; Apollo:Apollo_inst|timeoutCount[12]                 ; Apollo:Apollo_inst|timeoutCount[14] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.796 ns                 ;
; 1.846 ns                                ; Apollo:Apollo_inst|timeoutCount[7]                  ; Apollo:Apollo_inst|timeoutCount[9]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.797 ns                 ;
; 1.846 ns                                ; Apollo:Apollo_inst|timeoutCount[8]                  ; Apollo:Apollo_inst|timeoutCount[10] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.797 ns                 ;
; 1.846 ns                                ; Apollo:Apollo_inst|timeoutCount[9]                  ; Apollo:Apollo_inst|timeoutCount[11] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.797 ns                 ;
; 1.846 ns                                ; Apollo:Apollo_inst|timeoutCount[10]                 ; Apollo:Apollo_inst|timeoutCount[12] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.797 ns                 ;
; 1.846 ns                                ; Apollo:Apollo_inst|msCount[2]                       ; Apollo:Apollo_inst|msCount[4]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.797 ns                 ;
; 1.860 ns                                ; Apollo:Apollo_inst|statusCount[0]                   ; Apollo:Apollo_inst|statusCount[2]   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.811 ns                 ;
; 1.876 ns                                ; Apollo:Apollo_inst|message[15]                      ; Apollo:Apollo_inst|SPI_SDO          ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.054 ns                  ; 1.822 ns                 ;
; 1.879 ns                                ; Apollo:Apollo_inst|state[2]                         ; Apollo:Apollo_inst|message[3]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.048 ns                  ; 1.831 ns                 ;
; 1.882 ns                                ; Apollo:Apollo_inst|state[0]                         ; Apollo:Apollo_inst|count[1]         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.833 ns                 ;
; 1.885 ns                                ; Apollo:Apollo_inst|state[0]                         ; Apollo:Apollo_inst|count[2]         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.836 ns                 ;
; 1.885 ns                                ; Apollo:Apollo_inst|state[0]                         ; Apollo:Apollo_inst|count[4]         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.836 ns                 ;
; 1.891 ns                                ; Apollo:Apollo_inst|lastPTT                          ; Apollo:Apollo_inst|renewPTT         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.048 ns                  ; 1.843 ns                 ;
; 1.891 ns                                ; Apollo:Apollo_inst|state[0]                         ; Apollo:Apollo_inst|state[0]         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.842 ns                 ;
; 1.903 ns                                ; Apollo:Apollo_inst|resetCounter[2]                  ; Apollo:Apollo_inst|resetCounter[5]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.854 ns                 ;
; 1.905 ns                                ; Apollo:Apollo_inst|resetCounter[1]                  ; Apollo:Apollo_inst|resetCounter[4]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.856 ns                 ;
; 1.905 ns                                ; Apollo:Apollo_inst|statusCount[2]                   ; Apollo:Apollo_inst|statusCount[5]   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.856 ns                 ;
; 1.905 ns                                ; Apollo:Apollo_inst|statusCount[4]                   ; Apollo:Apollo_inst|statusCount[7]   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.856 ns                 ;
; 1.906 ns                                ; Apollo:Apollo_inst|state[0]                         ; Apollo:Apollo_inst|ApolloReset      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.044 ns                  ; 1.862 ns                 ;
; 1.906 ns                                ; Apollo:Apollo_inst|resetCounter[3]                  ; Apollo:Apollo_inst|resetCounter[6]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.857 ns                 ;
; 1.907 ns                                ; Apollo:Apollo_inst|msCount[0]                       ; Apollo:Apollo_inst|msCount[3]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.858 ns                 ;
; 1.907 ns                                ; Apollo:Apollo_inst|resetCounter[4]                  ; Apollo:Apollo_inst|resetCounter[7]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.858 ns                 ;
; 1.907 ns                                ; Apollo:Apollo_inst|statusCount[1]                   ; Apollo:Apollo_inst|statusCount[4]   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.858 ns                 ;
; 1.908 ns                                ; Apollo:Apollo_inst|msCount[1]                       ; Apollo:Apollo_inst|msCount[4]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.859 ns                 ;
; 1.909 ns                                ; Apollo:Apollo_inst|state[4]                         ; Apollo:Apollo_inst|message[0]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.046 ns                  ; 1.863 ns                 ;
; 1.909 ns                                ; Apollo:Apollo_inst|statusCount[3]                   ; Apollo:Apollo_inst|statusCount[6]   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.860 ns                 ;
; 1.914 ns                                ; Apollo:Apollo_inst|timeoutCount[3]                  ; Apollo:Apollo_inst|timeoutCount[6]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.865 ns                 ;
; 1.914 ns                                ; Apollo:Apollo_inst|resetCounter[0]                  ; Apollo:Apollo_inst|resetCounter[3]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.865 ns                 ;
; 1.915 ns                                ; Apollo:Apollo_inst|timeoutCount[6]                  ; Apollo:Apollo_inst|timeoutCount[9]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.866 ns                 ;
; 1.915 ns                                ; Apollo:Apollo_inst|timeoutCount[11]                 ; Apollo:Apollo_inst|timeoutCount[14] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.866 ns                 ;
; 1.915 ns                                ; Apollo:Apollo_inst|timeoutCount[0]                  ; Apollo:Apollo_inst|timeoutCount[3]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.866 ns                 ;
; 1.915 ns                                ; Apollo:Apollo_inst|timeoutCount[1]                  ; Apollo:Apollo_inst|timeoutCount[4]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.866 ns                 ;
; 1.916 ns                                ; Apollo:Apollo_inst|timeoutCount[5]                  ; Apollo:Apollo_inst|timeoutCount[8]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.867 ns                 ;
; 1.916 ns                                ; Apollo:Apollo_inst|timeoutCount[2]                  ; Apollo:Apollo_inst|timeoutCount[5]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.867 ns                 ;
; 1.918 ns                                ; Apollo:Apollo_inst|timeoutCount[4]                  ; Apollo:Apollo_inst|timeoutCount[7]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.869 ns                 ;
; 1.918 ns                                ; Apollo:Apollo_inst|timeoutCount[12]                 ; Apollo:Apollo_inst|timeoutCount[15] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.869 ns                 ;
; 1.919 ns                                ; Apollo:Apollo_inst|state[1]                         ; Apollo:Apollo_inst|ApolloReset      ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.044 ns                  ; 1.875 ns                 ;
; 1.919 ns                                ; Apollo:Apollo_inst|timeoutCount[7]                  ; Apollo:Apollo_inst|timeoutCount[10] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.870 ns                 ;
; 1.919 ns                                ; Apollo:Apollo_inst|timeoutCount[10]                 ; Apollo:Apollo_inst|timeoutCount[13] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.870 ns                 ;
; 1.919 ns                                ; Apollo:Apollo_inst|timeoutCount[8]                  ; Apollo:Apollo_inst|timeoutCount[11] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.870 ns                 ;
; 1.919 ns                                ; Apollo:Apollo_inst|timeoutCount[9]                  ; Apollo:Apollo_inst|timeoutCount[12] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.870 ns                 ;
; 1.922 ns                                ; Apollo:Apollo_inst|state[4]                         ; Apollo:Apollo_inst|state[2]         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.873 ns                 ;
; 1.933 ns                                ; Apollo:Apollo_inst|statusCount[0]                   ; Apollo:Apollo_inst|statusCount[3]   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.884 ns                 ;
; 1.940 ns                                ; Apollo:Apollo_inst|state[3]                         ; Apollo:Apollo_inst|state[3]         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.891 ns                 ;
; 1.961 ns                                ; Apollo:Apollo_inst|state[4]                         ; Apollo:Apollo_inst|state[3]         ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.052 ns                  ; 1.909 ns                 ;
; 1.966 ns                                ; Apollo:Apollo_inst|state[1]                         ; Apollo:Apollo_inst|message[2]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.044 ns                  ; 1.922 ns                 ;
; 1.976 ns                                ; Apollo:Apollo_inst|resetCounter[2]                  ; Apollo:Apollo_inst|resetCounter[6]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.927 ns                 ;
; 1.977 ns                                ; Apollo:Apollo_inst|state[2]                         ; Apollo:Apollo_inst|message[2]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.046 ns                  ; 1.931 ns                 ;
; 1.978 ns                                ; Apollo:Apollo_inst|resetCounter[1]                  ; Apollo:Apollo_inst|resetCounter[5]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.929 ns                 ;
; 1.978 ns                                ; Apollo:Apollo_inst|statusCount[2]                   ; Apollo:Apollo_inst|statusCount[6]   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.929 ns                 ;
; 1.979 ns                                ; Apollo:Apollo_inst|resetCounter[3]                  ; Apollo:Apollo_inst|resetCounter[7]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.930 ns                 ;
; 1.980 ns                                ; Apollo:Apollo_inst|msCount[0]                       ; Apollo:Apollo_inst|msCount[4]       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.931 ns                 ;
; 1.980 ns                                ; Apollo:Apollo_inst|statusCount[1]                   ; Apollo:Apollo_inst|statusCount[5]   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.931 ns                 ;
; 1.982 ns                                ; Apollo:Apollo_inst|statusCount[3]                   ; Apollo:Apollo_inst|statusCount[7]   ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.933 ns                 ;
; 1.985 ns                                ; Apollo:Apollo_inst|state[2]                         ; Apollo:Apollo_inst|lastFilter       ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.936 ns                 ;
; 1.987 ns                                ; Apollo:Apollo_inst|timeoutCount[3]                  ; Apollo:Apollo_inst|timeoutCount[7]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.938 ns                 ;
; 1.987 ns                                ; Apollo:Apollo_inst|resetCounter[0]                  ; Apollo:Apollo_inst|resetCounter[4]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.938 ns                 ;
; 1.988 ns                                ; Apollo:Apollo_inst|timeoutCount[6]                  ; Apollo:Apollo_inst|timeoutCount[10] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.939 ns                 ;
; 1.988 ns                                ; Apollo:Apollo_inst|timeoutCount[11]                 ; Apollo:Apollo_inst|timeoutCount[15] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.939 ns                 ;
; 1.988 ns                                ; Apollo:Apollo_inst|timeoutCount[1]                  ; Apollo:Apollo_inst|timeoutCount[5]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.939 ns                 ;
; 1.988 ns                                ; Apollo:Apollo_inst|timeoutCount[0]                  ; Apollo:Apollo_inst|timeoutCount[4]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.939 ns                 ;
; 1.989 ns                                ; Apollo:Apollo_inst|timeoutCount[2]                  ; Apollo:Apollo_inst|timeoutCount[6]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.940 ns                 ;
; 1.989 ns                                ; Apollo:Apollo_inst|timeoutCount[5]                  ; Apollo:Apollo_inst|timeoutCount[9]  ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.940 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                     ;                                                                                          ;                                                                                          ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                  ; From Clock                                                                                           ; To Clock                                                                                             ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.646 ns                                ; EEPROM:EEPROM_inst|CS                               ; EEPROM:EEPROM_inst|CS               ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[41]                 ; EEPROM:EEPROM_inst|EEPROM_write[41] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EEPROM:EEPROM_inst|SCK                              ; EEPROM:EEPROM_inst|SCK              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|temp_address[0]                      ; MDIO:MDIO_inst|temp_address[0]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|MDIO2                                ; MDIO:MDIO_inst|MDIO2                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|MDIO                                 ; MDIO:MDIO_inst|MDIO                 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address[0]                           ; MDIO:MDIO_inst|address[0]           ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address[1]                           ; MDIO:MDIO_inst|address[1]           ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address[2]                           ; MDIO:MDIO_inst|address[2]           ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|write[1]                             ; MDIO:MDIO_inst|write[1]             ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|write[2]                             ; MDIO:MDIO_inst|write[2]             ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EEPROM:EEPROM_inst|IP_flag                          ; EEPROM:EEPROM_inst|IP_flag          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|write[3]                             ; MDIO:MDIO_inst|write[3]             ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address2[1]                          ; MDIO:MDIO_inst|address2[1]          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address2[2]                          ; MDIO:MDIO_inst|address2[2]          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address2[0]                          ; MDIO:MDIO_inst|address2[0]          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|write_done                           ; MDIO:MDIO_inst|write_done           ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EEPROM:EEPROM_inst|MAC_ready                        ; EEPROM:EEPROM_inst|MAC_ready        ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EEPROM:EEPROM_inst|IP_ready                         ; EEPROM:EEPROM_inst|IP_ready         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|read[0]                              ; MDIO:MDIO_inst|read[0]              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|read[1]              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|read[2]                              ; MDIO:MDIO_inst|read[2]              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|read_done                            ; MDIO:MDIO_inst|read_done            ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.705 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[44]                 ; EEPROM:EEPROM_inst|EEPROM_write[45] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.656 ns                 ;
; 0.706 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[10]                  ; EEPROM:EEPROM_inst|EEPROM_read[11]  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.707 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[2]                   ; EEPROM:EEPROM_inst|EEPROM_read[3]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[13]                  ; EEPROM:EEPROM_inst|EEPROM_read[14]  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[3]                   ; EEPROM:EEPROM_inst|EEPROM_read[4]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[7]                   ; EEPROM:EEPROM_inst|EEPROM_read[8]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[9]                   ; EEPROM:EEPROM_inst|EEPROM_read[10]  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[43]                 ; EEPROM:EEPROM_inst|EEPROM_write[44] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[12]                  ; EEPROM:EEPROM_inst|EEPROM_read[13]  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[45]                 ; EEPROM:EEPROM_inst|EEPROM_write[46] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[14]                  ; EEPROM:EEPROM_inst|EEPROM_read[15]  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[46]                 ; EEPROM:EEPROM_inst|EEPROM_write[47] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; MDIO:MDIO_inst|temp_address[1]                      ; MDIO:MDIO_inst|temp_address[2]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; MDIO:MDIO_inst|temp_address[2]                      ; MDIO:MDIO_inst|temp_address[3]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; MDIO:MDIO_inst|temp_address[3]                      ; MDIO:MDIO_inst|temp_address[4]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; MDIO:MDIO_inst|temp_reg_data[1]                     ; MDIO:MDIO_inst|temp_reg_data[2]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.709 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[5]                   ; EEPROM:EEPROM_inst|EEPROM_read[6]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[42]                 ; EEPROM:EEPROM_inst|EEPROM_write[43] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; MDIO:MDIO_inst|temp_reg_data[0]                     ; MDIO:MDIO_inst|temp_reg_data[1]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; MDIO:MDIO_inst|temp_reg_data[2]                     ; MDIO:MDIO_inst|temp_reg_data[3]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.710 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[1]                   ; EEPROM:EEPROM_inst|EEPROM_read[2]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; MDIO:MDIO_inst|temp_reg_data[4]                     ; MDIO:MDIO_inst|temp_reg_data[5]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.719 ns                                ; EEPROM:EEPROM_inst|This_MAC[31]                     ; EEPROM:EEPROM_inst|This_MAC[32]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.670 ns                 ;
; 0.720 ns                                ; MDIO:MDIO_inst|preamble2[5]                         ; MDIO:MDIO_inst|preamble2[5]         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; MDIO:MDIO_inst|temp_reg_data[3]                     ; MDIO:MDIO_inst|temp_reg_data[4]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; MDIO:MDIO_inst|temp_reg_data[3]                     ; MDIO:MDIO_inst|register_data[3]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.721 ns                                ; MDIO:MDIO_inst|temp_address[0]                      ; MDIO:MDIO_inst|temp_address[1]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.721 ns                                ; MDIO:MDIO_inst|preamble[6]                          ; MDIO:MDIO_inst|preamble[6]          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.721 ns                                ; MDIO:MDIO_inst|temp_reg_data[5]                     ; MDIO:MDIO_inst|register_data[5]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.722 ns                                ; MDIO:MDIO_inst|temp_reg_data[5]                     ; MDIO:MDIO_inst|temp_reg_data[6]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.673 ns                 ;
; 0.725 ns                                ; MDIO:MDIO_inst|address[2]                           ; MDIO:MDIO_inst|address[0]           ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.676 ns                 ;
; 0.729 ns                                ; MDIO:MDIO_inst|address[0]                           ; MDIO:MDIO_inst|address[1]           ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.680 ns                 ;
; 0.734 ns                                ; EEPROM:EEPROM_inst|This_IP[11]                      ; EEPROM:EEPROM_inst|This_IP[12]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.735 ns                                ; MDIO:MDIO_inst|address[0]                           ; MDIO:MDIO_inst|address[2]           ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.736 ns                                ; MDIO:MDIO_inst|loop_count[4]                        ; MDIO:MDIO_inst|loop_count[4]        ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.742 ns                                ; EEPROM:EEPROM_inst|This_IP[19]                      ; EEPROM:EEPROM_inst|This_IP[20]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.693 ns                 ;
; 0.745 ns                                ; EEPROM:EEPROM_inst|This_MAC[3]                      ; EEPROM:EEPROM_inst|This_MAC[4]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.696 ns                 ;
; 0.746 ns                                ; EEPROM:EEPROM_inst|This_MAC[11]                     ; EEPROM:EEPROM_inst|This_MAC[12]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.697 ns                 ;
; 0.747 ns                                ; EEPROM:EEPROM_inst|This_MAC[4]                      ; EEPROM:EEPROM_inst|This_MAC[5]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.698 ns                 ;
; 0.747 ns                                ; EEPROM:EEPROM_inst|This_IP[6]                       ; EEPROM:EEPROM_inst|This_IP[7]       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.698 ns                 ;
; 0.749 ns                                ; EEPROM:EEPROM_inst|This_MAC[10]                     ; EEPROM:EEPROM_inst|This_MAC[11]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.700 ns                 ;
; 0.757 ns                                ; EEPROM:EEPROM_inst|This_IP[0]                       ; EEPROM:EEPROM_inst|This_IP[1]       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.708 ns                 ;
; 0.763 ns                                ; EEPROM:EEPROM_inst|This_IP[1]                       ; EEPROM:EEPROM_inst|This_IP[2]       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.714 ns                 ;
; 0.765 ns                                ; EEPROM:EEPROM_inst|This_IP[12]                      ; EEPROM:EEPROM_inst|This_IP[13]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.716 ns                 ;
; 0.766 ns                                ; EEPROM:EEPROM_inst|This_IP[3]                       ; EEPROM:EEPROM_inst|This_IP[4]       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.717 ns                 ;
; 0.866 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[6]                   ; EEPROM:EEPROM_inst|EEPROM_read[7]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.902 ns                                ; EEPROM:EEPROM_inst|This_MAC[44]                     ; EEPROM:EEPROM_inst|This_MAC[45]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.853 ns                 ;
; 0.902 ns                                ; EEPROM:EEPROM_inst|This_MAC[43]                     ; EEPROM:EEPROM_inst|This_MAC[44]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.853 ns                 ;
; 0.902 ns                                ; EEPROM:EEPROM_inst|This_MAC[39]                     ; EEPROM:EEPROM_inst|This_MAC[40]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.853 ns                 ;
; 0.903 ns                                ; EEPROM:EEPROM_inst|This_MAC[19]                     ; EEPROM:EEPROM_inst|This_MAC[20]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.854 ns                 ;
; 0.903 ns                                ; EEPROM:EEPROM_inst|This_MAC[29]                     ; EEPROM:EEPROM_inst|This_MAC[30]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.854 ns                 ;
; 0.903 ns                                ; EEPROM:EEPROM_inst|This_MAC[25]                     ; EEPROM:EEPROM_inst|This_MAC[26]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.854 ns                 ;
; 0.903 ns                                ; EEPROM:EEPROM_inst|This_MAC[41]                     ; EEPROM:EEPROM_inst|This_MAC[42]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.854 ns                 ;
; 0.904 ns                                ; EEPROM:EEPROM_inst|This_MAC[18]                     ; EEPROM:EEPROM_inst|This_MAC[19]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.855 ns                 ;
; 0.904 ns                                ; EEPROM:EEPROM_inst|This_MAC[46]                     ; EEPROM:EEPROM_inst|This_MAC[47]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.855 ns                 ;
; 0.914 ns                                ; EEPROM:EEPROM_inst|This_MAC[17]                     ; EEPROM:EEPROM_inst|This_MAC[18]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.865 ns                 ;
; 0.914 ns                                ; EEPROM:EEPROM_inst|This_MAC[28]                     ; EEPROM:EEPROM_inst|This_MAC[29]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.865 ns                 ;
; 0.914 ns                                ; EEPROM:EEPROM_inst|This_MAC[1]                      ; EEPROM:EEPROM_inst|This_MAC[2]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.865 ns                 ;
; 0.915 ns                                ; EEPROM:EEPROM_inst|This_MAC[16]                     ; EEPROM:EEPROM_inst|This_MAC[17]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.866 ns                 ;
; 0.916 ns                                ; EEPROM:EEPROM_inst|This_MAC[22]                     ; EEPROM:EEPROM_inst|This_MAC[23]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.867 ns                 ;
; 0.917 ns                                ; EEPROM:EEPROM_inst|This_MAC[33]                     ; EEPROM:EEPROM_inst|This_MAC[34]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.868 ns                 ;
; 0.919 ns                                ; EEPROM:EEPROM_inst|This_MAC[36]                     ; EEPROM:EEPROM_inst|This_MAC[37]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.870 ns                 ;
; 0.923 ns                                ; EEPROM:EEPROM_inst|This_IP[25]                      ; EEPROM:EEPROM_inst|This_IP[26]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.874 ns                 ;
; 0.928 ns                                ; EEPROM:EEPROM_inst|This_MAC[27]                     ; EEPROM:EEPROM_inst|This_MAC[28]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.879 ns                 ;
; 0.943 ns                                ; EEPROM:EEPROM_inst|This_MAC[26]                     ; EEPROM:EEPROM_inst|This_MAC[27]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.048 ns                  ; 0.895 ns                 ;
; 0.951 ns                                ; EEPROM:EEPROM_inst|This_IP[28]                      ; EEPROM:EEPROM_inst|This_IP[29]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.902 ns                 ;
; 0.952 ns                                ; EEPROM:EEPROM_inst|This_IP[30]                      ; EEPROM:EEPROM_inst|This_IP[31]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.903 ns                 ;
; 0.958 ns                                ; EEPROM:EEPROM_inst|This_IP[26]                      ; EEPROM:EEPROM_inst|This_IP[27]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.909 ns                 ;
; 1.014 ns                                ; MDIO:MDIO_inst|address[1]                           ; MDIO:MDIO_inst|address[0]           ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.965 ns                 ;
; 1.033 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[11]                  ; EEPROM:EEPROM_inst|EEPROM_read[12]  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.984 ns                 ;
; 1.033 ns                                ; EEPROM:EEPROM_inst|This_IP[20]                      ; EEPROM:EEPROM_inst|This_IP[21]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.984 ns                 ;
; 1.034 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[4]                   ; EEPROM:EEPROM_inst|EEPROM_read[5]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.985 ns                 ;
; 1.041 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[8]                   ; EEPROM:EEPROM_inst|EEPROM_read[9]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.992 ns                 ;
; 1.041 ns                                ; EEPROM:EEPROM_inst|This_IP[8]                       ; EEPROM:EEPROM_inst|This_IP[9]       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.992 ns                 ;
; 1.042 ns                                ; MDIO:MDIO_inst|address[1]                           ; MDIO:MDIO_inst|address[2]           ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.993 ns                 ;
; 1.049 ns                                ; MDIO:MDIO_inst|address2[0]                          ; MDIO:MDIO_inst|address2[1]          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.000 ns                 ;
; 1.057 ns                                ; MDIO:MDIO_inst|preamble2[0]                         ; MDIO:MDIO_inst|preamble2[0]         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.008 ns                 ;
; 1.059 ns                                ; MDIO:MDIO_inst|preamble[4]                          ; MDIO:MDIO_inst|preamble[4]          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; MDIO:MDIO_inst|preamble2[2]                         ; MDIO:MDIO_inst|preamble2[2]         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.060 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[41]                 ; EEPROM:EEPROM_inst|EEPROM_write[42] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; MDIO:MDIO_inst|preamble[0]                          ; MDIO:MDIO_inst|preamble[0]          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.062 ns                                ; MDIO:MDIO_inst|preamble2[4]                         ; MDIO:MDIO_inst|preamble2[4]         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.063 ns                                ; EEPROM:EEPROM_inst|This_MAC[35]                     ; EEPROM:EEPROM_inst|This_MAC[36]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.014 ns                 ;
; 1.066 ns                                ; EEPROM:EEPROM_inst|This_MAC[21]                     ; EEPROM:EEPROM_inst|This_MAC[22]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.017 ns                 ;
; 1.068 ns                                ; EEPROM:EEPROM_inst|This_MAC[23]                     ; EEPROM:EEPROM_inst|This_MAC[24]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.050 ns                  ; 1.018 ns                 ;
; 1.069 ns                                ; MDIO:MDIO_inst|read_count[2]                        ; MDIO:MDIO_inst|read_count[2]        ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.073 ns                                ; MDIO:MDIO_inst|read_count[0]                        ; MDIO:MDIO_inst|read_count[0]        ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.074 ns                                ; MDIO:MDIO_inst|preamble[2]                          ; MDIO:MDIO_inst|preamble[2]          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.025 ns                 ;
; 1.074 ns                                ; MDIO:MDIO_inst|preamble2[1]                         ; MDIO:MDIO_inst|preamble2[1]         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.025 ns                 ;
; 1.074 ns                                ; MDIO:MDIO_inst|read_count[1]                        ; MDIO:MDIO_inst|read_count[1]        ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.025 ns                 ;
; 1.075 ns                                ; EEPROM:EEPROM_inst|shift_count[2]                   ; EEPROM:EEPROM_inst|shift_count[2]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.026 ns                 ;
; 1.076 ns                                ; MDIO:MDIO_inst|read_count[3]                        ; MDIO:MDIO_inst|read_count[3]        ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.027 ns                 ;
; 1.076 ns                                ; EEPROM:EEPROM_inst|This_MAC[8]                      ; EEPROM:EEPROM_inst|This_MAC[9]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.027 ns                 ;
; 1.077 ns                                ; MDIO:MDIO_inst|preamble[1]                          ; MDIO:MDIO_inst|preamble[1]          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.028 ns                 ;
; 1.078 ns                                ; MDIO:MDIO_inst|preamble[3]                          ; MDIO:MDIO_inst|preamble[3]          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.029 ns                 ;
; 1.078 ns                                ; MDIO:MDIO_inst|loop_count[3]                        ; MDIO:MDIO_inst|loop_count[3]        ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.029 ns                 ;
; 1.079 ns                                ; MDIO:MDIO_inst|preamble[5]                          ; MDIO:MDIO_inst|preamble[5]          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.030 ns                 ;
; 1.080 ns                                ; MDIO:MDIO_inst|preamble2[3]                         ; MDIO:MDIO_inst|preamble2[3]         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.031 ns                 ;
; 1.088 ns                                ; EEPROM:EEPROM_inst|shift_count[1]                   ; EEPROM:EEPROM_inst|shift_count[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.039 ns                 ;
; 1.095 ns                                ; EEPROM:EEPROM_inst|This_IP[29]                      ; EEPROM:EEPROM_inst|This_IP[30]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.046 ns                 ;
; 1.107 ns                                ; MDIO:MDIO_inst|read_count[4]                        ; MDIO:MDIO_inst|read_count[4]        ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.058 ns                 ;
; 1.111 ns                                ; EEPROM:EEPROM_inst|shift_count[0]                   ; EEPROM:EEPROM_inst|shift_count[0]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.062 ns                 ;
; 1.114 ns                                ; MDIO:MDIO_inst|loop_count[2]                        ; MDIO:MDIO_inst|loop_count[2]        ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.065 ns                 ;
; 1.119 ns                                ; EEPROM:EEPROM_inst|shift_count[5]                   ; EEPROM:EEPROM_inst|shift_count[5]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.070 ns                 ;
; 1.120 ns                                ; EEPROM:EEPROM_inst|shift_count[3]                   ; EEPROM:EEPROM_inst|shift_count[3]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.071 ns                 ;
; 1.122 ns                                ; MDIO:MDIO_inst|write[3]                             ; MDIO:MDIO_inst|write[2]             ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.073 ns                 ;
; 1.123 ns                                ; EEPROM:EEPROM_inst|shift_count[4]                   ; EEPROM:EEPROM_inst|shift_count[4]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.074 ns                 ;
; 1.125 ns                                ; MDIO:MDIO_inst|write[3]                             ; MDIO:MDIO_inst|write_done           ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.076 ns                 ;
; 1.128 ns                                ; MDIO:MDIO_inst|loop_count[0]                        ; MDIO:MDIO_inst|loop_count[0]        ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.079 ns                 ;
; 1.134 ns                                ; MDIO:MDIO_inst|loop_count[1]                        ; MDIO:MDIO_inst|loop_count[1]        ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.085 ns                 ;
; 1.148 ns                                ; EEPROM:EEPROM_inst|EEPROM[3]                        ; EEPROM:EEPROM_inst|EEPROM[1]        ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.099 ns                 ;
; 1.187 ns                                ; EEPROM:EEPROM_inst|This_IP[2]                       ; EEPROM:EEPROM_inst|This_IP[3]       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.138 ns                 ;
; 1.191 ns                                ; MDIO:MDIO_inst|temp_reg_data[6]                     ; MDIO:MDIO_inst|register_data[6]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.037 ns                  ; 1.154 ns                 ;
; 1.208 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|temp_address[1]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.159 ns                 ;
; 1.208 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|temp_address[4]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.159 ns                 ;
; 1.211 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|temp_address[2]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.162 ns                 ;
; 1.211 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|temp_address[3]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.162 ns                 ;
; 1.211 ns                                ; EEPROM:EEPROM_inst|This_IP[18]                      ; EEPROM:EEPROM_inst|This_IP[19]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.162 ns                 ;
; 1.212 ns                                ; EEPROM:EEPROM_inst|This_IP[23]                      ; EEPROM:EEPROM_inst|This_IP[24]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.163 ns                 ;
; 1.215 ns                                ; EEPROM:EEPROM_inst|This_IP[10]                      ; EEPROM:EEPROM_inst|This_IP[11]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.166 ns                 ;
; 1.241 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|write[1]             ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.192 ns                 ;
; 1.266 ns                                ; EEPROM:EEPROM_inst|This_MAC[9]                      ; EEPROM:EEPROM_inst|This_MAC[10]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.052 ns                  ; 1.214 ns                 ;
; 1.270 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|MDIO2                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.221 ns                 ;
; 1.280 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|mask[0]              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.053 ns                  ; 1.227 ns                 ;
; 1.290 ns                                ; EEPROM:EEPROM_inst|This_MAC[32]                     ; EEPROM:EEPROM_inst|This_MAC[33]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.051 ns                  ; 1.239 ns                 ;
; 1.322 ns                                ; EEPROM:EEPROM_inst|This_MAC[6]                      ; EEPROM:EEPROM_inst|This_MAC[7]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.273 ns                 ;
; 1.328 ns                                ; EEPROM:EEPROM_inst|This_IP[27]                      ; EEPROM:EEPROM_inst|This_IP[28]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.279 ns                 ;
; 1.343 ns                                ; EEPROM:EEPROM_inst|This_MAC[24]                     ; EEPROM:EEPROM_inst|This_MAC[25]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.294 ns                 ;
; 1.350 ns                                ; EEPROM:EEPROM_inst|This_MAC[13]                     ; EEPROM:EEPROM_inst|This_MAC[14]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.045 ns                  ; 1.305 ns                 ;
; 1.356 ns                                ; EEPROM:EEPROM_inst|This_IP[14]                      ; EEPROM:EEPROM_inst|This_IP[15]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.053 ns                  ; 1.303 ns                 ;
; 1.367 ns                                ; EEPROM:EEPROM_inst|This_MAC[34]                     ; EEPROM:EEPROM_inst|This_MAC[35]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.051 ns                  ; 1.316 ns                 ;
; 1.381 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|preamble[0]          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.332 ns                 ;
; 1.381 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|preamble[3]          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.332 ns                 ;
; 1.381 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|preamble[1]          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.332 ns                 ;
; 1.381 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|preamble[2]          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.332 ns                 ;
; 1.381 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|preamble[4]          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.332 ns                 ;
; 1.381 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|preamble[5]          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.332 ns                 ;
; 1.381 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|preamble[6]          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.332 ns                 ;
; 1.385 ns                                ; MDIO:MDIO_inst|write[3]                             ; MDIO:MDIO_inst|MDIO                 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.336 ns                 ;
; 1.413 ns                                ; MDIO:MDIO_inst|read[0]                              ; MDIO:MDIO_inst|MDIO2                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.040 ns                  ; 1.373 ns                 ;
; 1.424 ns                                ; EEPROM:EEPROM_inst|This_MAC[12]                     ; EEPROM:EEPROM_inst|This_MAC[13]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.050 ns                  ; 1.374 ns                 ;
; 1.425 ns                                ; MDIO:MDIO_inst|read[0]                              ; MDIO:MDIO_inst|read[1]              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.040 ns                  ; 1.385 ns                 ;
; 1.428 ns                                ; EEPROM:EEPROM_inst|EEPROM[3]                        ; EEPROM:EEPROM_inst|EEPROM[3]        ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.379 ns                 ;
; 1.430 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|read[0]              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.058 ns                  ; 1.372 ns                 ;
; 1.460 ns                                ; MDIO:MDIO_inst|address2[1]                          ; MDIO:MDIO_inst|address2[2]          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.411 ns                 ;
; 1.471 ns                                ; EEPROM:EEPROM_inst|EEPROM[1]                        ; EEPROM:EEPROM_inst|EEPROM_write[41] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.048 ns                  ; 1.423 ns                 ;
; 1.476 ns                                ; EEPROM:EEPROM_inst|This_MAC[40]                     ; EEPROM:EEPROM_inst|This_MAC[41]     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.051 ns                  ; 1.425 ns                 ;
; 1.491 ns                                ; MDIO:MDIO_inst|write[2]                             ; MDIO:MDIO_inst|write[3]             ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.442 ns                 ;
; 1.509 ns                                ; EEPROM:EEPROM_inst|EEPROM[2]                        ; EEPROM:EEPROM_inst|EEPROM[0]        ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.050 ns                  ; 1.459 ns                 ;
; 1.513 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|mask[6]              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.053 ns                  ; 1.460 ns                 ;
; 1.514 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|mask[5]              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.053 ns                  ; 1.461 ns                 ;
; 1.514 ns                                ; MDIO:MDIO_inst|mask[6]                              ; MDIO:MDIO_inst|mask[6]              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.465 ns                 ;
; 1.515 ns                                ; MDIO:MDIO_inst|mask[2]                              ; MDIO:MDIO_inst|mask[2]              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.466 ns                 ;
; 1.516 ns                                ; MDIO:MDIO_inst|mask[5]                              ; MDIO:MDIO_inst|mask[5]              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.467 ns                 ;
; 1.516 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|mask[4]              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.053 ns                  ; 1.463 ns                 ;
; 1.522 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|mask[3]              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.053 ns                  ; 1.469 ns                 ;
; 1.532 ns                                ; EEPROM:EEPROM_inst|SI                               ; EEPROM:EEPROM_inst|SI               ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.483 ns                 ;
; 1.542 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|address2[1]          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.058 ns                  ; 1.484 ns                 ;
; 1.547 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|address2[0]          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.058 ns                  ; 1.489 ns                 ;
; 1.548 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|address2[2]          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.058 ns                  ; 1.490 ns                 ;
; 1.549 ns                                ; EEPROM:EEPROM_inst|This_IP[21]                      ; EEPROM:EEPROM_inst|This_IP[22]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.500 ns                 ;
; 1.552 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM[0]        ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.503 ns                 ;
; 1.577 ns                                ; EEPROM:EEPROM_inst|EEPROM[2]                        ; EEPROM:EEPROM_inst|EEPROM[2]        ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.528 ns                 ;
; 1.579 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_write[42] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.047 ns                  ; 1.532 ns                 ;
; 1.580 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_write[47] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.047 ns                  ; 1.533 ns                 ;
; 1.585 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_write[43] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.047 ns                  ; 1.538 ns                 ;
; 1.585 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_write[46] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.047 ns                  ; 1.538 ns                 ;
; 1.586 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_write[44] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.047 ns                  ; 1.539 ns                 ;
; 1.586 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_write[45] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.047 ns                  ; 1.539 ns                 ;
; 1.586 ns                                ; EEPROM:EEPROM_inst|EEPROM[3]                        ; EEPROM:EEPROM_inst|SI               ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.537 ns                 ;
; 1.590 ns                                ; MDIO:MDIO_inst|read_count[4]                        ; MDIO:MDIO_inst|read[2]              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.541 ns                 ;
; 1.599 ns                                ; MDIO:MDIO_inst|read[0]                              ; MDIO:MDIO_inst|address2[1]          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.550 ns                 ;
; 1.601 ns                                ; MDIO:MDIO_inst|write[1]                             ; MDIO:MDIO_inst|mask[0]              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.053 ns                  ; 1.548 ns                 ;
; 1.604 ns                                ; MDIO:MDIO_inst|read[0]                              ; MDIO:MDIO_inst|address2[0]          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.555 ns                 ;
; 1.605 ns                                ; MDIO:MDIO_inst|read[0]                              ; MDIO:MDIO_inst|address2[2]          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.556 ns                 ;
; 1.606 ns                                ; EEPROM:EEPROM_inst|This_IP[13]                      ; EEPROM:EEPROM_inst|This_IP[14]      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.045 ns                  ; 1.561 ns                 ;
; 1.609 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_read[1]   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.047 ns                  ; 1.562 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                     ;                                                                                                      ;                                                                                                      ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                                                              ; To                                                                                                                                                                                                                                                     ; From Clock                                                                                           ; To Clock                                                                                             ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.616 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[0]       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.425 ns                   ; 1.041 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|NCONFIG                                                                                                                                                                              ; ASMI_interface:ASMI_int_inst|NCONFIG                                                                                                                                                                                                                   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|PHY_state.00001                                                                                                                                                                                ; Tx_MAC:Tx_MAC_inst|PHY_state.00001                                                                                                                                                                                                                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[0]                                                                                                                                                                       ; ASMI_interface:ASMI_int_inst|reset_delay[0]                                                                                                                                                                                                            ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_control:Control_LED1|swap[0]                                                                                                                                                                                  ; Led_control:Control_LED1|swap[0]                                                                                                                                                                                                                       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_control:Control_LED1|swap[1]                                                                                                                                                                                  ; Led_control:Control_LED1|swap[1]                                                                                                                                                                                                                       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_control:Control_LED1|LED                                                                                                                                                                                      ; Led_control:Control_LED1|LED                                                                                                                                                                                                                           ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_control:Control_LED0|swap[0]                                                                                                                                                                                  ; Led_control:Control_LED0|swap[0]                                                                                                                                                                                                                       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_control:Control_LED0|swap[1]                                                                                                                                                                                  ; Led_control:Control_LED0|swap[1]                                                                                                                                                                                                                       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_control:Control_LED0|LED                                                                                                                                                                                      ; Led_control:Control_LED0|LED                                                                                                                                                                                                                           ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|b_non_empty      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                                           ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|b_full           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|b_full                                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|add_msb_reg                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|add_msb_reg                                                                                                                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|erase_ACK                                                                                                                                                                            ; ASMI_interface:ASMI_int_inst|erase_ACK                                                                                                                                                                                                                 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                                                                                                                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                                                                                                                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                                                                                                                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                                                                                                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                                                                                                                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                                                                                                                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                                                                                                                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a10                                                                                               ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a10                                                                                                                                    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|rdreq                                                                                                                                                                                ; ASMI_interface:ASMI_int_inst|rdreq                                                                                                                                                                                                                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a9                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a9                                                                                                                                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                                                                                                                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                                                                                                                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|erase_done                                                                                                                                                                           ; ASMI_interface:ASMI_int_inst|erase_done                                                                                                                                                                                                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|send_more                                                                                                                                                                            ; ASMI_interface:ASMI_int_inst|send_more                                                                                                                                                                                                                 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                                   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|state[2]                                                                                                                                                                             ; ASMI_interface:ASMI_int_inst|state[2]                                                                                                                                                                                                                  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|state[3]                                                                                                                                                                             ; ASMI_interface:ASMI_int_inst|state[3]                                                                                                                                                                                                                  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|state[1]                                                                                                                                                                             ; ASMI_interface:ASMI_int_inst|state[1]                                                                                                                                                                                                                  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|shift_bytes                                                                                                                                                                          ; ASMI_interface:ASMI_int_inst|shift_bytes                                                                                                                                                                                                               ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_wrpoll_reg                                                                                      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_wrpoll_reg                                                                                                                           ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|write_enable                                                                                                                                                                         ; ASMI_interface:ASMI_int_inst|write_enable                                                                                                                                                                                                              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|write                                                                                                                                                                                ; ASMI_interface:ASMI_int_inst|write                                                                                                                                                                                                                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                                       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                                       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                                       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                                   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                                   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|sector_erase                                                                                                                                                                         ; ASMI_interface:ASMI_int_inst|sector_erase                                                                                                                                                                                                              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                                   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                                   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_prot_reg                                                                                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_prot_reg                                                                                                                             ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_pgwrop_reg                                                                                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_pgwrop_reg                                                                                                                             ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|ncs_reg                                                                                               ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|ncs_reg                                                                                                                                    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.707 ns                                ; Led_control:Control_LED1|swap[0]                                                                                                                                                                                  ; Led_control:Control_LED1|swap[1]                                                                                                                                                                                                                       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[4]                                                                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[5]                                                                                                                         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[6]                                                                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[7]                                                                                                                         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[10]                                                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[11]                                                                                                                               ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.708 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[4]                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[4]                                                                                                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[8]                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[8]                                                                                                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[14]                                                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[15]                                                                                                                               ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[15]                                                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[16]                                                                                                                               ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_write_reg                                                                                         ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_write_reg2                                                                                                                             ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.709 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[5]                                                                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[6]                                                                                                                         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[3]                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[3]                                                                                                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[9]                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[9]                                                                                                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[1]                                                                                      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[2]                                                                                                                           ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.710 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[0]                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[0]                                                                                                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[11]                                                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[12]                                                                                                                               ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.719 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|parity1                                   ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                                   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.670 ns                 ;
; 0.722 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|parity1                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.673 ns                 ;
; 0.723 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|parity1                                   ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                                   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.674 ns                 ;
; 0.723 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|parity1                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.674 ns                 ;
; 0.724 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[1]                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|buf_empty_reg                                                                                                                              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.675 ns                 ;
; 0.725 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|b_full           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                                           ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.676 ns                 ;
; 0.731 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[10]                                                                          ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[9]                                                                                                                                              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.682 ns                 ;
; 0.731 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|parity1                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                                       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.682 ns                 ;
; 0.732 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[8] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[8]                                      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.733 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a10                                                                                               ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[10]                                                                                                                                                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[10]                                                                          ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[8]                                                                                                                                              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[17]                                                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[18]                                                                                                                               ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|parity1                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                                       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.734 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[20]                                                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[21]                                                                                                                               ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[8]       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[8]                                            ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; ASMI_interface:ASMI_int_inst|address[23]                                                                                                                                                                          ; ASMI_interface:ASMI_int_inst|address[23]                                                                                                                                                                                                               ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[0]                                                                                      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[1]                                                                                                                           ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[2]                                                                                      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[3]                                                                                                                           ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|parity1                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                                       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.735 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a9                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[9]                                                                                                                                                                 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[18]                                                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[19]                                                                                                                               ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.736 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a9                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                                                                                                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.736 ns                                ; ASMI_interface:ASMI_int_inst|byte_count[8]                                                                                                                                                                        ; ASMI_interface:ASMI_int_inst|byte_count[8]                                                                                                                                                                                                             ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.745 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                                                                                   ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                                                                                                                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.696 ns                 ;
; 0.746 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                                                                                   ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                                                                                                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.697 ns                 ;
; 0.746 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|parity1                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.697 ns                 ;
; 0.767 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[9]                                                                                                                            ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[9]                                                                                                                                              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.718 ns                 ;
; 0.779 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[10]                                                                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[8]                                                                                                                                              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.730 ns                 ;
; 0.780 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|parity1                                                                            ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.731 ns                 ;
; 0.782 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[1]                                                                                                                                                                 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.733 ns                 ;
; 0.804 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                                                                                                                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.755 ns                 ;
; 0.808 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[2]                                                                                                                                                                 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.759 ns                 ;
; 0.850 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[6]       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.425 ns                   ; 1.275 ns                 ;
; 0.863 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[1]                                                                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[2]                                                                                                                         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.814 ns                 ;
; 0.863 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[3]                                                                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[4]                                                                                                                         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.814 ns                 ;
; 0.863 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[6]                                                                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[7]                                                                                                                         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.814 ns                 ;
; 0.864 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[5]                                                                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[6]                                                                                                                         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.815 ns                 ;
; 0.864 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                                                                                                                        ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.815 ns                 ;
; 0.865 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[22]                                                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[23]                                                                                                                               ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.816 ns                 ;
; 0.865 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[9]                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[10]                                                                                                                               ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.816 ns                 ;
; 0.865 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[12]                                                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[13]                                                                                                                               ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.816 ns                 ;
; 0.865 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[13]                                                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[14]                                                                                                                               ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.816 ns                 ;
; 0.865 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|parity1                                                                        ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.816 ns                 ;
; 0.866 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[1]                                                                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[2]                                                                                                                         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.867 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[2]                                                                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[3]                                                                                                                         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.818 ns                 ;
; 0.867 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[8]                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[9]                                                                                                                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.818 ns                 ;
; 0.869 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[3]                                                                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[4]                                                                                                                         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.820 ns                 ;
; 0.880 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[8]       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.425 ns                   ; 1.305 ns                 ;
; 0.882 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[4]       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.425 ns                   ; 1.307 ns                 ;
; 0.885 ns                                ; Led_control:Control_LED1|swap[1]                                                                                                                                                                                  ; Led_control:Control_LED1|period[7]                                                                                                                                                                                                                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.048 ns                  ; 0.837 ns                 ;
; 0.888 ns                                ; Led_control:Control_LED1|swap[1]                                                                                                                                                                                  ; Led_control:Control_LED1|period[11]                                                                                                                                                                                                                    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.048 ns                  ; 0.840 ns                 ;
; 0.888 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_wrpoll_reg                                                                                      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_wrpoll_reg2                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.839 ns                 ;
; 0.889 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[7]                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[7]                                                                                                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.840 ns                 ;
; 0.890 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[6]                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[6]                                                                                                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.841 ns                 ;
; 0.890 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[1]                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[1]                                                                                                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.841 ns                 ;
; 0.891 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[5]                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[5]                                                                                                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.842 ns                 ;
; 0.891 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[10]                                                                          ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[10]                                                                                                               ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.842 ns                 ;
; 0.891 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|parity1                                                                        ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.842 ns                 ;
; 0.896 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                                                                                                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.847 ns                 ;
; 0.898 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[3]       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.425 ns                   ; 1.323 ns                 ;
; 0.901 ns                                ; Led_control:Control_LED0|swap[0]                                                                                                                                                                                  ; Led_control:Control_LED0|swap[1]                                                                                                                                                                                                                       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.050 ns                  ; 0.851 ns                 ;
; 0.901 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[5]       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.425 ns                   ; 1.326 ns                 ;
; 0.904 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|parity1                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.855 ns                 ;
; 0.906 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|parity1                                                                            ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.857 ns                 ;
; 0.915 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[7] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.344 ns                   ; 1.259 ns                 ;
; 0.915 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[3]                                                                                      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[4]                                                                                                                           ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.866 ns                 ;
; 0.917 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                                                                                                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.868 ns                 ;
; 0.931 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[0] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.344 ns                   ; 1.275 ns                 ;
; 0.938 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                                                                                                                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.889 ns                 ;
; 0.941 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[7]                                                                                                                                                                 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.892 ns                 ;
; 0.945 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[2]                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[2]                                                                                                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.040 ns                  ; 0.905 ns                 ;
; 0.952 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[2]       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.425 ns                   ; 1.377 ns                 ;
; 0.956 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                                                                                                                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.907 ns                 ;
; 0.970 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                                                                                                                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.921 ns                 ;
; 0.971 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[5]                                                                                                                                                                 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.922 ns                 ;
; 0.975 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|q_b[6]                                                                                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_datain_reg0  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.011 ns                   ; 0.986 ns                 ;
; 0.989 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[21]                                                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[22]                                                                                                                               ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.940 ns                 ;
; 0.999 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a0~portb_address_reg0                                                                                                                  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.359 ns                   ; 1.358 ns                 ;
; 1.006 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a0~portb_address_reg0                                                                                                                  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.359 ns                   ; 1.365 ns                 ;
; 1.017 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a0~portb_address_reg0                                                                                                                  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.359 ns                   ; 1.376 ns                 ;
; 1.020 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[19]                                                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[20]                                                                                                                               ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.971 ns                 ;
; 1.032 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[2] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.344 ns                   ; 1.376 ns                 ;
; 1.037 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[6] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.344 ns                   ; 1.381 ns                 ;
; 1.045 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a0~portb_address_reg0                                                                                                                  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.359 ns                   ; 1.404 ns                 ;
; 1.048 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[4]                                                                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[5]                                                                                                                         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.999 ns                 ;
; 1.050 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[0]                                                                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[1]                                                                                                                         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.001 ns                 ;
; 1.058 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[11]                                                                                                                                                                      ; ASMI_interface:ASMI_int_inst|reset_delay[11]                                                                                                                                                                                                           ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.009 ns                 ;
; 1.058 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[8] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.344 ns                   ; 1.402 ns                 ;
; 1.059 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[15]                                                                                                                                                                      ; ASMI_interface:ASMI_int_inst|reset_delay[15]                                                                                                                                                                                                           ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[13]                                                                                                                                                                      ; ASMI_interface:ASMI_int_inst|reset_delay[13]                                                                                                                                                                                                           ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[1]                                                                                                                                                                       ; ASMI_interface:ASMI_int_inst|reset_delay[1]                                                                                                                                                                                                            ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; Led_control:Control_LED1|counter[6]                                                                                                                                                                               ; Led_control:Control_LED1|counter[6]                                                                                                                                                                                                                    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; Led_control:Control_LED0|counter[6]                                                                                                                                                                               ; Led_control:Control_LED0|counter[6]                                                                                                                                                                                                                    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; ASMI_interface:ASMI_int_inst|byte_count[6]                                                                                                                                                                        ; ASMI_interface:ASMI_int_inst|byte_count[6]                                                                                                                                                                                                             ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.060 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[9]                                                                                                                                                                       ; ASMI_interface:ASMI_int_inst|reset_delay[9]                                                                                                                                                                                                            ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[17]                                                                                                                                                                      ; ASMI_interface:ASMI_int_inst|reset_delay[17]                                                                                                                                                                                                           ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[4]                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[4]                                                                      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.061 ns                                ; Led_control:Control_LED1|counter[0]                                                                                                                                                                               ; Led_control:Control_LED1|counter[0]                                                                                                                                                                                                                    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.061 ns                                ; Led_control:Control_LED0|counter[0]                                                                                                                                                                               ; Led_control:Control_LED0|counter[0]                                                                                                                                                                                                                    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.062 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[5]                                                                                                                                                                       ; ASMI_interface:ASMI_int_inst|reset_delay[5]                                                                                                                                                                                                            ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; Led_control:Control_LED1|counter[4]                                                                                                                                                                               ; Led_control:Control_LED1|counter[4]                                                                                                                                                                                                                    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; Led_control:Control_LED0|counter[4]                                                                                                                                                                               ; Led_control:Control_LED0|counter[4]                                                                                                                                                                                                                    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[2]                                                                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[3]                                                                                                                         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a0~portb_address_reg0                                                                                                                  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.359 ns                   ; 1.421 ns                 ;
; 1.062 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[2]                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[2]                                                                      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.063 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[21]                                                                                                                                                                      ; ASMI_interface:ASMI_int_inst|reset_delay[21]                                                                                                                                                                                                           ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.014 ns                 ;
; 1.063 ns                                ; ASMI_interface:ASMI_int_inst|byte_count[2]                                                                                                                                                                        ; ASMI_interface:ASMI_int_inst|byte_count[2]                                                                                                                                                                                                             ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.014 ns                 ;
; 1.064 ns                                ; ASMI_interface:ASMI_int_inst|byte_count[4]                                                                                                                                                                        ; ASMI_interface:ASMI_int_inst|byte_count[4]                                                                                                                                                                                                             ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.015 ns                 ;
; 1.069 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[3]                                                                                                                                                                       ; ASMI_interface:ASMI_int_inst|reset_delay[3]                                                                                                                                                                                                            ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.069 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[19]                                                                                                                                                                      ; ASMI_interface:ASMI_int_inst|reset_delay[19]                                                                                                                                                                                                           ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.069 ns                                ; Led_control:Control_LED1|counter[2]                                                                                                                                                                               ; Led_control:Control_LED1|counter[2]                                                                                                                                                                                                                    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.069 ns                                ; ASMI_interface:ASMI_int_inst|page[0]                                                                                                                                                                              ; ASMI_interface:ASMI_int_inst|page[0]                                                                                                                                                                                                                   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.069 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[0]                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[0]                                                                      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.070 ns                                ; Led_control:Control_LED1|counter[12]                                                                                                                                                                              ; Led_control:Control_LED1|counter[12]                                                                                                                                                                                                                   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.021 ns                 ;
; 1.070 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[0]       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[0]                                            ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.021 ns                 ;
; 1.070 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a0~portb_address_reg0                                                                                                                  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.359 ns                   ; 1.429 ns                 ;
; 1.071 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[14]                                                                                                                                                                      ; ASMI_interface:ASMI_int_inst|reset_delay[14]                                                                                                                                                                                                           ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.022 ns                 ;
; 1.071 ns                                ; ASMI_interface:ASMI_int_inst|page[2]                                                                                                                                                                              ; ASMI_interface:ASMI_int_inst|page[2]                                                                                                                                                                                                                   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.022 ns                 ;
; 1.072 ns                                ; Led_control:Control_LED1|counter[14]                                                                                                                                                                              ; Led_control:Control_LED1|counter[14]                                                                                                                                                                                                                   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; Led_control:Control_LED1|counter[8]                                                                                                                                                                               ; Led_control:Control_LED1|counter[8]                                                                                                                                                                                                                    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; Led_control:Control_LED0|counter[8]                                                                                                                                                                               ; Led_control:Control_LED0|counter[8]                                                                                                                                                                                                                    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; Led_control:Control_LED0|counter[2]                                                                                                                                                                               ; Led_control:Control_LED0|counter[2]                                                                                                                                                                                                                    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; Led_control:Control_LED0|counter[14]                                                                                                                                                                              ; Led_control:Control_LED0|counter[14]                                                                                                                                                                                                                   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; Led_control:Control_LED0|counter[10]                                                                                                                                                                              ; Led_control:Control_LED0|counter[10]                                                                                                                                                                                                                   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[2]       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[2]                                            ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.073 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[6]                                                                                                                                                                       ; ASMI_interface:ASMI_int_inst|reset_delay[6]                                                                                                                                                                                                            ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[7]                                                                                                                                                                       ; ASMI_interface:ASMI_int_inst|reset_delay[7]                                                                                                                                                                                                            ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; Led_control:Control_LED1|counter[16]                                                                                                                                                                              ; Led_control:Control_LED1|counter[16]                                                                                                                                                                                                                   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; Led_control:Control_LED0|counter[16]                                                                                                                                                                              ; Led_control:Control_LED0|counter[16]                                                                                                                                                                                                                   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[6] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[6]                                      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[4]       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[4]                                            ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; ASMI_interface:ASMI_int_inst|page[4]                                                                                                                                                                              ; ASMI_interface:ASMI_int_inst|page[4]                                                                                                                                                                                                                   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; ASMI_interface:ASMI_int_inst|page[12]                                                                                                                                                                             ; ASMI_interface:ASMI_int_inst|page[12]                                                                                                                                                                                                                  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; ASMI_interface:ASMI_int_inst|byte_count[0]                                                                                                                                                                        ; ASMI_interface:ASMI_int_inst|byte_count[0]                                                                                                                                                                                                             ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.074 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[4]                                                                                                                                                                       ; ASMI_interface:ASMI_int_inst|reset_delay[4]                                                                                                                                                                                                            ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.025 ns                 ;
; 1.074 ns                                ; Led_control:Control_LED1|counter[3]                                                                                                                                                                               ; Led_control:Control_LED1|counter[3]                                                                                                                                                                                                                    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.025 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                                                               ;                                                                                                                                                                                                                                                        ;                                                                                                      ;                                                                                                      ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                           ; To                                                                                                                                                             ; From Clock                                                                                           ; To Clock                                                                                             ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[9]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[9]                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; read_MAC                                                                                                                                                       ; read_MAC                                                                                                                                                       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; read_IP                                                                                                                                                        ; read_IP                                                                                                                                                        ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[10]                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[10]                    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP_retries[0]                                                                                                                                                ; DHCP_retries[0]                                                                                                                                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP_retries[1]                                                                                                                                                ; DHCP_retries[1]                                                                                                                                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; write_PHY                                                                                                                                                      ; write_PHY                                                                                                                                                      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[12]                                                                                                                                                      ; delay[12]                                                                                                                                                      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[15]                                                                                                                                                      ; delay[15]                                                                                                                                                      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[13]                                                                                                                                                      ; delay[13]                                                                                                                                                      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[0]                                                                                                                                                       ; delay[0]                                                                                                                                                       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[10]                                                                                                                                                      ; delay[10]                                                                                                                                                      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[11]                                                                                                                                                      ; delay[11]                                                                                                                                                      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[5]                                                                                                                                                       ; delay[5]                                                                                                                                                       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.PING1                                                                                                                              ; Tx_MAC:Tx_MAC_inst|state_Tx.PING1                                                                                                                              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.METIS_DISCOVERY                                                                                                                    ; Tx_MAC:Tx_MAC_inst|state_Tx.METIS_DISCOVERY                                                                                                                    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[19]                                                                                                                                                      ; delay[19]                                                                                                                                                      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[18]                                                                                                                                                      ; delay[18]                                                                                                                                                      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[17]                                                                                                                                                      ; delay[17]                                                                                                                                                      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[23]                                                                                                                                                      ; delay[23]                                                                                                                                                      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[21]                                                                                                                                                      ; delay[21]                                                                                                                                                      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[20]                                                                                                                                                      ; delay[20]                                                                                                                                                      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP:DHCP_inst|time_out                                                                                                                                        ; DHCP:DHCP_inst|time_out                                                                                                                                        ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.ARP                                                                                                                                ; Tx_MAC:Tx_MAC_inst|state_Tx.ARP                                                                                                                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.PING2                                                                                                                              ; Tx_MAC:Tx_MAC_inst|state_Tx.PING2                                                                                                                              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; use_IPIPA                                                                                                                                                      ; use_IPIPA                                                                                                                                                      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.UDP                                                                                                                                ; Tx_MAC:Tx_MAC_inst|state_Tx.UDP                                                                                                                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; read_PHY                                                                                                                                                       ; read_PHY                                                                                                                                                       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; second_time                                                                                                                                                    ; second_time                                                                                                                                                    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.DHCP_REQUEST_RENEW                                                                                                                 ; Tx_MAC:Tx_MAC_inst|state_Tx.DHCP_REQUEST_RENEW                                                                                                                 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP:DHCP_inst|DHCP_state.0001                                                                                                                                 ; DHCP:DHCP_inst|DHCP_state.0001                                                                                                                                 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Assigned_IP_valid                                                                                                                                              ; Assigned_IP_valid                                                                                                                                              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|ARP_sent                                                                                                                                    ; Tx_MAC:Tx_MAC_inst|ARP_sent                                                                                                                                    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|ping_sent                                                                                                                                   ; Tx_MAC:Tx_MAC_inst|ping_sent                                                                                                                                   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; renew[2]                                                                                                                                                       ; renew[2]                                                                                                                                                       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; start_up[2]                                                                                                                                                    ; start_up[2]                                                                                                                                                    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP_request_renew                                                                                                                                             ; DHCP_request_renew                                                                                                                                             ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP:DHCP_inst|DHCP_request                                                                                                                                    ; DHCP:DHCP_inst|DHCP_request                                                                                                                                    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP:DHCP_inst|DHCP_state.0011                                                                                                                                 ; DHCP:DHCP_inst|DHCP_state.0011                                                                                                                                 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP_start                                                                                                                                                     ; DHCP_start                                                                                                                                                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP_discover_broadcast                                                                                                                                        ; DHCP_discover_broadcast                                                                                                                                        ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; reset                                                                                                                                                          ; reset                                                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.706 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe10|dffe11a[7]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe10|dffe12a[7]  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe10|dffe11a[0]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe10|dffe12a[0]  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.707 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe10|dffe11a[2]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe10|dffe12a[2]  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.708 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe10|dffe11a[5]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe10|dffe12a[5]  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe10|dffe11a[3]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe10|dffe12a[3]  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.709 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe10|dffe11a[8]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe10|dffe12a[8]  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.710 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe10|dffe11a[4]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe10|dffe12a[4]  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe10|dffe11a[1]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe10|dffe12a[1]  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe10|dffe11a[10] ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe10|dffe12a[10] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.732 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[18]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[10]                                                                                                                    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; Tx_MAC:Tx_MAC_inst|data_count[10]                                                                                                                              ; Tx_MAC:Tx_MAC_inst|data_count[10]                                                                                                                              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; renew_timer[24]                                                                                                                                                ; renew_timer[24]                                                                                                                                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; delay[24]                                                                                                                                                      ; delay[24]                                                                                                                                                      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; DHCP:DHCP_inst|time_count[24]                                                                                                                                  ; DHCP:DHCP_inst|time_count[24]                                                                                                                                  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.733 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[17]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[9]                                                                                                                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.734 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[27]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[19]                                                                                                                    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; renew_counter[51]                                                                                                                                              ; renew_counter[51]                                                                                                                                              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.735 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[8]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[0]                                                                                                                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[12]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[4]                                                                                                                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; DHCP_retries[1]                                                                                                                                                ; DHCP_retries[0]                                                                                                                                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.737 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|cntr_s2e:cntr_b|counter_reg_bit[0]                           ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_b[0]                                                   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.688 ns                 ;
; 0.737 ns                                ; DHCP_retries[0]                                                                                                                                                ; DHCP_retries[1]                                                                                                                                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.688 ns                 ;
; 0.744 ns                                ; Tx_MAC:Tx_MAC_inst|ck_count[7]                                                                                                                                 ; Tx_MAC:Tx_MAC_inst|ck_count[7]                                                                                                                                 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.695 ns                 ;
; 0.746 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[9]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.697 ns                 ;
; 0.748 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_0f9:rs_brp|dffe9a[9]                                 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.699 ns                 ;
; 0.751 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[5]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[7]                                                                                                                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.702 ns                 ;
; 0.764 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.715 ns                 ;
; 0.767 ns                                ; DHCP:DHCP_inst|DHCP_state.0000                                                                                                                                 ; DHCP:DHCP_inst|DHCP_discover                                                                                                                                   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.718 ns                 ;
; 0.771 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[10]                                                  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_0f9:rs_brp|dffe9a[10]                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.722 ns                 ;
; 0.771 ns                                ; DHCP:DHCP_inst|DHCP_state.0000                                                                                                                                 ; DHCP:DHCP_inst|DHCP_request                                                                                                                                    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.722 ns                 ;
; 0.773 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[10]                                                  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_0f9:rs_brp|dffe9a[8]                                 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.724 ns                 ;
; 0.779 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.PING2                                                                                                                              ; Tx_MAC:Tx_MAC_inst|ping_sent                                                                                                                                   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.730 ns                 ;
; 0.790 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[3]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[11]                                                                                                                    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.741 ns                 ;
; 0.808 ns                                ; start_up[1]                                                                                                                                                    ; start_up[2]                                                                                                                                                    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.759 ns                 ;
; 0.821 ns                                ; renew[1]                                                                                                                                                       ; DHCP_discover_broadcast                                                                                                                                        ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.772 ns                 ;
; 0.823 ns                                ; renew[1]                                                                                                                                                       ; DHCP_request_renew                                                                                                                                             ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.774 ns                 ;
; 0.865 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.816 ns                 ;
; 0.879 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[15]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[7]                                                                                                                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.830 ns                 ;
; 0.881 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[16]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[8]                                                                                                                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.832 ns                 ;
; 0.881 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[13]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[5]                                                                                                                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.832 ns                 ;
; 0.889 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe10|dffe11a[6]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe10|dffe12a[6]  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.840 ns                 ;
; 0.889 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe10|dffe11a[9]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe10|dffe12a[9]  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.840 ns                 ;
; 0.892 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[19]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[11]                                                                                                                    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.843 ns                 ;
; 0.892 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[11]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[3]                                                                                                                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.843 ns                 ;
; 0.896 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.047 ns                  ; 0.849 ns                 ;
; 0.898 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.047 ns                  ; 0.851 ns                 ;
; 0.904 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[2]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[0]                                                                                                                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.855 ns                 ;
; 0.904 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.855 ns                 ;
; 0.905 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[2]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[10]                                                                                                                    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.856 ns                 ;
; 0.905 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[10]                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.856 ns                 ;
; 0.906 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe10|dffe12a[10] ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[9]                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.857 ns                 ;
; 0.909 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe10|dffe12a[10] ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[8]                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.860 ns                 ;
; 0.911 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe10|dffe12a[6]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[5]                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.046 ns                  ; 0.865 ns                 ;
; 0.915 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe10|dffe12a[6]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[6]                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.046 ns                  ; 0.869 ns                 ;
; 0.916 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[6]                                                   ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_0f9:rs_brp|dffe9a[5]                                 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.867 ns                 ;
; 0.916 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[6]                                                   ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_0f9:rs_brp|dffe9a[7]                                 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.867 ns                 ;
; 0.917 ns                                ; DHCP:DHCP_inst|DHCP_state.0011                                                                                                                                 ; DHCP:DHCP_inst|DHCP_state.0000                                                                                                                                 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.868 ns                 ;
; 0.918 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[6]                                                   ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_0f9:rs_brp|dffe9a[6]                                 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.869 ns                 ;
; 0.919 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[9]                                                   ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_0f9:rs_brp|dffe9a[10]                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.870 ns                 ;
; 0.920 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[9]                                                   ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_0f9:rs_brp|dffe9a[9]                                 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.871 ns                 ;
; 0.923 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe10|dffe12a[3]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[3]                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.874 ns                 ;
; 0.969 ns                                ; start_up[0]                                                                                                                                                    ; speed_100T                                                                                                                                                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.920 ns                 ;
; 0.969 ns                                ; start_up[0]                                                                                                                                                    ; speed_1000T                                                                                                                                                    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.920 ns                 ;
; 0.969 ns                                ; start_up[0]                                                                                                                                                    ; duplex                                                                                                                                                         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.920 ns                 ;
; 0.979 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~portb_address_reg0     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.345 ns                   ; 1.324 ns                 ;
; 0.983 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~portb_address_reg0     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.341 ns                   ; 1.324 ns                 ;
; 0.985 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~portb_address_reg0     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.347 ns                   ; 1.332 ns                 ;
; 1.024 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~portb_address_reg0     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.339 ns                   ; 1.363 ns                 ;
; 1.028 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~portb_address_reg0     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.341 ns                   ; 1.369 ns                 ;
; 1.035 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~portb_address_reg0     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.335 ns                   ; 1.370 ns                 ;
; 1.038 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~portb_address_reg0     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.341 ns                   ; 1.379 ns                 ;
; 1.045 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~portb_address_reg0     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.339 ns                   ; 1.384 ns                 ;
; 1.048 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[26]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[18]                                                                                                                    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.999 ns                 ;
; 1.048 ns                                ; Tx_MAC:Tx_MAC_inst|zero_count[0]                                                                                                                               ; Tx_MAC:Tx_MAC_inst|zero_count[0]                                                                                                                               ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.999 ns                 ;
; 1.049 ns                                ; DHCP:DHCP_inst|DHCP_state.0001                                                                                                                                 ; DHCP:DHCP_inst|DHCP_request                                                                                                                                    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.000 ns                 ;
; 1.051 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe10|dffe12a[2]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[2]                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.002 ns                 ;
; 1.056 ns                                ; renew_counter[6]                                                                                                                                               ; renew_counter[6]                                                                                                                                               ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.007 ns                 ;
; 1.056 ns                                ; renew_counter[8]                                                                                                                                               ; renew_counter[8]                                                                                                                                               ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.007 ns                 ;
; 1.056 ns                                ; renew_timer[12]                                                                                                                                                ; renew_timer[12]                                                                                                                                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.007 ns                 ;
; 1.056 ns                                ; DHCP:DHCP_inst|time_count[12]                                                                                                                                  ; DHCP:DHCP_inst|time_count[12]                                                                                                                                  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.007 ns                 ;
; 1.057 ns                                ; renew_timer[8]                                                                                                                                                 ; renew_timer[8]                                                                                                                                                 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.008 ns                 ;
; 1.058 ns                                ; renew_counter[2]                                                                                                                                               ; renew_counter[2]                                                                                                                                               ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.009 ns                 ;
; 1.058 ns                                ; delay[14]                                                                                                                                                      ; delay[14]                                                                                                                                                      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.009 ns                 ;
; 1.058 ns                                ; delay[6]                                                                                                                                                       ; delay[6]                                                                                                                                                       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.009 ns                 ;
; 1.058 ns                                ; DHCP:DHCP_inst|time_count[10]                                                                                                                                  ; DHCP:DHCP_inst|time_count[10]                                                                                                                                  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.009 ns                 ;
; 1.059 ns                                ; renew_timer[14]                                                                                                                                                ; renew_timer[14]                                                                                                                                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; delay[8]                                                                                                                                                       ; delay[8]                                                                                                                                                       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; DHCP:DHCP_inst|time_count[6]                                                                                                                                   ; DHCP:DHCP_inst|time_count[6]                                                                                                                                   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; DHCP:DHCP_inst|time_count[14]                                                                                                                                  ; DHCP:DHCP_inst|time_count[14]                                                                                                                                  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.060 ns                                ; renew_counter[50]                                                                                                                                              ; renew_counter[50]                                                                                                                                              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; renew_timer[10]                                                                                                                                                ; renew_timer[10]                                                                                                                                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; renew_timer[16]                                                                                                                                                ; renew_timer[16]                                                                                                                                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; DHCP:DHCP_inst|time_count[8]                                                                                                                                   ; DHCP:DHCP_inst|time_count[8]                                                                                                                                   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; DHCP:DHCP_inst|time_count[20]                                                                                                                                  ; DHCP:DHCP_inst|time_count[20]                                                                                                                                  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.061 ns                                ; renew_counter[4]                                                                                                                                               ; renew_counter[4]                                                                                                                                               ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.061 ns                                ; renew_timer[22]                                                                                                                                                ; renew_timer[22]                                                                                                                                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.061 ns                                ; delay[4]                                                                                                                                                       ; delay[4]                                                                                                                                                       ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.061 ns                                ; DHCP:DHCP_inst|time_count[0]                                                                                                                                   ; DHCP:DHCP_inst|time_count[0]                                                                                                                                   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.062 ns                                ; renew_timer[6]                                                                                                                                                 ; renew_timer[6]                                                                                                                                                 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; DHCP:DHCP_inst|time_count[16]                                                                                                                                  ; DHCP:DHCP_inst|time_count[16]                                                                                                                                  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.064 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~portb_address_reg0     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.339 ns                   ; 1.403 ns                 ;
; 1.067 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                     ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.018 ns                 ;
; 1.068 ns                                ; renew_counter[10]                                                                                                                                              ; renew_counter[10]                                                                                                                                              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.019 ns                 ;
; 1.068 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[10]                    ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.019 ns                 ;
; 1.069 ns                                ; renew_counter[26]                                                                                                                                              ; renew_counter[26]                                                                                                                                              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.069 ns                                ; renew_timer[18]                                                                                                                                                ; renew_timer[18]                                                                                                                                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.070 ns                                ; Tx_MAC:Tx_MAC_inst|sequence_number[16]                                                                                                                         ; Tx_MAC:Tx_MAC_inst|sequence_number[16]                                                                                                                         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.021 ns                 ;
; 1.070 ns                                ; Tx_MAC:Tx_MAC_inst|sequence_number[2]                                                                                                                          ; Tx_MAC:Tx_MAC_inst|sequence_number[2]                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.021 ns                 ;
; 1.070 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.DHCP_REQUEST                                                                                                                       ; Tx_MAC:Tx_MAC_inst|sync_Tx_CTL                                                                                                                                 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.021 ns                 ;
; 1.070 ns                                ; renew_counter[12]                                                                                                                                              ; renew_counter[12]                                                                                                                                              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.021 ns                 ;
; 1.070 ns                                ; renew_counter[28]                                                                                                                                              ; renew_counter[28]                                                                                                                                              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.021 ns                 ;
; 1.070 ns                                ; renew_counter[0]                                                                                                                                               ; renew_counter[0]                                                                                                                                               ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.021 ns                 ;
; 1.070 ns                                ; renew_counter[42]                                                                                                                                              ; renew_counter[42]                                                                                                                                              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.021 ns                 ;
; 1.071 ns                                ; Tx_MAC:Tx_MAC_inst|sequence_number[14]                                                                                                                         ; Tx_MAC:Tx_MAC_inst|sequence_number[14]                                                                                                                         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.022 ns                 ;
; 1.071 ns                                ; Tx_MAC:Tx_MAC_inst|sequence_number[12]                                                                                                                         ; Tx_MAC:Tx_MAC_inst|sequence_number[12]                                                                                                                         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.022 ns                 ;
; 1.071 ns                                ; Tx_MAC:Tx_MAC_inst|sequence_number[18]                                                                                                                         ; Tx_MAC:Tx_MAC_inst|sequence_number[18]                                                                                                                         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.022 ns                 ;
; 1.071 ns                                ; Tx_MAC:Tx_MAC_inst|sequence_number[4]                                                                                                                          ; Tx_MAC:Tx_MAC_inst|sequence_number[4]                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.022 ns                 ;
; 1.071 ns                                ; renew_counter[14]                                                                                                                                              ; renew_counter[14]                                                                                                                                              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.022 ns                 ;
; 1.071 ns                                ; renew_counter[22]                                                                                                                                              ; renew_counter[22]                                                                                                                                              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.022 ns                 ;
; 1.071 ns                                ; renew_counter[24]                                                                                                                                              ; renew_counter[24]                                                                                                                                              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.022 ns                 ;
; 1.072 ns                                ; Tx_MAC:Tx_MAC_inst|sequence_number[8]                                                                                                                          ; Tx_MAC:Tx_MAC_inst|sequence_number[8]                                                                                                                          ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; renew_counter[18]                                                                                                                                              ; renew_counter[18]                                                                                                                                              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; renew_counter[20]                                                                                                                                              ; renew_counter[20]                                                                                                                                              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; renew_counter[30]                                                                                                                                              ; renew_counter[30]                                                                                                                                              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; renew_counter[38]                                                                                                                                              ; renew_counter[38]                                                                                                                                              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; renew_counter[44]                                                                                                                                              ; renew_counter[44]                                                                                                                                              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; renew_counter[40]                                                                                                                                              ; renew_counter[40]                                                                                                                                              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; DHCP:DHCP_inst|time_count[2]                                                                                                                                   ; DHCP:DHCP_inst|time_count[2]                                                                                                                                   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; delay[16]                                                                                                                                                      ; delay[16]                                                                                                                                                      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; DHCP:DHCP_inst|time_count[18]                                                                                                                                  ; DHCP:DHCP_inst|time_count[18]                                                                                                                                  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.073 ns                                ; Tx_MAC:Tx_MAC_inst|sequence_number[10]                                                                                                                         ; Tx_MAC:Tx_MAC_inst|sequence_number[10]                                                                                                                         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; Tx_MAC:Tx_MAC_inst|sequence_number[30]                                                                                                                         ; Tx_MAC:Tx_MAC_inst|sequence_number[30]                                                                                                                         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; Tx_MAC:Tx_MAC_inst|sequence_number[28]                                                                                                                         ; Tx_MAC:Tx_MAC_inst|sequence_number[28]                                                                                                                         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; Tx_MAC:Tx_MAC_inst|sequence_number[20]                                                                                                                         ; Tx_MAC:Tx_MAC_inst|sequence_number[20]                                                                                                                         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; renew_counter[34]                                                                                                                                              ; renew_counter[34]                                                                                                                                              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; Tx_MAC:Tx_MAC_inst|ck_count[1]                                                                                                                                 ; Tx_MAC:Tx_MAC_inst|ck_count[1]                                                                                                                                 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; renew_counter[1]                                                                                                                                               ; renew_counter[1]                                                                                                                                               ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; renew_counter[36]                                                                                                                                              ; renew_counter[36]                                                                                                                                              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; renew_counter[46]                                                                                                                                              ; renew_counter[46]                                                                                                                                              ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; renew_timer[5]                                                                                                                                                 ; renew_timer[5]                                                                                                                                                 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; renew_timer[4]                                                                                                                                                 ; renew_timer[4]                                                                                                                                                 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; renew_timer[13]                                                                                                                                                ; renew_timer[13]                                                                                                                                                ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; Tx_MAC:Tx_MAC_inst|data_count[0]                                                                                                                               ; Tx_MAC:Tx_MAC_inst|data_count[0]                                                                                                                               ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; Tx_MAC:Tx_MAC_inst|data_count[8]                                                                                                                               ; Tx_MAC:Tx_MAC_inst|data_count[8]                                                                                                                               ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; DHCP:DHCP_inst|time_count[4]                                                                                                                                   ; DHCP:DHCP_inst|time_count[4]                                                                                                                                   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; DHCP:DHCP_inst|time_count[13]                                                                                                                                  ; DHCP:DHCP_inst|time_count[13]                                                                                                                                  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; delay[22]                                                                                                                                                      ; delay[22]                                                                                                                                                      ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.074 ns                                ; Tx_MAC:Tx_MAC_inst|sequence_number[24]                                                                                                                         ; Tx_MAC:Tx_MAC_inst|sequence_number[24]                                                                                                                         ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.025 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                            ;                                                                                                                                                                ;                                                                                                      ;                                                                                                      ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'LTC2208_122MHz'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                 ; To                                                                                                                                                                                  ; From Clock     ; To Clock       ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+----------------------------+----------------------------+--------------------------+
; -0.902 ns                               ; LPF_select:Alex_LPF_select|LPF[0]                                                                                                                    ; SPI:Alex_SPI_Tx|previous_Alex_data[20]                                                                                                                                              ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; 5.957 ns                   ; 5.055 ns                 ;
; -0.727 ns                               ; LPF_select:Alex_LPF_select|LPF[2]                                                                                                                    ; SPI:Alex_SPI_Tx|previous_Alex_data[22]                                                                                                                                              ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; 5.957 ns                   ; 5.230 ns                 ;
; -0.716 ns                               ; LPF_select:Alex_LPF_select|LPF[5]                                                                                                                    ; SPI:Alex_SPI_Tx|previous_Alex_data[30]                                                                                                                                              ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; 5.957 ns                   ; 5.241 ns                 ;
; -0.609 ns                               ; LPF_select:Alex_LPF_select|LPF[6]                                                                                                                    ; SPI:Alex_SPI_Tx|previous_Alex_data[31]                                                                                                                                              ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; 5.957 ns                   ; 5.348 ns                 ;
; -0.546 ns                               ; LPF_select:Alex_LPF_select|LPF[1]                                                                                                                    ; SPI:Alex_SPI_Tx|previous_Alex_data[21]                                                                                                                                              ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; 5.957 ns                   ; 5.411 ns                 ;
; -0.439 ns                               ; LPF_select:Alex_LPF_select|LPF[4]                                                                                                                    ; SPI:Alex_SPI_Tx|previous_Alex_data[29]                                                                                                                                              ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; 5.957 ns                   ; 5.518 ns                 ;
; -0.154 ns                               ; LPF_select:Alex_LPF_select|LPF[3]                                                                                                                    ; SPI:Alex_SPI_Tx|previous_Alex_data[23]                                                                                                                                              ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; 5.957 ns                   ; 5.803 ns                 ;
; 0.285 ns                                ; LPF_select:Alex_LPF_select|LPF[5]                                                                                                                    ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                                            ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; 5.952 ns                   ; 6.237 ns                 ;
; 0.363 ns                                ; cdc_sync:freq|sigb[24]~_Duplicate_2                                                                                                                  ; SPI:Alex_SPI_Tx|spi_state.0001                                                                                                                                                      ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; 5.954 ns                   ; 6.317 ns                 ;
; 0.384 ns                                ; HPF_select:Alex_HPF_select|HPF[4]                                                                                                                    ; SPI:Alex_SPI_Tx|spi_state.0001                                                                                                                                                      ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; 5.952 ns                   ; 6.336 ns                 ;
; 0.390 ns                                ; cdc_sync:freq|sigb[17]~_Duplicate_2                                                                                                                  ; SPI:Alex_SPI_Tx|spi_state.0001                                                                                                                                                      ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; 5.954 ns                   ; 6.344 ns                 ;
; 0.394 ns                                ; cdc_sync:freq|sigb[25]~_Duplicate_2                                                                                                                  ; SPI:Alex_SPI_Tx|spi_state.0001                                                                                                                                                      ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; 5.954 ns                   ; 6.348 ns                 ;
; 0.406 ns                                ; HPF_select:Alex_HPF_select|HPF[2]                                                                                                                    ; SPI:Alex_SPI_Tx|previous_Alex_data[4]                                                                                                                                               ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; 5.951 ns                   ; 6.357 ns                 ;
; 0.453 ns                                ; HPF_select:Alex_HPF_select|HPF[2]                                                                                                                    ; SPI:Alex_SPI_Tx|spi_state.0001                                                                                                                                                      ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; 5.952 ns                   ; 6.405 ns                 ;
; 0.501 ns                                ; HPF_select:Alex_HPF_select|HPF[1]                                                                                                                    ; SPI:Alex_SPI_Tx|previous_Alex_data[2]                                                                                                                                               ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; 5.952 ns                   ; 6.453 ns                 ;
; 0.512 ns                                ; HPF_select:Alex_HPF_select|HPF[5]                                                                                                                    ; SPI:Alex_SPI_Tx|previous_Alex_data[12]                                                                                                                                              ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; 5.952 ns                   ; 6.464 ns                 ;
; 0.519 ns                                ; cdc_sync:freq|sigb[16]~_Duplicate_2                                                                                                                  ; SPI:Alex_SPI_Tx|spi_state.0001                                                                                                                                                      ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; 5.949 ns                   ; 6.468 ns                 ;
; 0.545 ns                                ; LPF_select:Alex_LPF_select|LPF[3]                                                                                                                    ; SPI:Alex_SPI_Tx|spi_state.0001                                                                                                                                                      ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; 5.952 ns                   ; 6.497 ns                 ;
; 0.557 ns                                ; receiver:receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[0]                                                                                       ; receiver:receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated|ram_block1a0~porta_address_reg0 ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; 0.427 ns                   ; 0.984 ns                 ;
; 0.557 ns                                ; HPF_select:Alex_HPF_select|HPF[3]                                                                                                                    ; SPI:Alex_SPI_Tx|previous_Alex_data[5]                                                                                                                                               ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; 5.951 ns                   ; 6.508 ns                 ;
; 0.572 ns                                ; receiver:receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[5]                                                                                       ; receiver:receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated|ram_block1a0~porta_address_reg0 ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; 0.427 ns                   ; 0.999 ns                 ;
; 0.573 ns                                ; receiver:receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[3]                                                                                       ; receiver:receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated|ram_block1a0~porta_address_reg0 ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; 0.427 ns                   ; 1.000 ns                 ;
; 0.589 ns                                ; cdc_sync:freq|sigb[20]~_Duplicate_2                                                                                                                  ; SPI:Alex_SPI_Tx|spi_state.0001                                                                                                                                                      ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; 5.954 ns                   ; 6.543 ns                 ;
; 0.594 ns                                ; HPF_select:Alex_HPF_select|HPF[0]                                                                                                                    ; SPI:Alex_SPI_Tx|spi_state.0001                                                                                                                                                      ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; 5.953 ns                   ; 6.547 ns                 ;
; 0.606 ns                                ; receiver:receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[7]                                                                                       ; receiver:receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated|ram_block1a0~porta_address_reg0 ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; 0.427 ns                   ; 1.033 ns                 ;
; 0.611 ns                                ; receiver:receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[4]                                                                                       ; receiver:receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated|ram_block1a0~porta_address_reg0 ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; 0.427 ns                   ; 1.038 ns                 ;
; 0.611 ns                                ; receiver:receiver_inst|fir_coeffs:fir_coeffs_inst|coeff_idx[1]                                                                                       ; receiver:receiver_inst|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_h2a1:auto_generated|ram_block1a0~porta_address_reg0 ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; 0.427 ns                   ; 1.038 ns                 ;
; 0.616 ns                                ; LPF_select:Alex_LPF_select|LPF[2]                                                                                                                    ; SPI:Alex_SPI_Tx|spi_state.0001                                                                                                                                                      ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; 5.952 ns                   ; 6.568 ns                 ;
; 0.617 ns                                ; HPF_select:Alex_HPF_select|HPF[3]                                                                                                                    ; SPI:Alex_SPI_Tx|spi_state.0001                                                                                                                                                      ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; 5.952 ns                   ; 6.569 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|nCS                                                                                                                               ; Hermes_ADC:ADC_SPI|nCS                                                                                                                                                              ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|MOSI                                                                                                                              ; Hermes_ADC:ADC_SPI|MOSI                                                                                                                                                             ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                                                       ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                                                                                      ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SPI:Alex_SPI_Tx|SPI_clock                                                                                                                            ; SPI:Alex_SPI_Tx|SPI_clock                                                                                                                                                           ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                             ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                                            ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2S_xmit:LR|outbit                                                                                                                                   ; I2S_xmit:LR|outbit                                                                                                                                                                  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_3[3]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_3[3]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_2[11]                                                                                                                        ; Hermes_ADC:ADC_SPI|temp_2[11]                                                                                                                                                       ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_5[11]                                                                                                                        ; Hermes_ADC:ADC_SPI|temp_5[11]                                                                                                                                                       ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_3[2]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_3[2]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_5[10]                                                                                                                        ; Hermes_ADC:ADC_SPI|temp_5[10]                                                                                                                                                       ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_2[10]                                                                                                                        ; Hermes_ADC:ADC_SPI|temp_2[10]                                                                                                                                                       ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_3[7]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_3[7]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_4[7]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_4[7]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_3[6]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_3[6]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_4[6]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_4[6]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_2[3]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_2[3]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_6[3]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_6[3]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_4[3]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_4[3]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_4[11]                                                                                                                        ; Hermes_ADC:ADC_SPI|temp_4[11]                                                                                                                                                       ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_6[11]                                                                                                                        ; Hermes_ADC:ADC_SPI|temp_6[11]                                                                                                                                                       ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_3[11]                                                                                                                        ; Hermes_ADC:ADC_SPI|temp_3[11]                                                                                                                                                       ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_2[2]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_2[2]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_6[2]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_6[2]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_4[2]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_4[2]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_4[10]                                                                                                                        ; Hermes_ADC:ADC_SPI|temp_4[10]                                                                                                                                                       ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_3[10]                                                                                                                        ; Hermes_ADC:ADC_SPI|temp_3[10]                                                                                                                                                       ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_6[10]                                                                                                                        ; Hermes_ADC:ADC_SPI|temp_6[10]                                                                                                                                                       ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_2[7]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_2[7]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_6[7]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_6[7]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_1[7]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_1[7]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_5[7]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_5[7]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_2[6]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_2[6]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_1[6]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_1[6]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_5[6]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_5[6]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_6[6]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_6[6]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_1[3]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_1[3]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_5[3]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_5[3]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_1[11]                                                                                                                        ; Hermes_ADC:ADC_SPI|temp_1[11]                                                                                                                                                       ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_1[2]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_1[2]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_5[2]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_5[2]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_1[10]                                                                                                                        ; Hermes_ADC:ADC_SPI|temp_1[10]                                                                                                                                                       ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; receiver:receiver_inst|fir:fir_inst_Q|shift                                                                                                          ; receiver:receiver_inst|fir:fir_inst_Q|shift                                                                                                                                         ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|SCLK                                                                                                                              ; Hermes_ADC:ADC_SPI|SCLK                                                                                                                                                             ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; receiver:receiver_inst|fir:fir_inst_I|clear_mac                                                                                                      ; receiver:receiver_inst|fir:fir_inst_I|clear_mac                                                                                                                                     ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; receiver:receiver_inst|fir:fir_inst_Q|clear_mac                                                                                                      ; receiver:receiver_inst|fir:fir_inst_Q|clear_mac                                                                                                                                     ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; receiver:receiver_inst|fir:fir_inst_Q|state[1]                                                                                                       ; receiver:receiver_inst|fir:fir_inst_Q|state[1]                                                                                                                                      ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; receiver:receiver_inst|fir:fir_inst_Q|state[2]                                                                                                       ; receiver:receiver_inst|fir:fir_inst_Q|state[2]                                                                                                                                      ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_2[9]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_2[9]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_5[9]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_5[9]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_3[0]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_3[0]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_2[8]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_2[8]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_5[8]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_5[8]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_3[5]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_3[5]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_4[5]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_4[5]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_3[4]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_3[4]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_4[4]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_4[4]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_3[1]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_3[1]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_4[1]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_4[1]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_4[9]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_4[9]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_6[9]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_6[9]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_2[0]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_2[0]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_6[0]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_6[0]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_5[0]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_5[0]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_4[8]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_4[8]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_6[8]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_6[8]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_2[5]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_2[5]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_6[5]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_6[5]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_1[5]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_1[5]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_5[5]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_5[5]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_2[4]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_2[4]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_1[4]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_1[4]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_6[4]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_6[4]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_5[4]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_5[4]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_2[1]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_2[1]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_1[1]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_1[1]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_6[1]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_6[1]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_5[1]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_5[1]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_1[9]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_1[9]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_3[9]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_3[9]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_1[0]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_1[0]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_4[0]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_4[0]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_1[8]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_1[8]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|temp_3[8]                                                                                                                         ; Hermes_ADC:ADC_SPI|temp_3[8]                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|ADC_address[13]                                                                                                                   ; Hermes_ADC:ADC_SPI|ADC_address[13]                                                                                                                                                  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|ADC_address[12]                                                                                                                   ; Hermes_ADC:ADC_SPI|ADC_address[12]                                                                                                                                                  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|bit_cnt[2]                                                                                                                        ; Hermes_ADC:ADC_SPI|bit_cnt[2]                                                                                                                                                       ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|bit_cnt[1]                                                                                                                        ; Hermes_ADC:ADC_SPI|bit_cnt[1]                                                                                                                                                       ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|bit_cnt[0]                                                                                                                        ; Hermes_ADC:ADC_SPI|bit_cnt[0]                                                                                                                                                       ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_ADC:ADC_SPI|bit_cnt[3]                                                                                                                        ; Hermes_ADC:ADC_SPI|bit_cnt[3]                                                                                                                                                       ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2S_xmit:LR|data[0]                                                                                                                                  ; I2S_xmit:LR|data[0]                                                                                                                                                                 ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2S_xmit:LR|bit_count[1]                                                                                                                             ; I2S_xmit:LR|bit_count[1]                                                                                                                                                            ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2S_xmit:LR|bit_count[0]                                                                                                                             ; I2S_xmit:LR|bit_count[0]                                                                                                                                                            ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2S_xmit:LR|bit_count[3]                                                                                                                             ; I2S_xmit:LR|bit_count[3]                                                                                                                                                            ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2S_xmit:LR|bit_count[2]                                                                                                                             ; I2S_xmit:LR|bit_count[2]                                                                                                                                                            ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2S_xmit:LR|TLV_state.TLV_LR_HI                                                                                                                      ; I2S_xmit:LR|TLV_state.TLV_LR_HI                                                                                                                                                     ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2S_xmit:LR|TLV_state.TLV_LR_LO                                                                                                                      ; I2S_xmit:LR|TLV_state.TLV_LR_LO                                                                                                                                                     ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2S_xmit:LR|TLV_state.TLV_IDLE                                                                                                                       ; I2S_xmit:LR|TLV_state.TLV_IDLE                                                                                                                                                      ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2S_xmit:LR|TLV_state.TLV_WL                                                                                                                         ; I2S_xmit:LR|TLV_state.TLV_WL                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2S_xmit:LR|TLV_state.TLV_WH                                                                                                                         ; I2S_xmit:LR|TLV_state.TLV_WH                                                                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; spc[0]                                                                                                                                               ; spc[0]                                                                                                                                                                              ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; spc[1]                                                                                                                                               ; spc[1]                                                                                                                                                                              ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_clk_lrclk_gen:clrgen|BCLK                                                                                                                     ; Hermes_clk_lrclk_gen:clrgen|BCLK                                                                                                                                                    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_clk_lrclk_gen:clrgen|BCLK_cnt[5]                                                                                                              ; Hermes_clk_lrclk_gen:clrgen|BCLK_cnt[5]                                                                                                                                             ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_clk_lrclk_gen:clrgen|LRCLK_cnt[0]                                                                                                             ; Hermes_clk_lrclk_gen:clrgen|LRCLK_cnt[0]                                                                                                                                            ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_clk_lrclk_gen:clrgen|LRCLK_cnt[2]                                                                                                             ; Hermes_clk_lrclk_gen:clrgen|LRCLK_cnt[2]                                                                                                                                            ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_clk_lrclk_gen:clrgen|LRCLK_cnt[1]                                                                                                             ; Hermes_clk_lrclk_gen:clrgen|LRCLK_cnt[1]                                                                                                                                            ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_clk_lrclk_gen:clrgen|LRCLK_cnt[3]                                                                                                             ; Hermes_clk_lrclk_gen:clrgen|LRCLK_cnt[3]                                                                                                                                            ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_clk_lrclk_gen:clrgen|LRCLK_cnt[4]                                                                                                             ; Hermes_clk_lrclk_gen:clrgen|LRCLK_cnt[4]                                                                                                                                            ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Hermes_clk_lrclk_gen:clrgen|LRCLK                                                                                                                    ; Hermes_clk_lrclk_gen:clrgen|LRCLK                                                                                                                                                   ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; receiver:receiver_inst|fir:fir_inst_I|shift                                                                                                          ; receiver:receiver_inst|fir:fir_inst_I|shift                                                                                                                                         ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; receiver:receiver_inst|fir:fir_inst_I|state[1]                                                                                                       ; receiver:receiver_inst|fir:fir_inst_I|state[1]                                                                                                                                      ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; receiver:receiver_inst|fir:fir_inst_I|state[2]                                                                                                       ; receiver:receiver_inst|fir:fir_inst_I|state[2]                                                                                                                                      ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; receiver:receiver_inst|fir:fir_inst_I|even_sample                                                                                                    ; receiver:receiver_inst|fir:fir_inst_I|even_sample                                                                                                                                   ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; receiver:receiver_inst|fir:fir_inst_I|out_strobe                                                                                                     ; receiver:receiver_inst|fir:fir_inst_I|out_strobe                                                                                                                                    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; cdc_mcp:IQ_sync|a_rdy                                                                                                                                ; cdc_mcp:IQ_sync|a_rdy                                                                                                                                                               ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.650 ns                                ; LPF_select:Alex_LPF_select|LPF[2]                                                                                                                    ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                                            ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; 5.952 ns                   ; 6.602 ns                 ;
; 0.663 ns                                ; cdc_sync:freq|sigb[24]~_Duplicate_2                                                                                                                  ; SPI:Alex_SPI_Tx|previous_Alex_data[12]                                                                                                                                              ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; 5.954 ns                   ; 6.617 ns                 ;
; 0.690 ns                                ; cdc_sync:freq|sigb[17]~_Duplicate_2                                                                                                                  ; SPI:Alex_SPI_Tx|previous_Alex_data[12]                                                                                                                                              ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; 5.954 ns                   ; 6.644 ns                 ;
; 0.694 ns                                ; cdc_sync:freq|sigb[25]~_Duplicate_2                                                                                                                  ; SPI:Alex_SPI_Tx|previous_Alex_data[12]                                                                                                                                              ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; 5.954 ns                   ; 6.648 ns                 ;
; 0.695 ns                                ; cdc_sync:freq|sigb[21]~_Duplicate_2                                                                                                                  ; SPI:Alex_SPI_Tx|spi_state.0001                                                                                                                                                      ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; 5.954 ns                   ; 6.649 ns                 ;
; 0.698 ns                                ; HPF_select:Alex_HPF_select|HPF[0]                                                                                                                    ; SPI:Alex_SPI_Tx|previous_Alex_data[1]                                                                                                                                               ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; 5.952 ns                   ; 6.650 ns                 ;
; 0.705 ns                                ; I2S_rcv:MIC|d0                                                                                                                                       ; I2S_rcv:MIC|d1                                                                                                                                                                      ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.656 ns                 ;
; 0.706 ns                                ; receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe44 ; receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe43                                ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; I2S_rcv:MIC|d1                                                                                                                                       ; I2S_rcv:MIC|d2                                                                                                                                                                      ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; I2S_rcv:MIC|bc0                                                                                                                                      ; I2S_rcv:MIC|bc1                                                                                                                                                                     ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; cdc_sync:LR_audio|q1[27]                                                                                                                             ; cdc_sync:LR_audio|sigb[27]                                                                                                                                                          ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; cdc_sync:LR_audio|sigb[15]                                                                                                                           ; I2S_xmit:LR|last_data[15]                                                                                                                                                           ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; receiver:receiver_inst|cordic:cordic_inst|Z[16][0]                                                                                                   ; receiver:receiver_inst|cordic:cordic_inst|Z[17][2]                                                                                                                                  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.707 ns                                ; receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe26 ; receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe25                                ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; cdc_sync:LR_audio|q1[2]                                                                                                                              ; cdc_sync:LR_audio|sigb[2]                                                                                                                                                           ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; cdc_sync:LR_audio|q1[26]                                                                                                                             ; cdc_sync:LR_audio|sigb[26]                                                                                                                                                          ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; cdc_sync:LR_audio|q1[29]                                                                                                                             ; cdc_sync:LR_audio|sigb[29]                                                                                                                                                          ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; cdc_sync:LR_audio|q1[31]                                                                                                                             ; cdc_sync:LR_audio|sigb[31]                                                                                                                                                          ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.708 ns                                ; receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe12 ; receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe11                                ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe26 ; receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe25                                ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe38 ; receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe37                                ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; Hermes_ADC:ADC_SPI|temp_4[3]                                                                                                                         ; Hermes_ADC:ADC_SPI|AIN4[3]                                                                                                                                                          ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; cdc_sync:LR_audio|sigb[13]                                                                                                                           ; I2S_xmit:LR|last_data[13]                                                                                                                                                           ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; cdc_sync:LR_audio|q1[30]                                                                                                                             ; cdc_sync:LR_audio|sigb[30]                                                                                                                                                          ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.709 ns                                ; receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe16 ; receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe15                                ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe20 ; receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe19                                ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe28 ; receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe27                                ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; I2S_rcv:MIC|temp_data[15]                                                                                                                            ; I2S_rcv:MIC|xData[31]                                                                                                                                                               ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; Hermes_ADC:ADC_SPI|temp_6[3]                                                                                                                         ; Hermes_ADC:ADC_SPI|AIN6[3]                                                                                                                                                          ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; cdc_sync:LR_audio|q1[1]                                                                                                                              ; cdc_sync:LR_audio|sigb[1]                                                                                                                                                           ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; cdc_sync:LR_audio|q1[20]                                                                                                                             ; cdc_sync:LR_audio|sigb[20]                                                                                                                                                          ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; cdc_sync:LR_audio|q1[5]                                                                                                                              ; cdc_sync:LR_audio|sigb[5]                                                                                                                                                           ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; cdc_sync:LR_audio|q1[22]                                                                                                                             ; cdc_sync:LR_audio|sigb[22]                                                                                                                                                          ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; cdc_sync:LR_audio|sigb[25]                                                                                                                           ; I2S_xmit:LR|last_data[25]                                                                                                                                                           ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.710 ns                                ; receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe14 ; receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|dffe13                                ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; cdc_sync:LR_audio|q1[19]                                                                                                                             ; cdc_sync:LR_audio|sigb[19]                                                                                                                                                          ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; cdc_sync:LR_audio|q1[6]                                                                                                                              ; cdc_sync:LR_audio|sigb[6]                                                                                                                                                           ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; receiver:receiver_inst|cordic:cordic_inst|Z[8][1]                                                                                                    ; receiver:receiver_inst|cordic:cordic_inst|Z[9][1]                                                                                                                                   ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.718 ns                                ; I2S_rcv:MIC|temp_data[10]                                                                                                                            ; I2S_rcv:MIC|xData[26]                                                                                                                                                               ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.669 ns                 ;
; 0.719 ns                                ; I2S_rcv:MIC|temp_data[14]                                                                                                                            ; I2S_rcv:MIC|xData[30]                                                                                                                                                               ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.670 ns                 ;
; 0.719 ns                                ; I2S_rcv:MIC|temp_data[5]                                                                                                                             ; I2S_rcv:MIC|xData[21]                                                                                                                                                               ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.670 ns                 ;
; 0.719 ns                                ; I2S_rcv:MIC|temp_data[9]                                                                                                                             ; I2S_rcv:MIC|xData[25]                                                                                                                                                               ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.670 ns                 ;
; 0.719 ns                                ; Hermes_ADC:ADC_SPI|ADC_state.010                                                                                                                     ; Hermes_ADC:ADC_SPI|ADC_state.011                                                                                                                                                    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.670 ns                 ;
; 0.720 ns                                ; I2S_rcv:MIC|temp_data[6]                                                                                                                             ; I2S_rcv:MIC|xData[22]                                                                                                                                                               ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; I2S_rcv:MIC|temp_data[14]                                                                                                                            ; I2S_rcv:MIC|temp_data[15]                                                                                                                                                           ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; I2S_rcv:MIC|temp_data[13]                                                                                                                            ; I2S_rcv:MIC|temp_data[14]                                                                                                                                                           ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; I2S_rcv:MIC|temp_data[1]                                                                                                                             ; I2S_rcv:MIC|temp_data[2]                                                                                                                                                            ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; I2S_rcv:MIC|temp_data[6]                                                                                                                             ; I2S_rcv:MIC|temp_data[7]                                                                                                                                                            ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; I2S_rcv:MIC|temp_data[4]                                                                                                                             ; I2S_rcv:MIC|temp_data[5]                                                                                                                                                            ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; I2S_rcv:MIC|temp_data[8]                                                                                                                             ; I2S_rcv:MIC|xData[24]                                                                                                                                                               ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; I2S_rcv:MIC|temp_data[12]                                                                                                                            ; I2S_rcv:MIC|xData[28]                                                                                                                                                               ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.721 ns                                ; I2S_rcv:MIC|temp_data[9]                                                                                                                             ; I2S_rcv:MIC|temp_data[10]                                                                                                                                                           ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.721 ns                                ; I2S_rcv:MIC|temp_data[8]                                                                                                                             ; I2S_rcv:MIC|temp_data[9]                                                                                                                                                            ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.721 ns                                ; I2S_rcv:MIC|temp_data[1]                                                                                                                             ; I2S_rcv:MIC|xData[17]                                                                                                                                                               ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.721 ns                                ; I2S_rcv:MIC|temp_data[13]                                                                                                                            ; I2S_rcv:MIC|xData[29]                                                                                                                                                               ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                  ;                                                                                                                                                                                     ;                ;                ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: '_122MHz'                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.646 ns                                ; PWM_count[0]                                        ; PWM_count[0]                     ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.706 ns                                ; cdc_sync:Tx_Q|q1[12]                                ; cdc_sync:Tx_Q|sigb[12]           ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; cdc_sync:Tx_I|sigb[10]                              ; C122_cic_i[10]                   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; cdc_sync:Tx_I|q1[14]                                ; cdc_sync:Tx_I|sigb[14]           ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; cdc_sync:Tx_I|q1[15]                                ; cdc_sync:Tx_I|sigb[15]           ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.707 ns                                ; cdc_sync:Tx_I|q1[1]                                 ; cdc_sync:Tx_I|sigb[1]            ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; cdc_sync:Tx_I|sigb[5]                               ; C122_cic_i[5]                    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; cdc_sync:Tx_Q|sigb[6]                               ; C122_cic_q[6]                    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; cdc_sync:Tx_I|sigb[7]                               ; C122_cic_i[7]                    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; cdc_sync:Tx_Q|q1[10]                                ; cdc_sync:Tx_Q|sigb[10]           ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; cdc_sync:Tx_I|q1[13]                                ; cdc_sync:Tx_I|sigb[13]           ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; cpl_cordic:cordic_inst|Z[3][0]                      ; cpl_cordic:cordic_inst|Z[4][0]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.708 ns                                ; cdc_sync:Tx_I|q1[0]                                 ; cdc_sync:Tx_I|sigb[0]            ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; cdc_sync:Tx_Q|q1[2]                                 ; cdc_sync:Tx_Q|sigb[2]            ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; cdc_sync:Tx_Q|q1[3]                                 ; cdc_sync:Tx_Q|sigb[3]            ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; cdc_sync:Tx_Q|sigb[3]                               ; C122_cic_q[3]                    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; cdc_sync:Tx_Q|q1[5]                                 ; cdc_sync:Tx_Q|sigb[5]            ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; cdc_sync:Tx_Q|q1[6]                                 ; cdc_sync:Tx_Q|sigb[6]            ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; cdc_sync:Tx_Q|sigb[11]                              ; C122_cic_q[11]                   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; cpl_cordic:cordic_inst|Z[7][2]                      ; cpl_cordic:cordic_inst|Z[8][2]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; cpl_cordic:cordic_inst|Z[13][1]                     ; cpl_cordic:cordic_inst|Z[14][1]  ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; cpl_cordic:cordic_inst|Z[16][0]                     ; cpl_cordic:cordic_inst|Z[17][2]  ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.709 ns                                ; cdc_sync:Tx_Q|q1[0]                                 ; cdc_sync:Tx_Q|sigb[0]            ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; cdc_sync:Tx_I|q1[2]                                 ; cdc_sync:Tx_I|sigb[2]            ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; cdc_sync:Tx_I|q1[5]                                 ; cdc_sync:Tx_I|sigb[5]            ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; cdc_sync:Tx_I|sigb[4]                               ; C122_cic_i[4]                    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; cdc_sync:Tx_I|q1[10]                                ; cdc_sync:Tx_I|sigb[10]           ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; cdc_sync:Tx_Q|sigb[9]                               ; C122_cic_q[9]                    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; cdc_sync:Tx_Q|q1[11]                                ; cdc_sync:Tx_Q|sigb[11]           ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; cdc_sync:Tx_Q|sigb[13]                              ; C122_cic_q[13]                   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; cdc_sync:Tx_Q|sigb[15]                              ; C122_cic_q[15]                   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.710 ns                                ; cdc_sync:Tx_Q|q1[1]                                 ; cdc_sync:Tx_Q|sigb[1]            ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; cdc_sync:Tx_I|q1[9]                                 ; cdc_sync:Tx_I|sigb[9]            ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; cdc_sync:Tx_Q|q1[13]                                ; cdc_sync:Tx_Q|sigb[13]           ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; cpl_cordic:cordic_inst|Z[8][1]                      ; cpl_cordic:cordic_inst|Z[9][1]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.711 ns                                ; cdc_sync:Tx_I|q1[3]                                 ; cdc_sync:Tx_I|sigb[3]            ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.662 ns                 ;
; 0.719 ns                                ; PWM_count[7]                                        ; PWM_count[7]                     ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.670 ns                 ;
; 0.721 ns                                ; cicint:cic_Q|diff3[18]                              ; cicint:cic_Q|diff4[19]           ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.724 ns                                ; cicint:cic_Q|section_out10[53]                      ; cicint:cic_Q|output_register[7]  ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.675 ns                 ;
; 0.732 ns                                ; cicint:cic_I|section_out8[40]                       ; cicint:cic_I|section_out8[40]    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.861 ns                                ; cdc_sync:Tx_I|sigb[11]                              ; C122_cic_i[11]                   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.812 ns                 ;
; 0.865 ns                                ; C122_cic_q[8]                                       ; cicint:cic_Q|input_register[8]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.050 ns                  ; 0.815 ns                 ;
; 0.867 ns                                ; cpl_cordic:cordic_inst|Z[16][2]                     ; cpl_cordic:cordic_inst|Z[17][2]  ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.818 ns                 ;
; 0.870 ns                                ; cpl_cordic:cordic_inst|Y[15][22]                    ; cpl_cordic:cordic_inst|Y[16][22] ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.821 ns                 ;
; 0.871 ns                                ; cpl_cordic:cordic_inst|Z[1][17]                     ; cpl_cordic:cordic_inst|Z[2][17]  ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.822 ns                 ;
; 0.872 ns                                ; cdc_sync:Tx_Q|q1[4]                                 ; cdc_sync:Tx_Q|sigb[4]            ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.823 ns                 ;
; 0.872 ns                                ; cpl_cordic:cordic_inst|Z[6][2]                      ; cpl_cordic:cordic_inst|Z[7][2]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.823 ns                 ;
; 0.873 ns                                ; cpl_cordic:cordic_inst|X[16][20]                    ; cpl_cordic:cordic_inst|X[17][20] ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.824 ns                 ;
; 0.873 ns                                ; cdc_sync:Tx_I|sigb[13]                              ; C122_cic_i[13]                   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.824 ns                 ;
; 0.875 ns                                ; cdc_sync:Tx_I|sigb[14]                              ; C122_cic_i[14]                   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.826 ns                 ;
; 0.879 ns                                ; cpl_cordic:cordic_inst|Z[6][0]                      ; cpl_cordic:cordic_inst|Z[7][0]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.830 ns                 ;
; 0.882 ns                                ; cicint:cic_Q|section_out7[30]                       ; cicint:cic_Q|section_out7[30]    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.833 ns                 ;
; 0.888 ns                                ; cdc_sync:Tx_Q|q1[8]                                 ; cdc_sync:Tx_Q|sigb[8]            ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.839 ns                 ;
; 0.888 ns                                ; cdc_sync:Tx_I|q1[12]                                ; cdc_sync:Tx_I|sigb[12]           ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.839 ns                 ;
; 0.888 ns                                ; cpl_cordic:cordic_inst|Z[6][1]                      ; cpl_cordic:cordic_inst|Z[7][1]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.839 ns                 ;
; 0.888 ns                                ; cpl_cordic:cordic_inst|Z[14][0]                     ; cpl_cordic:cordic_inst|Z[15][0]  ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.839 ns                 ;
; 0.889 ns                                ; cdc_sync:Tx_Q|sigb[8]                               ; C122_cic_q[8]                    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.840 ns                 ;
; 0.889 ns                                ; cpl_cordic:cordic_inst|Z[2][0]                      ; cpl_cordic:cordic_inst|Z[3][0]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.840 ns                 ;
; 0.889 ns                                ; cpl_cordic:cordic_inst|Z[9][0]                      ; cpl_cordic:cordic_inst|Z[10][0]  ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.840 ns                 ;
; 0.890 ns                                ; cdc_sync:Tx_I|q1[11]                                ; cdc_sync:Tx_I|sigb[11]           ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.841 ns                 ;
; 0.890 ns                                ; cpl_cordic:cordic_inst|Z[13][0]                     ; cpl_cordic:cordic_inst|Z[14][0]  ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.841 ns                 ;
; 0.891 ns                                ; C122_cic_q[13]                                      ; cicint:cic_Q|input_register[13]  ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.050 ns                  ; 0.841 ns                 ;
; 0.891 ns                                ; C122_cic_q[14]                                      ; cicint:cic_Q|input_register[14]  ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.050 ns                  ; 0.841 ns                 ;
; 0.899 ns                                ; cpl_cordic:cordic_inst|Z[8][0]                      ; cpl_cordic:cordic_inst|Z[9][0]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.048 ns                  ; 0.851 ns                 ;
; 0.901 ns                                ; cdc_sync:Tx_I|q1[4]                                 ; cdc_sync:Tx_I|sigb[4]            ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.852 ns                 ;
; 0.902 ns                                ; cdc_sync:Tx_I|sigb[15]                              ; C122_cic_i[15]                   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.853 ns                 ;
; 0.903 ns                                ; cicint:cic_I|input_register[10]                     ; cicint:cic_I|diff1[10]           ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.854 ns                 ;
; 0.904 ns                                ; cdc_sync:Tx_Q|q1[7]                                 ; cdc_sync:Tx_Q|sigb[7]            ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.855 ns                 ;
; 0.904 ns                                ; cdc_sync:Tx_I|q1[8]                                 ; cdc_sync:Tx_I|sigb[8]            ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.855 ns                 ;
; 0.904 ns                                ; cicint:cic_Q|input_register[12]                     ; cicint:cic_Q|diff1[12]           ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.855 ns                 ;
; 0.905 ns                                ; cicint:cic_Q|input_register[5]                      ; cicint:cic_Q|diff1[5]            ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.856 ns                 ;
; 0.905 ns                                ; cicint:cic_I|input_register[5]                      ; cicint:cic_I|diff1[5]            ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.856 ns                 ;
; 0.905 ns                                ; cicint:cic_Q|input_register[6]                      ; cicint:cic_Q|diff1[6]            ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.856 ns                 ;
; 0.905 ns                                ; cicint:cic_I|input_register[8]                      ; cicint:cic_I|diff1[8]            ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.856 ns                 ;
; 0.906 ns                                ; cicint:cic_Q|input_register[9]                      ; cicint:cic_Q|diff1[9]            ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.857 ns                 ;
; 0.907 ns                                ; cicint:cic_I|input_register[9]                      ; cicint:cic_I|diff1[9]            ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.858 ns                 ;
; 0.908 ns                                ; cicint:cic_Q|input_register[8]                      ; cicint:cic_Q|diff1[8]            ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.859 ns                 ;
; 0.912 ns                                ; cpl_cordic:cordic_inst|X[13][22]                    ; cpl_cordic:cordic_inst|X[14][22] ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.863 ns                 ;
; 0.919 ns                                ; cpl_cordic:cordic_inst|Y[13][22]                    ; cpl_cordic:cordic_inst|Y[14][22] ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.870 ns                 ;
; 0.938 ns                                ; cpl_cordic:cordic_inst|Z[7][3]                      ; cpl_cordic:cordic_inst|Z[8][3]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.048 ns                  ; 0.890 ns                 ;
; 1.043 ns                                ; cicint:cic_Q|section_out10[0]                       ; cicint:cic_Q|section_out10[0]    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.994 ns                 ;
; 1.043 ns                                ; cpl_cordic:cordic_inst|phase[0]                     ; cpl_cordic:cordic_inst|phase[0]  ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.994 ns                 ;
; 1.045 ns                                ; cicint:cic_Q|section_out10[6]                       ; cicint:cic_Q|section_out10[6]    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.996 ns                 ;
; 1.045 ns                                ; cicint:cic_I|section_out10[6]                       ; cicint:cic_I|section_out10[6]    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.996 ns                 ;
; 1.045 ns                                ; cicint:cic_Q|section_out10[8]                       ; cicint:cic_Q|section_out10[8]    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.996 ns                 ;
; 1.045 ns                                ; cicint:cic_I|section_out10[8]                       ; cicint:cic_I|section_out10[8]    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.996 ns                 ;
; 1.045 ns                                ; cicint:cic_Q|section_out10[22]                      ; cicint:cic_Q|section_out10[22]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.996 ns                 ;
; 1.045 ns                                ; cicint:cic_Q|section_out10[24]                      ; cicint:cic_Q|section_out10[24]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.996 ns                 ;
; 1.045 ns                                ; cicint:cic_I|section_out10[24]                      ; cicint:cic_I|section_out10[24]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.996 ns                 ;
; 1.045 ns                                ; cpl_cordic:cordic_inst|phase[4]                     ; cpl_cordic:cordic_inst|phase[4]  ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.996 ns                 ;
; 1.046 ns                                ; cicint:cic_I|diff3[7]                               ; cicint:cic_I|diff4[7]            ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.997 ns                 ;
; 1.046 ns                                ; cicint:cic_Q|diff4[17]                              ; cicint:cic_Q|diff5[17]           ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.997 ns                 ;
; 1.046 ns                                ; cicint:cic_Q|section_out10[38]                      ; cicint:cic_Q|section_out10[38]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.997 ns                 ;
; 1.046 ns                                ; cicint:cic_I|section_out10[38]                      ; cicint:cic_I|section_out10[38]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.997 ns                 ;
; 1.046 ns                                ; cicint:cic_Q|section_out10[40]                      ; cicint:cic_Q|section_out10[40]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.997 ns                 ;
; 1.046 ns                                ; cicint:cic_I|section_out10[40]                      ; cicint:cic_I|section_out10[40]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.997 ns                 ;
; 1.046 ns                                ; cpl_cordic:cordic_inst|phase[8]                     ; cpl_cordic:cordic_inst|phase[8]  ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.997 ns                 ;
; 1.046 ns                                ; cpl_cordic:cordic_inst|phase[10]                    ; cpl_cordic:cordic_inst|phase[10] ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.997 ns                 ;
; 1.047 ns                                ; cicint:cic_Q|diff4[15]                              ; cicint:cic_Q|diff5[15]           ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.998 ns                 ;
; 1.048 ns                                ; cpl_cordic:cordic_inst|Z[0][2]                      ; cpl_cordic:cordic_inst|Z[1][2]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 0.999 ns                 ;
; 1.052 ns                                ; cicint:cic_Q|section_out10[2]                       ; cicint:cic_Q|section_out10[2]    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.003 ns                 ;
; 1.052 ns                                ; cicint:cic_I|section_out10[2]                       ; cicint:cic_I|section_out10[2]    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.003 ns                 ;
; 1.052 ns                                ; cicint:cic_Q|section_out10[12]                      ; cicint:cic_Q|section_out10[12]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.003 ns                 ;
; 1.052 ns                                ; cicint:cic_I|section_out10[12]                      ; cicint:cic_I|section_out10[12]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.003 ns                 ;
; 1.052 ns                                ; cicint:cic_I|section_out10[14]                      ; cicint:cic_I|section_out10[14]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.003 ns                 ;
; 1.052 ns                                ; cicint:cic_Q|section_out10[18]                      ; cicint:cic_Q|section_out10[18]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.003 ns                 ;
; 1.052 ns                                ; cicint:cic_I|section_out10[18]                      ; cicint:cic_I|section_out10[18]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.003 ns                 ;
; 1.053 ns                                ; cicint:cic_Q|section_out10[10]                      ; cicint:cic_Q|section_out10[10]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.004 ns                 ;
; 1.053 ns                                ; cicint:cic_I|section_out10[10]                      ; cicint:cic_I|section_out10[10]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.004 ns                 ;
; 1.053 ns                                ; cicint:cic_I|diff3[5]                               ; cicint:cic_I|diff4[5]            ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.004 ns                 ;
; 1.053 ns                                ; cicint:cic_Q|section_out10[26]                      ; cicint:cic_Q|section_out10[26]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.004 ns                 ;
; 1.053 ns                                ; cicint:cic_I|section_out10[26]                      ; cicint:cic_I|section_out10[26]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.004 ns                 ;
; 1.053 ns                                ; cicint:cic_Q|section_out10[28]                      ; cicint:cic_Q|section_out10[28]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.004 ns                 ;
; 1.053 ns                                ; cicint:cic_I|section_out10[28]                      ; cicint:cic_I|section_out10[28]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.004 ns                 ;
; 1.053 ns                                ; cicint:cic_Q|section_out10[30]                      ; cicint:cic_Q|section_out10[30]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.004 ns                 ;
; 1.053 ns                                ; cicint:cic_I|section_out10[30]                      ; cicint:cic_I|section_out10[30]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.004 ns                 ;
; 1.053 ns                                ; cicint:cic_Q|section_out10[34]                      ; cicint:cic_Q|section_out10[34]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.004 ns                 ;
; 1.053 ns                                ; cicint:cic_I|section_out10[34]                      ; cicint:cic_I|section_out10[34]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.004 ns                 ;
; 1.054 ns                                ; cicint:cic_Q|section_out10[4]                       ; cicint:cic_Q|section_out10[4]    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.005 ns                 ;
; 1.054 ns                                ; cicint:cic_I|section_out10[4]                       ; cicint:cic_I|section_out10[4]    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.005 ns                 ;
; 1.054 ns                                ; cicint:cic_Q|section_out10[20]                      ; cicint:cic_Q|section_out10[20]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.005 ns                 ;
; 1.054 ns                                ; cicint:cic_I|section_out10[20]                      ; cicint:cic_I|section_out10[20]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.005 ns                 ;
; 1.054 ns                                ; cicint:cic_I|diff4[13]                              ; cicint:cic_I|diff5[13]           ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.005 ns                 ;
; 1.054 ns                                ; cicint:cic_I|diff3[15]                              ; cicint:cic_I|diff4[15]           ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.005 ns                 ;
; 1.054 ns                                ; cicint:cic_Q|section_out10[42]                      ; cicint:cic_Q|section_out10[42]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.005 ns                 ;
; 1.054 ns                                ; cicint:cic_I|section_out10[42]                      ; cicint:cic_I|section_out10[42]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.005 ns                 ;
; 1.054 ns                                ; cicint:cic_Q|section_out10[44]                      ; cicint:cic_Q|section_out10[44]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.005 ns                 ;
; 1.054 ns                                ; cicint:cic_I|section_out10[44]                      ; cicint:cic_I|section_out10[44]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.005 ns                 ;
; 1.055 ns                                ; cicint:cic_Q|section_out10[36]                      ; cicint:cic_Q|section_out10[36]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.006 ns                 ;
; 1.055 ns                                ; cicint:cic_I|section_out10[36]                      ; cicint:cic_I|section_out10[36]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.006 ns                 ;
; 1.055 ns                                ; cpl_cordic:cordic_inst|phase[6]                     ; cpl_cordic:cordic_inst|phase[6]  ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.006 ns                 ;
; 1.057 ns                                ; cicint:cic_Q|diff4[11]                              ; cicint:cic_Q|diff5[11]           ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.008 ns                 ;
; 1.060 ns                                ; cicint:cic_I|input_register[12]                     ; cicint:cic_I|diff1[12]           ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.061 ns                                ; cicint:cic_I|diff4[12]                              ; cicint:cic_I|diff5[12]           ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.062 ns                                ; cicint:cic_Q|input_register[3]                      ; cicint:cic_Q|diff1[3]            ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; cicint:cic_Q|input_register[10]                     ; cicint:cic_Q|diff1[10]           ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; cicint:cic_I|diff3[14]                              ; cicint:cic_I|diff4[14]           ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; cicint:cic_I|diff3[18]                              ; cicint:cic_I|diff4[17]           ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; PWM_count[5]                                        ; PWM_count[5]                     ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.063 ns                                ; cicint:cic_I|diff4[8]                               ; cicint:cic_I|diff5[8]            ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.014 ns                 ;
; 1.063 ns                                ; cicint:cic_Q|diff4[10]                              ; cicint:cic_Q|diff5[10]           ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.014 ns                 ;
; 1.063 ns                                ; cicint:cic_I|diff4[10]                              ; cicint:cic_I|diff5[10]           ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.014 ns                 ;
; 1.063 ns                                ; cpl_cordic:cordic_inst|Z[0][5]                      ; cpl_cordic:cordic_inst|Z[1][5]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.014 ns                 ;
; 1.063 ns                                ; PWM_count[3]                                        ; PWM_count[3]                     ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.014 ns                 ;
; 1.066 ns                                ; cicint:cic_Q|section_out10[1]                       ; cicint:cic_Q|section_out10[1]    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.017 ns                 ;
; 1.066 ns                                ; cicint:cic_Q|section_out10[15]                      ; cicint:cic_Q|section_out10[15]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.017 ns                 ;
; 1.066 ns                                ; cicint:cic_I|section_out10[15]                      ; cicint:cic_I|section_out10[15]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.017 ns                 ;
; 1.066 ns                                ; cicint:cic_Q|section_out10[31]                      ; cicint:cic_Q|section_out10[31]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.017 ns                 ;
; 1.066 ns                                ; cicint:cic_I|section_out10[31]                      ; cicint:cic_I|section_out10[31]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.017 ns                 ;
; 1.066 ns                                ; cpl_cordic:cordic_inst|Z[16][1]                     ; cpl_cordic:cordic_inst|Z[17][2]  ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.017 ns                 ;
; 1.067 ns                                ; cicint:cic_Q|section_out10[11]                      ; cicint:cic_Q|section_out10[11]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.018 ns                 ;
; 1.067 ns                                ; cicint:cic_I|section_out10[11]                      ; cicint:cic_I|section_out10[11]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.018 ns                 ;
; 1.067 ns                                ; cicint:cic_Q|section_out10[13]                      ; cicint:cic_Q|section_out10[13]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.018 ns                 ;
; 1.067 ns                                ; cicint:cic_I|section_out10[13]                      ; cicint:cic_I|section_out10[13]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.018 ns                 ;
; 1.067 ns                                ; cicint:cic_Q|section_out10[17]                      ; cicint:cic_Q|section_out10[17]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.018 ns                 ;
; 1.067 ns                                ; cicint:cic_I|section_out10[17]                      ; cicint:cic_I|section_out10[17]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.018 ns                 ;
; 1.067 ns                                ; cpl_cordic:cordic_inst|phase[1]                     ; cpl_cordic:cordic_inst|phase[1]  ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.018 ns                 ;
; 1.068 ns                                ; cicint:cic_Q|section_out10[3]                       ; cicint:cic_Q|section_out10[3]    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.019 ns                 ;
; 1.068 ns                                ; cicint:cic_I|section_out10[3]                       ; cicint:cic_I|section_out10[3]    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.019 ns                 ;
; 1.068 ns                                ; cicint:cic_Q|section_out10[7]                       ; cicint:cic_Q|section_out10[7]    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.019 ns                 ;
; 1.068 ns                                ; cicint:cic_Q|section_out9[10]                       ; cicint:cic_Q|section_out9[10]    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.019 ns                 ;
; 1.068 ns                                ; cicint:cic_I|section_out9[10]                       ; cicint:cic_I|section_out9[10]    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.019 ns                 ;
; 1.068 ns                                ; cicint:cic_Q|section_out8[12]                       ; cicint:cic_Q|section_out8[12]    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.019 ns                 ;
; 1.068 ns                                ; cicint:cic_I|section_out8[12]                       ; cicint:cic_I|section_out8[12]    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.019 ns                 ;
; 1.068 ns                                ; cicint:cic_Q|section_out10[19]                      ; cicint:cic_Q|section_out10[19]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.019 ns                 ;
; 1.068 ns                                ; cicint:cic_I|section_out10[19]                      ; cicint:cic_I|section_out10[19]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.019 ns                 ;
; 1.068 ns                                ; cicint:cic_Q|section_out10[27]                      ; cicint:cic_Q|section_out10[27]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.019 ns                 ;
; 1.068 ns                                ; cicint:cic_I|section_out10[27]                      ; cicint:cic_I|section_out10[27]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.019 ns                 ;
; 1.068 ns                                ; cicint:cic_Q|section_out10[29]                      ; cicint:cic_Q|section_out10[29]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.019 ns                 ;
; 1.068 ns                                ; cicint:cic_I|section_out10[29]                      ; cicint:cic_I|section_out10[29]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.019 ns                 ;
; 1.068 ns                                ; cicint:cic_I|section_out10[33]                      ; cicint:cic_I|section_out10[33]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.019 ns                 ;
; 1.068 ns                                ; cicint:cic_I|section_out9[50]                       ; cicint:cic_I|section_out10[61]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.048 ns                  ; 1.020 ns                 ;
; 1.068 ns                                ; cicint:cic_Q|section_out9[50]                       ; cicint:cic_Q|section_out10[61]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.048 ns                  ; 1.020 ns                 ;
; 1.069 ns                                ; cicint:cic_Q|section_out10[9]                       ; cicint:cic_Q|section_out10[9]    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.069 ns                                ; cicint:cic_I|section_out10[9]                       ; cicint:cic_I|section_out10[9]    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.069 ns                                ; cicint:cic_Q|section_out7[0]                        ; cicint:cic_Q|section_out7[0]     ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.069 ns                                ; cicint:cic_I|section_out7[0]                        ; cicint:cic_I|section_out7[0]     ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.069 ns                                ; cicint:cic_Q|section_out8[14]                       ; cicint:cic_Q|section_out8[14]    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.069 ns                                ; cicint:cic_I|section_out8[14]                       ; cicint:cic_I|section_out8[14]    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.069 ns                                ; cicint:cic_Q|diff4[4]                               ; cicint:cic_Q|diff5[4]            ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.069 ns                                ; cicint:cic_I|diff4[4]                               ; cicint:cic_I|diff5[4]            ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.069 ns                                ; cicint:cic_Q|section_out10[25]                      ; cicint:cic_Q|section_out10[25]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.069 ns                                ; cicint:cic_I|section_out10[25]                      ; cicint:cic_I|section_out10[25]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.069 ns                                ; cicint:cic_I|section_out9[26]                       ; cicint:cic_I|section_out9[26]    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.069 ns                                ; cicint:cic_Q|section_out7[16]                       ; cicint:cic_Q|section_out7[16]    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.069 ns                                ; cicint:cic_I|section_out7[16]                       ; cicint:cic_I|section_out7[16]    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.069 ns                                ; cicint:cic_Q|section_out6[10]                       ; cicint:cic_Q|section_out6[10]    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.069 ns                                ; cicint:cic_I|section_out6[10]                       ; cicint:cic_I|section_out6[10]    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.069 ns                                ; cicint:cic_I|section_out8[28]                       ; cicint:cic_I|section_out8[28]    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.069 ns                                ; cicint:cic_Q|section_out10[35]                      ; cicint:cic_Q|section_out10[35]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.069 ns                                ; cicint:cic_I|section_out10[35]                      ; cicint:cic_I|section_out10[35]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.069 ns                                ; cicint:cic_Q|section_out10[43]                      ; cicint:cic_Q|section_out10[43]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.069 ns                                ; cicint:cic_I|section_out10[43]                      ; cicint:cic_I|section_out10[43]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.069 ns                                ; cicint:cic_Q|section_out10[45]                      ; cicint:cic_Q|section_out10[45]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.069 ns                                ; cicint:cic_I|section_out10[45]                      ; cicint:cic_I|section_out10[45]   ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.069 ns                                ; cpl_cordic:cordic_inst|phase[16]                    ; cpl_cordic:cordic_inst|phase[16] ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.070 ns                                ; cicint:cic_Q|section_out9[2]                        ; cicint:cic_Q|section_out9[2]     ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.021 ns                 ;
; 1.070 ns                                ; cicint:cic_I|section_out9[2]                        ; cicint:cic_I|section_out9[2]     ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.021 ns                 ;
; 1.070 ns                                ; cicint:cic_Q|section_out8[30]                       ; cicint:cic_Q|section_out8[30]    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.021 ns                 ;
; 1.070 ns                                ; cicint:cic_I|section_out8[30]                       ; cicint:cic_I|section_out8[30]    ; _122MHz    ; _122MHz  ; 0.000 ns                   ; -0.049 ns                  ; 1.021 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PHY_CLK125'                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+----------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To             ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------+------------+------------+----------------------------+----------------------------+--------------------------+
; 0.646 ns                                ; HB_counter[0]                                       ; HB_counter[0]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.732 ns                                ; HB_counter[25]                                      ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 1.044 ns                                ; HB_counter[13]                                      ; HB_counter[13] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.995 ns                 ;
; 1.046 ns                                ; HB_counter[1]                                       ; HB_counter[1]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.997 ns                 ;
; 1.046 ns                                ; HB_counter[9]                                       ; HB_counter[9]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.997 ns                 ;
; 1.046 ns                                ; HB_counter[11]                                      ; HB_counter[11] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.997 ns                 ;
; 1.046 ns                                ; HB_counter[15]                                      ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.997 ns                 ;
; 1.047 ns                                ; HB_counter[5]                                       ; HB_counter[5]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.998 ns                 ;
; 1.047 ns                                ; HB_counter[7]                                       ; HB_counter[7]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.998 ns                 ;
; 1.047 ns                                ; HB_counter[17]                                      ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.998 ns                 ;
; 1.048 ns                                ; HB_counter[21]                                      ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.999 ns                 ;
; 1.049 ns                                ; HB_counter[23]                                      ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.000 ns                 ;
; 1.056 ns                                ; HB_counter[3]                                       ; HB_counter[3]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.007 ns                 ;
; 1.057 ns                                ; HB_counter[19]                                      ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.008 ns                 ;
; 1.059 ns                                ; HB_counter[14]                                      ; HB_counter[14] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.061 ns                                ; HB_counter[4]                                       ; HB_counter[4]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.061 ns                                ; HB_counter[6]                                       ; HB_counter[6]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.062 ns                                ; HB_counter[20]                                      ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.063 ns                                ; HB_counter[22]                                      ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.014 ns                 ;
; 1.064 ns                                ; HB_counter[8]                                       ; HB_counter[8]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.015 ns                 ;
; 1.064 ns                                ; HB_counter[10]                                      ; HB_counter[10] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.015 ns                 ;
; 1.064 ns                                ; HB_counter[12]                                      ; HB_counter[12] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.015 ns                 ;
; 1.064 ns                                ; HB_counter[16]                                      ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.015 ns                 ;
; 1.065 ns                                ; HB_counter[2]                                       ; HB_counter[2]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.016 ns                 ;
; 1.066 ns                                ; HB_counter[18]                                      ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.017 ns                 ;
; 1.066 ns                                ; HB_counter[24]                                      ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.017 ns                 ;
; 1.208 ns                                ; HB_counter[0]                                       ; HB_counter[1]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.159 ns                 ;
; 1.742 ns                                ; HB_counter[8]                                       ; HB_counter[9]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.693 ns                 ;
; 1.742 ns                                ; HB_counter[10]                                      ; HB_counter[11] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.693 ns                 ;
; 1.742 ns                                ; HB_counter[16]                                      ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.693 ns                 ;
; 1.743 ns                                ; HB_counter[2]                                       ; HB_counter[3]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.694 ns                 ;
; 1.743 ns                                ; HB_counter[3]                                       ; HB_counter[4]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.694 ns                 ;
; 1.743 ns                                ; HB_counter[13]                                      ; HB_counter[14] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.694 ns                 ;
; 1.744 ns                                ; HB_counter[14]                                      ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.695 ns                 ;
; 1.744 ns                                ; HB_counter[18]                                      ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.695 ns                 ;
; 1.744 ns                                ; HB_counter[19]                                      ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.695 ns                 ;
; 1.744 ns                                ; HB_counter[24]                                      ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.695 ns                 ;
; 1.745 ns                                ; HB_counter[1]                                       ; HB_counter[2]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.696 ns                 ;
; 1.745 ns                                ; HB_counter[9]                                       ; HB_counter[10] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.696 ns                 ;
; 1.745 ns                                ; HB_counter[11]                                      ; HB_counter[12] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.696 ns                 ;
; 1.745 ns                                ; HB_counter[15]                                      ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.696 ns                 ;
; 1.746 ns                                ; HB_counter[4]                                       ; HB_counter[5]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.697 ns                 ;
; 1.746 ns                                ; HB_counter[5]                                       ; HB_counter[6]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.697 ns                 ;
; 1.746 ns                                ; HB_counter[6]                                       ; HB_counter[7]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.697 ns                 ;
; 1.746 ns                                ; HB_counter[7]                                       ; HB_counter[8]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.697 ns                 ;
; 1.746 ns                                ; HB_counter[17]                                      ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.697 ns                 ;
; 1.747 ns                                ; HB_counter[20]                                      ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.698 ns                 ;
; 1.747 ns                                ; HB_counter[21]                                      ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.698 ns                 ;
; 1.748 ns                                ; HB_counter[22]                                      ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.699 ns                 ;
; 1.748 ns                                ; HB_counter[23]                                      ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.699 ns                 ;
; 1.815 ns                                ; HB_counter[8]                                       ; HB_counter[10] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.766 ns                 ;
; 1.815 ns                                ; HB_counter[10]                                      ; HB_counter[12] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.766 ns                 ;
; 1.815 ns                                ; HB_counter[16]                                      ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.766 ns                 ;
; 1.816 ns                                ; HB_counter[2]                                       ; HB_counter[4]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.767 ns                 ;
; 1.816 ns                                ; HB_counter[3]                                       ; HB_counter[5]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.767 ns                 ;
; 1.816 ns                                ; HB_counter[13]                                      ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.767 ns                 ;
; 1.817 ns                                ; HB_counter[14]                                      ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.768 ns                 ;
; 1.817 ns                                ; HB_counter[18]                                      ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.768 ns                 ;
; 1.817 ns                                ; HB_counter[19]                                      ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.768 ns                 ;
; 1.818 ns                                ; HB_counter[1]                                       ; HB_counter[3]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.769 ns                 ;
; 1.818 ns                                ; HB_counter[9]                                       ; HB_counter[11] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.769 ns                 ;
; 1.818 ns                                ; HB_counter[15]                                      ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.769 ns                 ;
; 1.819 ns                                ; HB_counter[4]                                       ; HB_counter[6]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.770 ns                 ;
; 1.819 ns                                ; HB_counter[5]                                       ; HB_counter[7]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.770 ns                 ;
; 1.819 ns                                ; HB_counter[6]                                       ; HB_counter[8]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.770 ns                 ;
; 1.819 ns                                ; HB_counter[7]                                       ; HB_counter[9]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.770 ns                 ;
; 1.819 ns                                ; HB_counter[17]                                      ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.770 ns                 ;
; 1.820 ns                                ; HB_counter[20]                                      ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.771 ns                 ;
; 1.820 ns                                ; HB_counter[21]                                      ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.771 ns                 ;
; 1.821 ns                                ; HB_counter[22]                                      ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.772 ns                 ;
; 1.821 ns                                ; HB_counter[23]                                      ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.772 ns                 ;
; 1.888 ns                                ; HB_counter[8]                                       ; HB_counter[11] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.839 ns                 ;
; 1.888 ns                                ; HB_counter[16]                                      ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.839 ns                 ;
; 1.889 ns                                ; HB_counter[2]                                       ; HB_counter[5]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.840 ns                 ;
; 1.889 ns                                ; HB_counter[3]                                       ; HB_counter[6]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.840 ns                 ;
; 1.889 ns                                ; HB_counter[13]                                      ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.840 ns                 ;
; 1.890 ns                                ; HB_counter[14]                                      ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.841 ns                 ;
; 1.890 ns                                ; HB_counter[18]                                      ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.841 ns                 ;
; 1.890 ns                                ; HB_counter[19]                                      ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.841 ns                 ;
; 1.891 ns                                ; HB_counter[1]                                       ; HB_counter[4]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.842 ns                 ;
; 1.891 ns                                ; HB_counter[9]                                       ; HB_counter[12] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.842 ns                 ;
; 1.891 ns                                ; HB_counter[15]                                      ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.842 ns                 ;
; 1.892 ns                                ; HB_counter[4]                                       ; HB_counter[7]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.843 ns                 ;
; 1.892 ns                                ; HB_counter[5]                                       ; HB_counter[8]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.843 ns                 ;
; 1.892 ns                                ; HB_counter[6]                                       ; HB_counter[9]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.843 ns                 ;
; 1.892 ns                                ; HB_counter[7]                                       ; HB_counter[10] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.843 ns                 ;
; 1.892 ns                                ; HB_counter[17]                                      ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.843 ns                 ;
; 1.893 ns                                ; HB_counter[20]                                      ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.844 ns                 ;
; 1.893 ns                                ; HB_counter[21]                                      ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.844 ns                 ;
; 1.894 ns                                ; HB_counter[22]                                      ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.845 ns                 ;
; 1.895 ns                                ; HB_counter[0]                                       ; HB_counter[2]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.846 ns                 ;
; 1.895 ns                                ; HB_counter[12]                                      ; HB_counter[13] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.202 ns                  ; 1.693 ns                 ;
; 1.961 ns                                ; HB_counter[8]                                       ; HB_counter[12] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.912 ns                 ;
; 1.961 ns                                ; HB_counter[16]                                      ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.912 ns                 ;
; 1.962 ns                                ; HB_counter[2]                                       ; HB_counter[6]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.913 ns                 ;
; 1.962 ns                                ; HB_counter[3]                                       ; HB_counter[7]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.913 ns                 ;
; 1.962 ns                                ; HB_counter[13]                                      ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.913 ns                 ;
; 1.963 ns                                ; HB_counter[14]                                      ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.914 ns                 ;
; 1.963 ns                                ; HB_counter[18]                                      ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.914 ns                 ;
; 1.963 ns                                ; HB_counter[19]                                      ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.914 ns                 ;
; 1.964 ns                                ; HB_counter[1]                                       ; HB_counter[5]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.915 ns                 ;
; 1.964 ns                                ; HB_counter[15]                                      ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.915 ns                 ;
; 1.965 ns                                ; HB_counter[4]                                       ; HB_counter[8]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.916 ns                 ;
; 1.965 ns                                ; HB_counter[5]                                       ; HB_counter[9]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.916 ns                 ;
; 1.965 ns                                ; HB_counter[6]                                       ; HB_counter[10] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.916 ns                 ;
; 1.965 ns                                ; HB_counter[7]                                       ; HB_counter[11] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.916 ns                 ;
; 1.965 ns                                ; HB_counter[17]                                      ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.916 ns                 ;
; 1.966 ns                                ; HB_counter[20]                                      ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.917 ns                 ;
; 1.966 ns                                ; HB_counter[21]                                      ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.917 ns                 ;
; 1.968 ns                                ; HB_counter[0]                                       ; HB_counter[3]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.919 ns                 ;
; 1.968 ns                                ; HB_counter[12]                                      ; HB_counter[14] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.202 ns                  ; 1.766 ns                 ;
; 1.971 ns                                ; HB_counter[11]                                      ; HB_counter[13] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.202 ns                  ; 1.769 ns                 ;
; 2.034 ns                                ; HB_counter[16]                                      ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.985 ns                 ;
; 2.035 ns                                ; HB_counter[2]                                       ; HB_counter[7]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.986 ns                 ;
; 2.035 ns                                ; HB_counter[3]                                       ; HB_counter[8]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.986 ns                 ;
; 2.035 ns                                ; HB_counter[13]                                      ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.986 ns                 ;
; 2.036 ns                                ; HB_counter[14]                                      ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.987 ns                 ;
; 2.036 ns                                ; HB_counter[18]                                      ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.987 ns                 ;
; 2.036 ns                                ; HB_counter[19]                                      ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.987 ns                 ;
; 2.037 ns                                ; HB_counter[1]                                       ; HB_counter[6]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.988 ns                 ;
; 2.037 ns                                ; HB_counter[15]                                      ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.988 ns                 ;
; 2.038 ns                                ; HB_counter[4]                                       ; HB_counter[9]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.989 ns                 ;
; 2.038 ns                                ; HB_counter[5]                                       ; HB_counter[10] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.989 ns                 ;
; 2.038 ns                                ; HB_counter[6]                                       ; HB_counter[11] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.989 ns                 ;
; 2.038 ns                                ; HB_counter[7]                                       ; HB_counter[12] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.989 ns                 ;
; 2.038 ns                                ; HB_counter[17]                                      ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.989 ns                 ;
; 2.039 ns                                ; HB_counter[20]                                      ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.990 ns                 ;
; 2.041 ns                                ; HB_counter[0]                                       ; HB_counter[4]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.992 ns                 ;
; 2.041 ns                                ; HB_counter[10]                                      ; HB_counter[13] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.202 ns                  ; 1.839 ns                 ;
; 2.041 ns                                ; HB_counter[12]                                      ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.202 ns                  ; 1.839 ns                 ;
; 2.044 ns                                ; HB_counter[11]                                      ; HB_counter[14] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.202 ns                  ; 1.842 ns                 ;
; 2.107 ns                                ; HB_counter[16]                                      ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.058 ns                 ;
; 2.108 ns                                ; HB_counter[2]                                       ; HB_counter[8]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.059 ns                 ;
; 2.108 ns                                ; HB_counter[3]                                       ; HB_counter[9]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.059 ns                 ;
; 2.108 ns                                ; HB_counter[13]                                      ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.059 ns                 ;
; 2.109 ns                                ; HB_counter[14]                                      ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.060 ns                 ;
; 2.109 ns                                ; HB_counter[18]                                      ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.060 ns                 ;
; 2.109 ns                                ; HB_counter[19]                                      ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.060 ns                 ;
; 2.110 ns                                ; HB_counter[1]                                       ; HB_counter[7]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.061 ns                 ;
; 2.110 ns                                ; HB_counter[15]                                      ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.061 ns                 ;
; 2.111 ns                                ; HB_counter[4]                                       ; HB_counter[10] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.062 ns                 ;
; 2.111 ns                                ; HB_counter[5]                                       ; HB_counter[11] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.062 ns                 ;
; 2.111 ns                                ; HB_counter[6]                                       ; HB_counter[12] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.062 ns                 ;
; 2.111 ns                                ; HB_counter[17]                                      ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.062 ns                 ;
; 2.114 ns                                ; HB_counter[0]                                       ; HB_counter[5]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.065 ns                 ;
; 2.114 ns                                ; HB_counter[10]                                      ; HB_counter[14] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.202 ns                  ; 1.912 ns                 ;
; 2.114 ns                                ; HB_counter[12]                                      ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.202 ns                  ; 1.912 ns                 ;
; 2.117 ns                                ; HB_counter[9]                                       ; HB_counter[13] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.202 ns                  ; 1.915 ns                 ;
; 2.117 ns                                ; HB_counter[11]                                      ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.202 ns                  ; 1.915 ns                 ;
; 2.180 ns                                ; HB_counter[16]                                      ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.131 ns                 ;
; 2.181 ns                                ; HB_counter[2]                                       ; HB_counter[9]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.132 ns                 ;
; 2.181 ns                                ; HB_counter[3]                                       ; HB_counter[10] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.132 ns                 ;
; 2.181 ns                                ; HB_counter[13]                                      ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.132 ns                 ;
; 2.182 ns                                ; HB_counter[14]                                      ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.133 ns                 ;
; 2.182 ns                                ; HB_counter[18]                                      ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.133 ns                 ;
; 2.183 ns                                ; HB_counter[1]                                       ; HB_counter[8]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.134 ns                 ;
; 2.183 ns                                ; HB_counter[15]                                      ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.134 ns                 ;
; 2.184 ns                                ; HB_counter[4]                                       ; HB_counter[11] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.135 ns                 ;
; 2.184 ns                                ; HB_counter[5]                                       ; HB_counter[12] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.135 ns                 ;
; 2.184 ns                                ; HB_counter[17]                                      ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.135 ns                 ;
; 2.187 ns                                ; HB_counter[0]                                       ; HB_counter[6]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.138 ns                 ;
; 2.187 ns                                ; HB_counter[8]                                       ; HB_counter[13] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.202 ns                  ; 1.985 ns                 ;
; 2.187 ns                                ; HB_counter[10]                                      ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.202 ns                  ; 1.985 ns                 ;
; 2.187 ns                                ; HB_counter[12]                                      ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.202 ns                  ; 1.985 ns                 ;
; 2.190 ns                                ; HB_counter[9]                                       ; HB_counter[14] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.202 ns                  ; 1.988 ns                 ;
; 2.190 ns                                ; HB_counter[11]                                      ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.202 ns                  ; 1.988 ns                 ;
; 2.253 ns                                ; HB_counter[16]                                      ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.204 ns                 ;
; 2.254 ns                                ; HB_counter[2]                                       ; HB_counter[10] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.205 ns                 ;
; 2.254 ns                                ; HB_counter[3]                                       ; HB_counter[11] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.205 ns                 ;
; 2.254 ns                                ; HB_counter[13]                                      ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.205 ns                 ;
; 2.255 ns                                ; HB_counter[14]                                      ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.206 ns                 ;
; 2.256 ns                                ; HB_counter[1]                                       ; HB_counter[9]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.207 ns                 ;
; 2.256 ns                                ; HB_counter[15]                                      ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.207 ns                 ;
; 2.257 ns                                ; HB_counter[4]                                       ; HB_counter[12] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.208 ns                 ;
; 2.257 ns                                ; HB_counter[17]                                      ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.208 ns                 ;
; 2.260 ns                                ; HB_counter[0]                                       ; HB_counter[7]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.211 ns                 ;
; 2.260 ns                                ; HB_counter[8]                                       ; HB_counter[14] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.202 ns                  ; 2.058 ns                 ;
; 2.260 ns                                ; HB_counter[10]                                      ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.202 ns                  ; 2.058 ns                 ;
; 2.260 ns                                ; HB_counter[12]                                      ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.202 ns                  ; 2.058 ns                 ;
; 2.263 ns                                ; HB_counter[9]                                       ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.202 ns                  ; 2.061 ns                 ;
; 2.263 ns                                ; HB_counter[11]                                      ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.202 ns                  ; 2.061 ns                 ;
; 2.264 ns                                ; HB_counter[7]                                       ; HB_counter[13] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.202 ns                  ; 2.062 ns                 ;
; 2.326 ns                                ; HB_counter[16]                                      ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.277 ns                 ;
; 2.327 ns                                ; HB_counter[2]                                       ; HB_counter[11] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.278 ns                 ;
; 2.327 ns                                ; HB_counter[3]                                       ; HB_counter[12] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.278 ns                 ;
; 2.327 ns                                ; HB_counter[13]                                      ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.278 ns                 ;
; 2.328 ns                                ; HB_counter[14]                                      ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.279 ns                 ;
; 2.329 ns                                ; HB_counter[1]                                       ; HB_counter[10] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.280 ns                 ;
; 2.329 ns                                ; HB_counter[15]                                      ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.280 ns                 ;
; 2.333 ns                                ; HB_counter[0]                                       ; HB_counter[8]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.284 ns                 ;
; 2.333 ns                                ; HB_counter[8]                                       ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.202 ns                  ; 2.131 ns                 ;
; 2.333 ns                                ; HB_counter[10]                                      ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.202 ns                  ; 2.131 ns                 ;
; 2.333 ns                                ; HB_counter[12]                                      ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.202 ns                  ; 2.131 ns                 ;
; 2.336 ns                                ; HB_counter[9]                                       ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.202 ns                  ; 2.134 ns                 ;
; 2.336 ns                                ; HB_counter[11]                                      ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.202 ns                  ; 2.134 ns                 ;
; 2.337 ns                                ; HB_counter[6]                                       ; HB_counter[13] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.202 ns                  ; 2.135 ns                 ;
; 2.337 ns                                ; HB_counter[7]                                       ; HB_counter[14] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.202 ns                  ; 2.135 ns                 ;
; 2.400 ns                                ; HB_counter[2]                                       ; HB_counter[12] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.351 ns                 ;
; 2.400 ns                                ; HB_counter[13]                                      ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.351 ns                 ;
; 2.401 ns                                ; HB_counter[14]                                      ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.352 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+----------------+------------+------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                               ; To                                                                                                                                                                 ; From Clock   ; To Clock     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[109] ; Rx_MAC:Rx_MAC_inst|FromMAC[45]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 0.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[107] ; Rx_MAC:Rx_MAC_inst|FromPort[11]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 0.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[101] ; Rx_MAC:Rx_MAC_inst|FromPort[5]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 0.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[106] ; Rx_MAC:Rx_MAC_inst|FromPort[10]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 0.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[77]  ; Rx_MAC:Rx_MAC_inst|FromMAC[13]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 0.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[66]  ; Rx_MAC:Rx_MAC_inst|FromMAC[2]                                                                                                                                      ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 0.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[69]  ; Rx_MAC:Rx_MAC_inst|FromMAC[5]                                                                                                                                      ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 0.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[88]  ; Rx_MAC:Rx_MAC_inst|FromMAC[24]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 0.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[73]  ; Rx_MAC:Rx_MAC_inst|FromMAC[9]                                                                                                                                      ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 0.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[65]  ; Rx_MAC:Rx_MAC_inst|FromMAC[1]                                                                                                                                      ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 0.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[104] ; Rx_MAC:Rx_MAC_inst|FromMAC[40]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 0.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[98]  ; Rx_MAC:Rx_MAC_inst|FromMAC[34]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 0.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[81]  ; Rx_MAC:Rx_MAC_inst|FromMAC[17]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 0.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[76]  ; Rx_MAC:Rx_MAC_inst|FromMAC[12]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 0.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[110] ; Rx_MAC:Rx_MAC_inst|FromMAC[46]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 0.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[61]  ; Rx_MAC:Rx_MAC_inst|FromIP[29]                                                                                                                                      ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 0.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[102] ; Rx_MAC:Rx_MAC_inst|FromPort[6]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 0.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[105] ; Rx_MAC:Rx_MAC_inst|FromPort[9]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 0.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[50]  ; Rx_MAC:Rx_MAC_inst|FromIP[18]                                                                                                                                      ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 0.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[100] ; Rx_MAC:Rx_MAC_inst|FromMAC[36]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 0.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[95]  ; Rx_MAC:Rx_MAC_inst|ToPort[15]                                                                                                                                      ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 0.878 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[79]  ; Rx_MAC:Rx_MAC_inst|FromMAC[15]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 0.877 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[64]  ; Rx_MAC:Rx_MAC_inst|FromMAC[0]                                                                                                                                      ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 0.878 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[89]  ; Rx_MAC:Rx_MAC_inst|ToPort[9]                                                                                                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 0.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[83]  ; Rx_MAC:Rx_MAC_inst|ToPort[3]                                                                                                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 0.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[90]  ; Rx_MAC:Rx_MAC_inst|ToPort[10]                                                                                                                                      ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 0.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[91]  ; Rx_MAC:Rx_MAC_inst|ToPort[11]                                                                                                                                      ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 0.881 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[71]  ; Rx_MAC:Rx_MAC_inst|FromMAC[7]                                                                                                                                      ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 0.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[93]  ; Rx_MAC:Rx_MAC_inst|ToPort[13]                                                                                                                                      ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 0.893 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[94]  ; Rx_MAC:Rx_MAC_inst|ToPort[14]                                                                                                                                      ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 0.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[96]  ; Rx_MAC:Rx_MAC_inst|FromMAC[32]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 0.893 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[63]  ; Rx_MAC:Rx_MAC_inst|FromIP[31]                                                                                                                                      ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 0.906 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[0]   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a0~porta_datain_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.395 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[111] ; Rx_MAC:Rx_MAC_inst|FromMAC[47]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.021 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[99]  ; Rx_MAC:Rx_MAC_inst|FromMAC[35]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.023 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[57]  ; Rx_MAC:Rx_MAC_inst|FromIP[25]                                                                                                                                      ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.023 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[110] ; Rx_MAC:Rx_MAC_inst|FromPort[14]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[53]  ; Rx_MAC:Rx_MAC_inst|FromIP[21]                                                                                                                                      ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[55]  ; Rx_MAC:Rx_MAC_inst|FromIP[23]                                                                                                                                      ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[14]  ; Rx_MAC:Rx_MAC_inst|DHCP_IP[14]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[25]  ; Rx_MAC:Rx_MAC_inst|ARP_PC_IP[9]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[18]  ; Rx_MAC:Rx_MAC_inst|DHCP_IP[18]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[18]  ; Rx_MAC:Rx_MAC_inst|Length[2]                                                                                                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[86]  ; Rx_MAC:Rx_MAC_inst|FromMAC[22]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.125 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[102] ; Rx_MAC:Rx_MAC_inst|FromMAC[38]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[5]   ; Rx_MAC:Rx_MAC_inst|ping_data[58][5]                                                                                                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.134 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[49]  ; Rx_MAC:Rx_MAC_inst|FromIP[17]                                                                                                                                      ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.191 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[109] ; Rx_MAC:Rx_MAC_inst|FromPort[13]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.204 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[37]  ; Rx_MAC:Rx_MAC_inst|FromIP[5]                                                                                                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[98]  ; Rx_MAC:Rx_MAC_inst|FromPort[2]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.229 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[60]  ; Rx_MAC:Rx_MAC_inst|UDP_check[12]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[97]  ; Rx_MAC:Rx_MAC_inst|FromPort[1]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[81]  ; Rx_MAC:Rx_MAC_inst|ToPort[1]                                                                                                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[49]  ; Rx_MAC:Rx_MAC_inst|UDP_check[1]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.262 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[94]  ; Rx_MAC:Rx_MAC_inst|FromMAC[30]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.270 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[34]  ; Rx_MAC:Rx_MAC_inst|FromIP[2]                                                                                                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[14]  ; Rx_MAC:Rx_MAC_inst|To_IP[14]                                                                                                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[4]   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a4~porta_datain_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[35]  ; Rx_MAC:Rx_MAC_inst|FromIP[3]                                                                                                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[18]  ; Rx_MAC:Rx_MAC_inst|ARP_PC_IP[2]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[17]  ; Rx_MAC:Rx_MAC_inst|DHCP_IP[17]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.305 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[61]  ; Rx_MAC:Rx_MAC_inst|UDP_check[13]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[108] ; Rx_MAC:Rx_MAC_inst|FromMAC[44]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.317 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[65]  ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[9]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.327 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[50]  ; Rx_MAC:Rx_MAC_inst|UDP_check[2]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[101] ; Rx_MAC:Rx_MAC_inst|FromMAC[37]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[99]  ; Rx_MAC:Rx_MAC_inst|FromPort[3]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.381 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[66]  ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[10]                                                                                                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.383 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[63]  ; Rx_MAC:Rx_MAC_inst|UDP_check[15]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[108] ; Rx_MAC:Rx_MAC_inst|FromPort[12]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[38]  ; Rx_MAC:Rx_MAC_inst|ARP_PC_IP[22]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[52]  ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[4]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[62]  ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[14]                                                                                                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[87]  ; Rx_MAC:Rx_MAC_inst|ToPort[7]                                                                                                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[16]  ; Rx_MAC:Rx_MAC_inst|To_IP[16]                                                                                                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.427 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[42]  ; Rx_MAC:Rx_MAC_inst|ARP_PC_IP[26]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[8]   ; Rx_MAC:Rx_MAC_inst|IP_lease[8]~_Duplicate_2                                                                                                                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.432 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[27]  ; Rx_MAC:Rx_MAC_inst|To_IP[27]                                                                                                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[27]  ; Rx_MAC:Rx_MAC_inst|Length[11]                                                                                                                                      ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[76]  ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[28]                                                                                                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[96]  ; Rx_MAC:Rx_MAC_inst|FromPort[0]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[11]  ; Rx_MAC:Rx_MAC_inst|IP_lease[11]~_Duplicate_2                                                                                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[5]   ; Rx_MAC:Rx_MAC_inst|ping_data[35][5]                                                                                                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[29]  ; Rx_MAC:Rx_MAC_inst|To_IP[29]                                                                                                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[69]  ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[13]                                                                                                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[48]  ; Rx_MAC:Rx_MAC_inst|FromIP[16]                                                                                                                                      ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.515 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[21]  ; Rx_MAC:Rx_MAC_inst|To_IP[21]                                                                                                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.520 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[106] ; Rx_MAC:Rx_MAC_inst|FromMAC[42]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.524 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[107] ; Rx_MAC:Rx_MAC_inst|FromMAC[43]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.524 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[4]   ; Rx_MAC:Rx_MAC_inst|ping_data[43][4]                                                                                                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[80]  ; Rx_MAC:Rx_MAC_inst|FromMAC[16]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[45]  ; Rx_MAC:Rx_MAC_inst|FromIP[13]                                                                                                                                      ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[89]  ; Rx_MAC:Rx_MAC_inst|FromMAC[25]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[88]  ; Rx_MAC:Rx_MAC_inst|ToPort[8]                                                                                                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[42]  ; Rx_MAC:Rx_MAC_inst|FromIP[10]                                                                                                                                      ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[103] ; Rx_MAC:Rx_MAC_inst|FromMAC[39]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[33]  ; Rx_MAC:Rx_MAC_inst|FromIP[1]                                                                                                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[77]  ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[21]                                                                                                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.557 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[62]  ; Rx_MAC:Rx_MAC_inst|UDP_check[14]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[67]  ; Rx_MAC:Rx_MAC_inst|FromMAC[3]                                                                                                                                      ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[68]  ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[20]                                                                                                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[5]   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a5~porta_datain_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 2.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[13]  ; Rx_MAC:Rx_MAC_inst|DHCP_IP[13]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.576 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[25]  ; Rx_MAC:Rx_MAC_inst|To_IP[25]                                                                                                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.603 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[25]  ; Rx_MAC:Rx_MAC_inst|Length[9]                                                                                                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[80]  ; Rx_MAC:Rx_MAC_inst|ToPort[0]                                                                                                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.601 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[105] ; Rx_MAC:Rx_MAC_inst|FromMAC[41]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[86]  ; Rx_MAC:Rx_MAC_inst|ToPort[6]                                                                                                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.605 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[82]  ; Rx_MAC:Rx_MAC_inst|ToPort[2]                                                                                                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[39]  ; Rx_MAC:Rx_MAC_inst|FromIP[7]                                                                                                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.624 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[4]   ; Rx_MAC:Rx_MAC_inst|To_IP[4]                                                                                                                                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.629 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[31]  ; Rx_MAC:Rx_MAC_inst|To_IP[31]                                                                                                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.640 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[20]  ; Rx_MAC:Rx_MAC_inst|DHCP_IP[20]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[69]  ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[21]                                                                                                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[56]  ; Rx_MAC:Rx_MAC_inst|UDP_check[8]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[17]  ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[17]                                                                                                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.647 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[91]  ; Rx_MAC:Rx_MAC_inst|FromMAC[27]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[90]  ; Rx_MAC:Rx_MAC_inst|FromMAC[26]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[100] ; Rx_MAC:Rx_MAC_inst|FromPort[4]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[95]  ; Rx_MAC:Rx_MAC_inst|FromMAC[31]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[16]  ; Rx_MAC:Rx_MAC_inst|IP_lease[16]~_Duplicate_2                                                                                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[72]  ; Rx_MAC:Rx_MAC_inst|FromMAC[8]                                                                                                                                      ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[40]  ; Rx_MAC:Rx_MAC_inst|ARP_PC_IP[24]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[53]  ; Rx_MAC:Rx_MAC_inst|UDP_check[5]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[56]  ; Rx_MAC:Rx_MAC_inst|FromIP[24]                                                                                                                                      ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[4]   ; Rx_MAC:Rx_MAC_inst|ping_data[49][4]                                                                                                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[4]   ; Rx_MAC:Rx_MAC_inst|ping_data[57][4]                                                                                                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[57]  ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[9]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[1]   ; Rx_MAC:Rx_MAC_inst|DHCP_IP[1]                                                                                                                                      ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[23]  ; Rx_MAC:Rx_MAC_inst|To_IP[23]                                                                                                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[61]  ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[13]                                                                                                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[32]  ; Rx_MAC:Rx_MAC_inst|FromIP[0]                                                                                                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[10]  ; Rx_MAC:Rx_MAC_inst|IP_lease[10]~_Duplicate_2                                                                                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[23]  ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[23]                                                                                                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[15]  ; Rx_MAC:Rx_MAC_inst|DHCP_IP[15]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.751 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[48]  ; Rx_MAC:Rx_MAC_inst|UDP_check[0]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[11]  ; Rx_MAC:Rx_MAC_inst|To_IP[11]                                                                                                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[4]   ; Rx_MAC:Rx_MAC_inst|ping_data[59][4]                                                                                                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.767 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[4]   ; Rx_MAC:Rx_MAC_inst|ping_data[35][4]                                                                                                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.767 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[93]  ; Rx_MAC:Rx_MAC_inst|FromMAC[29]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[52]  ; Rx_MAC:Rx_MAC_inst|FromIP[20]                                                                                                                                      ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[40]  ; Rx_MAC:Rx_MAC_inst|FromIP[8]                                                                                                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[1]   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[1]                                                                                                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[58]  ; Rx_MAC:Rx_MAC_inst|UDP_check[10]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[17]  ; Rx_MAC:Rx_MAC_inst|To_IP[17]                                                                                                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[1]   ; Rx_MAC:Rx_MAC_inst|IP_lease[1]~_Duplicate_2                                                                                                                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.779 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[17]  ; Rx_MAC:Rx_MAC_inst|Length[1]                                                                                                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[15]  ; Rx_MAC:Rx_MAC_inst|IP_lease[15]~_Duplicate_2                                                                                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[52]  ; Rx_MAC:Rx_MAC_inst|UDP_check[4]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.810 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[16]  ; Rx_MAC:Rx_MAC_inst|DHCP_IP[16]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[111] ; Rx_MAC:Rx_MAC_inst|FromPort[15]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.833 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[13]  ; Rx_MAC:Rx_MAC_inst|IP_lease[13]~_Duplicate_2                                                                                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[59]  ; Rx_MAC:Rx_MAC_inst|FromIP[27]                                                                                                                                      ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.840 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[59]  ; Rx_MAC:Rx_MAC_inst|UDP_check[11]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[22]  ; Rx_MAC:Rx_MAC_inst|DHCP_IP[22]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[5]   ; Rx_MAC:Rx_MAC_inst|ping_data[59][5]                                                                                                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.844 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[5]   ; Rx_MAC:Rx_MAC_inst|ping_data[3][5]                                                                                                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[13]  ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[13]                                                                                                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[10]  ; Rx_MAC:Rx_MAC_inst|To_IP[10]                                                                                                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[38]  ; Rx_MAC:Rx_MAC_inst|FromIP[6]                                                                                                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[10]  ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[10]                                                                                                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[4]   ; Rx_MAC:Rx_MAC_inst|ping_data[51][4]                                                                                                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[12]  ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[12]                                                                                                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.869 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[44]  ; Rx_MAC:Rx_MAC_inst|FromIP[12]                                                                                                                                      ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.898 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[5]   ; Rx_MAC:Rx_MAC_inst|ping_data[11][5]                                                                                                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.899 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[87]  ; Rx_MAC:Rx_MAC_inst|FromMAC[23]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[13]  ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[13]                                                                                                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.909 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[2]   ; Rx_MAC:Rx_MAC_inst|IP_lease[2]~_Duplicate_2                                                                                                                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.913 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[23]  ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[23]                                                                                                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[16]  ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[16]                                                                                                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[16]  ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[16]                                                                                                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.923 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[12]  ; Rx_MAC:Rx_MAC_inst|DHCP_IP[12]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[1]   ; Rx_MAC:Rx_MAC_inst|ping_data[58][1]                                                                                                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[45]  ; Rx_MAC:Rx_MAC_inst|ARP_PC_IP[29]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.956 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[5]   ; Rx_MAC:Rx_MAC_inst|ping_data[33][5]                                                                                                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[5]   ; Rx_MAC:Rx_MAC_inst|ping_data[41][5]                                                                                                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[20]  ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[20]                                                                                                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[20]  ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[20]                                                                                                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[46]  ; Rx_MAC:Rx_MAC_inst|ARP_PC_IP[30]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.978 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[85]  ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[37]                                                                                                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[55]  ; Rx_MAC:Rx_MAC_inst|UDP_check[7]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.987 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[77]  ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[29]                                                                                                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[39]  ; Rx_MAC:Rx_MAC_inst|ARP_PC_IP[23]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[104] ; Rx_MAC:Rx_MAC_inst|FromPort[8]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 2.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[29]  ; Rx_MAC:Rx_MAC_inst|Length[13]                                                                                                                                      ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 2.014 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[0]   ; Rx_MAC:Rx_MAC_inst|ping_data[58][0]                                                                                                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 1.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[14]  ; Rx_MAC:Rx_MAC_inst|IP_lease[14]~_Duplicate_2                                                                                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 2.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[78]  ; Rx_MAC:Rx_MAC_inst|FromMAC[14]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 2.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[1]   ; Rx_MAC:Rx_MAC_inst|ping_data[16][1]                                                                                                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 2.013 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[10]  ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[10]                                                                                                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 2.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[1]   ; Rx_MAC:Rx_MAC_inst|ping_data[18][1]                                                                                                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 2.015 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[59]  ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[11]                                                                                                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 2.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[97]  ; Rx_MAC:Rx_MAC_inst|FromMAC[33]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 2.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[17]  ; Rx_MAC:Rx_MAC_inst|ARP_PC_IP[1]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 2.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[84]  ; Rx_MAC:Rx_MAC_inst|FromMAC[20]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 2.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[16]  ; Rx_MAC:Rx_MAC_inst|ARP_PC_IP[0]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 2.053 ns                 ;
; Not operational: Clock Skew > Data Delay ; Rx_MAC:Rx_MAC_inst|PHY_output[7]   ; Rx_MAC:Rx_MAC_inst|DHCP_IP[7]                                                                                                                                      ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                       ; None                       ; 2.042 ns                 ;
+------------------------------------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From          ; To                                                                                                                                                        ; To Clock       ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; N/A                                     ; None                                                ; 9.712 ns   ; PTT           ; Apollo:Apollo_inst|message[0]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 9.210 ns   ; PTT           ; Apollo:Apollo_inst|state[1]                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 8.690 ns   ; PTT           ; Apollo:Apollo_inst|state[2]                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 8.360 ns   ; PTT           ; Apollo:Apollo_inst|message[1]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 8.227 ns   ; PTT           ; Apollo:Apollo_inst|state[0]                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 8.024 ns   ; MODE2         ; Apollo:Apollo_inst|state[3]                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.938 ns   ; PTT           ; Apollo:Apollo_inst|msCount[4]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.938 ns   ; PTT           ; Apollo:Apollo_inst|msCount[2]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.938 ns   ; PTT           ; Apollo:Apollo_inst|msCount[1]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.938 ns   ; PTT           ; Apollo:Apollo_inst|msCount[0]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.938 ns   ; PTT           ; Apollo:Apollo_inst|msCount[3]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.906 ns   ; PTT           ; Apollo:Apollo_inst|timeoutCount[0]                                                                                                                        ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.906 ns   ; PTT           ; Apollo:Apollo_inst|timeoutCount[1]                                                                                                                        ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.906 ns   ; PTT           ; Apollo:Apollo_inst|timeoutCount[4]                                                                                                                        ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.906 ns   ; PTT           ; Apollo:Apollo_inst|timeoutCount[2]                                                                                                                        ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.906 ns   ; PTT           ; Apollo:Apollo_inst|timeoutCount[3]                                                                                                                        ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.906 ns   ; PTT           ; Apollo:Apollo_inst|timeoutCount[5]                                                                                                                        ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.906 ns   ; PTT           ; Apollo:Apollo_inst|timeoutCount[14]                                                                                                                       ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.906 ns   ; PTT           ; Apollo:Apollo_inst|timeoutCount[15]                                                                                                                       ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.906 ns   ; PTT           ; Apollo:Apollo_inst|timeoutCount[12]                                                                                                                       ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.906 ns   ; PTT           ; Apollo:Apollo_inst|timeoutCount[11]                                                                                                                       ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.906 ns   ; PTT           ; Apollo:Apollo_inst|timeoutCount[13]                                                                                                                       ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.906 ns   ; PTT           ; Apollo:Apollo_inst|timeoutCount[10]                                                                                                                       ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.906 ns   ; PTT           ; Apollo:Apollo_inst|timeoutCount[7]                                                                                                                        ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.906 ns   ; PTT           ; Apollo:Apollo_inst|timeoutCount[9]                                                                                                                        ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.906 ns   ; PTT           ; Apollo:Apollo_inst|timeoutCount[8]                                                                                                                        ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.906 ns   ; PTT           ; Apollo:Apollo_inst|timeoutCount[6]                                                                                                                        ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.808 ns   ; IO6           ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.786 ns   ; PTT           ; Apollo:Apollo_inst|message[15]                                                                                                                            ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.786 ns   ; PTT           ; Apollo:Apollo_inst|message[2]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.664 ns   ; MODE2         ; Apollo:Apollo_inst|state[1]                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.582 ns   ; PTT           ; Apollo:Apollo_inst|message[14]                                                                                                                            ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.582 ns   ; PTT           ; Apollo:Apollo_inst|message[13]                                                                                                                            ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.582 ns   ; PTT           ; Apollo:Apollo_inst|message[12]                                                                                                                            ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.582 ns   ; PTT           ; Apollo:Apollo_inst|message[11]                                                                                                                            ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.582 ns   ; PTT           ; Apollo:Apollo_inst|message[10]                                                                                                                            ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.582 ns   ; PTT           ; Apollo:Apollo_inst|message[9]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.582 ns   ; PTT           ; Apollo:Apollo_inst|message[8]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.582 ns   ; PTT           ; Apollo:Apollo_inst|message[7]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.582 ns   ; PTT           ; Apollo:Apollo_inst|message[6]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.582 ns   ; PTT           ; Apollo:Apollo_inst|message[5]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.582 ns   ; PTT           ; Apollo:Apollo_inst|message[4]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.582 ns   ; PTT           ; Apollo:Apollo_inst|message[3]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.456 ns   ; IO5           ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0 ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.412 ns   ; IO4           ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.411 ns   ; PTT           ; Apollo:Apollo_inst|state[3]                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.352 ns   ; MODE2         ; Apollo:Apollo_inst|state[4]                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.203 ns   ; PTT           ; Apollo:Apollo_inst|lastFilter                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.139 ns   ; MODE2         ; Apollo:Apollo_inst|state[0]                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 7.039 ns   ; MODE2         ; Apollo:Apollo_inst|renewPTT                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.947 ns   ; PTT           ; Apollo:Apollo_inst|renewPTT                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.904 ns   ; PTT           ; Apollo:Apollo_inst|lastTuneStart                                                                                                                          ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.904 ns   ; PTT           ; Apollo:Apollo_inst|lastTuner                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.889 ns   ; MODE2         ; Apollo:Apollo_inst|msCount[4]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.889 ns   ; MODE2         ; Apollo:Apollo_inst|msCount[2]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.889 ns   ; MODE2         ; Apollo:Apollo_inst|msCount[1]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.889 ns   ; MODE2         ; Apollo:Apollo_inst|msCount[0]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.889 ns   ; MODE2         ; Apollo:Apollo_inst|msCount[3]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.857 ns   ; MODE2         ; Apollo:Apollo_inst|timeoutCount[0]                                                                                                                        ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.857 ns   ; MODE2         ; Apollo:Apollo_inst|timeoutCount[1]                                                                                                                        ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.857 ns   ; MODE2         ; Apollo:Apollo_inst|timeoutCount[4]                                                                                                                        ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.857 ns   ; MODE2         ; Apollo:Apollo_inst|timeoutCount[2]                                                                                                                        ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.857 ns   ; MODE2         ; Apollo:Apollo_inst|timeoutCount[3]                                                                                                                        ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.857 ns   ; MODE2         ; Apollo:Apollo_inst|timeoutCount[5]                                                                                                                        ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.857 ns   ; MODE2         ; Apollo:Apollo_inst|timeoutCount[14]                                                                                                                       ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.857 ns   ; MODE2         ; Apollo:Apollo_inst|timeoutCount[15]                                                                                                                       ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.857 ns   ; MODE2         ; Apollo:Apollo_inst|timeoutCount[12]                                                                                                                       ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.857 ns   ; MODE2         ; Apollo:Apollo_inst|timeoutCount[11]                                                                                                                       ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.857 ns   ; MODE2         ; Apollo:Apollo_inst|timeoutCount[13]                                                                                                                       ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.857 ns   ; MODE2         ; Apollo:Apollo_inst|timeoutCount[10]                                                                                                                       ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.857 ns   ; MODE2         ; Apollo:Apollo_inst|timeoutCount[7]                                                                                                                        ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.857 ns   ; MODE2         ; Apollo:Apollo_inst|timeoutCount[9]                                                                                                                        ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.857 ns   ; MODE2         ; Apollo:Apollo_inst|timeoutCount[8]                                                                                                                        ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.857 ns   ; MODE2         ; Apollo:Apollo_inst|timeoutCount[6]                                                                                                                        ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.813 ns   ; OVERFLOW      ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.551 ns   ; MODE2         ; Apollo:Apollo_inst|state[2]                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.206 ns   ; KEY_DASH      ; debounce:de_dash|pb_history[0]                                                                                                                            ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.103 ns   ; RX_DV         ; Led_flash:Flash_LED1|LED                                                                                                                                  ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.103 ns   ; RX_DV         ; Led_flash:Flash_LED1|counter[21]                                                                                                                          ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.103 ns   ; RX_DV         ; Led_flash:Flash_LED1|counter[22]                                                                                                                          ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.103 ns   ; RX_DV         ; Led_flash:Flash_LED1|counter[23]                                                                                                                          ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.103 ns   ; RX_DV         ; Led_flash:Flash_LED1|counter[20]                                                                                                                          ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.103 ns   ; RX_DV         ; Led_flash:Flash_LED1|counter[18]                                                                                                                          ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.103 ns   ; RX_DV         ; Led_flash:Flash_LED1|counter[17]                                                                                                                          ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.103 ns   ; RX_DV         ; Led_flash:Flash_LED1|counter[19]                                                                                                                          ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.103 ns   ; RX_DV         ; Led_flash:Flash_LED1|counter[16]                                                                                                                          ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.103 ns   ; RX_DV         ; Led_flash:Flash_LED1|counter[15]                                                                                                                          ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.103 ns   ; RX_DV         ; Led_flash:Flash_LED1|counter[13]                                                                                                                          ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.103 ns   ; RX_DV         ; Led_flash:Flash_LED1|counter[14]                                                                                                                          ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 6.103 ns   ; RX_DV         ; Led_flash:Flash_LED1|counter[12]                                                                                                                          ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 5.980 ns   ; RX_DV         ; Led_flash:Flash_LED1|counter[6]                                                                                                                           ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 5.980 ns   ; RX_DV         ; Led_flash:Flash_LED1|counter[5]                                                                                                                           ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 5.980 ns   ; RX_DV         ; Led_flash:Flash_LED1|counter[7]                                                                                                                           ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 5.980 ns   ; RX_DV         ; Led_flash:Flash_LED1|counter[4]                                                                                                                           ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 5.980 ns   ; RX_DV         ; Led_flash:Flash_LED1|counter[11]                                                                                                                          ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 5.980 ns   ; RX_DV         ; Led_flash:Flash_LED1|counter[8]                                                                                                                           ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 5.980 ns   ; RX_DV         ; Led_flash:Flash_LED1|counter[9]                                                                                                                           ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 5.980 ns   ; RX_DV         ; Led_flash:Flash_LED1|counter[10]                                                                                                                          ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 5.980 ns   ; RX_DV         ; Led_flash:Flash_LED1|counter[1]                                                                                                                           ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 5.980 ns   ; RX_DV         ; Led_flash:Flash_LED1|counter[3]                                                                                                                           ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 5.980 ns   ; RX_DV         ; Led_flash:Flash_LED1|counter[0]                                                                                                                           ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 5.980 ns   ; RX_DV         ; Led_flash:Flash_LED1|counter[2]                                                                                                                           ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 5.608 ns   ; PTT           ; debounce:de_PTT|pb_history[0]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 5.398 ns   ; PTT           ; Apollo:Apollo_inst|lastPTT                                                                                                                                ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 5.356 ns   ; Apollo_Status ; Apollo:Apollo_inst|state[0]                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 4.876 ns   ; Apollo_Status ; Apollo:Apollo_inst|state[4]                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 4.751 ns   ; Apollo_Status ; Apollo:Apollo_inst|state[1]                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 4.695 ns   ; KEY_DOT       ; debounce:de_dot|pb_history[0]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 4.632 ns   ; RX_DV         ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                         ; PHY_RX_CLOCK   ;
; N/A                                     ; None                                                ; 4.337 ns   ; Apollo_Status ; Apollo:Apollo_inst|state[2]                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 4.148 ns   ; RX_DV         ; Rx_MAC:Rx_MAC_inst|PHY_byte[1]                                                                                                                            ; PHY_RX_CLOCK   ;
; N/A                                     ; None                                                ; 4.148 ns   ; RX_DV         ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                                                            ; PHY_RX_CLOCK   ;
; N/A                                     ; None                                                ; 4.148 ns   ; RX_DV         ; Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                                                            ; PHY_RX_CLOCK   ;
; N/A                                     ; None                                                ; 4.148 ns   ; RX_DV         ; Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                                                            ; PHY_RX_CLOCK   ;
; N/A                                     ; None                                                ; 4.133 ns   ; Apollo_Status ; Apollo:Apollo_inst|statusCount[0]                                                                                                                         ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 4.133 ns   ; Apollo_Status ; Apollo:Apollo_inst|statusCount[7]                                                                                                                         ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 4.133 ns   ; Apollo_Status ; Apollo:Apollo_inst|statusCount[6]                                                                                                                         ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 4.133 ns   ; Apollo_Status ; Apollo:Apollo_inst|statusCount[5]                                                                                                                         ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 4.133 ns   ; Apollo_Status ; Apollo:Apollo_inst|statusCount[4]                                                                                                                         ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 4.133 ns   ; Apollo_Status ; Apollo:Apollo_inst|statusCount[3]                                                                                                                         ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 4.133 ns   ; Apollo_Status ; Apollo:Apollo_inst|statusCount[1]                                                                                                                         ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 4.133 ns   ; Apollo_Status ; Apollo:Apollo_inst|statusCount[2]                                                                                                                         ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.822 ns   ; PHY_RX[3]     ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                                                            ; PHY_RX_CLOCK   ;
; N/A                                     ; None                                                ; 3.798 ns   ; PHY_RX[0]     ; Rx_MAC:Rx_MAC_inst|PHY_byte[4]                                                                                                                            ; PHY_RX_CLOCK   ;
; N/A                                     ; None                                                ; 3.429 ns   ; INA[6]        ; temp_ADC[6]                                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.341 ns   ; PHY_RX[1]     ; Rx_MAC:Rx_MAC_inst|PHY_byte[1]                                                                                                                            ; PHY_RX_CLOCK   ;
; N/A                                     ; None                                                ; 3.327 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_6[1]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.325 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_6[11]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.324 ns   ; Apollo_Status ; Apollo:Apollo_inst|state[3]                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.322 ns   ; PHY_RX[0]     ; Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                                                            ; PHY_RX_CLOCK   ;
; N/A                                     ; None                                                ; 3.313 ns   ; INA[8]        ; temp_ADC[8]                                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.282 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_6[7]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.265 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_2[5]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.263 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_2[1]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.261 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_2[4]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.229 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_4[0]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.229 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_4[4]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.222 ns   ; INA[0]        ; temp_ADC[14]                                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.219 ns   ; INA[0]        ; temp_ADC[11]                                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.218 ns   ; INA[0]        ; temp_ADC[2]                                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.217 ns   ; INA[0]        ; temp_ADC[9]                                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.202 ns   ; INA[0]        ; temp_ADC[10]                                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.199 ns   ; INA[0]        ; temp_ADC[3]                                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.197 ns   ; INA[0]        ; temp_ADC[15]                                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.191 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_4[2]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.190 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_1[5]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.180 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_4[5]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.158 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_3[4]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.149 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_2[0]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.149 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_2[11]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.136 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_2[6]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.110 ns   ; INA[7]        ; temp_ADC[7]                                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.102 ns   ; INA[5]        ; temp_ADC[5]                                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.089 ns   ; INA[0]        ; temp_ADC[0]                                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.061 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_4[6]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.060 ns   ; INA[0]        ; temp_ADC[4]                                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.059 ns   ; INA[0]        ; temp_ADC[12]                                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.059 ns   ; INA[0]        ; temp_ADC[7]                                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.059 ns   ; PHY_RX[1]     ; Rx_MAC:Rx_MAC_inst|PHY_byte[5]                                                                                                                            ; PHY_RX_CLOCK   ;
; N/A                                     ; None                                                ; 3.058 ns   ; INA[0]        ; temp_ADC[1]                                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.056 ns   ; CDOUT         ; I2S_rcv:MIC|d0                                                                                                                                            ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.049 ns   ; INA[0]        ; temp_ADC[6]                                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.044 ns   ; INA[0]        ; temp_ADC[5]                                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.038 ns   ; INA[0]        ; temp_ADC[13]                                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 3.034 ns   ; INA[0]        ; temp_ADC[8]                                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 2.969 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_6[0]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 2.969 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_6[2]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 2.962 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_4[10]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 2.958 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_4[11]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 2.957 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_4[7]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 2.945 ns   ; PHY_RX[3]     ; Rx_MAC:Rx_MAC_inst|PHY_byte[7]                                                                                                                            ; PHY_RX_CLOCK   ;
; N/A                                     ; None                                                ; 2.943 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_1[4]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 2.931 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_4[1]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 2.923 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_4[8]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 2.923 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_4[9]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 2.921 ns   ; PHY_RX[2]     ; Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                                                            ; PHY_RX_CLOCK   ;
; N/A                                     ; None                                                ; 2.905 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_6[3]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 2.900 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_6[6]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 2.871 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_2[2]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 2.870 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_2[7]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 2.870 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_2[10]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 2.856 ns   ; INA[10]       ; temp_ADC[10]                                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 2.847 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_4[3]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 2.805 ns   ; INA[14]       ; temp_ADC[14]                                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 2.803 ns   ; INA[4]        ; temp_ADC[4]                                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 2.771 ns   ; INA[9]        ; temp_ADC[9]                                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 2.762 ns   ; INA[15]       ; temp_ADC[15]                                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 2.759 ns   ; INA[13]       ; temp_ADC[13]                                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 2.728 ns   ; INA[1]        ; temp_ADC[1]                                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 2.648 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_2[3]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 2.630 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_6[9]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 2.630 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_6[10]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 2.629 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_2[8]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 2.629 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_2[9]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 2.627 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_6[5]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 2.626 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_6[4]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 2.610 ns   ; INA[12]       ; temp_ADC[12]                                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 2.565 ns   ; INA[3]        ; temp_ADC[3]                                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 2.562 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_3[6]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; 2.561 ns   ; ADCMISO       ; Hermes_ADC:ADC_SPI|temp_3[1]                                                                                                                              ; LTC2208_122MHz ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;               ;                                                                                                                                                           ;                ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                                                                                 ; To                                                                                                                                           ; From Clock     ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; N/A   ; None         ; 17.333 ns  ; SPI:Alex_SPI_Tx|SPI_clock                                                                                                                                                            ; SPI_SCK                                                                                                                                      ; LTC2208_122MHz ;
; N/A   ; None         ; 17.016 ns  ; SPI:Alex_SPI_Tx|Rx_load_strobe                                                                                                                                                       ; SPI_RX_LOAD                                                                                                                                  ; LTC2208_122MHz ;
; N/A   ; None         ; 16.733 ns  ; Tx_MAC:Tx_MAC_inst|TD[0]                                                                                                                                                             ; PHY_TX[0]                                                                                                                                    ; PHY_CLK125     ;
; N/A   ; None         ; 16.544 ns  ; ASMI_interface:ASMI_int_inst|NCONFIG                                                                                                                                                 ; NCONFIG                                                                                                                                      ; PHY_CLK125     ;
; N/A   ; None         ; 16.160 ns  ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                                             ; SPI_SDO                                                                                                                                      ; LTC2208_122MHz ;
; N/A   ; None         ; 15.794 ns  ; Led_control:Control_LED0|LED                                                                                                                                                         ; DEBUG_LED4                                                                                                                                   ; PHY_CLK125     ;
; N/A   ; None         ; 15.484 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125     ;
; N/A   ; None         ; 15.296 ns  ; Hermes_ADC:ADC_SPI|MOSI                                                                                                                                                              ; ADCMOSI                                                                                                                                      ; LTC2208_122MHz ;
; N/A   ; None         ; 15.232 ns  ; MDIO:MDIO_inst|read[2]                                                                                                                                                               ; PHY_MDC                                                                                                                                      ; PHY_CLK125     ;
; N/A   ; None         ; 15.184 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125     ;
; N/A   ; None         ; 15.121 ns  ; MDIO:MDIO_inst|write[2]                                                                                                                                                              ; PHY_MDIO                                                                                                                                     ; PHY_CLK125     ;
; N/A   ; None         ; 14.989 ns  ; MDIO:MDIO_inst|write[2]                                                                                                                                                              ; PHY_MDC                                                                                                                                      ; PHY_CLK125     ;
; N/A   ; None         ; 14.977 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[7]                                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125     ;
; N/A   ; None         ; 14.949 ns  ; MDIO:MDIO_inst|read[1]                                                                                                                                                               ; PHY_MDC                                                                                                                                      ; PHY_CLK125     ;
; N/A   ; None         ; 14.925 ns  ; MDIO:MDIO_inst|write[3]                                                                                                                                                              ; PHY_MDIO                                                                                                                                     ; PHY_CLK125     ;
; N/A   ; None         ; 14.793 ns  ; MDIO:MDIO_inst|write[3]                                                                                                                                                              ; PHY_MDC                                                                                                                                      ; PHY_CLK125     ;
; N/A   ; None         ; 14.721 ns  ; MDIO:MDIO_inst|write[1]                                                                                                                                                              ; PHY_MDIO                                                                                                                                     ; PHY_CLK125     ;
; N/A   ; None         ; 14.670 ns  ; MDIO:MDIO_inst|read[0]                                                                                                                                                               ; PHY_MDC                                                                                                                                      ; PHY_CLK125     ;
; N/A   ; None         ; 14.589 ns  ; MDIO:MDIO_inst|write[1]                                                                                                                                                              ; PHY_MDC                                                                                                                                      ; PHY_CLK125     ;
; N/A   ; None         ; 14.408 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|stage4_reg                                                               ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125     ;
; N/A   ; None         ; 14.403 ns  ; Hermes_ADC:ADC_SPI|SCLK                                                                                                                                                              ; ADCCLK                                                                                                                                       ; LTC2208_122MHz ;
; N/A   ; None         ; 14.296 ns  ; MDIO:MDIO_inst|write[0]                                                                                                                                                              ; PHY_MDIO                                                                                                                                     ; PHY_CLK125     ;
; N/A   ; None         ; 14.283 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|stage2_reg                                                               ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125     ;
; N/A   ; None         ; 14.164 ns  ; MDIO:MDIO_inst|write[0]                                                                                                                                                              ; PHY_MDC                                                                                                                                      ; PHY_CLK125     ;
; N/A   ; None         ; 13.885 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg                                                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125     ;
; N/A   ; None         ; 13.843 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[7]                                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125     ;
; N/A   ; None         ; 13.618 ns  ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                                                                                       ; SPI_TX_LOAD                                                                                                                                  ; LTC2208_122MHz ;
; N/A   ; None         ; 13.521 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|add_msb_reg                                                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125     ;
; N/A   ; None         ; 13.433 ns  ; MDIO:MDIO_inst|read[2]                                                                                                                                                               ; PHY_MDIO                                                                                                                                     ; PHY_CLK125     ;
; N/A   ; None         ; 13.006 ns  ; MDIO:MDIO_inst|MDIO                                                                                                                                                                  ; PHY_MDIO                                                                                                                                     ; PHY_CLK125     ;
; N/A   ; None         ; 12.922 ns  ; MDIO:MDIO_inst|read[0]                                                                                                                                                               ; PHY_MDIO                                                                                                                                     ; PHY_CLK125     ;
; N/A   ; None         ; 12.830 ns  ; Tx_MAC:Tx_MAC_inst|TD[3]                                                                                                                                                             ; PHY_TX[3]                                                                                                                                    ; PHY_CLK125     ;
; N/A   ; None         ; 12.772 ns  ; Tx_MAC:Tx_MAC_inst|TD[1]                                                                                                                                                             ; PHY_TX[1]                                                                                                                                    ; PHY_CLK125     ;
; N/A   ; None         ; 12.678 ns  ; MDIO:MDIO_inst|MDIO2                                                                                                                                                                 ; PHY_MDIO                                                                                                                                     ; PHY_CLK125     ;
; N/A   ; None         ; 12.547 ns  ; EEPROM:EEPROM_inst|SI                                                                                                                                                                ; SI                                                                                                                                           ; PHY_CLK125     ;
; N/A   ; None         ; 12.338 ns  ; MDIO:MDIO_inst|read[1]                                                                                                                                                               ; PHY_MDIO                                                                                                                                     ; PHY_CLK125     ;
; N/A   ; None         ; 12.110 ns  ; EEPROM:EEPROM_inst|SCK                                                                                                                                                               ; SCK                                                                                                                                          ; PHY_CLK125     ;
; N/A   ; None         ; 12.073 ns  ; Tx_MAC:Tx_MAC_inst|TD[2]                                                                                                                                                             ; PHY_TX[2]                                                                                                                                    ; PHY_CLK125     ;
; N/A   ; None         ; 12.046 ns  ; Hermes_ADC:ADC_SPI|nCS                                                                                                                                                               ; nADCCS                                                                                                                                       ; LTC2208_122MHz ;
; N/A   ; None         ; 11.725 ns  ; DACD[6]~reg0                                                                                                                                                                         ; DACD[6]                                                                                                                                      ; _122MHz        ;
; N/A   ; None         ; 11.693 ns  ; EEPROM:EEPROM_inst|CS                                                                                                                                                                ; CS                                                                                                                                           ; PHY_CLK125     ;
; N/A   ; None         ; 11.663 ns  ; Led_control:Control_LED1|LED                                                                                                                                                         ; DEBUG_LED7                                                                                                                                   ; PHY_CLK125     ;
; N/A   ; None         ; 11.660 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|ncs_reg                                                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SCE  ; PHY_CLK125     ;
; N/A   ; None         ; 11.637 ns  ; Attenuator:Attenuator_inst|ATTN_CLK                                                                                                                                                  ; ATTN_CLK                                                                                                                                     ; LTC2208_122MHz ;
; N/A   ; None         ; 11.597 ns  ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]                                                                                 ; PHY_MDC                                                                                                                                      ; PHY_CLK125     ;
; N/A   ; None         ; 11.317 ns  ; Tx_MAC:Tx_MAC_inst|Tx_CTL                                                                                                                                                            ; PHY_TX_EN                                                                                                                                    ; PHY_CLK125     ;
; N/A   ; None         ; 11.264 ns  ; Attenuator:Attenuator_inst|ATTN_DATA                                                                                                                                                 ; ATTN_DATA                                                                                                                                    ; LTC2208_122MHz ;
; N/A   ; None         ; 11.232 ns  ; DACD[9]~reg0                                                                                                                                                                         ; DACD[9]                                                                                                                                      ; _122MHz        ;
; N/A   ; None         ; 11.199 ns  ; I2S_xmit:LR|outbit                                                                                                                                                                   ; CDIN                                                                                                                                         ; LTC2208_122MHz ;
; N/A   ; None         ; 11.156 ns  ; IF_Rx_ctrl_0[0]                                                                                                                                                                      ; FPGA_PTT                                                                                                                                     ; LTC2208_122MHz ;
; N/A   ; None         ; 10.737 ns  ; DACD[0]~reg0                                                                                                                                                                         ; DACD[0]                                                                                                                                      ; _122MHz        ;
; N/A   ; None         ; 10.234 ns  ; IF_DITHER                                                                                                                                                                            ; DITH                                                                                                                                         ; LTC2208_122MHz ;
; N/A   ; None         ; 9.665 ns   ; Led_flash:Flash_LED11|LED                                                                                                                                                            ; DEBUG_LED3                                                                                                                                   ; LTC2208_122MHz ;
; N/A   ; None         ; 9.598 ns   ; DACD[5]~reg0                                                                                                                                                                         ; DACD[5]                                                                                                                                      ; _122MHz        ;
; N/A   ; None         ; 9.115 ns   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]                                                                                 ; PHY_TX_CLOCK                                                                                                                                 ; PHY_CLK125     ;
; N/A   ; None         ; 8.624 ns   ; IF_OC[2]                                                                                                                                                                             ; USEROUT2                                                                                                                                     ; LTC2208_122MHz ;
; N/A   ; None         ; 8.585 ns   ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125     ;
; N/A   ; None         ; 8.468 ns   ; DAC_ALC~reg0                                                                                                                                                                         ; DAC_ALC                                                                                                                                      ; _122MHz        ;
; N/A   ; None         ; 8.466 ns   ; DACD[1]~reg0                                                                                                                                                                         ; DACD[1]                                                                                                                                      ; _122MHz        ;
; N/A   ; None         ; 8.390 ns   ; DACD[3]~reg0                                                                                                                                                                         ; DACD[3]                                                                                                                                      ; _122MHz        ;
; N/A   ; None         ; 8.267 ns   ; HB_counter[25]                                                                                                                                                                       ; Status_LED                                                                                                                                   ; PHY_CLK125     ;
; N/A   ; None         ; 8.200 ns   ; DACD[4]~reg0                                                                                                                                                                         ; DACD[4]                                                                                                                                      ; _122MHz        ;
; N/A   ; None         ; 8.190 ns   ; DACD[13]~reg0                                                                                                                                                                        ; DACD[13]                                                                                                                                     ; _122MHz        ;
; N/A   ; None         ; 8.167 ns   ; DACD[2]~reg0                                                                                                                                                                         ; DACD[2]                                                                                                                                      ; _122MHz        ;
; N/A   ; None         ; 8.119 ns   ; DACD[7]~reg0                                                                                                                                                                         ; DACD[7]                                                                                                                                      ; _122MHz        ;
; N/A   ; None         ; 8.106 ns   ; DACD[11]~reg0                                                                                                                                                                        ; DACD[11]                                                                                                                                     ; _122MHz        ;
; N/A   ; None         ; 8.054 ns   ; Attenuator:Attenuator_inst|ATTN_LE                                                                                                                                                   ; ATTN_LE                                                                                                                                      ; LTC2208_122MHz ;
; N/A   ; None         ; 7.994 ns   ; DACD[10]~reg0                                                                                                                                                                        ; DACD[10]                                                                                                                                     ; _122MHz        ;
; N/A   ; None         ; 7.988 ns   ; DACD[12]~reg0                                                                                                                                                                        ; DACD[12]                                                                                                                                     ; _122MHz        ;
; N/A   ; None         ; 7.877 ns   ; Apollo:Apollo_inst|ApolloReset                                                                                                                                                       ; Apollo_Reset                                                                                                                                 ; LTC2208_122MHz ;
; N/A   ; None         ; 7.583 ns   ; DACD[8]~reg0                                                                                                                                                                         ; DACD[8]                                                                                                                                      ; _122MHz        ;
; N/A   ; None         ; 7.215 ns   ; Apollo:Apollo_inst|SPI_SCK                                                                                                                                                           ; SPI_SCK                                                                                                                                      ; LTC2208_122MHz ;
; N/A   ; None         ; 7.114 ns   ; Apollo:Apollo_inst|SPI_SDO                                                                                                                                                           ; SPI_SDO                                                                                                                                      ; LTC2208_122MHz ;
; N/A   ; None         ; 6.825 ns   ; TLV320_SPI:TLV|nCS                                                                                                                                                                   ; nCS                                                                                                                                          ; LTC2208_122MHz ;
; N/A   ; None         ; 6.331 ns   ; TLV320_SPI:TLV|MOSI                                                                                                                                                                  ; MOSI                                                                                                                                         ; LTC2208_122MHz ;
; N/A   ; None         ; 6.221 ns   ; TLV320_SPI:TLV|SSCK                                                                                                                                                                  ; SSCK                                                                                                                                         ; LTC2208_122MHz ;
; N/A   ; None         ; 5.687 ns   ; IF_OC[6]                                                                                                                                                                             ; USEROUT6                                                                                                                                     ; LTC2208_122MHz ;
; N/A   ; None         ; 5.631 ns   ; IF_OC[0]                                                                                                                                                                             ; USEROUT0                                                                                                                                     ; LTC2208_122MHz ;
; N/A   ; None         ; 5.601 ns   ; IF_OC[1]                                                                                                                                                                             ; USEROUT1                                                                                                                                     ; LTC2208_122MHz ;
; N/A   ; None         ; 5.485 ns   ; IF_OC[5]                                                                                                                                                                             ; USEROUT5                                                                                                                                     ; LTC2208_122MHz ;
; N/A   ; None         ; 5.432 ns   ; C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|wire_pll1_clk[0]                                                                                            ; FPGA_PLL                                                                                                                                     ; _122MHz        ;
; N/A   ; None         ; 5.427 ns   ; IF_RAND                                                                                                                                                                              ; RAND                                                                                                                                         ; LTC2208_122MHz ;
; N/A   ; None         ; 5.358 ns   ; Led_flash:Flash_LED3|LED                                                                                                                                                             ; DEBUG_LED1                                                                                                                                   ; LTC2208_122MHz ;
; N/A   ; None         ; 5.330 ns   ; IF_OC[3]                                                                                                                                                                             ; USEROUT3                                                                                                                                     ; LTC2208_122MHz ;
; N/A   ; None         ; 5.282 ns   ; IF_OC[4]                                                                                                                                                                             ; USEROUT4                                                                                                                                     ; LTC2208_122MHz ;
; N/A   ; None         ; 4.884 ns   ; Led_flash:Flash_LED4|LED                                                                                                                                                             ; DEBUG_LED2                                                                                                                                   ; LTC2208_122MHz ;
; N/A   ; None         ; 4.689 ns   ; Led_flash:Flash_LED10|LED                                                                                                                                                            ; DEBUG_LED8                                                                                                                                   ; LTC2208_122MHz ;
; N/A   ; None         ; 4.688 ns   ; Led_flash:Flash_LED1|LED                                                                                                                                                             ; DEBUG_LED5                                                                                                                                   ; LTC2208_122MHz ;
; N/A   ; None         ; 4.585 ns   ; C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated|wire_pll1_clk[0]                                                                                             ; FPGA_PLL                                                                                                                                     ; OSC_10MHZ      ;
; N/A   ; None         ; 4.575 ns   ; Led_flash:Flash_LED2|LED                                                                                                                                                             ; DEBUG_LED6                                                                                                                                   ; LTC2208_122MHz ;
; N/A   ; None         ; 4.547 ns   ; Led_flash:Flash_LED9|LED                                                                                                                                                             ; DEBUG_LED10                                                                                                                                  ; LTC2208_122MHz ;
; N/A   ; None         ; 4.321 ns   ; Led_flash:Flash_LED8|LED                                                                                                                                                             ; DEBUG_LED9                                                                                                                                   ; LTC2208_122MHz ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------+


+---------------------------------------------------------------+
; tpd                                                           ;
+-------+-------------------+-----------------+-------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To      ;
+-------+-------------------+-----------------+-------+---------+
; N/A   ; None              ; 11.305 ns       ; MODE2 ; SPI_SCK ;
; N/A   ; None              ; 10.822 ns       ; MODE2 ; SPI_SDO ;
+-------+-------------------+-----------------+-------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From                                                                                                                                          ; To                                                                                                                                                        ; To Clock       ;
+-----------------------------------------+-----------------------------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; N/A                                     ; None                                                ; 1.655 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DATA0 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[0]                              ; PHY_CLK125     ;
; N/A                                     ; None                                                ; 0.822 ns  ; PHY_MDIO                                                                                                                                      ; MDIO:MDIO_inst|temp_reg_data[0]                                                                                                                           ; PHY_CLK125     ;
; N/A                                     ; None                                                ; 0.004 ns  ; SO                                                                                                                                            ; EEPROM:EEPROM_inst|This_IP[0]                                                                                                                             ; PHY_CLK125     ;
; N/A                                     ; None                                                ; -0.029 ns ; SO                                                                                                                                            ; EEPROM:EEPROM_inst|This_MAC[0]                                                                                                                            ; PHY_CLK125     ;
; N/A                                     ; None                                                ; -1.766 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_1[10]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -1.768 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_1[9]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -1.770 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_3[10]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -1.772 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_3[2]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -1.773 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_3[9]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -1.773 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_3[7]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -1.831 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_6[8]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -1.964 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_1[3]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -1.966 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_5[11]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -1.967 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_5[0]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -1.967 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_5[6]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -1.972 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_5[4]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -1.973 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_5[5]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.002 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_1[8]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.002 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_1[11]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.010 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_3[0]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.014 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_3[8]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.107 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_5[2]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.107 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_5[3]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.108 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_5[9]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.110 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_5[8]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.246 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_1[0]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.247 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_1[1]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.247 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_1[7]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.252 ns ; PHY_RX[2]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[6]                                                                                                                            ; PHY_RX_CLOCK   ;
; N/A                                     ; None                                                ; -2.294 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_1[2]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.299 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_5[7]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.300 ns ; INA[11]                                                                                                                                       ; temp_ADC[11]                                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.306 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_3[3]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.309 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_5[10]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.312 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_5[1]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.337 ns ; INA[2]                                                                                                                                        ; temp_ADC[2]                                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.358 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_1[6]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.362 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_3[5]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.370 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_3[1]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.370 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_3[11]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.371 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_3[6]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.374 ns ; INA[3]                                                                                                                                        ; temp_ADC[3]                                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.419 ns ; INA[12]                                                                                                                                       ; temp_ADC[12]                                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.435 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_6[4]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.436 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_6[5]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.438 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_2[8]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.438 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_2[9]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.439 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_6[9]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.439 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_6[10]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.457 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_2[3]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.537 ns ; INA[1]                                                                                                                                        ; temp_ADC[1]                                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.568 ns ; INA[13]                                                                                                                                       ; temp_ADC[13]                                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.571 ns ; INA[15]                                                                                                                                       ; temp_ADC[15]                                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.580 ns ; INA[9]                                                                                                                                        ; temp_ADC[9]                                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.612 ns ; INA[4]                                                                                                                                        ; temp_ADC[4]                                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.614 ns ; INA[14]                                                                                                                                       ; temp_ADC[14]                                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.656 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_4[3]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.665 ns ; INA[10]                                                                                                                                       ; temp_ADC[10]                                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.679 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_2[7]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.679 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_2[10]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.680 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_2[2]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.709 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_6[6]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.714 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_6[3]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.730 ns ; PHY_RX[2]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                                                            ; PHY_RX_CLOCK   ;
; N/A                                     ; None                                                ; -2.732 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_4[8]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.732 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_4[9]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.740 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_4[1]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.752 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_1[4]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.754 ns ; PHY_RX[3]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[7]                                                                                                                            ; PHY_RX_CLOCK   ;
; N/A                                     ; None                                                ; -2.766 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_4[7]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.767 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_4[11]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.771 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_4[10]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.778 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_6[0]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.778 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_6[2]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.843 ns ; INA[0]                                                                                                                                        ; temp_ADC[8]                                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.847 ns ; INA[0]                                                                                                                                        ; temp_ADC[13]                                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.853 ns ; INA[0]                                                                                                                                        ; temp_ADC[5]                                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.858 ns ; INA[0]                                                                                                                                        ; temp_ADC[6]                                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.865 ns ; CDOUT                                                                                                                                         ; I2S_rcv:MIC|d0                                                                                                                                            ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.867 ns ; INA[0]                                                                                                                                        ; temp_ADC[1]                                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.868 ns ; INA[0]                                                                                                                                        ; temp_ADC[12]                                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.868 ns ; INA[0]                                                                                                                                        ; temp_ADC[7]                                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.868 ns ; PHY_RX[1]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[5]                                                                                                                            ; PHY_RX_CLOCK   ;
; N/A                                     ; None                                                ; -2.869 ns ; INA[0]                                                                                                                                        ; temp_ADC[4]                                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.870 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_4[6]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.898 ns ; INA[0]                                                                                                                                        ; temp_ADC[0]                                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.911 ns ; INA[5]                                                                                                                                        ; temp_ADC[5]                                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.919 ns ; INA[7]                                                                                                                                        ; temp_ADC[7]                                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.945 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_2[6]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.958 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_2[0]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.958 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_2[11]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.967 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_3[4]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.989 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_4[5]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -2.999 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_1[5]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -3.000 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_4[2]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -3.006 ns ; INA[0]                                                                                                                                        ; temp_ADC[15]                                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -3.008 ns ; INA[0]                                                                                                                                        ; temp_ADC[3]                                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -3.011 ns ; INA[0]                                                                                                                                        ; temp_ADC[10]                                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -3.026 ns ; INA[0]                                                                                                                                        ; temp_ADC[9]                                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -3.027 ns ; INA[0]                                                                                                                                        ; temp_ADC[2]                                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -3.028 ns ; INA[0]                                                                                                                                        ; temp_ADC[11]                                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -3.031 ns ; INA[0]                                                                                                                                        ; temp_ADC[14]                                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -3.038 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_4[0]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -3.038 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_4[4]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -3.070 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_2[4]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -3.072 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_2[1]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -3.074 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_2[5]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -3.091 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_6[7]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -3.122 ns ; INA[8]                                                                                                                                        ; temp_ADC[8]                                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -3.131 ns ; PHY_RX[0]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                                                            ; PHY_RX_CLOCK   ;
; N/A                                     ; None                                                ; -3.133 ns ; Apollo_Status                                                                                                                                 ; Apollo:Apollo_inst|state[3]                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -3.134 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_6[11]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -3.136 ns ; ADCMISO                                                                                                                                       ; Hermes_ADC:ADC_SPI|temp_6[1]                                                                                                                              ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -3.150 ns ; PHY_RX[1]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[1]                                                                                                                            ; PHY_RX_CLOCK   ;
; N/A                                     ; None                                                ; -3.238 ns ; INA[6]                                                                                                                                        ; temp_ADC[6]                                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -3.314 ns ; Apollo_Status                                                                                                                                 ; Apollo:Apollo_inst|state[0]                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -3.607 ns ; PHY_RX[0]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[4]                                                                                                                            ; PHY_RX_CLOCK   ;
; N/A                                     ; None                                                ; -3.631 ns ; PHY_RX[3]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                                                            ; PHY_RX_CLOCK   ;
; N/A                                     ; None                                                ; -3.942 ns ; Apollo_Status                                                                                                                                 ; Apollo:Apollo_inst|statusCount[0]                                                                                                                         ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -3.942 ns ; Apollo_Status                                                                                                                                 ; Apollo:Apollo_inst|statusCount[7]                                                                                                                         ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -3.942 ns ; Apollo_Status                                                                                                                                 ; Apollo:Apollo_inst|statusCount[6]                                                                                                                         ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -3.942 ns ; Apollo_Status                                                                                                                                 ; Apollo:Apollo_inst|statusCount[5]                                                                                                                         ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -3.942 ns ; Apollo_Status                                                                                                                                 ; Apollo:Apollo_inst|statusCount[4]                                                                                                                         ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -3.942 ns ; Apollo_Status                                                                                                                                 ; Apollo:Apollo_inst|statusCount[3]                                                                                                                         ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -3.942 ns ; Apollo_Status                                                                                                                                 ; Apollo:Apollo_inst|statusCount[1]                                                                                                                         ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -3.942 ns ; Apollo_Status                                                                                                                                 ; Apollo:Apollo_inst|statusCount[2]                                                                                                                         ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -3.957 ns ; RX_DV                                                                                                                                         ; Rx_MAC:Rx_MAC_inst|PHY_byte[1]                                                                                                                            ; PHY_RX_CLOCK   ;
; N/A                                     ; None                                                ; -3.957 ns ; RX_DV                                                                                                                                         ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                                                            ; PHY_RX_CLOCK   ;
; N/A                                     ; None                                                ; -3.957 ns ; RX_DV                                                                                                                                         ; Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                                                            ; PHY_RX_CLOCK   ;
; N/A                                     ; None                                                ; -3.957 ns ; RX_DV                                                                                                                                         ; Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                                                            ; PHY_RX_CLOCK   ;
; N/A                                     ; None                                                ; -3.997 ns ; Apollo_Status                                                                                                                                 ; Apollo:Apollo_inst|state[4]                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -4.146 ns ; Apollo_Status                                                                                                                                 ; Apollo:Apollo_inst|state[2]                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -4.441 ns ; RX_DV                                                                                                                                         ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                         ; PHY_RX_CLOCK   ;
; N/A                                     ; None                                                ; -4.504 ns ; KEY_DOT                                                                                                                                       ; debounce:de_dot|pb_history[0]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -4.560 ns ; Apollo_Status                                                                                                                                 ; Apollo:Apollo_inst|state[1]                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -5.207 ns ; PTT                                                                                                                                           ; Apollo:Apollo_inst|lastPTT                                                                                                                                ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -5.417 ns ; PTT                                                                                                                                           ; debounce:de_PTT|pb_history[0]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -5.626 ns ; PTT                                                                                                                                           ; Apollo:Apollo_inst|renewPTT                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -5.789 ns ; RX_DV                                                                                                                                         ; Led_flash:Flash_LED1|counter[6]                                                                                                                           ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -5.789 ns ; RX_DV                                                                                                                                         ; Led_flash:Flash_LED1|counter[5]                                                                                                                           ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -5.789 ns ; RX_DV                                                                                                                                         ; Led_flash:Flash_LED1|counter[7]                                                                                                                           ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -5.789 ns ; RX_DV                                                                                                                                         ; Led_flash:Flash_LED1|counter[4]                                                                                                                           ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -5.789 ns ; RX_DV                                                                                                                                         ; Led_flash:Flash_LED1|counter[11]                                                                                                                          ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -5.789 ns ; RX_DV                                                                                                                                         ; Led_flash:Flash_LED1|counter[8]                                                                                                                           ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -5.789 ns ; RX_DV                                                                                                                                         ; Led_flash:Flash_LED1|counter[9]                                                                                                                           ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -5.789 ns ; RX_DV                                                                                                                                         ; Led_flash:Flash_LED1|counter[10]                                                                                                                          ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -5.789 ns ; RX_DV                                                                                                                                         ; Led_flash:Flash_LED1|counter[1]                                                                                                                           ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -5.789 ns ; RX_DV                                                                                                                                         ; Led_flash:Flash_LED1|counter[3]                                                                                                                           ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -5.789 ns ; RX_DV                                                                                                                                         ; Led_flash:Flash_LED1|counter[0]                                                                                                                           ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -5.789 ns ; RX_DV                                                                                                                                         ; Led_flash:Flash_LED1|counter[2]                                                                                                                           ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -5.815 ns ; MODE2                                                                                                                                         ; Apollo:Apollo_inst|state[0]                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -5.834 ns ; MODE2                                                                                                                                         ; Apollo:Apollo_inst|state[1]                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -5.856 ns ; MODE2                                                                                                                                         ; Apollo:Apollo_inst|state[2]                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -5.912 ns ; RX_DV                                                                                                                                         ; Led_flash:Flash_LED1|LED                                                                                                                                  ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -5.912 ns ; RX_DV                                                                                                                                         ; Led_flash:Flash_LED1|counter[21]                                                                                                                          ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -5.912 ns ; RX_DV                                                                                                                                         ; Led_flash:Flash_LED1|counter[22]                                                                                                                          ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -5.912 ns ; RX_DV                                                                                                                                         ; Led_flash:Flash_LED1|counter[23]                                                                                                                          ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -5.912 ns ; RX_DV                                                                                                                                         ; Led_flash:Flash_LED1|counter[20]                                                                                                                          ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -5.912 ns ; RX_DV                                                                                                                                         ; Led_flash:Flash_LED1|counter[18]                                                                                                                          ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -5.912 ns ; RX_DV                                                                                                                                         ; Led_flash:Flash_LED1|counter[17]                                                                                                                          ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -5.912 ns ; RX_DV                                                                                                                                         ; Led_flash:Flash_LED1|counter[19]                                                                                                                          ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -5.912 ns ; RX_DV                                                                                                                                         ; Led_flash:Flash_LED1|counter[16]                                                                                                                          ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -5.912 ns ; RX_DV                                                                                                                                         ; Led_flash:Flash_LED1|counter[15]                                                                                                                          ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -5.912 ns ; RX_DV                                                                                                                                         ; Led_flash:Flash_LED1|counter[13]                                                                                                                          ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -5.912 ns ; RX_DV                                                                                                                                         ; Led_flash:Flash_LED1|counter[14]                                                                                                                          ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -5.912 ns ; RX_DV                                                                                                                                         ; Led_flash:Flash_LED1|counter[12]                                                                                                                          ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -6.015 ns ; KEY_DASH                                                                                                                                      ; debounce:de_dash|pb_history[0]                                                                                                                            ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -6.219 ns ; MODE2                                                                                                                                         ; Apollo:Apollo_inst|state[3]                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -6.351 ns ; PTT                                                                                                                                           ; Apollo:Apollo_inst|state[3]                                                                                                                               ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -6.591 ns ; PTT                                                                                                                                           ; Apollo:Apollo_inst|timeoutCount[0]                                                                                                                        ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -6.591 ns ; PTT                                                                                                                                           ; Apollo:Apollo_inst|timeoutCount[1]                                                                                                                        ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -6.591 ns ; PTT                                                                                                                                           ; Apollo:Apollo_inst|timeoutCount[4]                                                                                                                        ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -6.591 ns ; PTT                                                                                                                                           ; Apollo:Apollo_inst|timeoutCount[2]                                                                                                                        ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -6.591 ns ; PTT                                                                                                                                           ; Apollo:Apollo_inst|timeoutCount[3]                                                                                                                        ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -6.591 ns ; PTT                                                                                                                                           ; Apollo:Apollo_inst|timeoutCount[5]                                                                                                                        ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -6.591 ns ; PTT                                                                                                                                           ; Apollo:Apollo_inst|timeoutCount[14]                                                                                                                       ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -6.591 ns ; PTT                                                                                                                                           ; Apollo:Apollo_inst|timeoutCount[15]                                                                                                                       ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -6.591 ns ; PTT                                                                                                                                           ; Apollo:Apollo_inst|timeoutCount[12]                                                                                                                       ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -6.591 ns ; PTT                                                                                                                                           ; Apollo:Apollo_inst|timeoutCount[11]                                                                                                                       ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -6.591 ns ; PTT                                                                                                                                           ; Apollo:Apollo_inst|timeoutCount[13]                                                                                                                       ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -6.591 ns ; PTT                                                                                                                                           ; Apollo:Apollo_inst|timeoutCount[10]                                                                                                                       ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -6.591 ns ; PTT                                                                                                                                           ; Apollo:Apollo_inst|timeoutCount[7]                                                                                                                        ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -6.591 ns ; PTT                                                                                                                                           ; Apollo:Apollo_inst|timeoutCount[9]                                                                                                                        ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -6.591 ns ; PTT                                                                                                                                           ; Apollo:Apollo_inst|timeoutCount[8]                                                                                                                        ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -6.591 ns ; PTT                                                                                                                                           ; Apollo:Apollo_inst|timeoutCount[6]                                                                                                                        ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -6.623 ns ; PTT                                                                                                                                           ; Apollo:Apollo_inst|msCount[4]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -6.623 ns ; PTT                                                                                                                                           ; Apollo:Apollo_inst|msCount[2]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -6.623 ns ; PTT                                                                                                                                           ; Apollo:Apollo_inst|msCount[1]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -6.623 ns ; PTT                                                                                                                                           ; Apollo:Apollo_inst|msCount[0]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -6.623 ns ; PTT                                                                                                                                           ; Apollo:Apollo_inst|msCount[3]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -6.627 ns ; OVERFLOW                                                                                                                                      ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a0~porta_datain_reg0 ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -6.644 ns ; PTT                                                                                                                                           ; Apollo:Apollo_inst|message[2]                                                                                                                             ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -6.666 ns ; MODE2                                                                                                                                         ; Apollo:Apollo_inst|timeoutCount[0]                                                                                                                        ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -6.666 ns ; MODE2                                                                                                                                         ; Apollo:Apollo_inst|timeoutCount[1]                                                                                                                        ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -6.666 ns ; MODE2                                                                                                                                         ; Apollo:Apollo_inst|timeoutCount[4]                                                                                                                        ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -6.666 ns ; MODE2                                                                                                                                         ; Apollo:Apollo_inst|timeoutCount[2]                                                                                                                        ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -6.666 ns ; MODE2                                                                                                                                         ; Apollo:Apollo_inst|timeoutCount[3]                                                                                                                        ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -6.666 ns ; MODE2                                                                                                                                         ; Apollo:Apollo_inst|timeoutCount[5]                                                                                                                        ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -6.666 ns ; MODE2                                                                                                                                         ; Apollo:Apollo_inst|timeoutCount[14]                                                                                                                       ; LTC2208_122MHz ;
; N/A                                     ; None                                                ; -6.666 ns ; MODE2                                                                                                                                         ; Apollo:Apollo_inst|timeoutCount[15]                                                                                                                       ; LTC2208_122MHz ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                                                                                                                                               ;                                                                                                                                                           ;                ;
+-----------------------------------------+-----------------------------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin                              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+----------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; CBCLK                            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; CLRCIN                           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; CDIN                             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Status_LED                       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FPGA_PTT                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; CMCLK                            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; CLRCOUT                          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATTN_CLK                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATTN_DATA                        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATTN_LE                          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAND                             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PGA                              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DITH                             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SHDN                             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; USEROUT0                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; USEROUT1                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; USEROUT2                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; USEROUT3                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; USEROUT4                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; USEROUT5                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; USEROUT6                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FPGA_PLL                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; CMODE                            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; nCS                              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; MOSI                             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SSCK                             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DAC_ALC                          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DACD[0]                          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DACD[1]                          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DACD[2]                          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DACD[3]                          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DACD[4]                          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DACD[5]                          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DACD[6]                          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DACD[7]                          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DACD[8]                          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DACD[9]                          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DACD[10]                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DACD[11]                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DACD[12]                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DACD[13]                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SPI_SDO                          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SPI_SCK                          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SPI_TX_LOAD                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SPI_RX_LOAD                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ADCMOSI                          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ADCCLK                           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; nADCCS                           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DEBUG_LED1                       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DEBUG_LED2                       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DEBUG_LED3                       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DEBUG_LED4                       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DEBUG_LED5                       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DEBUG_LED6                       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DEBUG_LED7                       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DEBUG_LED8                       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DEBUG_LED9                       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DEBUG_LED10                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX[0]                        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX[1]                        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX[2]                        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX[3]                        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX_CLOCK                     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX_EN                        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_MDC                          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_RESET_N                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Apollo_Reset                     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SCK                              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SI                               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; CS                               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; NCONFIG                          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ANT_TUNE                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; cycloneii_asmiblock2~ALTERA_DCLK ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; cycloneii_asmiblock2~ALTERA_SCE  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; cycloneii_asmiblock2~ALTERA_SDO  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_MDIO                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+----------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+--------------------------------------------------------------------------------------+
; Input Transition Times                                                               ;
+-----------------------------------+--------------+-----------------+-----------------+
; Pin                               ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------------------------+--------------+-----------------+-----------------+
; SPI_SDI                           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; IO1                               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; IO2                               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; IO8                               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PHY_INT_N                         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CLK_25MHZ                         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PHY_MDIO                          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; MODE2                             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; LTC2208_122MHz                    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PHY_CLK125                        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; OSC_10MHZ                         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; _122MHz                           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; RX_DV                             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PTT                               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; Apollo_Status                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PHY_RX_CLOCK                      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SO                                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cycloneii_asmiblock2~ALTERA_DATA0 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PHY_RX[0]                         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PHY_RX[2]                         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PHY_RX[1]                         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PHY_RX[3]                         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; OVERFLOW                          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; IO4                               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; IO5                               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; IO6                               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ADCMISO                           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KEY_DASH                          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KEY_DOT                           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CDOUT                             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA[0]                            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA[15]                           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA[14]                           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA[13]                           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA[12]                           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA[11]                           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA[10]                           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA[9]                            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA[8]                            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA[7]                            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA[6]                            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA[5]                            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA[4]                            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA[3]                            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA[2]                            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA[1]                            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-----------------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CBCLK                            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; CLRCIN                           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; CDIN                             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; Status_LED                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; FPGA_PTT                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.08 V              ; -0.0012 V           ; 0.08 V                               ; 0.145 V                              ; 7.32e-009 s                 ; 7.58e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.08 V             ; -0.0012 V          ; 0.08 V                              ; 0.145 V                             ; 7.32e-009 s                ; 7.58e-009 s                ; Yes                       ; Yes                       ;
; CMCLK                            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.08 V              ; -0.0012 V           ; 0.08 V                               ; 0.145 V                              ; 7.32e-009 s                 ; 7.58e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.08 V             ; -0.0012 V          ; 0.08 V                              ; 0.145 V                             ; 7.32e-009 s                ; 7.58e-009 s                ; Yes                       ; Yes                       ;
; CLRCOUT                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; ATTN_CLK                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.08 V              ; -0.000635 V         ; 0.089 V                              ; 0.161 V                              ; 7.68e-009 s                 ; 7.97e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.08 V             ; -0.000635 V        ; 0.089 V                             ; 0.161 V                             ; 7.68e-009 s                ; 7.97e-009 s                ; Yes                       ; Yes                       ;
; ATTN_DATA                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.08 V              ; -0.000635 V         ; 0.089 V                              ; 0.161 V                              ; 7.68e-009 s                 ; 7.97e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.08 V             ; -0.000635 V        ; 0.089 V                             ; 0.161 V                             ; 7.68e-009 s                ; 7.97e-009 s                ; Yes                       ; Yes                       ;
; ATTN_LE                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; RAND                             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.09 V              ; -0.0107 V           ; 0.146 V                              ; 0.189 V                              ; 1.76e-009 s                 ; 1.77e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.09 V             ; -0.0107 V          ; 0.146 V                             ; 0.189 V                             ; 1.76e-009 s                ; 1.77e-009 s                ; Yes                       ; Yes                       ;
; PGA                              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.09 V              ; -0.0107 V           ; 0.146 V                              ; 0.189 V                              ; 1.76e-009 s                 ; 1.77e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.09 V             ; -0.0107 V          ; 0.146 V                             ; 0.189 V                             ; 1.76e-009 s                ; 1.77e-009 s                ; Yes                       ; Yes                       ;
; DITH                             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.08 V              ; -0.0012 V           ; 0.08 V                               ; 0.145 V                              ; 7.32e-009 s                 ; 7.58e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.08 V             ; -0.0012 V          ; 0.08 V                              ; 0.145 V                             ; 7.32e-009 s                ; 7.58e-009 s                ; Yes                       ; Yes                       ;
; SHDN                             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; USEROUT0                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.09 V              ; -0.0107 V           ; 0.146 V                              ; 0.189 V                              ; 1.76e-009 s                 ; 1.77e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.09 V             ; -0.0107 V          ; 0.146 V                             ; 0.189 V                             ; 1.76e-009 s                ; 1.77e-009 s                ; Yes                       ; Yes                       ;
; USEROUT1                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.09 V              ; -0.0107 V           ; 0.146 V                              ; 0.189 V                              ; 1.76e-009 s                 ; 1.77e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.09 V             ; -0.0107 V          ; 0.146 V                             ; 0.189 V                             ; 1.76e-009 s                ; 1.77e-009 s                ; Yes                       ; Yes                       ;
; USEROUT2                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.08 V              ; -0.000635 V         ; 0.089 V                              ; 0.161 V                              ; 7.68e-009 s                 ; 7.97e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.08 V             ; -0.000635 V        ; 0.089 V                             ; 0.161 V                             ; 7.68e-009 s                ; 7.97e-009 s                ; Yes                       ; Yes                       ;
; USEROUT3                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.09 V              ; -0.0107 V           ; 0.146 V                              ; 0.189 V                              ; 1.76e-009 s                 ; 1.77e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.09 V             ; -0.0107 V          ; 0.146 V                             ; 0.189 V                             ; 1.76e-009 s                ; 1.77e-009 s                ; Yes                       ; Yes                       ;
; USEROUT4                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.09 V              ; -0.0107 V           ; 0.146 V                              ; 0.189 V                              ; 1.76e-009 s                 ; 1.77e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.09 V             ; -0.0107 V          ; 0.146 V                             ; 0.189 V                             ; 1.76e-009 s                ; 1.77e-009 s                ; Yes                       ; Yes                       ;
; USEROUT5                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.09 V              ; -0.013 V            ; 0.091 V                              ; 0.178 V                              ; 1.33e-009 s                 ; 1.36e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.09 V             ; -0.013 V           ; 0.091 V                             ; 0.178 V                             ; 1.33e-009 s                ; 1.36e-009 s                ; Yes                       ; Yes                       ;
; USEROUT6                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.09 V              ; -0.013 V            ; 0.091 V                              ; 0.178 V                              ; 1.33e-009 s                 ; 1.36e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.09 V             ; -0.013 V           ; 0.091 V                             ; 0.178 V                             ; 1.33e-009 s                ; 1.36e-009 s                ; Yes                       ; Yes                       ;
; FPGA_PLL                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.09 V              ; -0.0107 V           ; 0.146 V                              ; 0.189 V                              ; 1.76e-009 s                 ; 1.77e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.09 V             ; -0.0107 V          ; 0.146 V                             ; 0.189 V                             ; 1.76e-009 s                ; 1.77e-009 s                ; Yes                       ; Yes                       ;
; CMODE                            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.08 V              ; -0.0012 V           ; 0.08 V                               ; 0.145 V                              ; 7.32e-009 s                 ; 7.58e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.08 V             ; -0.0012 V          ; 0.08 V                              ; 0.145 V                             ; 7.32e-009 s                ; 7.58e-009 s                ; Yes                       ; Yes                       ;
; nCS                              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; MOSI                             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; SSCK                             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; DAC_ALC                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.09 V              ; -0.0107 V           ; 0.146 V                              ; 0.189 V                              ; 1.76e-009 s                 ; 1.77e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.09 V             ; -0.0107 V          ; 0.146 V                             ; 0.189 V                             ; 1.76e-009 s                ; 1.77e-009 s                ; Yes                       ; Yes                       ;
; DACD[0]                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.08 V              ; -0.0012 V           ; 0.08 V                               ; 0.145 V                              ; 7.32e-009 s                 ; 7.58e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.08 V             ; -0.0012 V          ; 0.08 V                              ; 0.145 V                             ; 7.32e-009 s                ; 7.58e-009 s                ; Yes                       ; Yes                       ;
; DACD[1]                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; DACD[2]                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; DACD[3]                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; DACD[4]                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; DACD[5]                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; DACD[6]                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.08 V              ; -0.0012 V           ; 0.08 V                               ; 0.145 V                              ; 7.32e-009 s                 ; 7.58e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.08 V             ; -0.0012 V          ; 0.08 V                              ; 0.145 V                             ; 7.32e-009 s                ; 7.58e-009 s                ; Yes                       ; Yes                       ;
; DACD[7]                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; DACD[8]                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; DACD[9]                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.08 V              ; -0.0012 V           ; 0.08 V                               ; 0.145 V                              ; 7.32e-009 s                 ; 7.58e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.08 V             ; -0.0012 V          ; 0.08 V                              ; 0.145 V                             ; 7.32e-009 s                ; 7.58e-009 s                ; Yes                       ; Yes                       ;
; DACD[10]                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; DACD[11]                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; DACD[12]                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; DACD[13]                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; SPI_SDO                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; SPI_SCK                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; SPI_TX_LOAD                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; SPI_RX_LOAD                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.08 V              ; -0.0012 V           ; 0.08 V                               ; 0.145 V                              ; 7.32e-009 s                 ; 7.58e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.08 V             ; -0.0012 V          ; 0.08 V                              ; 0.145 V                             ; 7.32e-009 s                ; 7.58e-009 s                ; Yes                       ; Yes                       ;
; ADCMOSI                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; ADCCLK                           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; nADCCS                           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; DEBUG_LED1                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.09 V              ; -0.0107 V           ; 0.146 V                              ; 0.189 V                              ; 1.76e-009 s                 ; 1.77e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.09 V             ; -0.0107 V          ; 0.146 V                             ; 0.189 V                             ; 1.76e-009 s                ; 1.77e-009 s                ; Yes                       ; Yes                       ;
; DEBUG_LED2                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; DEBUG_LED3                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.08 V              ; -0.000635 V         ; 0.089 V                              ; 0.161 V                              ; 7.68e-009 s                 ; 7.97e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.08 V             ; -0.000635 V        ; 0.089 V                             ; 0.161 V                             ; 7.68e-009 s                ; 7.97e-009 s                ; Yes                       ; Yes                       ;
; DEBUG_LED4                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.08 V              ; -0.000635 V         ; 0.089 V                              ; 0.161 V                              ; 7.68e-009 s                 ; 7.97e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.08 V             ; -0.000635 V        ; 0.089 V                             ; 0.161 V                             ; 7.68e-009 s                ; 7.97e-009 s                ; Yes                       ; Yes                       ;
; DEBUG_LED5                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; DEBUG_LED6                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.09 V              ; -0.0107 V           ; 0.146 V                              ; 0.189 V                              ; 1.76e-009 s                 ; 1.77e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.09 V             ; -0.0107 V          ; 0.146 V                             ; 0.189 V                             ; 1.76e-009 s                ; 1.77e-009 s                ; Yes                       ; Yes                       ;
; DEBUG_LED7                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; DEBUG_LED8                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; DEBUG_LED9                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; DEBUG_LED10                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; PHY_TX[0]                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.08 V              ; -0.000635 V         ; 0.089 V                              ; 0.161 V                              ; 7.68e-009 s                 ; 7.97e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.08 V             ; -0.000635 V        ; 0.089 V                             ; 0.161 V                             ; 7.68e-009 s                ; 7.97e-009 s                ; Yes                       ; Yes                       ;
; PHY_TX[1]                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.09 V              ; -0.0107 V           ; 0.146 V                              ; 0.189 V                              ; 1.76e-009 s                 ; 1.77e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.09 V             ; -0.0107 V          ; 0.146 V                             ; 0.189 V                             ; 1.76e-009 s                ; 1.77e-009 s                ; Yes                       ; Yes                       ;
; PHY_TX[2]                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.09 V              ; -0.0107 V           ; 0.146 V                              ; 0.189 V                              ; 1.76e-009 s                 ; 1.77e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.09 V             ; -0.0107 V          ; 0.146 V                             ; 0.189 V                             ; 1.76e-009 s                ; 1.77e-009 s                ; Yes                       ; Yes                       ;
; PHY_TX[3]                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.09 V              ; -0.0107 V           ; 0.146 V                              ; 0.189 V                              ; 1.76e-009 s                 ; 1.77e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.09 V             ; -0.0107 V          ; 0.146 V                             ; 0.189 V                             ; 1.76e-009 s                ; 1.77e-009 s                ; Yes                       ; Yes                       ;
; PHY_TX_CLOCK                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.09 V              ; -0.0107 V           ; 0.146 V                              ; 0.189 V                              ; 1.76e-009 s                 ; 1.77e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.09 V             ; -0.0107 V          ; 0.146 V                             ; 0.189 V                             ; 1.76e-009 s                ; 1.77e-009 s                ; Yes                       ; Yes                       ;
; PHY_TX_EN                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.09 V              ; -0.0107 V           ; 0.146 V                              ; 0.189 V                              ; 1.76e-009 s                 ; 1.77e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.09 V             ; -0.0107 V          ; 0.146 V                             ; 0.189 V                             ; 1.76e-009 s                ; 1.77e-009 s                ; Yes                       ; Yes                       ;
; PHY_MDC                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.09 V              ; -0.013 V            ; 0.091 V                              ; 0.178 V                              ; 1.33e-009 s                 ; 1.36e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.09 V             ; -0.013 V           ; 0.091 V                             ; 0.178 V                             ; 1.33e-009 s                ; 1.36e-009 s                ; Yes                       ; Yes                       ;
; PHY_RESET_N                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.08 V              ; -0.000635 V         ; 0.089 V                              ; 0.161 V                              ; 7.68e-009 s                 ; 7.97e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.08 V             ; -0.000635 V        ; 0.089 V                             ; 0.161 V                             ; 7.68e-009 s                ; 7.97e-009 s                ; Yes                       ; Yes                       ;
; Apollo_Reset                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.08 V              ; -0.0012 V           ; 0.08 V                               ; 0.145 V                              ; 7.32e-009 s                 ; 7.58e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.08 V             ; -0.0012 V          ; 0.08 V                              ; 0.145 V                             ; 7.32e-009 s                ; 7.58e-009 s                ; Yes                       ; Yes                       ;
; SCK                              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; SI                               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.09 V              ; -0.0107 V           ; 0.146 V                              ; 0.189 V                              ; 1.76e-009 s                 ; 1.77e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.09 V             ; -0.0107 V          ; 0.146 V                             ; 0.189 V                             ; 1.76e-009 s                ; 1.77e-009 s                ; Yes                       ; Yes                       ;
; CS                               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; NCONFIG                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.08 V              ; -0.0012 V           ; 0.08 V                               ; 0.145 V                              ; 7.32e-009 s                 ; 7.58e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.08 V             ; -0.0012 V          ; 0.08 V                              ; 0.145 V                             ; 7.32e-009 s                ; 7.58e-009 s                ; Yes                       ; Yes                       ;
; ANT_TUNE                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; cycloneii_asmiblock2~ALTERA_DCLK ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-007 V                  ; 3.13 V              ; -0.0396 V           ; 0.18 V                               ; 0.073 V                              ; 4.81e-010 s                 ; 4.67e-010 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-007 V                 ; 3.13 V             ; -0.0396 V          ; 0.18 V                              ; 0.073 V                             ; 4.81e-010 s                ; 4.67e-010 s                ; Yes                       ; Yes                       ;
; cycloneii_asmiblock2~ALTERA_SCE  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.23e-006 V                  ; 3.08 V              ; 1.23e-006 V         ; 0.072 V                              ; 0.254 V                              ; 2.59e-009 s                 ; 2.63e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.23e-006 V                 ; 3.08 V             ; 1.23e-006 V        ; 0.072 V                             ; 0.254 V                             ; 2.59e-009 s                ; 2.63e-009 s                ; Yes                       ; Yes                       ;
; cycloneii_asmiblock2~ALTERA_SDO  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.23e-006 V                  ; 3.08 V              ; 1.23e-006 V         ; 0.072 V                              ; 0.254 V                              ; 2.59e-009 s                 ; 2.63e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.23e-006 V                 ; 3.08 V             ; 1.23e-006 V        ; 0.072 V                             ; 0.254 V                             ; 2.59e-009 s                ; 2.63e-009 s                ; Yes                       ; Yes                       ;
; PHY_MDIO                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.09 V              ; -0.013 V            ; 0.091 V                              ; 0.178 V                              ; 1.33e-009 s                 ; 1.36e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.09 V             ; -0.013 V           ; 0.091 V                             ; 0.178 V                             ; 1.33e-009 s                ; 1.36e-009 s                ; Yes                       ; Yes                       ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CBCLK        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; CLRCIN       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; CDIN         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; Status_LED   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; FPGA_PTT     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.47 V              ; -0.0076 V           ; 0.323 V                              ; 0.334 V                              ; 4.77e-009 s                 ; 5.17e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 3.1e-007 V                  ; 3.47 V             ; -0.0076 V          ; 0.323 V                             ; 0.334 V                             ; 4.77e-009 s                ; 5.17e-009 s                ; No                        ; No                        ;
; CMCLK        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.47 V              ; -0.0076 V           ; 0.323 V                              ; 0.334 V                              ; 4.77e-009 s                 ; 5.17e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 3.1e-007 V                  ; 3.47 V             ; -0.0076 V          ; 0.323 V                             ; 0.334 V                             ; 4.77e-009 s                ; 5.17e-009 s                ; No                        ; No                        ;
; CLRCOUT      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; ATTN_CLK     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.47 V              ; -0.00708 V          ; 0.326 V                              ; 0.34 V                               ; 5.02e-009 s                 ; 5.43e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.47 V             ; -0.00708 V         ; 0.326 V                             ; 0.34 V                              ; 5.02e-009 s                ; 5.43e-009 s                ; No                        ; No                        ;
; ATTN_DATA    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.47 V              ; -0.00708 V          ; 0.326 V                              ; 0.34 V                               ; 5.02e-009 s                 ; 5.43e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.47 V             ; -0.00708 V         ; 0.326 V                             ; 0.34 V                              ; 5.02e-009 s                ; 5.43e-009 s                ; No                        ; No                        ;
; ATTN_LE      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; RAND         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.5 V               ; -0.042 V            ; 0.297 V                              ; 0.24 V                               ; 1.12e-009 s                 ; 1.29e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.5 V              ; -0.042 V           ; 0.297 V                             ; 0.24 V                              ; 1.12e-009 s                ; 1.29e-009 s                ; No                        ; No                        ;
; PGA          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.5 V               ; -0.042 V            ; 0.297 V                              ; 0.24 V                               ; 1.12e-009 s                 ; 1.29e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.5 V              ; -0.042 V           ; 0.297 V                             ; 0.24 V                              ; 1.12e-009 s                ; 1.29e-009 s                ; No                        ; No                        ;
; DITH         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.47 V              ; -0.0076 V           ; 0.323 V                              ; 0.334 V                              ; 4.77e-009 s                 ; 5.17e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 3.1e-007 V                  ; 3.47 V             ; -0.0076 V          ; 0.323 V                             ; 0.334 V                             ; 4.77e-009 s                ; 5.17e-009 s                ; No                        ; No                        ;
; SHDN         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; USEROUT0     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.5 V               ; -0.042 V            ; 0.297 V                              ; 0.24 V                               ; 1.12e-009 s                 ; 1.29e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.5 V              ; -0.042 V           ; 0.297 V                             ; 0.24 V                              ; 1.12e-009 s                ; 1.29e-009 s                ; No                        ; No                        ;
; USEROUT1     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.5 V               ; -0.042 V            ; 0.297 V                              ; 0.24 V                               ; 1.12e-009 s                 ; 1.29e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.5 V              ; -0.042 V           ; 0.297 V                             ; 0.24 V                              ; 1.12e-009 s                ; 1.29e-009 s                ; No                        ; No                        ;
; USEROUT2     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.47 V              ; -0.00708 V          ; 0.326 V                              ; 0.34 V                               ; 5.02e-009 s                 ; 5.43e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.47 V             ; -0.00708 V         ; 0.326 V                             ; 0.34 V                              ; 5.02e-009 s                ; 5.43e-009 s                ; No                        ; No                        ;
; USEROUT3     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.5 V               ; -0.042 V            ; 0.297 V                              ; 0.24 V                               ; 1.12e-009 s                 ; 1.29e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.5 V              ; -0.042 V           ; 0.297 V                             ; 0.24 V                              ; 1.12e-009 s                ; 1.29e-009 s                ; No                        ; No                        ;
; USEROUT4     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.5 V               ; -0.042 V            ; 0.297 V                              ; 0.24 V                               ; 1.12e-009 s                 ; 1.29e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.5 V              ; -0.042 V           ; 0.297 V                             ; 0.24 V                              ; 1.12e-009 s                ; 1.29e-009 s                ; No                        ; No                        ;
; USEROUT5     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.52 V              ; -0.0523 V           ; 0.253 V                              ; 0.326 V                              ; 8.77e-010 s                 ; 8.97e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.52 V             ; -0.0523 V          ; 0.253 V                             ; 0.326 V                             ; 8.77e-010 s                ; 8.97e-010 s                ; No                        ; No                        ;
; USEROUT6     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.52 V              ; -0.0523 V           ; 0.253 V                              ; 0.326 V                              ; 8.77e-010 s                 ; 8.97e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.52 V             ; -0.0523 V          ; 0.253 V                             ; 0.326 V                             ; 8.77e-010 s                ; 8.97e-010 s                ; No                        ; No                        ;
; FPGA_PLL     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.5 V               ; -0.042 V            ; 0.297 V                              ; 0.24 V                               ; 1.12e-009 s                 ; 1.29e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.5 V              ; -0.042 V           ; 0.297 V                             ; 0.24 V                              ; 1.12e-009 s                ; 1.29e-009 s                ; No                        ; No                        ;
; CMODE        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.47 V              ; -0.0076 V           ; 0.323 V                              ; 0.334 V                              ; 4.77e-009 s                 ; 5.17e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 3.1e-007 V                  ; 3.47 V             ; -0.0076 V          ; 0.323 V                             ; 0.334 V                             ; 4.77e-009 s                ; 5.17e-009 s                ; No                        ; No                        ;
; nCS          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; MOSI         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; SSCK         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; DAC_ALC      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.5 V               ; -0.042 V            ; 0.297 V                              ; 0.24 V                               ; 1.12e-009 s                 ; 1.29e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.5 V              ; -0.042 V           ; 0.297 V                             ; 0.24 V                              ; 1.12e-009 s                ; 1.29e-009 s                ; No                        ; No                        ;
; DACD[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.47 V              ; -0.0076 V           ; 0.323 V                              ; 0.334 V                              ; 4.77e-009 s                 ; 5.17e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 3.1e-007 V                  ; 3.47 V             ; -0.0076 V          ; 0.323 V                             ; 0.334 V                             ; 4.77e-009 s                ; 5.17e-009 s                ; No                        ; No                        ;
; DACD[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; DACD[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; DACD[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; DACD[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; DACD[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; DACD[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.47 V              ; -0.0076 V           ; 0.323 V                              ; 0.334 V                              ; 4.77e-009 s                 ; 5.17e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 3.1e-007 V                  ; 3.47 V             ; -0.0076 V          ; 0.323 V                             ; 0.334 V                             ; 4.77e-009 s                ; 5.17e-009 s                ; No                        ; No                        ;
; DACD[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; DACD[8]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; DACD[9]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.47 V              ; -0.0076 V           ; 0.323 V                              ; 0.334 V                              ; 4.77e-009 s                 ; 5.17e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 3.1e-007 V                  ; 3.47 V             ; -0.0076 V          ; 0.323 V                             ; 0.334 V                             ; 4.77e-009 s                ; 5.17e-009 s                ; No                        ; No                        ;
; DACD[10]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; DACD[11]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; DACD[12]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; DACD[13]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; SPI_SDO      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; SPI_SCK      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; SPI_TX_LOAD  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; SPI_RX_LOAD  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.47 V              ; -0.0076 V           ; 0.323 V                              ; 0.334 V                              ; 4.77e-009 s                 ; 5.17e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 3.1e-007 V                  ; 3.47 V             ; -0.0076 V          ; 0.323 V                             ; 0.334 V                             ; 4.77e-009 s                ; 5.17e-009 s                ; No                        ; No                        ;
; ADCMOSI      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; ADCCLK       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; nADCCS       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; DEBUG_LED1   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.5 V               ; -0.042 V            ; 0.297 V                              ; 0.24 V                               ; 1.12e-009 s                 ; 1.29e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.5 V              ; -0.042 V           ; 0.297 V                             ; 0.24 V                              ; 1.12e-009 s                ; 1.29e-009 s                ; No                        ; No                        ;
; DEBUG_LED2   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; DEBUG_LED3   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.47 V              ; -0.00708 V          ; 0.326 V                              ; 0.34 V                               ; 5.02e-009 s                 ; 5.43e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.47 V             ; -0.00708 V         ; 0.326 V                             ; 0.34 V                              ; 5.02e-009 s                ; 5.43e-009 s                ; No                        ; No                        ;
; DEBUG_LED4   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.47 V              ; -0.00708 V          ; 0.326 V                              ; 0.34 V                               ; 5.02e-009 s                 ; 5.43e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.47 V             ; -0.00708 V         ; 0.326 V                             ; 0.34 V                              ; 5.02e-009 s                ; 5.43e-009 s                ; No                        ; No                        ;
; DEBUG_LED5   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; DEBUG_LED6   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.5 V               ; -0.042 V            ; 0.297 V                              ; 0.24 V                               ; 1.12e-009 s                 ; 1.29e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.5 V              ; -0.042 V           ; 0.297 V                             ; 0.24 V                              ; 1.12e-009 s                ; 1.29e-009 s                ; No                        ; No                        ;
; DEBUG_LED7   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; DEBUG_LED8   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; DEBUG_LED9   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; DEBUG_LED10  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; PHY_TX[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.47 V              ; -0.00708 V          ; 0.326 V                              ; 0.34 V                               ; 5.02e-009 s                 ; 5.43e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.47 V             ; -0.00708 V         ; 0.326 V                             ; 0.34 V                              ; 5.02e-009 s                ; 5.43e-009 s                ; No                        ; No                        ;
; PHY_TX[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.5 V               ; -0.042 V            ; 0.297 V                              ; 0.24 V                               ; 1.12e-009 s                 ; 1.29e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.5 V              ; -0.042 V           ; 0.297 V                             ; 0.24 V                              ; 1.12e-009 s                ; 1.29e-009 s                ; No                        ; No                        ;
; PHY_TX[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.5 V               ; -0.042 V            ; 0.297 V                              ; 0.24 V                               ; 1.12e-009 s                 ; 1.29e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.5 V              ; -0.042 V           ; 0.297 V                             ; 0.24 V                              ; 1.12e-009 s                ; 1.29e-009 s                ; No                        ; No                        ;
; PHY_TX[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.5 V               ; -0.042 V            ; 0.297 V                              ; 0.24 V                               ; 1.12e-009 s                 ; 1.29e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.5 V              ; -0.042 V           ; 0.297 V                             ; 0.24 V                              ; 1.12e-009 s                ; 1.29e-009 s                ; No                        ; No                        ;
; PHY_TX_CLOCK ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.5 V               ; -0.042 V            ; 0.297 V                              ; 0.24 V                               ; 1.12e-009 s                 ; 1.29e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.5 V              ; -0.042 V           ; 0.297 V                             ; 0.24 V                              ; 1.12e-009 s                ; 1.29e-009 s                ; No                        ; No                        ;
; PHY_TX_EN    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.5 V               ; -0.042 V            ; 0.297 V                              ; 0.24 V                               ; 1.12e-009 s                 ; 1.29e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.5 V              ; -0.042 V           ; 0.297 V                             ; 0.24 V                              ; 1.12e-009 s                ; 1.29e-009 s                ; No                        ; No                        ;
; PHY_MDC      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.52 V              ; -0.0523 V           ; 0.253 V                              ; 0.326 V                              ; 8.77e-010 s                 ; 8.97e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.52 V             ; -0.0523 V          ; 0.253 V                             ; 0.326 V                             ; 8.77e-010 s                ; 8.97e-010 s                ; No                        ; No                        ;
; PHY_RESET_N  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.47 V              ; -0.00708 V          ; 0.326 V                              ; 0.34 V                               ; 5.02e-009 s                 ; 5.43e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.47 V             ; -0.00708 V         ; 0.326 V                             ; 0.34 V                              ; 5.02e-009 s                ; 5.43e-009 s                ; No                        ; No                        ;
; Apollo_Reset ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.47 V              ; -0.0076 V           ; 0.323 V                              ; 0.334 V                              ; 4.77e-009 s                 ; 5.17e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 3.1e-007 V                  ; 3.47 V             ; -0.0076 V          ; 0.323 V                             ; 0.334 V                             ; 4.77e-009 s                ; 5.17e-009 s                ; No                        ; No                        ;
; SCK          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; SI           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.5 V               ; -0.042 V            ; 0.297 V                              ; 0.24 V                               ; 1.12e-009 s                 ; 1.29e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.5 V              ; -0.042 V           ; 0.297 V                             ; 0.24 V                              ; 1.12e-009 s                ; 1.29e-009 s                ; No                        ; No                        ;
; CS           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; NCONFIG      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.47 V              ; -0.0076 V           ; 0.323 V                              ; 0.334 V                              ; 4.77e-009 s                 ; 5.17e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 3.1e-007 V                  ; 3.47 V             ; -0.0076 V          ; 0.323 V                             ; 0.334 V                             ; 4.77e-009 s                ; 5.17e-009 s                ; No                        ; No                        ;
; ANT_TUNE     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; PHY_MDIO     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.52 V              ; -0.0523 V           ; 0.253 V                              ; 0.326 V                              ; 8.77e-010 s                 ; 8.97e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.52 V             ; -0.0523 V          ; 0.253 V                             ; 0.326 V                             ; 8.77e-010 s                ; 8.97e-010 s                ; No                        ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                       ;
+----------------+----------------+------+----------------+-------------+----------------------------------------------------------+
; Option         ; Setting        ; From ; To             ; Entity Name ; Help                                                     ;
+----------------+----------------+------+----------------+-------------+----------------------------------------------------------+
; Clock Settings ; IFCLK          ;      ; IFCLK          ;             ; No element named IFCLK was found in the netlist          ;
; Clock Settings ; TLV2208_125Mhz ;      ; LTC2208_125Mhz ;             ; No element named LTC2208_125Mhz was found in the netlist ;
+----------------+----------------+------+----------------+-------------+----------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Aug 13 19:08:02 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Hermes -c Hermes --timing_analysis_only
Warning: Can't find clock settings "OSC_10MHz" in current project -- ignoring clock settings
Warning: Can't find clock settings "CBCLK" in current project -- ignoring clock settings
Warning: Can't find clock settings "CLRCIN" in current project -- ignoring clock settings
Warning: Can't find clock settings "CMCLK" in current project -- ignoring clock settings
Warning: Can't find clock settings "CLRCOUT" in current project -- ignoring clock settings
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "PHY_RX_CLOCK" is an undefined clock
Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Attenuator:Attenuator_inst|clk_2" as buffer
    Info: Detected ripple clock "spc[1]" as buffer
    Info: Detected ripple clock "Hermes_clk_lrclk_gen:clrgen|BCLK" as buffer
    Info: Detected ripple clock "Rx_MAC:Rx_MAC_inst|PHY_100T_state" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is -5.457 ns for clock "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]" between source register "Hermes_ADC:ADC_SPI|AIN3[2]" and destination memory "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0"
    Info: + Largest register to memory requirement is -2.741 ns
        Info: + Setup relationship between source and destination is 0.094 ns
            Info: + Latch edge is 0.094 ns
                Info: Clock period of Destination clock "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]" is 20.818 ns with  offset of -3.686 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "LTC2208_122MHz" is 8.138 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.642 ns
            Info: + Shortest clock path from clock "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]" to destination memory is 4.828 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G5; Fanout = 867; COMB Node = 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(1.344 ns) + CELL(1.111 ns) = 4.828 ns; Loc. = M9K_X58_Y34_N0; Fanout = 0; MEM Node = 'Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0'
                Info: Total cell delay = 1.111 ns ( 23.01 % )
                Info: Total interconnect delay = 3.717 ns ( 76.99 % )
            Info: - Longest clock path from clock "LTC2208_122MHz" to source register is 7.470 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'LTC2208_122MHz'
                Info: 2: + IC(0.000 ns) + CELL(1.067 ns) = 1.067 ns; Loc. = IOIBUF_X67_Y22_N1; Fanout = 5; COMB Node = 'LTC2208_122MHz~input'
                Info: 3: + IC(0.704 ns) + CELL(0.941 ns) = 2.712 ns; Loc. = FF_X63_Y22_N17; Fanout = 5; REG Node = 'Hermes_clk_lrclk_gen:clrgen|BCLK'
                Info: 4: + IC(2.766 ns) + CELL(0.000 ns) = 5.478 ns; Loc. = CLKCTRL_G10; Fanout = 162; COMB Node = 'Hermes_clk_lrclk_gen:clrgen|BCLK~clkctrl'
                Info: 5: + IC(1.312 ns) + CELL(0.680 ns) = 7.470 ns; Loc. = FF_X61_Y34_N1; Fanout = 1; REG Node = 'Hermes_ADC:ADC_SPI|AIN3[2]'
                Info: Total cell delay = 2.688 ns ( 35.98 % )
                Info: Total interconnect delay = 4.782 ns ( 64.02 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.068 ns
    Info: - Longest register to memory delay is 2.716 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X61_Y34_N1; Fanout = 1; REG Node = 'Hermes_ADC:ADC_SPI|AIN3[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X61_Y34_N0; Fanout = 1; COMB Node = 'Hermes_Tx_fifo_ctrl:TXFC|Selector37~22'
        Info: 3: + IC(0.254 ns) + CELL(0.177 ns) = 0.913 ns; Loc. = LCCOMB_X61_Y34_N2; Fanout = 1; COMB Node = 'Hermes_Tx_fifo_ctrl:TXFC|Selector37~23'
        Info: 4: + IC(0.258 ns) + CELL(0.177 ns) = 1.348 ns; Loc. = LCCOMB_X61_Y34_N18; Fanout = 1; COMB Node = 'Hermes_Tx_fifo_ctrl:TXFC|Selector37~21'
        Info: 5: + IC(0.256 ns) + CELL(0.177 ns) = 1.781 ns; Loc. = LCCOMB_X61_Y34_N26; Fanout = 1; COMB Node = 'Hermes_Tx_fifo_ctrl:TXFC|Selector37~20'
        Info: 6: + IC(0.848 ns) + CELL(0.087 ns) = 2.716 ns; Loc. = M9K_X58_Y34_N0; Fanout = 0; MEM Node = 'Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a2~porta_datain_reg0'
        Info: Total cell delay = 1.100 ns ( 40.50 % )
        Info: Total interconnect delay = 1.616 ns ( 59.50 % )
Warning: Can't achieve timing requirement Clock Setup: 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]' along 80 path(s). See Report window for details.
Info: Slack time is -379 ps for clock "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1]" between source register "IF_Mic_boost" and destination register "TLV320_SPI:TLV|MOSI"
    Info: + Largest register to register requirement is 1.618 ns
        Info: + Setup relationship between source and destination is 1.892 ns
            Info: + Latch edge is 1.990 ns
                Info: Clock period of Destination clock "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1]" is 81.380 ns with  offset of -3.686 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.098 ns
                Info: Clock period of Source clock "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]" is 20.818 ns with  offset of -3.686 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.034 ns
            Info: + Shortest clock path from clock "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1]" to destination register is 4.386 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G9; Fanout = 44; COMB Node = 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(1.333 ns) + CELL(0.680 ns) = 4.386 ns; Loc. = FF_X49_Y35_N1; Fanout = 2; REG Node = 'TLV320_SPI:TLV|MOSI'
                Info: Total cell delay = 0.680 ns ( 15.50 % )
                Info: Total interconnect delay = 3.706 ns ( 84.50 % )
            Info: - Longest clock path from clock "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]" to source register is 4.420 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G5; Fanout = 867; COMB Node = 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(1.367 ns) + CELL(0.680 ns) = 4.420 ns; Loc. = FF_X49_Y35_N3; Fanout = 3; REG Node = 'IF_Mic_boost'
                Info: Total cell delay = 0.680 ns ( 15.38 % )
                Info: Total interconnect delay = 3.740 ns ( 84.62 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 1.997 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X49_Y35_N3; Fanout = 3; REG Node = 'IF_Mic_boost'
        Info: 2: + IC(0.404 ns) + CELL(0.177 ns) = 0.581 ns; Loc. = LCCOMB_X49_Y35_N16; Fanout = 1; COMB Node = 'TLV320_SPI:TLV|Mux1~7'
        Info: 3: + IC(0.257 ns) + CELL(0.177 ns) = 1.015 ns; Loc. = LCCOMB_X49_Y35_N20; Fanout = 1; COMB Node = 'TLV320_SPI:TLV|Mux1~8'
        Info: 4: + IC(0.257 ns) + CELL(0.177 ns) = 1.449 ns; Loc. = LCCOMB_X49_Y35_N6; Fanout = 1; COMB Node = 'TLV320_SPI:TLV|Mux1~9'
        Info: 5: + IC(0.256 ns) + CELL(0.177 ns) = 1.882 ns; Loc. = LCCOMB_X49_Y35_N0; Fanout = 1; COMB Node = 'TLV320_SPI:TLV|MOSI~0'
        Info: 6: + IC(0.000 ns) + CELL(0.115 ns) = 1.997 ns; Loc. = FF_X49_Y35_N1; Fanout = 2; REG Node = 'TLV320_SPI:TLV|MOSI'
        Info: Total cell delay = 0.823 ns ( 41.21 % )
        Info: Total interconnect delay = 1.174 ns ( 58.79 % )
Warning: Can't achieve timing requirement Clock Setup: 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1]' along 6 path(s). See Report window for details.
Info: Slack time is -6.693 ns for clock "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]" between source register "IF_frequency[3]" and destination register "Apollo:Apollo_inst|message[1]"
    Info: + Largest register to register requirement is -0.243 ns
        Info: + Setup relationship between source and destination is 0.001 ns
            Info: + Latch edge is 0.001 ns
                Info: Clock period of Destination clock "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]" is 33333.626 ns with  offset of -3.686 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]" is 20.818 ns with  offset of -3.686 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.004 ns
            Info: + Shortest clock path from clock "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]" to destination register is 4.393 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G6; Fanout = 103; COMB Node = 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.340 ns) + CELL(0.680 ns) = 4.393 ns; Loc. = FF_X57_Y9_N23; Fanout = 1; REG Node = 'Apollo:Apollo_inst|message[1]'
                Info: Total cell delay = 0.680 ns ( 15.48 % )
                Info: Total interconnect delay = 3.713 ns ( 84.52 % )
            Info: - Longest clock path from clock "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]" to source register is 4.397 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G5; Fanout = 867; COMB Node = 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(1.344 ns) + CELL(0.680 ns) = 4.397 ns; Loc. = FF_X59_Y13_N29; Fanout = 4; REG Node = 'IF_frequency[3]'
                Info: Total cell delay = 0.680 ns ( 15.47 % )
                Info: Total interconnect delay = 3.717 ns ( 84.53 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 6.450 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X59_Y13_N29; Fanout = 4; REG Node = 'IF_frequency[3]'
        Info: 2: + IC(0.981 ns) + CELL(0.486 ns) = 1.467 ns; Loc. = LCCOMB_X56_Y13_N12; Fanout = 1; COMB Node = 'Apollo:Apollo_inst|Equal3~1'
        Info: 3: + IC(0.313 ns) + CELL(0.398 ns) = 2.178 ns; Loc. = LCCOMB_X56_Y13_N26; Fanout = 1; COMB Node = 'Apollo:Apollo_inst|Equal3~4'
        Info: 4: + IC(0.263 ns) + CELL(0.324 ns) = 2.765 ns; Loc. = LCCOMB_X56_Y13_N14; Fanout = 11; COMB Node = 'Apollo:Apollo_inst|Equal3~20'
        Info: 5: + IC(0.878 ns) + CELL(0.177 ns) = 3.820 ns; Loc. = LCCOMB_X56_Y9_N2; Fanout = 4; COMB Node = 'Apollo:Apollo_inst|lastFilter~3'
        Info: 6: + IC(0.309 ns) + CELL(0.177 ns) = 4.306 ns; Loc. = LCCOMB_X56_Y9_N18; Fanout = 1; COMB Node = 'Apollo:Apollo_inst|message[5]~3'
        Info: 7: + IC(0.257 ns) + CELL(0.177 ns) = 4.740 ns; Loc. = LCCOMB_X56_Y9_N0; Fanout = 1; COMB Node = 'Apollo:Apollo_inst|message[5]~4'
        Info: 8: + IC(0.254 ns) + CELL(0.177 ns) = 5.171 ns; Loc. = LCCOMB_X56_Y9_N6; Fanout = 15; COMB Node = 'Apollo:Apollo_inst|message[5]~5'
        Info: 9: + IC(0.484 ns) + CELL(0.795 ns) = 6.450 ns; Loc. = FF_X57_Y9_N23; Fanout = 1; REG Node = 'Apollo:Apollo_inst|message[1]'
        Info: Total cell delay = 2.711 ns ( 42.03 % )
        Info: Total interconnect delay = 3.739 ns ( 57.97 % )
Warning: Can't achieve timing requirement Clock Setup: 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]' along 2559 path(s). See Report window for details.
Info: No valid register-to-register data paths exist for clock "C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated|wire_pll1_clk[0]"
Info: No valid register-to-register data paths exist for clock "C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|wire_pll1_clk[0]"
Info: Slack time is 35.795 ns for clock "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" between source register "read_PHY" and destination register "MDIO:MDIO_inst|temp_address[1]"
    Info: + Largest register to register requirement is 39.781 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 42.159 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" is 400.000 ns with inverted offset of 202.159 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 2.159 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" is 80.000 ns with  offset of 2.159 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.021 ns
            Info: + Shortest clock path from clock "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" to destination register is 4.404 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.389 ns) + CELL(0.000 ns) = 2.389 ns; Loc. = CLKCTRL_G18; Fanout = 182; COMB Node = 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(1.335 ns) + CELL(0.680 ns) = 4.404 ns; Loc. = FF_X19_Y12_N19; Fanout = 1; REG Node = 'MDIO:MDIO_inst|temp_address[1]'
                Info: Total cell delay = 0.680 ns ( 15.44 % )
                Info: Total interconnect delay = 3.724 ns ( 84.56 % )
            Info: - Longest clock path from clock "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" to source register is 4.383 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(2.389 ns) + CELL(0.000 ns) = 2.389 ns; Loc. = CLKCTRL_G19; Fanout = 542; COMB Node = 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.314 ns) + CELL(0.680 ns) = 4.383 ns; Loc. = FF_X20_Y12_N7; Fanout = 8; REG Node = 'read_PHY'
                Info: Total cell delay = 0.680 ns ( 15.51 % )
                Info: Total interconnect delay = 3.703 ns ( 84.49 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 3.986 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X20_Y12_N7; Fanout = 8; REG Node = 'read_PHY'
        Info: 2: + IC(1.144 ns) + CELL(0.489 ns) = 1.633 ns; Loc. = LCCOMB_X20_Y11_N0; Fanout = 1; COMB Node = 'MDIO:MDIO_inst|temp_address[2]~0'
        Info: 3: + IC(0.524 ns) + CELL(0.496 ns) = 2.653 ns; Loc. = LCCOMB_X20_Y12_N10; Fanout = 4; COMB Node = 'MDIO:MDIO_inst|temp_address[2]~1'
        Info: 4: + IC(0.538 ns) + CELL(0.795 ns) = 3.986 ns; Loc. = FF_X19_Y12_N19; Fanout = 1; REG Node = 'MDIO:MDIO_inst|temp_address[1]'
        Info: Total cell delay = 1.780 ns ( 44.66 % )
        Info: Total interconnect delay = 2.206 ns ( 55.34 % )
Info: Slack time is 10.174 ns for clock "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" between source register "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]" and destination register "ASMI_interface:ASMI_int_inst|address[22]"
    Info: Fmax is 50.89 MHz (period= 19.652 ns)
    Info: + Largest register to register requirement is 19.784 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 22.159 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" is 40.000 ns with inverted offset of 22.159 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 2.159 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" is 40.000 ns with  offset of 2.159 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.024 ns
            Info: + Shortest clock path from clock "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" to destination register is 4.411 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(2.389 ns) + CELL(0.000 ns) = 2.389 ns; Loc. = CLKCTRL_G17; Fanout = 363; COMB Node = 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(1.342 ns) + CELL(0.680 ns) = 4.411 ns; Loc. = FF_X16_Y30_N17; Fanout = 6; REG Node = 'ASMI_interface:ASMI_int_inst|address[22]'
                Info: Total cell delay = 0.680 ns ( 15.42 % )
                Info: Total interconnect delay = 3.731 ns ( 84.58 % )
            Info: - Longest clock path from clock "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" to source register is 4.387 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(2.389 ns) + CELL(0.000 ns) = 2.389 ns; Loc. = CLKCTRL_G17; Fanout = 363; COMB Node = 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(1.318 ns) + CELL(0.680 ns) = 4.387 ns; Loc. = FF_X18_Y32_N3; Fanout = 2; REG Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]'
                Info: Total cell delay = 0.680 ns ( 15.50 % )
                Info: Total interconnect delay = 3.707 ns ( 84.50 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 9.610 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X18_Y32_N3; Fanout = 2; REG Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]'
        Info: 2: + IC(0.609 ns) + CELL(0.552 ns) = 1.161 ns; Loc. = LCCOMB_X18_Y32_N4; Fanout = 2; COMB Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|op_1~3'
        Info: 3: + IC(0.000 ns) + CELL(0.073 ns) = 1.234 ns; Loc. = LCCOMB_X18_Y32_N6; Fanout = 2; COMB Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|op_1~5'
        Info: 4: + IC(0.000 ns) + CELL(0.073 ns) = 1.307 ns; Loc. = LCCOMB_X18_Y32_N8; Fanout = 2; COMB Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|op_1~7'
        Info: 5: + IC(0.000 ns) + CELL(0.607 ns) = 1.914 ns; Loc. = LCCOMB_X18_Y32_N10; Fanout = 1; COMB Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|op_1~8'
        Info: 6: + IC(0.842 ns) + CELL(0.398 ns) = 3.154 ns; Loc. = LCCOMB_X17_Y32_N16; Fanout = 1; COMB Node = 'ASMI_interface:ASMI_int_inst|LessThan0~1'
        Info: 7: + IC(0.255 ns) + CELL(0.177 ns) = 3.586 ns; Loc. = LCCOMB_X17_Y32_N22; Fanout = 4; COMB Node = 'ASMI_interface:ASMI_int_inst|LessThan0~2'
        Info: 8: + IC(0.355 ns) + CELL(0.405 ns) = 4.346 ns; Loc. = LCCOMB_X17_Y32_N2; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|always0~0'
        Info: 9: + IC(0.901 ns) + CELL(0.552 ns) = 5.799 ns; Loc. = LCCOMB_X16_Y29_N0; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~1'
        Info: 10: + IC(0.000 ns) + CELL(0.073 ns) = 5.872 ns; Loc. = LCCOMB_X16_Y29_N2; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~4'
        Info: 11: + IC(0.000 ns) + CELL(0.073 ns) = 5.945 ns; Loc. = LCCOMB_X16_Y29_N4; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~7'
        Info: 12: + IC(0.000 ns) + CELL(0.073 ns) = 6.018 ns; Loc. = LCCOMB_X16_Y29_N6; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~10'
        Info: 13: + IC(0.000 ns) + CELL(0.073 ns) = 6.091 ns; Loc. = LCCOMB_X16_Y29_N8; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~13'
        Info: 14: + IC(0.000 ns) + CELL(0.073 ns) = 6.164 ns; Loc. = LCCOMB_X16_Y29_N10; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~16'
        Info: 15: + IC(0.000 ns) + CELL(0.073 ns) = 6.237 ns; Loc. = LCCOMB_X16_Y29_N12; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~19'
        Info: 16: + IC(0.000 ns) + CELL(0.073 ns) = 6.310 ns; Loc. = LCCOMB_X16_Y29_N14; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~22'
        Info: 17: + IC(0.000 ns) + CELL(0.073 ns) = 6.383 ns; Loc. = LCCOMB_X16_Y29_N16; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~25'
        Info: 18: + IC(0.000 ns) + CELL(0.073 ns) = 6.456 ns; Loc. = LCCOMB_X16_Y29_N18; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~28'
        Info: 19: + IC(0.000 ns) + CELL(0.073 ns) = 6.529 ns; Loc. = LCCOMB_X16_Y29_N20; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~31'
        Info: 20: + IC(0.000 ns) + CELL(0.073 ns) = 6.602 ns; Loc. = LCCOMB_X16_Y29_N22; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~34'
        Info: 21: + IC(0.000 ns) + CELL(0.073 ns) = 6.675 ns; Loc. = LCCOMB_X16_Y29_N24; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~37'
        Info: 22: + IC(0.000 ns) + CELL(0.073 ns) = 6.748 ns; Loc. = LCCOMB_X16_Y29_N26; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~40'
        Info: 23: + IC(0.000 ns) + CELL(0.607 ns) = 7.355 ns; Loc. = LCCOMB_X16_Y29_N28; Fanout = 1; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~42'
        Info: 24: + IC(0.887 ns) + CELL(0.453 ns) = 8.695 ns; Loc. = LCCOMB_X16_Y30_N24; Fanout = 1; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~44'
        Info: 25: + IC(0.450 ns) + CELL(0.465 ns) = 9.610 ns; Loc. = FF_X16_Y30_N17; Fanout = 6; REG Node = 'ASMI_interface:ASMI_int_inst|address[22]'
        Info: Total cell delay = 5.311 ns ( 55.27 % )
        Info: Total interconnect delay = 4.299 ns ( 44.73 % )
Info: Slack time is 11.449 ns for clock "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" between source register "use_IPIPA" and destination register "Tx_MAC:Tx_MAC_inst|Tx_data[1]"
    Info: Fmax is 17.51 MHz (period= 57.102 ns)
    Info: + Largest register to register requirement is 39.745 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 42.159 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" is 80.000 ns with inverted offset of 42.159 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 2.159 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" is 80.000 ns with  offset of 2.159 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.015 ns
            Info: + Shortest clock path from clock "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" to destination register is 4.410 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(2.389 ns) + CELL(0.000 ns) = 2.389 ns; Loc. = CLKCTRL_G19; Fanout = 542; COMB Node = 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.341 ns) + CELL(0.680 ns) = 4.410 ns; Loc. = FF_X49_Y26_N21; Fanout = 4; REG Node = 'Tx_MAC:Tx_MAC_inst|Tx_data[1]'
                Info: Total cell delay = 0.680 ns ( 15.42 % )
                Info: Total interconnect delay = 3.730 ns ( 84.58 % )
            Info: - Longest clock path from clock "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" to source register is 4.425 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(2.389 ns) + CELL(0.000 ns) = 2.389 ns; Loc. = CLKCTRL_G19; Fanout = 542; COMB Node = 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.356 ns) + CELL(0.680 ns) = 4.425 ns; Loc. = FF_X36_Y23_N23; Fanout = 33; REG Node = 'use_IPIPA'
                Info: Total cell delay = 0.680 ns ( 15.37 % )
                Info: Total interconnect delay = 3.745 ns ( 84.63 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 28.296 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X36_Y23_N23; Fanout = 33; REG Node = 'use_IPIPA'
        Info: 2: + IC(1.341 ns) + CELL(0.462 ns) = 1.803 ns; Loc. = LCCOMB_X35_Y24_N4; Fanout = 8; COMB Node = 'This_IP[16]~1'
        Info: 3: + IC(0.836 ns) + CELL(0.565 ns) = 3.204 ns; Loc. = LCCOMB_X37_Y24_N16; Fanout = 2; COMB Node = 'Tx_MAC:Tx_MAC_inst|Add0~1'
        Info: 4: + IC(0.000 ns) + CELL(0.073 ns) = 3.277 ns; Loc. = LCCOMB_X37_Y24_N18; Fanout = 2; COMB Node = 'Tx_MAC:Tx_MAC_inst|Add0~3'
        Info: 5: + IC(0.000 ns) + CELL(0.073 ns) = 3.350 ns; Loc. = LCCOMB_X37_Y24_N20; Fanout = 2; COMB Node = 'Tx_MAC:Tx_MAC_inst|Add0~5'
        Info: 6: + IC(0.000 ns) + CELL(0.073 ns) = 3.423 ns; Loc. = LCCOMB_X37_Y24_N22; Fanout = 2; COMB Node = 'Tx_MAC:Tx_MAC_inst|Add0~7'
        Info: 7: + IC(0.000 ns) + CELL(0.607 ns) = 4.030 ns; Loc. = LCCOMB_X37_Y24_N24; Fanout = 6; COMB Node = 'Tx_MAC:Tx_MAC_inst|Add0~8'
        Info: 8: + IC(1.370 ns) + CELL(0.565 ns) = 5.965 ns; Loc. = LCCOMB_X36_Y22_N22; Fanout = 2; COMB Node = 'Tx_MAC:Tx_MAC_inst|Add35~9'
        Info: 9: + IC(0.000 ns) + CELL(0.607 ns) = 6.572 ns; Loc. = LCCOMB_X36_Y22_N24; Fanout = 2; COMB Node = 'Tx_MAC:Tx_MAC_inst|Add35~10'
        Info: 10: + IC(0.837 ns) + CELL(0.552 ns) = 7.961 ns; Loc. = LCCOMB_X35_Y22_N24; Fanout = 2; COMB Node = 'Tx_MAC:Tx_MAC_inst|Add36~11'
        Info: 11: + IC(0.000 ns) + CELL(0.073 ns) = 8.034 ns; Loc. = LCCOMB_X35_Y22_N26; Fanout = 2; COMB Node = 'Tx_MAC:Tx_MAC_inst|Add36~13'
        Info: 12: + IC(0.000 ns) + CELL(0.073 ns) = 8.107 ns; Loc. = LCCOMB_X35_Y22_N28; Fanout = 2; COMB Node = 'Tx_MAC:Tx_MAC_inst|Add36~15'
        Info: 13: + IC(0.000 ns) + CELL(0.073 ns) = 8.180 ns; Loc. = LCCOMB_X35_Y22_N30; Fanout = 2; COMB Node = 'Tx_MAC:Tx_MAC_inst|Add36~17'
        Info: 14: + IC(0.000 ns) + CELL(0.073 ns) = 8.253 ns; Loc. = LCCOMB_X35_Y21_N0; Fanout = 2; COMB Node = 'Tx_MAC:Tx_MAC_inst|Add36~19'
        Info: 15: + IC(0.000 ns) + CELL(0.073 ns) = 8.326 ns; Loc. = LCCOMB_X35_Y21_N2; Fanout = 2; COMB Node = 'Tx_MAC:Tx_MAC_inst|Add36~21'
        Info: 16: + IC(0.000 ns) + CELL(0.073 ns) = 8.399 ns; Loc. = LCCOMB_X35_Y21_N4; Fanout = 2; COMB Node = 'Tx_MAC:Tx_MAC_inst|Add36~23'
        Info: 17: + IC(0.000 ns) + CELL(0.073 ns) = 8.472 ns; Loc. = LCCOMB_X35_Y21_N6; Fanout = 2; COMB Node = 'Tx_MAC:Tx_MAC_inst|Add36~25'
        Info: 18: + IC(0.000 ns) + CELL(0.607 ns) = 9.079 ns; Loc. = LCCOMB_X35_Y21_N8; Fanout = 2; COMB Node = 'Tx_MAC:Tx_MAC_inst|Add36~26'
        Info: 19: + IC(0.540 ns) + CELL(0.565 ns) = 10.184 ns; Loc. = LCCOMB_X34_Y21_N8; Fanout = 2; COMB Node = 'Tx_MAC:Tx_MAC_inst|Add37~27'
        Info: 20: + IC(0.000 ns) + CELL(0.073 ns) = 10.257 ns; Loc. = LCCOMB_X34_Y21_N10; Fanout = 2; COMB Node = 'Tx_MAC:Tx_MAC_inst|Add37~29'
        Info: 21: + IC(0.000 ns) + CELL(0.073 ns) = 10.330 ns; Loc. = LCCOMB_X34_Y21_N12; Fanout = 2; COMB Node = 'Tx_MAC:Tx_MAC_inst|Add37~31'
        Info: 22: + IC(0.000 ns) + CELL(0.607 ns) = 10.937 ns; Loc. = LCCOMB_X34_Y21_N14; Fanout = 2; COMB Node = 'Tx_MAC:Tx_MAC_inst|Add37~32'
        Info: 23: + IC(1.197 ns) + CELL(0.552 ns) = 12.686 ns; Loc. = LCCOMB_X33_Y22_N0; Fanout = 2; COMB Node = 'Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[0]~17'
        Info: 24: + IC(0.000 ns) + CELL(0.073 ns) = 12.759 ns; Loc. = LCCOMB_X33_Y22_N2; Fanout = 2; COMB Node = 'Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[1]~19'
        Info: 25: + IC(0.000 ns) + CELL(0.073 ns) = 12.832 ns; Loc. = LCCOMB_X33_Y22_N4; Fanout = 2; COMB Node = 'Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[2]~21'
        Info: 26: + IC(0.000 ns) + CELL(0.073 ns) = 12.905 ns; Loc. = LCCOMB_X33_Y22_N6; Fanout = 2; COMB Node = 'Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[3]~23'
        Info: 27: + IC(0.000 ns) + CELL(0.073 ns) = 12.978 ns; Loc. = LCCOMB_X33_Y22_N8; Fanout = 2; COMB Node = 'Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[4]~25'
        Info: 28: + IC(0.000 ns) + CELL(0.607 ns) = 13.585 ns; Loc. = LCCOMB_X33_Y22_N10; Fanout = 2; COMB Node = 'Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[5]~26'
        Info: 29: + IC(0.904 ns) + CELL(0.565 ns) = 15.054 ns; Loc. = LCCOMB_X33_Y21_N10; Fanout = 2; COMB Node = 'Tx_MAC:Tx_MAC_inst|Add38~11'
        Info: 30: + IC(0.000 ns) + CELL(0.073 ns) = 15.127 ns; Loc. = LCCOMB_X33_Y21_N12; Fanout = 2; COMB Node = 'Tx_MAC:Tx_MAC_inst|Add38~13'
        Info: 31: + IC(0.000 ns) + CELL(0.073 ns) = 15.200 ns; Loc. = LCCOMB_X33_Y21_N14; Fanout = 2; COMB Node = 'Tx_MAC:Tx_MAC_inst|Add38~15'
        Info: 32: + IC(0.000 ns) + CELL(0.073 ns) = 15.273 ns; Loc. = LCCOMB_X33_Y21_N16; Fanout = 2; COMB Node = 'Tx_MAC:Tx_MAC_inst|Add38~17'
        Info: 33: + IC(0.000 ns) + CELL(0.607 ns) = 15.880 ns; Loc. = LCCOMB_X33_Y21_N18; Fanout = 1; COMB Node = 'Tx_MAC:Tx_MAC_inst|Add38~18'
        Info: 34: + IC(1.463 ns) + CELL(0.177 ns) = 17.520 ns; Loc. = LCCOMB_X44_Y21_N24; Fanout = 1; COMB Node = 'Tx_MAC:Tx_MAC_inst|Selector172~214'
        Info: 35: + IC(0.254 ns) + CELL(0.177 ns) = 17.951 ns; Loc. = LCCOMB_X44_Y21_N30; Fanout = 1; COMB Node = 'Tx_MAC:Tx_MAC_inst|Selector172~63'
        Info: 36: + IC(0.261 ns) + CELL(0.327 ns) = 18.539 ns; Loc. = LCCOMB_X44_Y21_N20; Fanout = 1; COMB Node = 'Tx_MAC:Tx_MAC_inst|Selector172~64'
        Info: 37: + IC(1.236 ns) + CELL(0.472 ns) = 20.247 ns; Loc. = LCCOMB_X42_Y22_N22; Fanout = 1; COMB Node = 'Tx_MAC:Tx_MAC_inst|Selector172~65'
        Info: 38: + IC(0.263 ns) + CELL(0.327 ns) = 20.837 ns; Loc. = LCCOMB_X42_Y22_N10; Fanout = 1; COMB Node = 'Tx_MAC:Tx_MAC_inst|Selector172~66'
        Info: 39: + IC(0.311 ns) + CELL(0.472 ns) = 21.620 ns; Loc. = LCCOMB_X42_Y22_N18; Fanout = 1; COMB Node = 'Tx_MAC:Tx_MAC_inst|Selector172~94'
        Info: 40: + IC(0.816 ns) + CELL(0.324 ns) = 22.760 ns; Loc. = LCCOMB_X42_Y21_N18; Fanout = 1; COMB Node = 'Tx_MAC:Tx_MAC_inst|Selector172~164'
        Info: 41: + IC(0.862 ns) + CELL(0.177 ns) = 23.799 ns; Loc. = LCCOMB_X39_Y21_N6; Fanout = 1; COMB Node = 'Tx_MAC:Tx_MAC_inst|Selector172~165'
        Info: 42: + IC(0.254 ns) + CELL(0.177 ns) = 24.230 ns; Loc. = LCCOMB_X39_Y21_N0; Fanout = 1; COMB Node = 'Tx_MAC:Tx_MAC_inst|Selector172~166'
        Info: 43: + IC(0.255 ns) + CELL(0.177 ns) = 24.662 ns; Loc. = LCCOMB_X39_Y21_N14; Fanout = 1; COMB Node = 'Tx_MAC:Tx_MAC_inst|Selector172~167'
        Info: 44: + IC(2.047 ns) + CELL(0.177 ns) = 26.886 ns; Loc. = LCCOMB_X49_Y26_N2; Fanout = 1; COMB Node = 'Tx_MAC:Tx_MAC_inst|Selector172~168'
        Info: 45: + IC(0.254 ns) + CELL(0.177 ns) = 27.317 ns; Loc. = LCCOMB_X49_Y26_N0; Fanout = 1; COMB Node = 'Tx_MAC:Tx_MAC_inst|Selector172~169'
        Info: 46: + IC(0.254 ns) + CELL(0.177 ns) = 27.748 ns; Loc. = LCCOMB_X49_Y26_N6; Fanout = 1; COMB Node = 'Tx_MAC:Tx_MAC_inst|Selector172~209'
        Info: 47: + IC(0.256 ns) + CELL(0.177 ns) = 28.181 ns; Loc. = LCCOMB_X49_Y26_N20; Fanout = 1; COMB Node = 'Tx_MAC:Tx_MAC_inst|Selector172~210'
        Info: 48: + IC(0.000 ns) + CELL(0.115 ns) = 28.296 ns; Loc. = FF_X49_Y26_N21; Fanout = 4; REG Node = 'Tx_MAC:Tx_MAC_inst|Tx_data[1]'
        Info: Total cell delay = 12.485 ns ( 44.12 % )
        Info: Total interconnect delay = 15.811 ns ( 55.88 % )
Info: No valid register-to-register data paths exist for clock "OSC_10MHZ"
Info: No valid register-to-register data paths exist for clock "CBCLK"
Info: No valid register-to-register data paths exist for clock "CLRCIN"
Info: No valid register-to-register data paths exist for clock "CMCLK"
Info: No valid register-to-register data paths exist for clock "CLRCOUT"
Info: Slack time is -3.236 ns for clock "LTC2208_122MHz" between source register "cdc_sync:freq|sigb[31]" and destination register "C122_sync_phase_word[31]"
    Info: Fmax is 87.92 MHz (period= 11.374 ns)
    Info: + Largest register to register requirement is 7.888 ns
        Info: + Setup relationship between source and destination is 8.138 ns
            Info: + Latch edge is 8.138 ns
                Info: Clock period of Destination clock "LTC2208_122MHz" is 8.138 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "LTC2208_122MHz" is 8.138 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.084 ns
            Info: + Shortest clock path from clock "LTC2208_122MHz" to destination register is 3.308 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'LTC2208_122MHz'
                Info: 2: + IC(0.000 ns) + CELL(1.067 ns) = 1.067 ns; Loc. = IOIBUF_X67_Y22_N1; Fanout = 5; COMB Node = 'LTC2208_122MHz~input'
                Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G7; Fanout = 7055; COMB Node = 'LTC2208_122MHz~inputclkctrl'
                Info: 4: + IC(1.364 ns) + CELL(0.680 ns) = 3.308 ns; Loc. = FF_X45_Y12_N23; Fanout = 2; REG Node = 'C122_sync_phase_word[31]'
                Info: Total cell delay = 1.747 ns ( 52.81 % )
                Info: Total interconnect delay = 1.561 ns ( 47.19 % )
            Info: - Longest clock path from clock "LTC2208_122MHz" to source register is 3.224 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'LTC2208_122MHz'
                Info: 2: + IC(0.000 ns) + CELL(1.067 ns) = 1.067 ns; Loc. = IOIBUF_X67_Y22_N1; Fanout = 5; COMB Node = 'LTC2208_122MHz~input'
                Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G7; Fanout = 7055; COMB Node = 'LTC2208_122MHz~inputclkctrl'
                Info: 4: + IC(1.365 ns) + CELL(0.595 ns) = 3.224 ns; Loc. = DSPMULT_X47_Y13_N0; Fanout = 1; REG Node = 'cdc_sync:freq|sigb[31]'
                Info: Total cell delay = 1.662 ns ( 51.55 % )
                Info: Total interconnect delay = 1.562 ns ( 48.45 % )
        Info: - Micro clock to output delay of source is 0.355 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 11.124 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = DSPMULT_X47_Y13_N0; Fanout = 1; REG Node = 'cdc_sync:freq|sigb[31]'
        Info: 2: + IC(0.000 ns) + CELL(3.591 ns) = 3.591 ns; Loc. = DSPMULT_X47_Y13_N0; Fanout = 32; COMB Node = 'lpm_mult:Mult1|mult_gft:auto_generated|mac_mult5~DATAOUT31'
        Info: 3: + IC(0.000 ns) + CELL(0.148 ns) = 3.739 ns; Loc. = DSPOUT_X47_Y13_N2; Fanout = 2; COMB Node = 'lpm_mult:Mult1|mult_gft:auto_generated|mac_out6~DATAOUT1'
        Info: 4: + IC(1.151 ns) + CELL(0.565 ns) = 5.455 ns; Loc. = LCCOMB_X46_Y14_N18; Fanout = 2; COMB Node = 'lpm_mult:Mult1|mult_gft:auto_generated|add9_result[1]~3'
        Info: 5: + IC(0.000 ns) + CELL(0.073 ns) = 5.528 ns; Loc. = LCCOMB_X46_Y14_N20; Fanout = 2; COMB Node = 'lpm_mult:Mult1|mult_gft:auto_generated|add9_result[2]~5'
        Info: 6: + IC(0.000 ns) + CELL(0.073 ns) = 5.601 ns; Loc. = LCCOMB_X46_Y14_N22; Fanout = 2; COMB Node = 'lpm_mult:Mult1|mult_gft:auto_generated|add9_result[3]~7'
        Info: 7: + IC(0.000 ns) + CELL(0.073 ns) = 5.674 ns; Loc. = LCCOMB_X46_Y14_N24; Fanout = 2; COMB Node = 'lpm_mult:Mult1|mult_gft:auto_generated|add9_result[4]~9'
        Info: 8: + IC(0.000 ns) + CELL(0.073 ns) = 5.747 ns; Loc. = LCCOMB_X46_Y14_N26; Fanout = 2; COMB Node = 'lpm_mult:Mult1|mult_gft:auto_generated|add9_result[5]~11'
        Info: 9: + IC(0.000 ns) + CELL(0.073 ns) = 5.820 ns; Loc. = LCCOMB_X46_Y14_N28; Fanout = 2; COMB Node = 'lpm_mult:Mult1|mult_gft:auto_generated|add9_result[6]~13'
        Info: 10: + IC(0.000 ns) + CELL(0.073 ns) = 5.893 ns; Loc. = LCCOMB_X46_Y14_N30; Fanout = 2; COMB Node = 'lpm_mult:Mult1|mult_gft:auto_generated|add9_result[7]~15'
        Info: 11: + IC(0.000 ns) + CELL(0.073 ns) = 5.966 ns; Loc. = LCCOMB_X46_Y13_N0; Fanout = 2; COMB Node = 'lpm_mult:Mult1|mult_gft:auto_generated|add9_result[8]~17'
        Info: 12: + IC(0.000 ns) + CELL(0.073 ns) = 6.039 ns; Loc. = LCCOMB_X46_Y13_N2; Fanout = 2; COMB Node = 'lpm_mult:Mult1|mult_gft:auto_generated|add9_result[9]~19'
        Info: 13: + IC(0.000 ns) + CELL(0.073 ns) = 6.112 ns; Loc. = LCCOMB_X46_Y13_N4; Fanout = 2; COMB Node = 'lpm_mult:Mult1|mult_gft:auto_generated|add9_result[10]~21'
        Info: 14: + IC(0.000 ns) + CELL(0.073 ns) = 6.185 ns; Loc. = LCCOMB_X46_Y13_N6; Fanout = 2; COMB Node = 'lpm_mult:Mult1|mult_gft:auto_generated|add9_result[11]~23'
        Info: 15: + IC(0.000 ns) + CELL(0.073 ns) = 6.258 ns; Loc. = LCCOMB_X46_Y13_N8; Fanout = 2; COMB Node = 'lpm_mult:Mult1|mult_gft:auto_generated|add9_result[12]~25'
        Info: 16: + IC(0.000 ns) + CELL(0.073 ns) = 6.331 ns; Loc. = LCCOMB_X46_Y13_N10; Fanout = 2; COMB Node = 'lpm_mult:Mult1|mult_gft:auto_generated|add9_result[13]~27'
        Info: 17: + IC(0.000 ns) + CELL(0.073 ns) = 6.404 ns; Loc. = LCCOMB_X46_Y13_N12; Fanout = 2; COMB Node = 'lpm_mult:Mult1|mult_gft:auto_generated|add9_result[14]~29'
        Info: 18: + IC(0.000 ns) + CELL(0.073 ns) = 6.477 ns; Loc. = LCCOMB_X46_Y13_N14; Fanout = 2; COMB Node = 'lpm_mult:Mult1|mult_gft:auto_generated|add9_result[15]~31'
        Info: 19: + IC(0.000 ns) + CELL(0.073 ns) = 6.550 ns; Loc. = LCCOMB_X46_Y13_N16; Fanout = 2; COMB Node = 'lpm_mult:Mult1|mult_gft:auto_generated|add9_result[16]~33'
        Info: 20: + IC(0.000 ns) + CELL(0.073 ns) = 6.623 ns; Loc. = LCCOMB_X46_Y13_N18; Fanout = 2; COMB Node = 'lpm_mult:Mult1|mult_gft:auto_generated|add9_result[17]~35'
        Info: 21: + IC(0.000 ns) + CELL(0.073 ns) = 6.696 ns; Loc. = LCCOMB_X46_Y13_N20; Fanout = 2; COMB Node = 'lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~37'
        Info: 22: + IC(0.000 ns) + CELL(0.073 ns) = 6.769 ns; Loc. = LCCOMB_X46_Y13_N22; Fanout = 2; COMB Node = 'lpm_mult:Mult1|mult_gft:auto_generated|add9_result[19]~39'
        Info: 23: + IC(0.000 ns) + CELL(0.073 ns) = 6.842 ns; Loc. = LCCOMB_X46_Y13_N24; Fanout = 2; COMB Node = 'lpm_mult:Mult1|mult_gft:auto_generated|add9_result[20]~41'
        Info: 24: + IC(0.000 ns) + CELL(0.073 ns) = 6.915 ns; Loc. = LCCOMB_X46_Y13_N26; Fanout = 2; COMB Node = 'lpm_mult:Mult1|mult_gft:auto_generated|add9_result[21]~43'
        Info: 25: + IC(0.000 ns) + CELL(0.073 ns) = 6.988 ns; Loc. = LCCOMB_X46_Y13_N28; Fanout = 2; COMB Node = 'lpm_mult:Mult1|mult_gft:auto_generated|add9_result[22]~45'
        Info: 26: + IC(0.000 ns) + CELL(0.073 ns) = 7.061 ns; Loc. = LCCOMB_X46_Y13_N30; Fanout = 2; COMB Node = 'lpm_mult:Mult1|mult_gft:auto_generated|add9_result[23]~47'
        Info: 27: + IC(0.000 ns) + CELL(0.073 ns) = 7.134 ns; Loc. = LCCOMB_X46_Y12_N0; Fanout = 2; COMB Node = 'lpm_mult:Mult1|mult_gft:auto_generated|add9_result[24]~49'
        Info: 28: + IC(0.000 ns) + CELL(0.073 ns) = 7.207 ns; Loc. = LCCOMB_X46_Y12_N2; Fanout = 2; COMB Node = 'lpm_mult:Mult1|mult_gft:auto_generated|add9_result[25]~51'
        Info: 29: + IC(0.000 ns) + CELL(0.607 ns) = 7.814 ns; Loc. = LCCOMB_X46_Y12_N4; Fanout = 2; COMB Node = 'lpm_mult:Mult1|mult_gft:auto_generated|add9_result[26]~52'
        Info: 30: + IC(1.220 ns) + CELL(0.565 ns) = 9.599 ns; Loc. = LCCOMB_X45_Y13_N30; Fanout = 2; COMB Node = 'C122_sync_phase_word[19]~85'
        Info: 31: + IC(0.000 ns) + CELL(0.073 ns) = 9.672 ns; Loc. = LCCOMB_X45_Y12_N0; Fanout = 2; COMB Node = 'C122_sync_phase_word[20]~87'
        Info: 32: + IC(0.000 ns) + CELL(0.073 ns) = 9.745 ns; Loc. = LCCOMB_X45_Y12_N2; Fanout = 2; COMB Node = 'C122_sync_phase_word[21]~89'
        Info: 33: + IC(0.000 ns) + CELL(0.073 ns) = 9.818 ns; Loc. = LCCOMB_X45_Y12_N4; Fanout = 2; COMB Node = 'C122_sync_phase_word[22]~91'
        Info: 34: + IC(0.000 ns) + CELL(0.073 ns) = 9.891 ns; Loc. = LCCOMB_X45_Y12_N6; Fanout = 2; COMB Node = 'C122_sync_phase_word[23]~93'
        Info: 35: + IC(0.000 ns) + CELL(0.073 ns) = 9.964 ns; Loc. = LCCOMB_X45_Y12_N8; Fanout = 2; COMB Node = 'C122_sync_phase_word[24]~95'
        Info: 36: + IC(0.000 ns) + CELL(0.073 ns) = 10.037 ns; Loc. = LCCOMB_X45_Y12_N10; Fanout = 2; COMB Node = 'C122_sync_phase_word[25]~97'
        Info: 37: + IC(0.000 ns) + CELL(0.073 ns) = 10.110 ns; Loc. = LCCOMB_X45_Y12_N12; Fanout = 2; COMB Node = 'C122_sync_phase_word[26]~99'
        Info: 38: + IC(0.000 ns) + CELL(0.073 ns) = 10.183 ns; Loc. = LCCOMB_X45_Y12_N14; Fanout = 2; COMB Node = 'C122_sync_phase_word[27]~101'
        Info: 39: + IC(0.000 ns) + CELL(0.073 ns) = 10.256 ns; Loc. = LCCOMB_X45_Y12_N16; Fanout = 2; COMB Node = 'C122_sync_phase_word[28]~103'
        Info: 40: + IC(0.000 ns) + CELL(0.073 ns) = 10.329 ns; Loc. = LCCOMB_X45_Y12_N18; Fanout = 2; COMB Node = 'C122_sync_phase_word[29]~105'
        Info: 41: + IC(0.000 ns) + CELL(0.073 ns) = 10.402 ns; Loc. = LCCOMB_X45_Y12_N20; Fanout = 1; COMB Node = 'C122_sync_phase_word[30]~108'
        Info: 42: + IC(0.000 ns) + CELL(0.607 ns) = 11.009 ns; Loc. = LCCOMB_X45_Y12_N22; Fanout = 1; COMB Node = 'C122_sync_phase_word[31]~109'
        Info: 43: + IC(0.000 ns) + CELL(0.115 ns) = 11.124 ns; Loc. = FF_X45_Y12_N23; Fanout = 2; REG Node = 'C122_sync_phase_word[31]'
        Info: Total cell delay = 8.753 ns ( 78.69 % )
        Info: Total interconnect delay = 2.371 ns ( 21.31 % )
Warning: Can't achieve timing requirement Clock Setup: 'LTC2208_122MHz' along 1828 path(s). See Report window for details.
Info: Slack time is -5.236 ns for clock "_122MHz" between source register "cicint:cic_I|input_register[0]" and destination register "cicint:cic_I|section_out6[19]"
    Info: Fmax is 74.77 MHz (period= 13.374 ns)
    Info: + Largest register to register requirement is 7.910 ns
        Info: + Setup relationship between source and destination is 8.138 ns
            Info: + Latch edge is 8.138 ns
                Info: Clock period of Destination clock "_122MHz" is 8.138 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "_122MHz" is 8.138 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.012 ns
            Info: + Shortest clock path from clock "_122MHz" to destination register is 3.293 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_150; Fanout = 1; CLK Node = '_122MHz'
                Info: 2: + IC(0.000 ns) + CELL(1.067 ns) = 1.067 ns; Loc. = IOIBUF_X67_Y22_N15; Fanout = 1; COMB Node = '_122MHz~input'
                Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G8; Fanout = 1835; COMB Node = '_122MHz~inputclkctrl'
                Info: 4: + IC(1.349 ns) + CELL(0.680 ns) = 3.293 ns; Loc. = FF_X28_Y6_N19; Fanout = 24; REG Node = 'cicint:cic_I|section_out6[19]'
                Info: Total cell delay = 1.747 ns ( 53.05 % )
                Info: Total interconnect delay = 1.546 ns ( 46.95 % )
            Info: - Longest clock path from clock "_122MHz" to source register is 3.281 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_150; Fanout = 1; CLK Node = '_122MHz'
                Info: 2: + IC(0.000 ns) + CELL(1.067 ns) = 1.067 ns; Loc. = IOIBUF_X67_Y22_N15; Fanout = 1; COMB Node = '_122MHz~input'
                Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G8; Fanout = 1835; COMB Node = '_122MHz~inputclkctrl'
                Info: 4: + IC(1.337 ns) + CELL(0.680 ns) = 3.281 ns; Loc. = FF_X33_Y10_N13; Fanout = 3; REG Node = 'cicint:cic_I|input_register[0]'
                Info: Total cell delay = 1.747 ns ( 53.25 % )
                Info: Total interconnect delay = 1.534 ns ( 46.75 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 13.146 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X33_Y10_N13; Fanout = 3; REG Node = 'cicint:cic_I|input_register[0]'
        Info: 2: + IC(0.443 ns) + CELL(0.552 ns) = 0.995 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 2; COMB Node = 'cicint:cic_I|Add1~1'
        Info: 3: + IC(0.000 ns) + CELL(0.073 ns) = 1.068 ns; Loc. = LCCOMB_X33_Y10_N18; Fanout = 2; COMB Node = 'cicint:cic_I|Add1~3'
        Info: 4: + IC(0.000 ns) + CELL(0.073 ns) = 1.141 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 2; COMB Node = 'cicint:cic_I|Add1~5'
        Info: 5: + IC(0.000 ns) + CELL(0.073 ns) = 1.214 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 2; COMB Node = 'cicint:cic_I|Add1~7'
        Info: 6: + IC(0.000 ns) + CELL(0.607 ns) = 1.821 ns; Loc. = LCCOMB_X33_Y10_N24; Fanout = 3; COMB Node = 'cicint:cic_I|Add1~8'
        Info: 7: + IC(0.820 ns) + CELL(0.552 ns) = 3.193 ns; Loc. = LCCOMB_X32_Y10_N22; Fanout = 2; COMB Node = 'cicint:cic_I|Add2~9'
        Info: 8: + IC(0.000 ns) + CELL(0.607 ns) = 3.800 ns; Loc. = LCCOMB_X32_Y10_N24; Fanout = 3; COMB Node = 'cicint:cic_I|Add2~10'
        Info: 9: + IC(0.870 ns) + CELL(0.565 ns) = 5.235 ns; Loc. = LCCOMB_X30_Y10_N24; Fanout = 2; COMB Node = 'cicint:cic_I|Add3~11'
        Info: 10: + IC(0.000 ns) + CELL(0.073 ns) = 5.308 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 2; COMB Node = 'cicint:cic_I|Add3~13'
        Info: 11: + IC(0.000 ns) + CELL(0.073 ns) = 5.381 ns; Loc. = LCCOMB_X30_Y10_N28; Fanout = 2; COMB Node = 'cicint:cic_I|Add3~15'
        Info: 12: + IC(0.000 ns) + CELL(0.073 ns) = 5.454 ns; Loc. = LCCOMB_X30_Y10_N30; Fanout = 2; COMB Node = 'cicint:cic_I|Add3~17'
        Info: 13: + IC(0.000 ns) + CELL(0.607 ns) = 6.061 ns; Loc. = LCCOMB_X30_Y9_N0; Fanout = 3; COMB Node = 'cicint:cic_I|Add3~18'
        Info: 14: + IC(0.888 ns) + CELL(0.552 ns) = 7.501 ns; Loc. = LCCOMB_X29_Y10_N30; Fanout = 2; COMB Node = 'cicint:cic_I|Add4~19'
        Info: 15: + IC(0.000 ns) + CELL(0.607 ns) = 8.108 ns; Loc. = LCCOMB_X29_Y9_N0; Fanout = 3; COMB Node = 'cicint:cic_I|Add4~20'
        Info: 16: + IC(0.951 ns) + CELL(0.552 ns) = 9.611 ns; Loc. = LCCOMB_X29_Y6_N0; Fanout = 2; COMB Node = 'cicint:cic_I|Add5~61'
        Info: 17: + IC(0.000 ns) + CELL(0.073 ns) = 9.684 ns; Loc. = LCCOMB_X29_Y6_N2; Fanout = 2; COMB Node = 'cicint:cic_I|Add5~63'
        Info: 18: + IC(0.000 ns) + CELL(0.073 ns) = 9.757 ns; Loc. = LCCOMB_X29_Y6_N4; Fanout = 2; COMB Node = 'cicint:cic_I|Add5~65'
        Info: 19: + IC(0.000 ns) + CELL(0.073 ns) = 9.830 ns; Loc. = LCCOMB_X29_Y6_N6; Fanout = 2; COMB Node = 'cicint:cic_I|Add5~67'
        Info: 20: + IC(0.000 ns) + CELL(0.607 ns) = 10.437 ns; Loc. = LCCOMB_X29_Y6_N8; Fanout = 1; COMB Node = 'cicint:cic_I|Add5~68'
        Info: 21: + IC(0.264 ns) + CELL(0.324 ns) = 11.025 ns; Loc. = LCCOMB_X29_Y6_N30; Fanout = 2; COMB Node = 'cicint:cic_I|Add5~85'
        Info: 22: + IC(0.555 ns) + CELL(0.552 ns) = 12.132 ns; Loc. = LCCOMB_X28_Y6_N8; Fanout = 2; COMB Node = 'cicint:cic_I|section_out6[14]~49'
        Info: 23: + IC(0.000 ns) + CELL(0.073 ns) = 12.205 ns; Loc. = LCCOMB_X28_Y6_N10; Fanout = 2; COMB Node = 'cicint:cic_I|section_out6[15]~51'
        Info: 24: + IC(0.000 ns) + CELL(0.073 ns) = 12.278 ns; Loc. = LCCOMB_X28_Y6_N12; Fanout = 2; COMB Node = 'cicint:cic_I|section_out6[16]~53'
        Info: 25: + IC(0.000 ns) + CELL(0.073 ns) = 12.351 ns; Loc. = LCCOMB_X28_Y6_N14; Fanout = 2; COMB Node = 'cicint:cic_I|section_out6[17]~55'
        Info: 26: + IC(0.000 ns) + CELL(0.073 ns) = 12.424 ns; Loc. = LCCOMB_X28_Y6_N16; Fanout = 1; COMB Node = 'cicint:cic_I|section_out6[18]~57'
        Info: 27: + IC(0.000 ns) + CELL(0.607 ns) = 13.031 ns; Loc. = LCCOMB_X28_Y6_N18; Fanout = 1; COMB Node = 'cicint:cic_I|section_out6[19]~58'
        Info: 28: + IC(0.000 ns) + CELL(0.115 ns) = 13.146 ns; Loc. = FF_X28_Y6_N19; Fanout = 24; REG Node = 'cicint:cic_I|section_out6[19]'
        Info: Total cell delay = 8.355 ns ( 63.56 % )
        Info: Total interconnect delay = 4.791 ns ( 36.44 % )
Warning: Can't achieve timing requirement Clock Setup: '_122MHz' along 1730 path(s). See Report window for details.
Info: Slack time is 4.082 ns for clock "PHY_CLK125" between source register "HB_counter[0]" and destination register "HB_counter[25]"
    Info: Fmax is restricted to 250.0 MHz due to tcl and tch limits
    Info: + Largest register to register requirement is 7.607 ns
        Info: + Setup relationship between source and destination is 8.000 ns
            Info: + Latch edge is 8.000 ns
                Info: Clock period of Destination clock "PHY_CLK125" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PHY_CLK125" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.153 ns
            Info: + Shortest clock path from clock "PHY_CLK125" to destination register is 2.529 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_149; Fanout = 1; CLK Node = 'PHY_CLK125'
                Info: 2: + IC(0.000 ns) + CELL(1.067 ns) = 1.067 ns; Loc. = IOIBUF_X67_Y22_N22; Fanout = 29; COMB Node = 'PHY_CLK125~input'
                Info: 3: + IC(0.782 ns) + CELL(0.680 ns) = 2.529 ns; Loc. = FF_X66_Y22_N25; Fanout = 2; REG Node = 'HB_counter[25]'
                Info: Total cell delay = 1.747 ns ( 69.08 % )
                Info: Total interconnect delay = 0.782 ns ( 30.92 % )
            Info: - Longest clock path from clock "PHY_CLK125" to source register is 2.682 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_149; Fanout = 1; CLK Node = 'PHY_CLK125'
                Info: 2: + IC(0.000 ns) + CELL(1.067 ns) = 1.067 ns; Loc. = IOIBUF_X67_Y22_N22; Fanout = 29; COMB Node = 'PHY_CLK125~input'
                Info: 3: + IC(0.935 ns) + CELL(0.680 ns) = 2.682 ns; Loc. = FF_X66_Y23_N5; Fanout = 3; REG Node = 'HB_counter[0]'
                Info: Total cell delay = 1.747 ns ( 65.14 % )
                Info: Total interconnect delay = 0.935 ns ( 34.86 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 3.525 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X66_Y23_N5; Fanout = 3; REG Node = 'HB_counter[0]'
        Info: 2: + IC(0.572 ns) + CELL(0.552 ns) = 1.124 ns; Loc. = LCCOMB_X66_Y23_N8; Fanout = 2; COMB Node = 'HB_counter[1]~26'
        Info: 3: + IC(0.000 ns) + CELL(0.073 ns) = 1.197 ns; Loc. = LCCOMB_X66_Y23_N10; Fanout = 2; COMB Node = 'HB_counter[2]~28'
        Info: 4: + IC(0.000 ns) + CELL(0.073 ns) = 1.270 ns; Loc. = LCCOMB_X66_Y23_N12; Fanout = 2; COMB Node = 'HB_counter[3]~30'
        Info: 5: + IC(0.000 ns) + CELL(0.073 ns) = 1.343 ns; Loc. = LCCOMB_X66_Y23_N14; Fanout = 2; COMB Node = 'HB_counter[4]~32'
        Info: 6: + IC(0.000 ns) + CELL(0.073 ns) = 1.416 ns; Loc. = LCCOMB_X66_Y23_N16; Fanout = 2; COMB Node = 'HB_counter[5]~34'
        Info: 7: + IC(0.000 ns) + CELL(0.073 ns) = 1.489 ns; Loc. = LCCOMB_X66_Y23_N18; Fanout = 2; COMB Node = 'HB_counter[6]~36'
        Info: 8: + IC(0.000 ns) + CELL(0.073 ns) = 1.562 ns; Loc. = LCCOMB_X66_Y23_N20; Fanout = 2; COMB Node = 'HB_counter[7]~38'
        Info: 9: + IC(0.000 ns) + CELL(0.073 ns) = 1.635 ns; Loc. = LCCOMB_X66_Y23_N22; Fanout = 2; COMB Node = 'HB_counter[8]~40'
        Info: 10: + IC(0.000 ns) + CELL(0.073 ns) = 1.708 ns; Loc. = LCCOMB_X66_Y23_N24; Fanout = 2; COMB Node = 'HB_counter[9]~42'
        Info: 11: + IC(0.000 ns) + CELL(0.073 ns) = 1.781 ns; Loc. = LCCOMB_X66_Y23_N26; Fanout = 2; COMB Node = 'HB_counter[10]~44'
        Info: 12: + IC(0.000 ns) + CELL(0.073 ns) = 1.854 ns; Loc. = LCCOMB_X66_Y23_N28; Fanout = 2; COMB Node = 'HB_counter[11]~46'
        Info: 13: + IC(0.000 ns) + CELL(0.073 ns) = 1.927 ns; Loc. = LCCOMB_X66_Y23_N30; Fanout = 2; COMB Node = 'HB_counter[12]~48'
        Info: 14: + IC(0.000 ns) + CELL(0.073 ns) = 2.000 ns; Loc. = LCCOMB_X66_Y22_N0; Fanout = 2; COMB Node = 'HB_counter[13]~50'
        Info: 15: + IC(0.000 ns) + CELL(0.073 ns) = 2.073 ns; Loc. = LCCOMB_X66_Y22_N2; Fanout = 2; COMB Node = 'HB_counter[14]~52'
        Info: 16: + IC(0.000 ns) + CELL(0.073 ns) = 2.146 ns; Loc. = LCCOMB_X66_Y22_N4; Fanout = 2; COMB Node = 'HB_counter[15]~54'
        Info: 17: + IC(0.000 ns) + CELL(0.073 ns) = 2.219 ns; Loc. = LCCOMB_X66_Y22_N6; Fanout = 2; COMB Node = 'HB_counter[16]~56'
        Info: 18: + IC(0.000 ns) + CELL(0.073 ns) = 2.292 ns; Loc. = LCCOMB_X66_Y22_N8; Fanout = 2; COMB Node = 'HB_counter[17]~58'
        Info: 19: + IC(0.000 ns) + CELL(0.073 ns) = 2.365 ns; Loc. = LCCOMB_X66_Y22_N10; Fanout = 2; COMB Node = 'HB_counter[18]~60'
        Info: 20: + IC(0.000 ns) + CELL(0.073 ns) = 2.438 ns; Loc. = LCCOMB_X66_Y22_N12; Fanout = 2; COMB Node = 'HB_counter[19]~62'
        Info: 21: + IC(0.000 ns) + CELL(0.073 ns) = 2.511 ns; Loc. = LCCOMB_X66_Y22_N14; Fanout = 2; COMB Node = 'HB_counter[20]~64'
        Info: 22: + IC(0.000 ns) + CELL(0.073 ns) = 2.584 ns; Loc. = LCCOMB_X66_Y22_N16; Fanout = 2; COMB Node = 'HB_counter[21]~66'
        Info: 23: + IC(0.000 ns) + CELL(0.073 ns) = 2.657 ns; Loc. = LCCOMB_X66_Y22_N18; Fanout = 2; COMB Node = 'HB_counter[22]~68'
        Info: 24: + IC(0.000 ns) + CELL(0.073 ns) = 2.730 ns; Loc. = LCCOMB_X66_Y22_N20; Fanout = 2; COMB Node = 'HB_counter[23]~70'
        Info: 25: + IC(0.000 ns) + CELL(0.073 ns) = 2.803 ns; Loc. = LCCOMB_X66_Y22_N22; Fanout = 1; COMB Node = 'HB_counter[24]~72'
        Info: 26: + IC(0.000 ns) + CELL(0.607 ns) = 3.410 ns; Loc. = LCCOMB_X66_Y22_N24; Fanout = 1; COMB Node = 'HB_counter[25]~73'
        Info: 27: + IC(0.000 ns) + CELL(0.115 ns) = 3.525 ns; Loc. = FF_X66_Y22_N25; Fanout = 2; REG Node = 'HB_counter[25]'
        Info: Total cell delay = 2.953 ns ( 83.77 % )
        Info: Total interconnect delay = 0.572 ns ( 16.23 % )
Info: Clock "PHY_RX_CLOCK" has Internal fmax of 34.18 MHz between source register "Rx_MAC:Rx_MAC_inst|PHY_output[18]" and destination register "Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE" (period= 29.255 ns)
    Info: + Longest register to register delay is 31.118 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X41_Y21_N7; Fanout = 14; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_output[18]'
        Info: 2: + IC(3.875 ns) + CELL(0.177 ns) = 4.052 ns; Loc. = LCCOMB_X41_Y20_N10; Fanout = 2; COMB Node = 'Rx_MAC:Rx_MAC_inst|Equal0~10'
        Info: 3: + IC(0.326 ns) + CELL(0.398 ns) = 4.776 ns; Loc. = LCCOMB_X41_Y20_N0; Fanout = 1; COMB Node = 'Rx_MAC:Rx_MAC_inst|Equal28~4'
        Info: 4: + IC(1.311 ns) + CELL(0.408 ns) = 6.495 ns; Loc. = LCCOMB_X38_Y22_N30; Fanout = 3; COMB Node = 'Rx_MAC:Rx_MAC_inst|Equal28~6'
        Info: 5: + IC(4.953 ns) + CELL(0.177 ns) = 11.625 ns; Loc. = LCCOMB_X50_Y16_N12; Fanout = 4; COMB Node = 'Rx_MAC:Rx_MAC_inst|Equal28~8'
        Info: 6: + IC(2.605 ns) + CELL(0.412 ns) = 14.642 ns; Loc. = LCCOMB_X50_Y16_N2; Fanout = 2; COMB Node = 'Rx_MAC:Rx_MAC_inst|Selector253~12'
        Info: 7: + IC(0.476 ns) + CELL(0.177 ns) = 15.295 ns; Loc. = LCCOMB_X51_Y16_N22; Fanout = 1; COMB Node = 'Rx_MAC:Rx_MAC_inst|Selector253~2'
        Info: 8: + IC(0.481 ns) + CELL(0.177 ns) = 15.953 ns; Loc. = LCCOMB_X50_Y16_N14; Fanout = 4; COMB Node = 'Rx_MAC:Rx_MAC_inst|Selector253~4'
        Info: 9: + IC(3.961 ns) + CELL(0.421 ns) = 20.335 ns; Loc. = LCCOMB_X49_Y19_N22; Fanout = 2; COMB Node = 'Rx_MAC:Rx_MAC_inst|Selector254~0'
        Info: 10: + IC(0.275 ns) + CELL(0.327 ns) = 20.937 ns; Loc. = LCCOMB_X49_Y19_N16; Fanout = 1; COMB Node = 'Rx_MAC:Rx_MAC_inst|Selector254~1'
        Info: 11: + IC(9.716 ns) + CELL(0.465 ns) = 31.118 ns; Loc. = FF_X49_Y19_N7; Fanout = 3; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE'
        Info: Total cell delay = 3.139 ns ( 10.09 % )
        Info: Total interconnect delay = 27.979 ns ( 89.91 % )
    Info: - Smallest clock skew is 2.103 ns
        Info: + Shortest clock path from clock "PHY_RX_CLOCK" to destination register is 5.422 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'PHY_RX_CLOCK'
            Info: 2: + IC(0.000 ns) + CELL(1.067 ns) = 1.067 ns; Loc. = IOIBUF_X0_Y21_N1; Fanout = 2; COMB Node = 'PHY_RX_CLOCK~input'
            Info: 3: + IC(0.483 ns) + CELL(0.941 ns) = 2.491 ns; Loc. = FF_X1_Y21_N27; Fanout = 120; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_100T_state'
            Info: 4: + IC(0.878 ns) + CELL(0.000 ns) = 3.369 ns; Loc. = CLKCTRL_G0; Fanout = 1571; COMB Node = 'Rx_MAC:Rx_MAC_inst|PHY_100T_state~clkctrl'
            Info: 5: + IC(1.373 ns) + CELL(0.680 ns) = 5.422 ns; Loc. = FF_X49_Y19_N7; Fanout = 3; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE'
            Info: Total cell delay = 2.688 ns ( 49.58 % )
            Info: Total interconnect delay = 2.734 ns ( 50.42 % )
        Info: - Longest clock path from clock "PHY_RX_CLOCK" to source register is 3.319 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'PHY_RX_CLOCK'
            Info: 2: + IC(0.000 ns) + CELL(1.067 ns) = 1.067 ns; Loc. = IOIBUF_X0_Y21_N1; Fanout = 2; COMB Node = 'PHY_RX_CLOCK~input'
            Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 122; COMB Node = 'PHY_RX_CLOCK~inputclkctrl'
            Info: 4: + IC(1.375 ns) + CELL(0.680 ns) = 3.319 ns; Loc. = FF_X41_Y21_N7; Fanout = 14; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_output[18]'
            Info: Total cell delay = 1.747 ns ( 52.64 % )
            Info: Total interconnect delay = 1.572 ns ( 47.36 % )
    Info: + Micro clock to output delay of source is 0.261 ns
    Info: + Micro setup delay of destination is -0.021 ns
Info: Minimum slack time is 607 ps for clock "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]" between source register "FIFO:RXF|inptr[5]" and destination memory "FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a14~porta_address_reg0"
    Info: + Shortest register to memory delay is 1.027 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X59_Y19_N17; Fanout = 11; REG Node = 'FIFO:RXF|inptr[5]'
        Info: 2: + IC(0.940 ns) + CELL(0.087 ns) = 1.027 ns; Loc. = M9K_X58_Y21_N0; Fanout = 0; MEM Node = 'FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a14~porta_address_reg0'
        Info: Total cell delay = 0.087 ns ( 8.47 % )
        Info: Total interconnect delay = 0.940 ns ( 91.53 % )
    Info: - Smallest register to memory requirement is 0.420 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -3.686 ns
                Info: Clock period of Destination clock "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]" is 20.818 ns with  offset of -3.686 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -3.686 ns
                Info: Clock period of Source clock "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]" is 20.818 ns with  offset of -3.686 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.427 ns
            Info: + Longest clock path from clock "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]" to destination memory is 4.837 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G5; Fanout = 867; COMB Node = 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(1.358 ns) + CELL(1.106 ns) = 4.837 ns; Loc. = M9K_X58_Y21_N0; Fanout = 0; MEM Node = 'FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a14~porta_address_reg0'
                Info: Total cell delay = 1.106 ns ( 22.87 % )
                Info: Total interconnect delay = 3.731 ns ( 77.13 % )
            Info: - Shortest clock path from clock "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]" to source register is 4.410 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G5; Fanout = 867; COMB Node = 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(1.357 ns) + CELL(0.680 ns) = 4.410 ns; Loc. = FF_X59_Y19_N17; Fanout = 11; REG Node = 'FIFO:RXF|inptr[5]'
                Info: Total cell delay = 0.680 ns ( 15.42 % )
                Info: Total interconnect delay = 3.730 ns ( 84.58 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.254 ns
Info: Minimum slack time is 646 ps for clock "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1]" between source register "TLV320_SPI:TLV|SSCK" and destination register "TLV320_SPI:TLV|SSCK"
    Info: + Shortest register to register delay is 0.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X48_Y36_N23; Fanout = 2; REG Node = 'TLV320_SPI:TLV|SSCK'
        Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X48_Y36_N22; Fanout = 1; COMB Node = 'TLV320_SPI:TLV|Selector8~0'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X48_Y36_N23; Fanout = 2; REG Node = 'TLV320_SPI:TLV|SSCK'
        Info: Total cell delay = 0.597 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.049 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -3.686 ns
                Info: Clock period of Destination clock "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1]" is 81.380 ns with  offset of -3.686 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -3.686 ns
                Info: Clock period of Source clock "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1]" is 81.380 ns with  offset of -3.686 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1]" to destination register is 4.390 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G9; Fanout = 44; COMB Node = 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(1.337 ns) + CELL(0.680 ns) = 4.390 ns; Loc. = FF_X48_Y36_N23; Fanout = 2; REG Node = 'TLV320_SPI:TLV|SSCK'
                Info: Total cell delay = 0.680 ns ( 15.49 % )
                Info: Total interconnect delay = 3.710 ns ( 84.51 % )
            Info: - Shortest clock path from clock "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1]" to source register is 4.390 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G9; Fanout = 44; COMB Node = 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(1.337 ns) + CELL(0.680 ns) = 4.390 ns; Loc. = FF_X48_Y36_N23; Fanout = 2; REG Node = 'TLV320_SPI:TLV|SSCK'
                Info: Total cell delay = 0.680 ns ( 15.49 % )
                Info: Total interconnect delay = 3.710 ns ( 84.51 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Info: Minimum slack time is 646 ps for clock "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]" between source register "Apollo:Apollo_inst|ApolloReset" and destination register "Apollo:Apollo_inst|ApolloReset"
    Info: + Shortest register to register delay is 0.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X55_Y8_N13; Fanout = 2; REG Node = 'Apollo:Apollo_inst|ApolloReset'
        Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X55_Y8_N12; Fanout = 1; COMB Node = 'Apollo:Apollo_inst|ApolloReset~0'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X55_Y8_N13; Fanout = 2; REG Node = 'Apollo:Apollo_inst|ApolloReset'
        Info: Total cell delay = 0.597 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.049 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -3.686 ns
                Info: Clock period of Destination clock "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]" is 33333.626 ns with  offset of -3.686 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -3.686 ns
                Info: Clock period of Source clock "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]" is 33333.626 ns with  offset of -3.686 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]" to destination register is 4.393 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G6; Fanout = 103; COMB Node = 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.340 ns) + CELL(0.680 ns) = 4.393 ns; Loc. = FF_X55_Y8_N13; Fanout = 2; REG Node = 'Apollo:Apollo_inst|ApolloReset'
                Info: Total cell delay = 0.680 ns ( 15.48 % )
                Info: Total interconnect delay = 3.713 ns ( 84.52 % )
            Info: - Shortest clock path from clock "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]" to source register is 4.393 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G6; Fanout = 103; COMB Node = 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.340 ns) + CELL(0.680 ns) = 4.393 ns; Loc. = FF_X55_Y8_N13; Fanout = 2; REG Node = 'Apollo:Apollo_inst|ApolloReset'
                Info: Total cell delay = 0.680 ns ( 15.48 % )
                Info: Total interconnect delay = 3.713 ns ( 84.52 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Info: Minimum slack time is 646 ps for clock "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" between source register "EEPROM:EEPROM_inst|CS" and destination register "EEPROM:EEPROM_inst|CS"
    Info: + Shortest register to register delay is 0.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X28_Y23_N5; Fanout = 5; REG Node = 'EEPROM:EEPROM_inst|CS'
        Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X28_Y23_N4; Fanout = 1; COMB Node = 'EEPROM:EEPROM_inst|CS~6'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X28_Y23_N5; Fanout = 5; REG Node = 'EEPROM:EEPROM_inst|CS'
        Info: Total cell delay = 0.597 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.049 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 2.159 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" is 400.000 ns with  offset of 2.159 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 2.159 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" is 400.000 ns with  offset of 2.159 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" to destination register is 4.411 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.389 ns) + CELL(0.000 ns) = 2.389 ns; Loc. = CLKCTRL_G18; Fanout = 182; COMB Node = 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(1.342 ns) + CELL(0.680 ns) = 4.411 ns; Loc. = FF_X28_Y23_N5; Fanout = 5; REG Node = 'EEPROM:EEPROM_inst|CS'
                Info: Total cell delay = 0.680 ns ( 15.42 % )
                Info: Total interconnect delay = 3.731 ns ( 84.58 % )
            Info: - Shortest clock path from clock "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" to source register is 4.411 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.389 ns) + CELL(0.000 ns) = 2.389 ns; Loc. = CLKCTRL_G18; Fanout = 182; COMB Node = 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(1.342 ns) + CELL(0.680 ns) = 4.411 ns; Loc. = FF_X28_Y23_N5; Fanout = 5; REG Node = 'EEPROM:EEPROM_inst|CS'
                Info: Total cell delay = 0.680 ns ( 15.42 % )
                Info: Total interconnect delay = 3.731 ns ( 84.58 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Info: Minimum slack time is 616 ps for clock "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" between source register "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[0]" and destination memory "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0"
    Info: + Shortest register to memory delay is 1.041 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X23_Y28_N1; Fanout = 3; REG Node = 'ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[0]'
        Info: 2: + IC(0.954 ns) + CELL(0.087 ns) = 1.041 ns; Loc. = M9K_X24_Y28_N0; Fanout = 0; MEM Node = 'ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0'
        Info: Total cell delay = 0.087 ns ( 8.36 % )
        Info: Total interconnect delay = 0.954 ns ( 91.64 % )
    Info: - Smallest register to memory requirement is 0.425 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 2.159 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" is 40.000 ns with  offset of 2.159 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 2.159 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" is 40.000 ns with  offset of 2.159 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.432 ns
            Info: + Longest clock path from clock "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" to destination memory is 4.840 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(2.389 ns) + CELL(0.000 ns) = 2.389 ns; Loc. = CLKCTRL_G17; Fanout = 363; COMB Node = 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(1.345 ns) + CELL(1.106 ns) = 4.840 ns; Loc. = M9K_X24_Y28_N0; Fanout = 0; MEM Node = 'ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0'
                Info: Total cell delay = 1.106 ns ( 22.85 % )
                Info: Total interconnect delay = 3.734 ns ( 77.15 % )
            Info: - Shortest clock path from clock "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" to source register is 4.408 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(2.389 ns) + CELL(0.000 ns) = 2.389 ns; Loc. = CLKCTRL_G17; Fanout = 363; COMB Node = 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(1.339 ns) + CELL(0.680 ns) = 4.408 ns; Loc. = FF_X23_Y28_N1; Fanout = 3; REG Node = 'ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[0]'
                Info: Total cell delay = 0.680 ns ( 15.43 % )
                Info: Total interconnect delay = 3.728 ns ( 84.57 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.254 ns
Info: Minimum slack time is 646 ps for clock "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" between source register "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]" and destination register "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]"
    Info: + Shortest register to register delay is 0.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X56_Y35_N21; Fanout = 7; REG Node = 'Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]'
        Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X56_Y35_N20; Fanout = 1; COMB Node = 'Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]~3'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X56_Y35_N21; Fanout = 7; REG Node = 'Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]'
        Info: Total cell delay = 0.597 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.049 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 2.159 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" is 80.000 ns with  offset of 2.159 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 2.159 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" is 80.000 ns with  offset of 2.159 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" to destination register is 4.390 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(2.389 ns) + CELL(0.000 ns) = 2.389 ns; Loc. = CLKCTRL_G19; Fanout = 542; COMB Node = 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.321 ns) + CELL(0.680 ns) = 4.390 ns; Loc. = FF_X56_Y35_N21; Fanout = 7; REG Node = 'Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]'
                Info: Total cell delay = 0.680 ns ( 15.49 % )
                Info: Total interconnect delay = 3.710 ns ( 84.51 % )
            Info: - Shortest clock path from clock "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" to source register is 4.390 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(2.389 ns) + CELL(0.000 ns) = 2.389 ns; Loc. = CLKCTRL_G19; Fanout = 542; COMB Node = 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.321 ns) + CELL(0.680 ns) = 4.390 ns; Loc. = FF_X56_Y35_N21; Fanout = 7; REG Node = 'Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]'
                Info: Total cell delay = 0.680 ns ( 15.49 % )
                Info: Total interconnect delay = 3.710 ns ( 84.51 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Info: Minimum slack time is -902 ps for clock "LTC2208_122MHz" between source register "LPF_select:Alex_LPF_select|LPF[0]" and destination register "SPI:Alex_SPI_Tx|previous_Alex_data[20]"
    Info: + Shortest register to register delay is 5.055 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X64_Y11_N11; Fanout = 3; REG Node = 'LPF_select:Alex_LPF_select|LPF[0]'
        Info: 2: + IC(4.467 ns) + CELL(0.473 ns) = 4.940 ns; Loc. = LCCOMB_X64_Y13_N20; Fanout = 1; COMB Node = 'SPI:Alex_SPI_Tx|previous_Alex_data[20]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 5.055 ns; Loc. = FF_X64_Y13_N21; Fanout = 1; REG Node = 'SPI:Alex_SPI_Tx|previous_Alex_data[20]'
        Info: Total cell delay = 0.588 ns ( 11.63 % )
        Info: Total interconnect delay = 4.467 ns ( 88.37 % )
    Info: - Smallest register to register requirement is 5.957 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "LTC2208_122MHz" is 8.138 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "LTC2208_122MHz" is 8.138 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 6.006 ns
            Info: + Longest clock path from clock "LTC2208_122MHz" to destination register is 9.299 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'LTC2208_122MHz'
                Info: 2: + IC(0.000 ns) + CELL(1.067 ns) = 1.067 ns; Loc. = IOIBUF_X67_Y22_N1; Fanout = 5; COMB Node = 'LTC2208_122MHz~input'
                Info: 3: + IC(0.704 ns) + CELL(0.941 ns) = 2.712 ns; Loc. = FF_X63_Y22_N17; Fanout = 5; REG Node = 'Hermes_clk_lrclk_gen:clrgen|BCLK'
                Info: 4: + IC(2.545 ns) + CELL(0.941 ns) = 6.198 ns; Loc. = FF_X37_Y3_N31; Fanout = 2; REG Node = 'spc[1]'
                Info: 5: + IC(1.101 ns) + CELL(0.000 ns) = 7.299 ns; Loc. = CLKCTRL_G16; Fanout = 42; COMB Node = 'spc[1]~clkctrl'
                Info: 6: + IC(1.320 ns) + CELL(0.680 ns) = 9.299 ns; Loc. = FF_X64_Y13_N21; Fanout = 1; REG Node = 'SPI:Alex_SPI_Tx|previous_Alex_data[20]'
                Info: Total cell delay = 3.629 ns ( 39.03 % )
                Info: Total interconnect delay = 5.670 ns ( 60.97 % )
            Info: - Shortest clock path from clock "LTC2208_122MHz" to source register is 3.293 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'LTC2208_122MHz'
                Info: 2: + IC(0.000 ns) + CELL(1.067 ns) = 1.067 ns; Loc. = IOIBUF_X67_Y22_N1; Fanout = 5; COMB Node = 'LTC2208_122MHz~input'
                Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G7; Fanout = 7055; COMB Node = 'LTC2208_122MHz~inputclkctrl'
                Info: 4: + IC(1.349 ns) + CELL(0.680 ns) = 3.293 ns; Loc. = FF_X64_Y11_N11; Fanout = 3; REG Node = 'LPF_select:Alex_LPF_select|LPF[0]'
                Info: Total cell delay = 1.747 ns ( 53.05 % )
                Info: Total interconnect delay = 1.546 ns ( 46.95 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Warning: Can't achieve minimum setup and hold requirement LTC2208_122MHz along 7 path(s). See Report window for details.
Info: Minimum slack time is 646 ps for clock "_122MHz" between source register "PWM_count[0]" and destination register "PWM_count[0]"
    Info: + Shortest register to register delay is 0.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X21_Y15_N1; Fanout = 8; REG Node = 'PWM_count[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X21_Y15_N0; Fanout = 1; COMB Node = 'PWM_count[0]~21'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X21_Y15_N1; Fanout = 8; REG Node = 'PWM_count[0]'
        Info: Total cell delay = 0.597 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.049 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "_122MHz" is 8.138 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "_122MHz" is 8.138 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "_122MHz" to destination register is 3.281 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_150; Fanout = 1; CLK Node = '_122MHz'
                Info: 2: + IC(0.000 ns) + CELL(1.067 ns) = 1.067 ns; Loc. = IOIBUF_X67_Y22_N15; Fanout = 1; COMB Node = '_122MHz~input'
                Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G8; Fanout = 1835; COMB Node = '_122MHz~inputclkctrl'
                Info: 4: + IC(1.337 ns) + CELL(0.680 ns) = 3.281 ns; Loc. = FF_X21_Y15_N1; Fanout = 8; REG Node = 'PWM_count[0]'
                Info: Total cell delay = 1.747 ns ( 53.25 % )
                Info: Total interconnect delay = 1.534 ns ( 46.75 % )
            Info: - Shortest clock path from clock "_122MHz" to source register is 3.281 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_150; Fanout = 1; CLK Node = '_122MHz'
                Info: 2: + IC(0.000 ns) + CELL(1.067 ns) = 1.067 ns; Loc. = IOIBUF_X67_Y22_N15; Fanout = 1; COMB Node = '_122MHz~input'
                Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G8; Fanout = 1835; COMB Node = '_122MHz~inputclkctrl'
                Info: 4: + IC(1.337 ns) + CELL(0.680 ns) = 3.281 ns; Loc. = FF_X21_Y15_N1; Fanout = 8; REG Node = 'PWM_count[0]'
                Info: Total cell delay = 1.747 ns ( 53.25 % )
                Info: Total interconnect delay = 1.534 ns ( 46.75 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Info: Minimum slack time is 646 ps for clock "PHY_CLK125" between source register "HB_counter[0]" and destination register "HB_counter[0]"
    Info: + Shortest register to register delay is 0.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X66_Y23_N5; Fanout = 3; REG Node = 'HB_counter[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X66_Y23_N4; Fanout = 1; COMB Node = 'HB_counter[0]~75'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X66_Y23_N5; Fanout = 3; REG Node = 'HB_counter[0]'
        Info: Total cell delay = 0.597 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.049 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PHY_CLK125" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PHY_CLK125" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PHY_CLK125" to destination register is 2.682 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_149; Fanout = 1; CLK Node = 'PHY_CLK125'
                Info: 2: + IC(0.000 ns) + CELL(1.067 ns) = 1.067 ns; Loc. = IOIBUF_X67_Y22_N22; Fanout = 29; COMB Node = 'PHY_CLK125~input'
                Info: 3: + IC(0.935 ns) + CELL(0.680 ns) = 2.682 ns; Loc. = FF_X66_Y23_N5; Fanout = 3; REG Node = 'HB_counter[0]'
                Info: Total cell delay = 1.747 ns ( 65.14 % )
                Info: Total interconnect delay = 0.935 ns ( 34.86 % )
            Info: - Shortest clock path from clock "PHY_CLK125" to source register is 2.682 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_149; Fanout = 1; CLK Node = 'PHY_CLK125'
                Info: 2: + IC(0.000 ns) + CELL(1.067 ns) = 1.067 ns; Loc. = IOIBUF_X67_Y22_N22; Fanout = 29; COMB Node = 'PHY_CLK125~input'
                Info: 3: + IC(0.935 ns) + CELL(0.680 ns) = 2.682 ns; Loc. = FF_X66_Y23_N5; Fanout = 3; REG Node = 'HB_counter[0]'
                Info: Total cell delay = 1.747 ns ( 65.14 % )
                Info: Total interconnect delay = 0.935 ns ( 34.86 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Warning: Circuit may not operate. Detected 197 non-operational path(s) clocked by clock "PHY_RX_CLOCK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Rx_MAC:Rx_MAC_inst|PHY_output[109]" and destination pin or register "Rx_MAC:Rx_MAC_inst|FromMAC[45]" for clock "PHY_RX_CLOCK" (Hold time is 1.379 ns)
    Info: + Largest clock skew is 2.112 ns
        Info: + Longest clock path from clock "PHY_RX_CLOCK" to destination register is 5.424 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'PHY_RX_CLOCK'
            Info: 2: + IC(0.000 ns) + CELL(1.067 ns) = 1.067 ns; Loc. = IOIBUF_X0_Y21_N1; Fanout = 2; COMB Node = 'PHY_RX_CLOCK~input'
            Info: 3: + IC(0.483 ns) + CELL(0.941 ns) = 2.491 ns; Loc. = FF_X1_Y21_N27; Fanout = 120; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_100T_state'
            Info: 4: + IC(0.878 ns) + CELL(0.000 ns) = 3.369 ns; Loc. = CLKCTRL_G0; Fanout = 1571; COMB Node = 'Rx_MAC:Rx_MAC_inst|PHY_100T_state~clkctrl'
            Info: 5: + IC(1.375 ns) + CELL(0.680 ns) = 5.424 ns; Loc. = FF_X45_Y27_N29; Fanout = 3; REG Node = 'Rx_MAC:Rx_MAC_inst|FromMAC[45]'
            Info: Total cell delay = 2.688 ns ( 49.56 % )
            Info: Total interconnect delay = 2.736 ns ( 50.44 % )
        Info: - Shortest clock path from clock "PHY_RX_CLOCK" to source register is 3.312 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'PHY_RX_CLOCK'
            Info: 2: + IC(0.000 ns) + CELL(1.067 ns) = 1.067 ns; Loc. = IOIBUF_X0_Y21_N1; Fanout = 2; COMB Node = 'PHY_RX_CLOCK~input'
            Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 122; COMB Node = 'PHY_RX_CLOCK~inputclkctrl'
            Info: 4: + IC(1.368 ns) + CELL(0.680 ns) = 3.312 ns; Loc. = FF_X45_Y27_N25; Fanout = 3; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_output[109]'
            Info: Total cell delay = 1.747 ns ( 52.75 % )
            Info: Total interconnect delay = 1.565 ns ( 47.25 % )
    Info: - Micro clock to output delay of source is 0.261 ns
    Info: - Shortest register to register delay is 0.684 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X45_Y27_N25; Fanout = 3; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_output[109]'
        Info: 2: + IC(0.392 ns) + CELL(0.177 ns) = 0.569 ns; Loc. = LCCOMB_X45_Y27_N28; Fanout = 1; COMB Node = 'Rx_MAC:Rx_MAC_inst|FromMAC[45]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.684 ns; Loc. = FF_X45_Y27_N29; Fanout = 3; REG Node = 'Rx_MAC:Rx_MAC_inst|FromMAC[45]'
        Info: Total cell delay = 0.292 ns ( 42.69 % )
        Info: Total interconnect delay = 0.392 ns ( 57.31 % )
    Info: + Micro hold delay of destination is 0.212 ns
Info: tsu for register "Apollo:Apollo_inst|message[0]" (data pin = "PTT", clock pin = "LTC2208_122MHz") is 9.712 ns
    Info: + Longest pin to register delay is 10.440 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_98; Fanout = 1; PIN Node = 'PTT'
        Info: 2: + IC(0.000 ns) + CELL(1.021 ns) = 1.021 ns; Loc. = IOIBUF_X43_Y0_N29; Fanout = 9; COMB Node = 'PTT~input'
        Info: 3: + IC(4.379 ns) + CELL(0.491 ns) = 5.891 ns; Loc. = LCCOMB_X56_Y10_N8; Fanout = 11; COMB Node = 'Apollo:Apollo_inst|always0~0'
        Info: 4: + IC(1.242 ns) + CELL(0.473 ns) = 7.606 ns; Loc. = LCCOMB_X54_Y9_N14; Fanout = 1; COMB Node = 'Apollo:Apollo_inst|message[0]~7'
        Info: 5: + IC(0.811 ns) + CELL(0.177 ns) = 8.594 ns; Loc. = LCCOMB_X57_Y9_N28; Fanout = 1; COMB Node = 'Apollo:Apollo_inst|message[0]~8'
        Info: 6: + IC(0.255 ns) + CELL(0.177 ns) = 9.026 ns; Loc. = LCCOMB_X57_Y9_N18; Fanout = 1; COMB Node = 'Apollo:Apollo_inst|message[0]~9'
        Info: 7: + IC(0.256 ns) + CELL(0.177 ns) = 9.459 ns; Loc. = LCCOMB_X57_Y9_N6; Fanout = 1; COMB Node = 'Apollo:Apollo_inst|message[0]~16'
        Info: 8: + IC(0.256 ns) + CELL(0.177 ns) = 9.892 ns; Loc. = LCCOMB_X57_Y9_N24; Fanout = 1; COMB Node = 'Apollo:Apollo_inst|message[0]~14'
        Info: 9: + IC(0.256 ns) + CELL(0.177 ns) = 10.325 ns; Loc. = LCCOMB_X57_Y9_N8; Fanout = 1; COMB Node = 'Apollo:Apollo_inst|message[0]~15'
        Info: 10: + IC(0.000 ns) + CELL(0.115 ns) = 10.440 ns; Loc. = FF_X57_Y9_N9; Fanout = 6; REG Node = 'Apollo:Apollo_inst|message[0]'
        Info: Total cell delay = 2.985 ns ( 28.59 % )
        Info: Total interconnect delay = 7.455 ns ( 71.41 % )
    Info: + Micro setup delay of destination is -0.021 ns
    Info: - Offset between input clock "LTC2208_122MHz" and output clock "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]" is -3.686 ns
    Info: - Shortest clock path from clock "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]" to destination register is 4.393 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]'
        Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G6; Fanout = 103; COMB Node = 'PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
        Info: 3: + IC(1.340 ns) + CELL(0.680 ns) = 4.393 ns; Loc. = FF_X57_Y9_N9; Fanout = 6; REG Node = 'Apollo:Apollo_inst|message[0]'
        Info: Total cell delay = 0.680 ns ( 15.48 % )
        Info: Total interconnect delay = 3.713 ns ( 84.52 % )
Info: tco from clock "LTC2208_122MHz" to destination pin "SPI_SCK" through register "SPI:Alex_SPI_Tx|SPI_clock" is 17.333 ns
    Info: + Longest clock path from clock "LTC2208_122MHz" to source register is 9.294 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'LTC2208_122MHz'
        Info: 2: + IC(0.000 ns) + CELL(1.067 ns) = 1.067 ns; Loc. = IOIBUF_X67_Y22_N1; Fanout = 5; COMB Node = 'LTC2208_122MHz~input'
        Info: 3: + IC(0.704 ns) + CELL(0.941 ns) = 2.712 ns; Loc. = FF_X63_Y22_N17; Fanout = 5; REG Node = 'Hermes_clk_lrclk_gen:clrgen|BCLK'
        Info: 4: + IC(2.545 ns) + CELL(0.941 ns) = 6.198 ns; Loc. = FF_X37_Y3_N31; Fanout = 2; REG Node = 'spc[1]'
        Info: 5: + IC(1.101 ns) + CELL(0.000 ns) = 7.299 ns; Loc. = CLKCTRL_G16; Fanout = 42; COMB Node = 'spc[1]~clkctrl'
        Info: 6: + IC(1.315 ns) + CELL(0.680 ns) = 9.294 ns; Loc. = FF_X64_Y10_N15; Fanout = 2; REG Node = 'SPI:Alex_SPI_Tx|SPI_clock'
        Info: Total cell delay = 3.629 ns ( 39.05 % )
        Info: Total interconnect delay = 5.665 ns ( 60.95 % )
    Info: + Micro clock to output delay of source is 0.261 ns
    Info: + Longest register to pin delay is 7.778 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X64_Y10_N15; Fanout = 2; REG Node = 'SPI:Alex_SPI_Tx|SPI_clock'
        Info: 2: + IC(1.642 ns) + CELL(0.453 ns) = 2.095 ns; Loc. = LCCOMB_X55_Y8_N30; Fanout = 1; COMB Node = 'SPI_SCK~0'
        Info: 3: + IC(3.154 ns) + CELL(2.529 ns) = 7.778 ns; Loc. = IOOBUF_X27_Y0_N2; Fanout = 1; COMB Node = 'SPI_SCK~output'
        Info: 4: + IC(0.000 ns) + CELL(0.000 ns) = 7.778 ns; Loc. = PIN_83; Fanout = 0; PIN Node = 'SPI_SCK'
        Info: Total cell delay = 2.982 ns ( 38.34 % )
        Info: Total interconnect delay = 4.796 ns ( 61.66 % )
Info: Longest tpd from source pin "MODE2" to destination pin "SPI_SCK" is 11.305 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_107; Fanout = 1; PIN Node = 'MODE2'
    Info: 2: + IC(0.000 ns) + CELL(1.031 ns) = 1.031 ns; Loc. = IOIBUF_X48_Y0_N22; Fanout = 12; COMB Node = 'MODE2~input'
    Info: 3: + IC(4.264 ns) + CELL(0.327 ns) = 5.622 ns; Loc. = LCCOMB_X55_Y8_N30; Fanout = 1; COMB Node = 'SPI_SCK~0'
    Info: 4: + IC(3.154 ns) + CELL(2.529 ns) = 11.305 ns; Loc. = IOOBUF_X27_Y0_N2; Fanout = 1; COMB Node = 'SPI_SCK~output'
    Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 11.305 ns; Loc. = PIN_83; Fanout = 0; PIN Node = 'SPI_SCK'
    Info: Total cell delay = 3.887 ns ( 34.38 % )
    Info: Total interconnect delay = 7.418 ns ( 65.62 % )
Info: th for register "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[0]" (data pin = "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DATA0", clock pin = "PHY_CLK125") is 1.655 ns
    Info: + Offset between input clock "PHY_CLK125" and output clock "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" is 2.159 ns
    Info: + Longest clock path from clock "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" to destination register is 4.423 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
        Info: 2: + IC(2.389 ns) + CELL(0.000 ns) = 2.389 ns; Loc. = CLKCTRL_G17; Fanout = 363; COMB Node = 'PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
        Info: 3: + IC(1.354 ns) + CELL(0.680 ns) = 4.423 ns; Loc. = FF_X14_Y27_N13; Fanout = 2; REG Node = 'ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[0]'
        Info: Total cell delay = 0.680 ns ( 15.37 % )
        Info: Total interconnect delay = 3.743 ns ( 84.63 % )
    Info: + Micro hold delay of destination is 0.212 ns
    Info: - Shortest pin to register delay is 5.139 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_24; Fanout = 1; PIN Node = 'ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DATA0'
        Info: 2: + IC(0.000 ns) + CELL(1.067 ns) = 1.067 ns; Loc. = IOIBUF_X0_Y27_N22; Fanout = 1; COMB Node = 'ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DATA0input'
        Info: 3: + IC(3.780 ns) + CELL(0.177 ns) = 5.024 ns; Loc. = LCCOMB_X14_Y27_N12; Fanout = 1; COMB Node = 'ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[0]~feeder'
        Info: 4: + IC(0.000 ns) + CELL(0.115 ns) = 5.139 ns; Loc. = FF_X14_Y27_N13; Fanout = 2; REG Node = 'ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[0]'
        Info: Total cell delay = 1.359 ns ( 26.44 % )
        Info: Total interconnect delay = 3.780 ns ( 73.56 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 235 megabytes
    Info: Processing ended: Sat Aug 13 19:08:20 2011
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:18


