

================================================================
== Vitis HLS Report for 'axi_slave_lite_reg'
================================================================
* Date:           Tue Apr  9 14:26:50 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        axi_slave_lite_demo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.015 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|     212|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|        -|       -|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|     168|    -|
|Register         |        -|     -|       63|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|       63|     380|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1968|  1968|  1045440|  522720|  128|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |and_ln534_fu_500_p2     |       and|   0|  0|   2|           1|           1|
    |ap_condition_141        |       and|   0|  0|   2|           1|           1|
    |ret_fu_305_p2           |       and|   0|  0|   8|           8|           8|
    |icmp_ln870_fu_486_p2    |      icmp|   0|  0|   8|           2|           2|
    |s_axi_r_rdata           |    select|   0|  0|  64|           1|          64|
    |select_ln124_fu_492_p3  |    select|   0|  0|  64|           1|          64|
    |select_ln534_fu_506_p3  |    select|   0|  0|  64|           1|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 212|          15|         204|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_p_Val2_1_phi_fu_227_p14  |  14|          3|    5|         15|
    |ap_phi_mux_wready_V_phi_fu_246_p14  |  14|          3|    1|          3|
    |ap_sig_allocacmp_inner_reg0_V_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_inner_reg1_V_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_inner_reg2_V_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_inner_reg3_V_load  |   9|          2|   10|         20|
    |rdata_V                             |  20|          4|   12|         48|
    |s_axi_ar_arready                    |  14|          3|    1|          3|
    |s_axi_aw_awready                    |  14|          3|    1|          3|
    |s_axi_b_bvalid                      |  14|          3|    1|          3|
    |s_axi_r_rvalid                      |  14|          3|    1|          3|
    |s_axi_w_wready                      |  14|          3|    1|          3|
    |state1_V                            |  14|          3|    2|          6|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 168|         36|   62|        161|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------+----+----+-----+-----------+
    |     Name     | FF | LUT| Bits| Const Bits|
    +--------------+----+----+-----+-----------+
    |ap_CS_fsm     |   1|   0|    1|          0|
    |inner_reg0_V  |   9|   0|    9|          0|
    |inner_reg1_V  |   9|   0|   11|          2|
    |inner_reg2_V  |   9|   0|    9|          0|
    |inner_reg3_V  |  10|   0|   12|          2|
    |raddr_V       |   5|   0|    5|          0|
    |rdata_V       |  12|   0|   12|          0|
    |state1_V      |   2|   0|    2|          0|
    |state_V       |   1|   0|    1|          0|
    |waddr_V       |   5|   0|    5|          0|
    +--------------+----+----+-----+-----------+
    |Total         |  63|   0|   67|          4|
    +--------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+--------------+--------------------+--------------+
|     RTL Ports    | Dir | Bits|   Protocol   |    Source Object   |    C Type    |
+------------------+-----+-----+--------------+--------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_none|  axi_slave_lite_reg|  return value|
|ap_rst            |   in|    1|  ap_ctrl_none|  axi_slave_lite_reg|  return value|
|s_axi_ar_araddr   |   in|   64|       ap_none|     s_axi_ar_araddr|       pointer|
|s_axi_ar_arready  |  out|    1|       ap_none|    s_axi_ar_arready|       pointer|
|s_axi_ar_arvalid  |   in|    1|       ap_none|    s_axi_ar_arvalid|       pointer|
|s_axi_aw_awaddr   |   in|   64|       ap_none|     s_axi_aw_awaddr|       pointer|
|s_axi_aw_awready  |  out|    1|       ap_none|    s_axi_aw_awready|       pointer|
|s_axi_aw_awvalid  |   in|    1|       ap_none|    s_axi_aw_awvalid|       pointer|
|s_axi_b_bresp     |  out|    2|       ap_none|       s_axi_b_bresp|       pointer|
|s_axi_b_bready    |   in|    1|       ap_none|      s_axi_b_bready|       pointer|
|s_axi_b_bvalid    |  out|    1|       ap_none|      s_axi_b_bvalid|       pointer|
|s_axi_r_rdata     |  out|   64|       ap_none|       s_axi_r_rdata|       pointer|
|s_axi_r_rresp     |  out|    2|       ap_none|       s_axi_r_rresp|       pointer|
|s_axi_r_rready    |   in|    1|       ap_none|      s_axi_r_rready|       pointer|
|s_axi_r_rvalid    |  out|    1|       ap_none|      s_axi_r_rvalid|       pointer|
|s_axi_w_wdata     |   in|   64|       ap_none|       s_axi_w_wdata|       pointer|
|s_axi_w_wstrb     |   in|    8|       ap_none|       s_axi_w_wstrb|       pointer|
|s_axi_w_wready    |  out|    1|       ap_none|      s_axi_w_wready|       pointer|
|s_axi_w_wvalid    |   in|    1|       ap_none|      s_axi_w_wvalid|       pointer|
+------------------+-----+-----+--------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.01>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 2 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%speclatency_ln0 = speclatency void @_ssdm_op_SpecLatency, i64 0, i64 0, void @empty_0"   --->   Operation 4 'speclatency' 'speclatency_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s_axi_ar_araddr"   --->   Operation 5 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_axi_ar_araddr, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axi_ar_arready"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axi_ar_arready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axi_ar_arvalid"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axi_ar_arvalid, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s_axi_aw_awaddr"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_axi_aw_awaddr, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axi_aw_awready"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axi_aw_awready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axi_aw_awvalid"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axi_aw_awvalid, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %s_axi_b_bresp"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %s_axi_b_bresp, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axi_b_bready"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axi_b_bready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axi_b_bvalid"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axi_b_bvalid, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s_axi_r_rdata"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_axi_r_rdata, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %s_axi_r_rresp"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %s_axi_r_rresp, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axi_r_rready"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axi_r_rready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axi_r_rvalid"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axi_r_rvalid, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s_axi_w_wdata"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_axi_w_wdata, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %s_axi_w_wstrb"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %s_axi_w_wstrb, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axi_w_wready"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axi_w_wready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axi_w_wvalid"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axi_w_wvalid, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%state1_V_load = load i2 %state1_V"   --->   Operation 39 'load' 'state1_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_Val2_s = load i5 %waddr_V"   --->   Operation 40 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%s_axi_w_wvalid_read = read i1 @_ssdm_op_Read.ap_none.i1P0A, i1 %s_axi_w_wvalid"   --->   Operation 41 'read' 's_axi_w_wvalid_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%lhs_V = read i64 @_ssdm_op_Read.ap_none.i64P0A, i64 %s_axi_w_wdata"   --->   Operation 42 'read' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i64 %lhs_V" [axi_slave_lite_reg.cpp:38]   --->   Operation 43 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.72ns)   --->   "%switch_ln38 = switch i2 %state1_V_load, void %._crit_edge, i2 0, void, i2 1, void, i2 2, void" [axi_slave_lite_reg.cpp:38]   --->   Operation 44 'switch' 'switch_ln38' <Predicate = true> <Delay = 0.72>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_w_wready, i1 0" [axi_slave_lite_reg.cpp:81]   --->   Operation 45 'write' 'write_ln81' <Predicate = (state1_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_aw_awready, i1 0" [axi_slave_lite_reg.cpp:82]   --->   Operation 46 'write' 'write_ln82' <Predicate = (state1_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln83 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_b_bvalid, i1 1" [axi_slave_lite_reg.cpp:83]   --->   Operation 47 'write' 'write_ln83' <Predicate = (state1_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_none.i2P0A, i2 %s_axi_b_bresp, i2 0" [axi_slave_lite_reg.cpp:84]   --->   Operation 48 'write' 'write_ln84' <Predicate = (state1_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%s_axi_b_bready_read = read i1 @_ssdm_op_Read.ap_none.i1P0A, i1 %s_axi_b_bready"   --->   Operation 49 'read' 's_axi_b_bready_read' <Predicate = (state1_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %s_axi_b_bready_read, void, void" [axi_slave_lite_reg.cpp:85]   --->   Operation 50 'br' 'br_ln85' <Predicate = (state1_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.47ns)   --->   "%store_ln88 = store i2 2, i2 %state1_V" [axi_slave_lite_reg.cpp:88]   --->   Operation 51 'store' 'store_ln88' <Predicate = (state1_V_load == 2 & !s_axi_b_bready_read)> <Delay = 0.47>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 52 'br' 'br_ln0' <Predicate = (state1_V_load == 2 & !s_axi_b_bready_read)> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.47ns)   --->   "%store_ln86 = store i2 0, i2 %state1_V" [axi_slave_lite_reg.cpp:86]   --->   Operation 53 'store' 'store_ln86' <Predicate = (state1_V_load == 2 & s_axi_b_bready_read)> <Delay = 0.47>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%br_ln87 = br void %._crit_edge" [axi_slave_lite_reg.cpp:87]   --->   Operation 54 'br' 'br_ln87' <Predicate = (state1_V_load == 2 & s_axi_b_bready_read)> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %s_axi_w_wvalid_read, void, void" [axi_slave_lite_reg.cpp:52]   --->   Operation 55 'br' 'br_ln52' <Predicate = (state1_V_load == 1)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln73 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_w_wready, i1 0" [axi_slave_lite_reg.cpp:73]   --->   Operation 56 'write' 'write_ln73' <Predicate = (state1_V_load == 1 & !s_axi_w_wvalid_read)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_aw_awready, i1 0" [axi_slave_lite_reg.cpp:74]   --->   Operation 57 'write' 'write_ln74' <Predicate = (state1_V_load == 1 & !s_axi_w_wvalid_read)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln75 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_b_bvalid, i1 0" [axi_slave_lite_reg.cpp:75]   --->   Operation 58 'write' 'write_ln75' <Predicate = (state1_V_load == 1 & !s_axi_w_wvalid_read)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln76 = write void @_ssdm_op_Write.ap_none.i2P0A, i2 %s_axi_b_bresp, i2 0" [axi_slave_lite_reg.cpp:76]   --->   Operation 59 'write' 'write_ln76' <Predicate = (state1_V_load == 1 & !s_axi_w_wvalid_read)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.47ns)   --->   "%store_ln77 = store i2 1, i2 %state1_V" [axi_slave_lite_reg.cpp:77]   --->   Operation 60 'store' 'store_ln77' <Predicate = (state1_V_load == 1 & !s_axi_w_wvalid_read)> <Delay = 0.47>
ST_1 : Operation 61 [1/1] (0.42ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 61 'br' 'br_ln0' <Predicate = (state1_V_load == 1 & !s_axi_w_wvalid_read)> <Delay = 0.42>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_w_wready, i1 1" [axi_slave_lite_reg.cpp:53]   --->   Operation 62 'write' 'write_ln53' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln55 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_aw_awready, i1 0" [axi_slave_lite_reg.cpp:55]   --->   Operation 63 'write' 'write_ln55' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln56 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_b_bvalid, i1 0" [axi_slave_lite_reg.cpp:56]   --->   Operation 64 'write' 'write_ln56' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln57 = write void @_ssdm_op_Write.ap_none.i2P0A, i2 %s_axi_b_bresp, i2 0" [axi_slave_lite_reg.cpp:57]   --->   Operation 65 'write' 'write_ln57' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%rhs = read i8 @_ssdm_op_Read.ap_none.i8P0A, i8 %s_axi_w_wstrb"   --->   Operation 66 'read' 'rhs' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.33ns)   --->   "%ret = and i8 %trunc_ln38, i8 %rhs"   --->   Operation 67 'and' 'ret' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln1348 = zext i8 %ret"   --->   Operation 68 'zext' 'zext_ln1348' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1348_1 = zext i8 %ret"   --->   Operation 69 'zext' 'zext_ln1348_1' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln1348_2 = zext i8 %ret"   --->   Operation 70 'zext' 'zext_ln1348_2' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %p_Val2_s, i32 3, i32 4"   --->   Operation 71 'partselect' 'p_Result_s' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.72ns)   --->   "%switch_ln59 = switch i2 %p_Result_s, void %._crit_edge1, i2 0, void, i2 1, void, i2 2, void" [axi_slave_lite_reg.cpp:59]   --->   Operation 72 'switch' 'switch_ln59' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read)> <Delay = 0.72>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln67 = store i9 %zext_ln1348_1, i9 %inner_reg2_V" [axi_slave_lite_reg.cpp:67]   --->   Operation 73 'store' 'store_ln67' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read & p_Result_s == 2)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln67 = br void %._crit_edge1" [axi_slave_lite_reg.cpp:67]   --->   Operation 74 'br' 'br_ln67' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read & p_Result_s == 2)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln64 = store i11 %zext_ln1348, i11 %inner_reg1_V" [axi_slave_lite_reg.cpp:64]   --->   Operation 75 'store' 'store_ln64' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read & p_Result_s == 1)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln65 = br void" [axi_slave_lite_reg.cpp:65]   --->   Operation 76 'br' 'br_ln65' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read & p_Result_s == 1)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln61 = store i9 %zext_ln1348_1, i9 %inner_reg0_V" [axi_slave_lite_reg.cpp:61]   --->   Operation 77 'store' 'store_ln61' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read & p_Result_s == 0)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln62 = br void" [axi_slave_lite_reg.cpp:62]   --->   Operation 78 'br' 'br_ln62' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read & p_Result_s == 0)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln69 = store i12 %zext_ln1348_2, i12 %inner_reg3_V" [axi_slave_lite_reg.cpp:69]   --->   Operation 79 'store' 'store_ln69' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read & p_Result_s != 0 & p_Result_s != 1)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln70 = br void" [axi_slave_lite_reg.cpp:70]   --->   Operation 80 'br' 'br_ln70' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read & p_Result_s != 0 & p_Result_s != 1)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.47ns)   --->   "%store_ln71 = store i2 2, i2 %state1_V" [axi_slave_lite_reg.cpp:71]   --->   Operation 81 'store' 'store_ln71' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read)> <Delay = 0.47>
ST_1 : Operation 82 [1/1] (0.42ns)   --->   "%br_ln72 = br void %._crit_edge" [axi_slave_lite_reg.cpp:72]   --->   Operation 82 'br' 'br_ln72' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read)> <Delay = 0.42>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln40 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_w_wready, i1 0" [axi_slave_lite_reg.cpp:40]   --->   Operation 83 'write' 'write_ln40' <Predicate = (state1_V_load == 0)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%write_ln41 = write void @_ssdm_op_Write.ap_none.i2P0A, i2 %s_axi_b_bresp, i2 0" [axi_slave_lite_reg.cpp:41]   --->   Operation 84 'write' 'write_ln41' <Predicate = (state1_V_load == 0)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_b_bvalid, i1 0" [axi_slave_lite_reg.cpp:42]   --->   Operation 85 'write' 'write_ln42' <Predicate = (state1_V_load == 0)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%s_axi_aw_awvalid_read = read i1 @_ssdm_op_Read.ap_none.i1P0A, i1 %s_axi_aw_awvalid"   --->   Operation 86 'read' 's_axi_aw_awvalid_read' <Predicate = (state1_V_load == 0)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %s_axi_aw_awvalid_read, void, void" [axi_slave_lite_reg.cpp:43]   --->   Operation 87 'br' 'br_ln43' <Predicate = (state1_V_load == 0)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_aw_awready, i1 0" [axi_slave_lite_reg.cpp:47]   --->   Operation 88 'write' 'write_ln47' <Predicate = (state1_V_load == 0 & !s_axi_aw_awvalid_read)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.42ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 89 'br' 'br_ln0' <Predicate = (state1_V_load == 0 & !s_axi_aw_awvalid_read)> <Delay = 0.42>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_aw_awready, i1 1" [axi_slave_lite_reg.cpp:44]   --->   Operation 90 'write' 'write_ln44' <Predicate = (state1_V_load == 0 & s_axi_aw_awvalid_read)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%s_axi_aw_awaddr_read = read i64 @_ssdm_op_Read.ap_none.i64P0A, i64 %s_axi_aw_awaddr" [axi_slave_lite_reg.cpp:45]   --->   Operation 91 'read' 's_axi_aw_awaddr_read' <Predicate = (state1_V_load == 0 & s_axi_aw_awvalid_read)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i64 %s_axi_aw_awaddr_read" [axi_slave_lite_reg.cpp:45]   --->   Operation 92 'trunc' 'trunc_ln45' <Predicate = (state1_V_load == 0 & s_axi_aw_awvalid_read)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%store_ln45 = store i5 %trunc_ln45, i5 %waddr_V" [axi_slave_lite_reg.cpp:45]   --->   Operation 93 'store' 'store_ln45' <Predicate = (state1_V_load == 0 & s_axi_aw_awvalid_read)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.47ns)   --->   "%store_ln49 = store i2 1, i2 %state1_V" [axi_slave_lite_reg.cpp:49]   --->   Operation 94 'store' 'store_ln49' <Predicate = (state1_V_load == 0 & s_axi_aw_awvalid_read)> <Delay = 0.47>
ST_1 : Operation 95 [1/1] (0.42ns)   --->   "%br_ln49 = br void %._crit_edge" [axi_slave_lite_reg.cpp:49]   --->   Operation 95 'br' 'br_ln49' <Predicate = (state1_V_load == 0 & s_axi_aw_awvalid_read)> <Delay = 0.42>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i5 %p_Val2_s, void, i5 %p_Val2_s, void, i5 %p_Val2_s, void, i5 %p_Val2_s, void, i5 %p_Val2_s, void, i5 %trunc_ln45, void, i5 %p_Val2_s, void"   --->   Operation 96 'phi' 'p_Val2_1' <Predicate = (and_ln534 & wready_V)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%wready_V = phi i1 0, void, i1 0, void, i1 0, void, i1 1, void, i1 0, void, i1 0, void, i1 0, void"   --->   Operation 97 'phi' 'wready_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%state_V_load = load i1 %state_V"   --->   Operation 98 'load' 'state_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %state_V_load, void, void %_ifconv" [axi_slave_lite_reg.cpp:93]   --->   Operation 99 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%s_axi_ar_arvalid_read = read i1 @_ssdm_op_Read.ap_none.i1P0A, i1 %s_axi_ar_arvalid"   --->   Operation 100 'read' 's_axi_ar_arvalid_read' <Predicate = (!state_V_load)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %s_axi_ar_arvalid_read, void, void" [axi_slave_lite_reg.cpp:95]   --->   Operation 101 'br' 'br_ln95' <Predicate = (!state_V_load)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%write_ln114 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_ar_arready, i1 0" [axi_slave_lite_reg.cpp:114]   --->   Operation 102 'write' 'write_ln114' <Predicate = (!state_V_load & !s_axi_ar_arvalid_read)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 103 'br' 'br_ln0' <Predicate = (!state_V_load & !s_axi_ar_arvalid_read)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%write_ln96 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_ar_arready, i1 1" [axi_slave_lite_reg.cpp:96]   --->   Operation 104 'write' 'write_ln96' <Predicate = (!state_V_load & s_axi_ar_arvalid_read)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%p_Val2_3 = read i64 @_ssdm_op_Read.ap_none.i64P0A, i64 %s_axi_ar_araddr" [axi_slave_lite_reg.cpp:97]   --->   Operation 105 'read' 'p_Val2_3' <Predicate = (!state_V_load & s_axi_ar_arvalid_read)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i64 %p_Val2_3" [axi_slave_lite_reg.cpp:97]   --->   Operation 106 'trunc' 'trunc_ln97' <Predicate = (!state_V_load & s_axi_ar_arvalid_read)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln97 = store i5 %trunc_ln97, i5 %raddr_V" [axi_slave_lite_reg.cpp:97]   --->   Operation 107 'store' 'store_ln97' <Predicate = (!state_V_load & s_axi_ar_arvalid_read)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.42ns)   --->   "%store_ln0 = store i1 1, i1 %state_V"   --->   Operation 108 'store' 'store_ln0' <Predicate = (!state_V_load & s_axi_ar_arvalid_read)> <Delay = 0.42>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %p_Val2_3, i32 3, i32 4"   --->   Operation 109 'partselect' 'p_Result_1' <Predicate = (!state_V_load & s_axi_ar_arvalid_read)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.72ns)   --->   "%switch_ln99 = switch i2 %p_Result_1, void, i2 0, void, i2 1, void, i2 2, void" [axi_slave_lite_reg.cpp:99]   --->   Operation 110 'switch' 'switch_ln99' <Predicate = (!state_V_load & s_axi_ar_arvalid_read)> <Delay = 0.72>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%inner_reg2_V_load = load i9 %inner_reg2_V" [axi_slave_lite_reg.cpp:107]   --->   Operation 111 'load' 'inner_reg2_V_load' <Predicate = (!state_V_load & s_axi_ar_arvalid_read & p_Result_1 == 2)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln107 = sext i9 %inner_reg2_V_load" [axi_slave_lite_reg.cpp:107]   --->   Operation 112 'sext' 'sext_ln107' <Predicate = (!state_V_load & s_axi_ar_arvalid_read & p_Result_1 == 2)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i11 %sext_ln107" [axi_slave_lite_reg.cpp:107]   --->   Operation 113 'zext' 'zext_ln107' <Predicate = (!state_V_load & s_axi_ar_arvalid_read & p_Result_1 == 2)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.52ns)   --->   "%store_ln107 = store i12 %zext_ln107, i12 %rdata_V" [axi_slave_lite_reg.cpp:107]   --->   Operation 114 'store' 'store_ln107' <Predicate = (!state_V_load & s_axi_ar_arvalid_read & p_Result_1 == 2)> <Delay = 0.52>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln108 = br void" [axi_slave_lite_reg.cpp:108]   --->   Operation 115 'br' 'br_ln108' <Predicate = (!state_V_load & s_axi_ar_arvalid_read & p_Result_1 == 2)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%inner_reg1_V_load = load i11 %inner_reg1_V" [axi_slave_lite_reg.cpp:104]   --->   Operation 116 'load' 'inner_reg1_V_load' <Predicate = (!state_V_load & s_axi_ar_arvalid_read & p_Result_1 == 1)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i11 %inner_reg1_V_load" [axi_slave_lite_reg.cpp:104]   --->   Operation 117 'zext' 'zext_ln104' <Predicate = (!state_V_load & s_axi_ar_arvalid_read & p_Result_1 == 1)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.52ns)   --->   "%store_ln104 = store i12 %zext_ln104, i12 %rdata_V" [axi_slave_lite_reg.cpp:104]   --->   Operation 118 'store' 'store_ln104' <Predicate = (!state_V_load & s_axi_ar_arvalid_read & p_Result_1 == 1)> <Delay = 0.52>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln105 = br void" [axi_slave_lite_reg.cpp:105]   --->   Operation 119 'br' 'br_ln105' <Predicate = (!state_V_load & s_axi_ar_arvalid_read & p_Result_1 == 1)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%inner_reg0_V_load = load i9 %inner_reg0_V" [axi_slave_lite_reg.cpp:101]   --->   Operation 120 'load' 'inner_reg0_V_load' <Predicate = (!state_V_load & s_axi_ar_arvalid_read & p_Result_1 == 0)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i9 %inner_reg0_V_load" [axi_slave_lite_reg.cpp:101]   --->   Operation 121 'zext' 'zext_ln101' <Predicate = (!state_V_load & s_axi_ar_arvalid_read & p_Result_1 == 0)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.52ns)   --->   "%store_ln101 = store i12 %zext_ln101, i12 %rdata_V" [axi_slave_lite_reg.cpp:101]   --->   Operation 122 'store' 'store_ln101' <Predicate = (!state_V_load & s_axi_ar_arvalid_read & p_Result_1 == 0)> <Delay = 0.52>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln102 = br void" [axi_slave_lite_reg.cpp:102]   --->   Operation 123 'br' 'br_ln102' <Predicate = (!state_V_load & s_axi_ar_arvalid_read & p_Result_1 == 0)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%inner_reg3_V_load = load i12 %inner_reg3_V" [axi_slave_lite_reg.cpp:110]   --->   Operation 124 'load' 'inner_reg3_V_load' <Predicate = (!state_V_load & s_axi_ar_arvalid_read & p_Result_1 == 3)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.52ns)   --->   "%store_ln110 = store i12 %inner_reg3_V_load, i12 %rdata_V" [axi_slave_lite_reg.cpp:110]   --->   Operation 125 'store' 'store_ln110' <Predicate = (!state_V_load & s_axi_ar_arvalid_read & p_Result_1 == 3)> <Delay = 0.52>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln111 = br void" [axi_slave_lite_reg.cpp:111]   --->   Operation 126 'br' 'br_ln111' <Predicate = (!state_V_load & s_axi_ar_arvalid_read & p_Result_1 == 3)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%write_ln329 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_r_rvalid, i1 0"   --->   Operation 127 'write' 'write_ln329' <Predicate = (!state_V_load)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%write_ln118 = write void @_ssdm_op_Write.ap_none.i2P0A, i2 %s_axi_r_rresp, i2 0" [axi_slave_lite_reg.cpp:118]   --->   Operation 128 'write' 'write_ln118' <Predicate = (!state_V_load)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln119 = br void %._crit_edge4" [axi_slave_lite_reg.cpp:119]   --->   Operation 129 'br' 'br_ln119' <Predicate = (!state_V_load)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%write_ln121 = write void @_ssdm_op_Write.ap_none.i2P0A, i2 %s_axi_r_rresp, i2 0" [axi_slave_lite_reg.cpp:121]   --->   Operation 130 'write' 'write_ln121' <Predicate = (state_V_load)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%write_ln329 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_r_rvalid, i1 1"   --->   Operation 131 'write' 'write_ln329' <Predicate = (state_V_load)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_ar_arready, i1 0" [axi_slave_lite_reg.cpp:123]   --->   Operation 132 'write' 'write_ln123' <Predicate = (state_V_load)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%rdata_V_load = load i12 %rdata_V" [axi_slave_lite_reg.cpp:124]   --->   Operation 133 'load' 'rdata_V_load' <Predicate = (state_V_load)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln674 = zext i12 %rdata_V_load"   --->   Operation 134 'zext' 'zext_ln674' <Predicate = (state_V_load)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%p_Result_4 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %p_Val2_1, i32 3, i32 4"   --->   Operation 135 'partselect' 'p_Result_4' <Predicate = (state_V_load & and_ln534 & wready_V)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%p_Val2_2 = load i5 %raddr_V"   --->   Operation 136 'load' 'p_Val2_2' <Predicate = (state_V_load & and_ln534 & wready_V)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%p_Result_5 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %p_Val2_2, i32 3, i32 4"   --->   Operation 137 'partselect' 'p_Result_5' <Predicate = (state_V_load & and_ln534 & wready_V)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.44ns)   --->   "%icmp_ln870 = icmp_eq  i2 %p_Result_4, i2 %p_Result_5"   --->   Operation 138 'icmp' 'icmp_ln870' <Predicate = (state_V_load & and_ln534 & wready_V)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln534)   --->   "%select_ln124 = select i1 %icmp_ln870, i64 %lhs_V, i64 %zext_ln674" [axi_slave_lite_reg.cpp:124]   --->   Operation 139 'select' 'select_ln124' <Predicate = (state_V_load & and_ln534 & wready_V)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln534)   --->   "%and_ln534 = and i1 %s_axi_w_wvalid_read, i1 %wready_V"   --->   Operation 140 'and' 'and_ln534' <Predicate = (state_V_load & wready_V)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln534 = select i1 %and_ln534, i64 %select_ln124, i64 %zext_ln674"   --->   Operation 141 'select' 'select_ln534' <Predicate = (state_V_load & wready_V)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.42ns) (out node of the LUT)   --->   "%cond_lvalue1 = select i1 %wready_V, i64 %select_ln534, i64 %zext_ln674"   --->   Operation 142 'select' 'cond_lvalue1' <Predicate = (state_V_load)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_none.i64P0A, i64 %s_axi_r_rdata, i64 %cond_lvalue1" [axi_slave_lite_reg.cpp:124]   --->   Operation 143 'write' 'write_ln124' <Predicate = (state_V_load)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%s_axi_r_rready_read = read i1 @_ssdm_op_Read.ap_none.i1P0A, i1 %s_axi_r_rready"   --->   Operation 144 'read' 's_axi_r_rready_read' <Predicate = (state_V_load)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %s_axi_r_rready_read, void %._crit_edge4, void" [axi_slave_lite_reg.cpp:125]   --->   Operation 145 'br' 'br_ln125' <Predicate = (state_V_load)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.42ns)   --->   "%store_ln0 = store i1 0, i1 %state_V"   --->   Operation 146 'store' 'store_ln0' <Predicate = (state_V_load & s_axi_r_rready_read)> <Delay = 0.42>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln126 = br void %._crit_edge4" [axi_slave_lite_reg.cpp:126]   --->   Operation 147 'br' 'br_ln126' <Predicate = (state_V_load & s_axi_r_rready_read)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%ret_ln134 = ret" [axi_slave_lite_reg.cpp:134]   --->   Operation 148 'ret' 'ret_ln134' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ s_axi_ar_araddr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_axi_ar_arready]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_axi_ar_arvalid]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_axi_aw_awaddr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_axi_aw_awready]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_axi_aw_awvalid]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_axi_b_bresp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_axi_b_bready]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_axi_b_bvalid]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_axi_r_rdata]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_axi_r_rresp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_axi_r_rready]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_axi_r_rvalid]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_axi_w_wdata]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_axi_w_wstrb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_axi_w_wready]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_axi_w_wvalid]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state1_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ waddr_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ inner_reg0_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ inner_reg1_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ inner_reg2_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ inner_reg3_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ state_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ raddr_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rdata_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0     (spectopmodule) [ 00]
specinterface_ln0     (specinterface) [ 00]
speclatency_ln0       (speclatency  ) [ 00]
specbitsmap_ln0       (specbitsmap  ) [ 00]
specinterface_ln0     (specinterface) [ 00]
specbitsmap_ln0       (specbitsmap  ) [ 00]
specinterface_ln0     (specinterface) [ 00]
specbitsmap_ln0       (specbitsmap  ) [ 00]
specinterface_ln0     (specinterface) [ 00]
specbitsmap_ln0       (specbitsmap  ) [ 00]
specinterface_ln0     (specinterface) [ 00]
specbitsmap_ln0       (specbitsmap  ) [ 00]
specinterface_ln0     (specinterface) [ 00]
specbitsmap_ln0       (specbitsmap  ) [ 00]
specinterface_ln0     (specinterface) [ 00]
specbitsmap_ln0       (specbitsmap  ) [ 00]
specinterface_ln0     (specinterface) [ 00]
specbitsmap_ln0       (specbitsmap  ) [ 00]
specinterface_ln0     (specinterface) [ 00]
specbitsmap_ln0       (specbitsmap  ) [ 00]
specinterface_ln0     (specinterface) [ 00]
specbitsmap_ln0       (specbitsmap  ) [ 00]
specinterface_ln0     (specinterface) [ 00]
specbitsmap_ln0       (specbitsmap  ) [ 00]
specinterface_ln0     (specinterface) [ 00]
specbitsmap_ln0       (specbitsmap  ) [ 00]
specinterface_ln0     (specinterface) [ 00]
specbitsmap_ln0       (specbitsmap  ) [ 00]
specinterface_ln0     (specinterface) [ 00]
specbitsmap_ln0       (specbitsmap  ) [ 00]
specinterface_ln0     (specinterface) [ 00]
specbitsmap_ln0       (specbitsmap  ) [ 00]
specinterface_ln0     (specinterface) [ 00]
specbitsmap_ln0       (specbitsmap  ) [ 00]
specinterface_ln0     (specinterface) [ 00]
specbitsmap_ln0       (specbitsmap  ) [ 00]
specinterface_ln0     (specinterface) [ 00]
state1_V_load         (load         ) [ 01]
p_Val2_s              (load         ) [ 00]
s_axi_w_wvalid_read   (read         ) [ 01]
lhs_V                 (read         ) [ 00]
trunc_ln38            (trunc        ) [ 00]
switch_ln38           (switch       ) [ 00]
write_ln81            (write        ) [ 00]
write_ln82            (write        ) [ 00]
write_ln83            (write        ) [ 00]
write_ln84            (write        ) [ 00]
s_axi_b_bready_read   (read         ) [ 01]
br_ln85               (br           ) [ 00]
store_ln88            (store        ) [ 00]
br_ln0                (br           ) [ 00]
store_ln86            (store        ) [ 00]
br_ln87               (br           ) [ 00]
br_ln52               (br           ) [ 00]
write_ln73            (write        ) [ 00]
write_ln74            (write        ) [ 00]
write_ln75            (write        ) [ 00]
write_ln76            (write        ) [ 00]
store_ln77            (store        ) [ 00]
br_ln0                (br           ) [ 00]
write_ln53            (write        ) [ 00]
write_ln55            (write        ) [ 00]
write_ln56            (write        ) [ 00]
write_ln57            (write        ) [ 00]
rhs                   (read         ) [ 00]
ret                   (and          ) [ 00]
zext_ln1348           (zext         ) [ 00]
zext_ln1348_1         (zext         ) [ 00]
zext_ln1348_2         (zext         ) [ 00]
p_Result_s            (partselect   ) [ 01]
switch_ln59           (switch       ) [ 00]
store_ln67            (store        ) [ 00]
br_ln67               (br           ) [ 00]
store_ln64            (store        ) [ 00]
br_ln65               (br           ) [ 00]
store_ln61            (store        ) [ 00]
br_ln62               (br           ) [ 00]
store_ln69            (store        ) [ 00]
br_ln70               (br           ) [ 00]
store_ln71            (store        ) [ 00]
br_ln72               (br           ) [ 00]
write_ln40            (write        ) [ 00]
write_ln41            (write        ) [ 00]
write_ln42            (write        ) [ 00]
s_axi_aw_awvalid_read (read         ) [ 01]
br_ln43               (br           ) [ 00]
write_ln47            (write        ) [ 00]
br_ln0                (br           ) [ 00]
write_ln44            (write        ) [ 00]
s_axi_aw_awaddr_read  (read         ) [ 00]
trunc_ln45            (trunc        ) [ 00]
store_ln45            (store        ) [ 00]
store_ln49            (store        ) [ 00]
br_ln49               (br           ) [ 00]
p_Val2_1              (phi          ) [ 00]
wready_V              (phi          ) [ 01]
state_V_load          (load         ) [ 01]
br_ln93               (br           ) [ 00]
s_axi_ar_arvalid_read (read         ) [ 01]
br_ln95               (br           ) [ 00]
write_ln114           (write        ) [ 00]
br_ln0                (br           ) [ 00]
write_ln96            (write        ) [ 00]
p_Val2_3              (read         ) [ 00]
trunc_ln97            (trunc        ) [ 00]
store_ln97            (store        ) [ 00]
store_ln0             (store        ) [ 00]
p_Result_1            (partselect   ) [ 01]
switch_ln99           (switch       ) [ 00]
inner_reg2_V_load     (load         ) [ 00]
sext_ln107            (sext         ) [ 00]
zext_ln107            (zext         ) [ 00]
store_ln107           (store        ) [ 00]
br_ln108              (br           ) [ 00]
inner_reg1_V_load     (load         ) [ 00]
zext_ln104            (zext         ) [ 00]
store_ln104           (store        ) [ 00]
br_ln105              (br           ) [ 00]
inner_reg0_V_load     (load         ) [ 00]
zext_ln101            (zext         ) [ 00]
store_ln101           (store        ) [ 00]
br_ln102              (br           ) [ 00]
inner_reg3_V_load     (load         ) [ 00]
store_ln110           (store        ) [ 00]
br_ln111              (br           ) [ 00]
write_ln329           (write        ) [ 00]
write_ln118           (write        ) [ 00]
br_ln119              (br           ) [ 00]
write_ln121           (write        ) [ 00]
write_ln329           (write        ) [ 00]
write_ln123           (write        ) [ 00]
rdata_V_load          (load         ) [ 00]
zext_ln674            (zext         ) [ 00]
p_Result_4            (partselect   ) [ 00]
p_Val2_2              (load         ) [ 00]
p_Result_5            (partselect   ) [ 00]
icmp_ln870            (icmp         ) [ 00]
select_ln124          (select       ) [ 00]
and_ln534             (and          ) [ 01]
select_ln534          (select       ) [ 00]
cond_lvalue1          (select       ) [ 00]
write_ln124           (write        ) [ 00]
s_axi_r_rready_read   (read         ) [ 01]
br_ln125              (br           ) [ 00]
store_ln0             (store        ) [ 00]
br_ln126              (br           ) [ 00]
ret_ln134             (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axi_ar_araddr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axi_ar_araddr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_axi_ar_arready">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axi_ar_arready"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_axi_ar_arvalid">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axi_ar_arvalid"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_axi_aw_awaddr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axi_aw_awaddr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_axi_aw_awready">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axi_aw_awready"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_axi_aw_awvalid">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axi_aw_awvalid"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s_axi_b_bresp">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axi_b_bresp"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="s_axi_b_bready">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axi_b_bready"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="s_axi_b_bvalid">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axi_b_bvalid"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="s_axi_r_rdata">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axi_r_rdata"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="s_axi_r_rresp">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axi_r_rresp"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="s_axi_r_rready">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axi_r_rready"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="s_axi_r_rvalid">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axi_r_rvalid"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="s_axi_w_wdata">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axi_w_wdata"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="s_axi_w_wstrb">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axi_w_wstrb"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="s_axi_w_wready">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axi_w_wready"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="s_axi_w_wvalid">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axi_w_wvalid"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="state1_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state1_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="waddr_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="waddr_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="inner_reg0_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inner_reg0_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="inner_reg1_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inner_reg1_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="inner_reg2_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inner_reg2_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="inner_reg3_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inner_reg3_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="state_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="raddr_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="raddr_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="rdata_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rdata_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i2P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="s_axi_w_wvalid_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axi_w_wvalid_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="lhs_V_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/1 write_ln73/1 write_ln53/1 write_ln40/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln82/1 write_ln74/1 write_ln55/1 write_ln47/1 write_ln44/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln83/1 write_ln75/1 write_ln56/1 write_ln42/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="2" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln84/1 write_ln76/1 write_ln57/1 write_ln41/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="s_axi_b_bready_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axi_b_bready_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="rhs_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rhs/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="s_axi_aw_awvalid_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axi_aw_awvalid_read/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="s_axi_aw_awaddr_read_read_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="0"/>
<pin id="170" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axi_aw_awaddr_read/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="s_axi_ar_arvalid_read_read_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axi_ar_arvalid_read/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_write_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln114/1 write_ln96/1 write_ln123/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_Val2_3_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="0"/>
<pin id="191" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_write_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln329/1 write_ln329/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="2" slack="0"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln118/1 write_ln121/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="write_ln124_write_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="0" slack="0"/>
<pin id="213" dir="0" index="1" bw="64" slack="0"/>
<pin id="214" dir="0" index="2" bw="64" slack="0"/>
<pin id="215" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="s_axi_r_rready_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axi_r_rready_read/1 "/>
</bind>
</comp>

<comp id="224" class="1005" name="p_Val2_1_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="226" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_1 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="p_Val2_1_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="0"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="5" slack="0"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="4" bw="5" slack="0"/>
<pin id="233" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="6" bw="5" slack="0"/>
<pin id="235" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="8" bw="5" slack="0"/>
<pin id="237" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="10" bw="5" slack="0"/>
<pin id="239" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="12" bw="5" slack="0"/>
<pin id="241" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="14" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="243" class="1005" name="wready_V_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="245" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="wready_V (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="wready_V_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="1" slack="0"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="4" bw="1" slack="0"/>
<pin id="252" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="6" bw="1" slack="0"/>
<pin id="254" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="8" bw="1" slack="0"/>
<pin id="256" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="10" bw="1" slack="0"/>
<pin id="258" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="12" bw="1" slack="0"/>
<pin id="260" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="14" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wready_V/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="2" slack="0"/>
<pin id="271" dir="0" index="1" bw="2" slack="0"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/1 store_ln71/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="2" slack="0"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 store_ln49/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="state1_V_load_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="2" slack="0"/>
<pin id="283" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state1_V_load/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="p_Val2_s_load_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="0"/>
<pin id="287" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="trunc_ln38_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="0"/>
<pin id="297" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln86_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="2" slack="0"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="ret_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="8" slack="0"/>
<pin id="308" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln1348_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln1348_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348_1/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln1348_2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348_2/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_Result_s_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="2" slack="0"/>
<pin id="325" dir="0" index="1" bw="5" slack="0"/>
<pin id="326" dir="0" index="2" bw="3" slack="0"/>
<pin id="327" dir="0" index="3" bw="4" slack="0"/>
<pin id="328" dir="1" index="4" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln67_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="9" slack="0"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln64_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="0"/>
<pin id="341" dir="0" index="1" bw="11" slack="0"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln61_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="0" index="1" bw="9" slack="0"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln69_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="0"/>
<pin id="353" dir="0" index="1" bw="12" slack="0"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="trunc_ln45_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="64" slack="0"/>
<pin id="359" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln45/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln45_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="5" slack="0"/>
<pin id="364" dir="0" index="1" bw="5" slack="0"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="state_V_load_load_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_V_load/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="trunc_ln97_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="64" slack="0"/>
<pin id="374" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln97/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln97_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="5" slack="0"/>
<pin id="378" dir="0" index="1" bw="5" slack="0"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln0_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="p_Result_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="2" slack="0"/>
<pin id="390" dir="0" index="1" bw="64" slack="0"/>
<pin id="391" dir="0" index="2" bw="3" slack="0"/>
<pin id="392" dir="0" index="3" bw="4" slack="0"/>
<pin id="393" dir="1" index="4" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="inner_reg2_V_load_load_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="9" slack="0"/>
<pin id="400" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inner_reg2_V_load/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="sext_ln107_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="9" slack="0"/>
<pin id="404" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln107/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln107_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="9" slack="0"/>
<pin id="408" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="store_ln107_store_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="11" slack="0"/>
<pin id="412" dir="0" index="1" bw="12" slack="0"/>
<pin id="413" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="inner_reg1_V_load_load_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="11" slack="0"/>
<pin id="418" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inner_reg1_V_load/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln104_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="11" slack="0"/>
<pin id="422" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="store_ln104_store_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="11" slack="0"/>
<pin id="426" dir="0" index="1" bw="12" slack="0"/>
<pin id="427" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="inner_reg0_V_load_load_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="9" slack="0"/>
<pin id="432" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inner_reg0_V_load/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln101_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="9" slack="0"/>
<pin id="436" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="store_ln101_store_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="9" slack="0"/>
<pin id="440" dir="0" index="1" bw="12" slack="0"/>
<pin id="441" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="inner_reg3_V_load_load_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="12" slack="0"/>
<pin id="446" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inner_reg3_V_load/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="store_ln110_store_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="12" slack="0"/>
<pin id="450" dir="0" index="1" bw="12" slack="0"/>
<pin id="451" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="rdata_V_load_load_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="12" slack="0"/>
<pin id="456" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rdata_V_load/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln674_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="12" slack="0"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="p_Result_4_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="2" slack="0"/>
<pin id="464" dir="0" index="1" bw="5" slack="0"/>
<pin id="465" dir="0" index="2" bw="3" slack="0"/>
<pin id="466" dir="0" index="3" bw="4" slack="0"/>
<pin id="467" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="p_Val2_2_load_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="5" slack="0"/>
<pin id="474" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="p_Result_5_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="2" slack="0"/>
<pin id="478" dir="0" index="1" bw="5" slack="0"/>
<pin id="479" dir="0" index="2" bw="3" slack="0"/>
<pin id="480" dir="0" index="3" bw="4" slack="0"/>
<pin id="481" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="icmp_ln870_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="2" slack="0"/>
<pin id="488" dir="0" index="1" bw="2" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="select_ln124_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="64" slack="0"/>
<pin id="495" dir="0" index="2" bw="64" slack="0"/>
<pin id="496" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln124/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="and_ln534_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln534/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="select_ln534_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="64" slack="0"/>
<pin id="509" dir="0" index="2" bw="64" slack="0"/>
<pin id="510" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln534/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="cond_lvalue1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="64" slack="0"/>
<pin id="517" dir="0" index="2" bw="64" slack="0"/>
<pin id="518" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cond_lvalue1/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="store_ln0_store_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="106"><net_src comp="72" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="32" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="74" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="82" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="84" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="82" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="8" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="84" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="82" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="86" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="88" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="76" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="150"><net_src comp="72" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="152"><net_src comp="84" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="153"><net_src comp="86" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="158"><net_src comp="90" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="28" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="72" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="166"><net_src comp="86" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="171"><net_src comp="74" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="6" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="72" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="4" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="82" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="84" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="187"><net_src comp="86" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="192"><net_src comp="74" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="82" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="24" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="84" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="207"><net_src comp="88" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="20" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="76" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="210"><net_src comp="86" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="216"><net_src comp="100" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="18" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="72" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="22" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="262"><net_src comp="84" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="263"><net_src comp="84" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="264"><net_src comp="84" pin="0"/><net_sink comp="246" pin=4"/></net>

<net id="265"><net_src comp="86" pin="0"/><net_sink comp="246" pin=6"/></net>

<net id="266"><net_src comp="84" pin="0"/><net_sink comp="246" pin=8"/></net>

<net id="267"><net_src comp="84" pin="0"/><net_sink comp="246" pin=10"/></net>

<net id="268"><net_src comp="84" pin="0"/><net_sink comp="246" pin=12"/></net>

<net id="273"><net_src comp="80" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="34" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="78" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="34" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="34" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="36" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="291"><net_src comp="285" pin="1"/><net_sink comp="227" pin=4"/></net>

<net id="292"><net_src comp="285" pin="1"/><net_sink comp="227" pin=6"/></net>

<net id="293"><net_src comp="285" pin="1"/><net_sink comp="227" pin=8"/></net>

<net id="294"><net_src comp="285" pin="1"/><net_sink comp="227" pin=12"/></net>

<net id="298"><net_src comp="108" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="76" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="34" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="295" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="154" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="305" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="305" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="92" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="285" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="94" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="96" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="337"><net_src comp="315" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="42" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="311" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="40" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="315" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="38" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="319" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="44" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="167" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="227" pin=10"/></net>

<net id="366"><net_src comp="357" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="36" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="46" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="188" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="372" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="48" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="86" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="46" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="394"><net_src comp="98" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="188" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="94" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="96" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="401"><net_src comp="42" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="398" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="402" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="406" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="50" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="40" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="416" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="420" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="50" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="38" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="430" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="434" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="50" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="44" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="444" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="50" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="50" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="454" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="468"><net_src comp="92" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="227" pin="14"/><net_sink comp="462" pin=1"/></net>

<net id="470"><net_src comp="94" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="471"><net_src comp="96" pin="0"/><net_sink comp="462" pin=3"/></net>

<net id="475"><net_src comp="48" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="482"><net_src comp="92" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="472" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="484"><net_src comp="94" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="485"><net_src comp="96" pin="0"/><net_sink comp="476" pin=3"/></net>

<net id="490"><net_src comp="462" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="476" pin="4"/><net_sink comp="486" pin=1"/></net>

<net id="497"><net_src comp="486" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="108" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="458" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="504"><net_src comp="102" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="246" pin="14"/><net_sink comp="500" pin=1"/></net>

<net id="511"><net_src comp="500" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="492" pin="3"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="458" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="519"><net_src comp="246" pin="14"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="506" pin="3"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="458" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="522"><net_src comp="514" pin="3"/><net_sink comp="211" pin=2"/></net>

<net id="527"><net_src comp="84" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="46" pin="0"/><net_sink comp="523" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_axi_ar_arready | {1 }
	Port: s_axi_aw_awready | {1 }
	Port: s_axi_b_bresp | {1 }
	Port: s_axi_b_bvalid | {1 }
	Port: s_axi_r_rdata | {1 }
	Port: s_axi_r_rresp | {1 }
	Port: s_axi_r_rvalid | {1 }
	Port: s_axi_w_wready | {1 }
	Port: state1_V | {1 }
	Port: waddr_V | {1 }
	Port: inner_reg0_V | {1 }
	Port: inner_reg1_V | {1 }
	Port: inner_reg2_V | {1 }
	Port: inner_reg3_V | {1 }
	Port: state_V | {1 }
	Port: raddr_V | {1 }
	Port: rdata_V | {1 }
 - Input state : 
	Port: axi_slave_lite_reg : s_axi_ar_araddr | {1 }
	Port: axi_slave_lite_reg : s_axi_ar_arvalid | {1 }
	Port: axi_slave_lite_reg : s_axi_aw_awaddr | {1 }
	Port: axi_slave_lite_reg : s_axi_aw_awvalid | {1 }
	Port: axi_slave_lite_reg : s_axi_b_bready | {1 }
	Port: axi_slave_lite_reg : s_axi_r_rready | {1 }
	Port: axi_slave_lite_reg : s_axi_w_wdata | {1 }
	Port: axi_slave_lite_reg : s_axi_w_wstrb | {1 }
	Port: axi_slave_lite_reg : s_axi_w_wvalid | {1 }
	Port: axi_slave_lite_reg : state1_V | {1 }
	Port: axi_slave_lite_reg : waddr_V | {1 }
	Port: axi_slave_lite_reg : inner_reg0_V | {1 }
	Port: axi_slave_lite_reg : inner_reg1_V | {1 }
	Port: axi_slave_lite_reg : inner_reg2_V | {1 }
	Port: axi_slave_lite_reg : inner_reg3_V | {1 }
	Port: axi_slave_lite_reg : state_V | {1 }
	Port: axi_slave_lite_reg : raddr_V | {1 }
	Port: axi_slave_lite_reg : rdata_V | {1 }
  - Chain level:
	State 1
		switch_ln38 : 1
		ret : 1
		zext_ln1348 : 1
		zext_ln1348_1 : 1
		zext_ln1348_2 : 1
		p_Result_s : 1
		switch_ln59 : 2
		store_ln67 : 2
		store_ln64 : 2
		store_ln61 : 2
		store_ln69 : 2
		store_ln45 : 1
		p_Val2_1 : 1
		wready_V : 2
		br_ln93 : 1
		store_ln97 : 1
		switch_ln99 : 1
		sext_ln107 : 1
		zext_ln107 : 2
		store_ln107 : 3
		zext_ln104 : 1
		store_ln104 : 2
		zext_ln101 : 1
		store_ln101 : 2
		store_ln110 : 1
		zext_ln674 : 1
		p_Result_4 : 2
		p_Result_5 : 1
		icmp_ln870 : 3
		select_ln124 : 4
		and_ln534 : 3
		select_ln534 : 5
		cond_lvalue1 : 6
		write_ln124 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|          |        select_ln124_fu_492        |    0    |    64   |
|  select  |        select_ln534_fu_506        |    0    |    64   |
|          |        cond_lvalue1_fu_514        |    0    |    64   |
|----------|-----------------------------------|---------|---------|
|    and   |             ret_fu_305            |    0    |    8    |
|          |          and_ln534_fu_500         |    0    |    2    |
|----------|-----------------------------------|---------|---------|
|   icmp   |         icmp_ln870_fu_486         |    0    |    8    |
|----------|-----------------------------------|---------|---------|
|          |  s_axi_w_wvalid_read_read_fu_102  |    0    |    0    |
|          |         lhs_V_read_fu_108         |    0    |    0    |
|          |  s_axi_b_bready_read_read_fu_146  |    0    |    0    |
|          |          rhs_read_fu_154          |    0    |    0    |
|   read   | s_axi_aw_awvalid_read_read_fu_160 |    0    |    0    |
|          |  s_axi_aw_awaddr_read_read_fu_167 |    0    |    0    |
|          | s_axi_ar_arvalid_read_read_fu_173 |    0    |    0    |
|          |        p_Val2_3_read_fu_188       |    0    |    0    |
|          |  s_axi_r_rready_read_read_fu_218  |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |          grp_write_fu_114         |    0    |    0    |
|          |          grp_write_fu_122         |    0    |    0    |
|          |          grp_write_fu_130         |    0    |    0    |
|   write  |          grp_write_fu_138         |    0    |    0    |
|          |          grp_write_fu_179         |    0    |    0    |
|          |          grp_write_fu_194         |    0    |    0    |
|          |          grp_write_fu_202         |    0    |    0    |
|          |      write_ln124_write_fu_211     |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |         trunc_ln38_fu_295         |    0    |    0    |
|   trunc  |         trunc_ln45_fu_357         |    0    |    0    |
|          |         trunc_ln97_fu_372         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |         zext_ln1348_fu_311        |    0    |    0    |
|          |        zext_ln1348_1_fu_315       |    0    |    0    |
|          |        zext_ln1348_2_fu_319       |    0    |    0    |
|   zext   |         zext_ln107_fu_406         |    0    |    0    |
|          |         zext_ln104_fu_420         |    0    |    0    |
|          |         zext_ln101_fu_434         |    0    |    0    |
|          |         zext_ln674_fu_458         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |         p_Result_s_fu_323         |    0    |    0    |
|partselect|         p_Result_1_fu_388         |    0    |    0    |
|          |         p_Result_4_fu_462         |    0    |    0    |
|          |         p_Result_5_fu_476         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   sext   |         sext_ln107_fu_402         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |   210   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|p_Val2_1_reg_224|    5   |
|wready_V_reg_243|    1   |
+----------------+--------+
|      Total     |    6   |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  |
|------------------|------|------|------|--------||---------|
| grp_write_fu_114 |  p2  |   2  |   1  |    2   |
| grp_write_fu_122 |  p2  |   2  |   1  |    2   |
| grp_write_fu_130 |  p2  |   2  |   1  |    2   |
| grp_write_fu_179 |  p2  |   2  |   1  |    2   |
| grp_write_fu_194 |  p2  |   2  |   1  |    2   |
|------------------|------|------|------|--------||---------|
|       Total      |      |      |      |   10   ||  2.135  |
|------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   210  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |    -   |
|  Register |    -   |    6   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |    6   |   210  |
+-----------+--------+--------+--------+
