Design data and design process description
############################################

This project was made utilizing: 
    - sv2v
    - OpenRoad
    - Klayout

The source files of the chip were developed in System Verilog language. \
To enable its synthesis, they were converted using sv2v open source tool, that converted it to Yosys readable \
verilog files.



