INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab05/lab05pre/lab05pre.srcs/sources_1/new/frequency_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module freq_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab082/Lab082.srcs/sources_1/new/volume.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module volume
WARNING: [VRFC 10-1315] redeclaration of ansi port vol is not allowed [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab082/Lab082.srcs/sources_1/new/volume.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab082/Lab082.srcs/sources_1/new/speaker_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_control
WARNING: [VRFC 10-1315] redeclaration of ansi port audio_sdin is not allowed [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab082/Lab082.srcs/sources_1/new/speaker_control.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab082/Lab082.srcs/sources_1/new/note_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab082/Lab082.srcs/sources_1/new/music.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music
WARNING: [VRFC 10-1315] redeclaration of ansi port note_div is not allowed [D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab082/Lab082.srcs/sources_1/new/music.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab05/lab05pre/lab05pre.srcs/sources_1/new/ssd_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_ctl
WARNING: [VRFC 10-1315] redeclaration of ansi port display is not allowed [D:/Jack/NTHU/2018_spring/LD exp/Lab05/lab05pre/lab05pre.srcs/sources_1/new/ssd_ctl.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port display_c is not allowed [D:/Jack/NTHU/2018_spring/LD exp/Lab05/lab05pre/lab05pre.srcs/sources_1/new/ssd_ctl.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab05/lab05pre/lab05pre.srcs/sources_1/new/ssd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd
WARNING: [VRFC 10-1315] redeclaration of ansi port display is not allowed [D:/Jack/NTHU/2018_spring/LD exp/Lab05/lab05pre/lab05pre.srcs/sources_1/new/ssd.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab082/Lab082.srcs/sources_1/new/speaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab082/Lab082.srcs/sim_1/new/speaker_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_t
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab08/Lab082/Lab082.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
