// Seed: 1468357795
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    output supply1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    output supply0 id_5,
    input wor id_6,
    input wire id_7,
    input tri0 id_8,
    output tri id_9,
    output supply0 id_10,
    input wor id_11,
    input wor id_12,
    input supply1 id_13,
    input tri1 id_14
);
  uwire id_16 = id_11 ? ({1} != id_11) : 1 == id_14;
  id_17 :
  assert property (@(negedge id_8) 1 === 1)
  else $display((~id_6));
  wire id_18;
  module_0(
      id_16, id_16
  );
endmodule
