<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ETISS 0.8.0: /home/runner/work/etiss_test/etiss_test/ArchImpl/RV32IMACFD/RV32IMACFD_RV32DInstr.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ETISS 0.8.0
   </div>
   <div id="projectbrief">ExtendableTranslatingInstructionSetSimulator(version0.8.0)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7708fcaabbeb928b08436566fd91c8ff.html">etiss_test</a></li><li class="navelem"><a class="el" href="dir_34f23bec3c47321db1070563eb6b0479.html">ArchImpl</a></li><li class="navelem"><a class="el" href="dir_56143c4f56e031a16b7d783400085887.html">RV32IMACFD</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">RV32IMACFD_RV32DInstr.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="RV32IMACFDArch_8h_source.html">RV32IMACFDArch.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h_source.html">RV32IMACFDFuncs.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for RV32IMACFD_RV32DInstr.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="RV32IMACFD__RV32DInstr_8cpp__incl.png" border="0" usemap="#_2home_2runner_2work_2etiss__test_2etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFD__RV32DInstr_8cpp" alt=""/></div>
<map name="_2home_2runner_2work_2etiss__test_2etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFD__RV32DInstr_8cpp" id="_2home_2runner_2work_2etiss__test_2etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFD__RV32DInstr_8cpp">
<area shape="rect" title=" " alt="" coords="2363,5,2671,61"/>
<area shape="rect" href="RV32IMACFDArch_8h.html" title=" " alt="" coords="1733,109,1883,136"/>
<area shape="rect" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html" title=" " alt="" coords="2648,259,2805,285"/>
<area shape="rect" href="CPUArch_8h.html" title="contains neccesary interfaces for instruction translation." alt="" coords="1745,184,1871,211"/>
<area shape="rect" title=" " alt="" coords="2601,647,2652,673"/>
<area shape="rect" href="Instruction_8h.html" title="contains container classes to store instruction definitions + translation functions and build a trans..." alt="" coords="277,341,416,367"/>
<area shape="rect" href="InterruptVector_8h.html" title="defines a general interface to set interrupt bits" alt="" coords="920,423,1085,449"/>
<area shape="rect" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFD_8h.html" title=" " alt="" coords="3031,341,3151,367"/>
<area shape="rect" href="RV32IMACFDGDBCore_8h.html" title=" " alt="" coords="1249,259,1428,285"/>
<area shape="rect" title=" " alt="" coords="1787,572,1829,599"/>
<area shape="rect" title=" " alt="" coords="1044,647,1103,673"/>
<area shape="rect" href="CodePart_8h.html" title="classes to hold code and additional information used for optimization of instruction translations" alt="" coords="1325,423,1451,449"/>
<area shape="rect" href="GDBCore_8h.html" title=" " alt="" coords="1282,333,1451,375"/>
<area shape="rect" title=" " alt="" coords="2766,423,2879,449"/>
<area shape="rect" href="Plugin_8h.html" title="plugins for extensions to code translation and instruction execution" alt="" coords="1899,341,2008,367"/>
<area shape="rect" title=" " alt="" coords="2042,423,2177,449"/>
<area shape="rect" href="VirtualStruct_8h.html" title=" " alt="" coords="1605,341,1755,367"/>
<area shape="rect" title=" " alt="" coords="2527,341,2689,367"/>
<area shape="rect" href="MMU_8h.html" title="Modeling hardware memory management for virtual memory &#45;&gt; physical memory translation and protection...." alt="" coords="2083,259,2216,285"/>
<area shape="rect" title=" " alt="" coords="905,572,948,599"/>
<area shape="rect" title=" " alt="" coords="818,572,881,599"/>
<area shape="rect" title=" " alt="" coords="719,572,793,599"/>
<area shape="rect" title=" " alt="" coords="2037,647,2117,673"/>
<area shape="rect" title=" " alt="" coords="1111,572,1233,599"/>
<area shape="rect" href="Misc_8h.html" title="general configuration and logging" alt="" coords="1381,497,1480,524"/>
<area shape="rect" title=" " alt="" coords="1309,572,1395,599"/>
<area shape="rect" title=" " alt="" coords="972,572,1036,599"/>
<area shape="rect" title=" " alt="" coords="1420,572,1479,599"/>
<area shape="rect" title=" " alt="" coords="1503,572,1579,599"/>
<area shape="rect" href="config_8h.html" title="contains defines to configure ETISS. this file is generated from config.h.in and may not be modified ..." alt="" coords="1603,572,1711,599"/>
<area shape="rect" href="ClassDefs_8h.html" title=" " alt="" coords="1854,572,1989,599"/>
<area shape="rect" title=" " alt="" coords="23,423,89,449"/>
<area shape="rect" title=" " alt="" coords="113,423,180,449"/>
<area shape="rect" title=" " alt="" coords="204,423,279,449"/>
<area shape="rect" title=" " alt="" coords="303,423,390,449"/>
<area shape="rect" title=" " alt="" coords="1483,423,1642,449"/>
<area shape="rect" href="Injector_8h.html" title="contains the fault injector interface class." alt="" coords="649,423,799,449"/>
<area shape="rect" title=" " alt="" coords="1161,423,1231,449"/>
<area shape="rect" title=" " alt="" coords="2313,647,2391,673"/>
<area shape="rect" href="Fault_8h.html" title="contains the fault container class that stores triggers and actions for fault injection" alt="" coords="567,497,702,524"/>
<area shape="rect" title=" " alt="" coords="726,497,799,524"/>
<area shape="rect" title=" " alt="" coords="474,572,561,599"/>
<area shape="rect" title=" " alt="" coords="585,572,644,599"/>
<area shape="rect" href="PTE_8h.html" title=" " alt="" coords="2271,423,2393,449"/>
<area shape="rect" href="PageFaultVector_8h.html" title="Internal fault inside MMU and." alt="" coords="2093,497,2294,524"/>
<area shape="rect" href="TLB_8h.html" title="Modeling Tranlation Look&#45;up Table (TLB)" alt="" coords="2279,341,2401,367"/>
<area shape="rect" href="PTEFormat_8h.html" title=" " alt="" coords="2267,572,2437,599"/>
<area shape="rect" href="PTEFormatBuilder_8h.html" title=" " alt="" coords="2370,497,2585,524"/>
<area shape="rect" title=" " alt="" coords="2987,423,3053,449"/>
<area shape="rect" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h.html" title=" " alt="" coords="2764,341,3007,367"/>
</map>
</div>
</div>
<p><a href="RV32IMACFD__RV32DInstr_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a6ef25a5438ef06eb72dc1bacfe9b1296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32DInstr_8cpp.html#a6ef25a5438ef06eb72dc1bacfe9b1296">ETISS_ARCH_STATIC_FN_ONLY</a></td></tr>
<tr class="memdesc:a6ef25a5438ef06eb72dc1bacfe9b1296"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generated on Mon, 09 May 2022 21:45:21 +0200.  <a href="RV32IMACFD__RV32DInstr_8cpp.html#a6ef25a5438ef06eb72dc1bacfe9b1296">More...</a><br /></td></tr>
<tr class="separator:a6ef25a5438ef06eb72dc1bacfe9b1296"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a87950b7daa4f59128b3d21e9390707c4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32DInstr_8cpp.html#a87950b7daa4f59128b3d21e9390707c4">fld_rd_rs1_imm</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fld&quot;,(uint32_t) 0x003007,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FLD\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 offs = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] + &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 mem_val_0;\n&quot;;partInit.code()+=&quot;exception |= (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle, cpu, offs, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>*)&amp;mem_val_0, 8);\n&quot;;partInit.code()+=&quot;etiss_uint64 res = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(mem_val_0);\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot;;partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;;partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;fld&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | imm=&quot;+std::to_string(imm)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a87950b7daa4f59128b3d21e9390707c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11af288c5ffa3a8cad6f1c2aff3eb335"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32DInstr_8cpp.html#a11af288c5ffa3a8cad6f1c2aff3eb335">fsd_imm_rs1_rs2</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fsd&quot;,(uint32_t) 0x003027,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FSD\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 offs = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] + &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 mem_val_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs2)+&quot;]);\n&quot;;partInit.code()+=&quot;exception |= (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle, cpu, offs, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>*)&amp;mem_val_0, 8);\n&quot;;partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;;partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5;std::stringstream ss;ss&lt;&lt; &quot;fsd&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [imm=&quot;+std::to_string(imm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a11af288c5ffa3a8cad6f1c2aff3eb335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaadc0afcf70f5fbc645f6d2bfd49fb7a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32DInstr_8cpp.html#aaadc0afcf70f5fbc645f6d2bfd49fb7a">fmadd_d_rd_rm_rs1_rs2_rs3</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fmadd_d&quot;,(uint32_t) 0x2000043,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);rs3+=R_rs3_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FMADD_D\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a54dc3d9389f1fbb818a3ed5cd150daa4">fmadd_d</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;]), (etiss_uint64)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs2)+&quot;]), (etiss_uint64)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs3)+&quot;]), 0U, (&quot;+std::to_string(rm&lt; 7U)+&quot;) ? (&quot;+std::to_string(rm)+&quot;) : ((etiss_uint8)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR)));\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot;;partInit.code()+=&quot;etiss_uint32 flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;FCSR = (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR &amp; -32U) | (flags &amp; 31U);\n&quot;;partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);rs3+=R_rs3_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;fmadd_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rm=&quot;+std::to_string(rm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot; | rs3=&quot;+std::to_string(rs3)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:aaadc0afcf70f5fbc645f6d2bfd49fb7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50cb10b375f3c9b92b9402a9da2faccf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32DInstr_8cpp.html#a50cb10b375f3c9b92b9402a9da2faccf">fmsub_d_rd_rm_rs1_rs2_rs3</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fmsub_d&quot;,(uint32_t) 0x2000047,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);rs3+=R_rs3_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FMSUB_D\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a54dc3d9389f1fbb818a3ed5cd150daa4">fmadd_d</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;]), (etiss_uint64)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs2)+&quot;]), (etiss_uint64)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs3)+&quot;]), 1U, (&quot;+std::to_string(rm&lt; 7U)+&quot;) ? (&quot;+std::to_string(rm)+&quot;) : ((etiss_uint8)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR)));\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot;;partInit.code()+=&quot;etiss_uint32 flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;FCSR = (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR &amp; -32U) | (flags &amp; 31U);\n&quot;;partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);rs3+=R_rs3_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;fmsub_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rm=&quot;+std::to_string(rm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot; | rs3=&quot;+std::to_string(rs3)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a50cb10b375f3c9b92b9402a9da2faccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd27bc9604f98dd8decec16cc5ddafd6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32DInstr_8cpp.html#abd27bc9604f98dd8decec16cc5ddafd6">fnmadd_d_rd_rm_rs1_rs2_rs3</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fnmadd_d&quot;,(uint32_t) 0x200004f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);rs3+=R_rs3_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FNMADD_D\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a54dc3d9389f1fbb818a3ed5cd150daa4">fmadd_d</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;]), (etiss_uint64)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs2)+&quot;]), (etiss_uint64)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs3)+&quot;]), 2U, (&quot;+std::to_string(rm&lt; 7U)+&quot;) ? (&quot;+std::to_string(rm)+&quot;) : ((etiss_uint8)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR)));\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot;;partInit.code()+=&quot;etiss_uint32 flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;FCSR = (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR &amp; -32U) | (flags &amp; 31U);\n&quot;;partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);rs3+=R_rs3_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;fnmadd_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rm=&quot;+std::to_string(rm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot; | rs3=&quot;+std::to_string(rs3)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:abd27bc9604f98dd8decec16cc5ddafd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add974cfd8d715baad81578bfa0b0ffb4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32DInstr_8cpp.html#add974cfd8d715baad81578bfa0b0ffb4">fnmsub_d_rd_rm_rs1_rs2_rs3</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fnmsub_d&quot;,(uint32_t) 0x200004b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);rs3+=R_rs3_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FNMSUB_D\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a54dc3d9389f1fbb818a3ed5cd150daa4">fmadd_d</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;]), (etiss_uint64)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs2)+&quot;]), (etiss_uint64)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs3)+&quot;]), 3U, (&quot;+std::to_string(rm&lt; 7U)+&quot;) ? (&quot;+std::to_string(rm)+&quot;) : ((etiss_uint8)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR)));\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot;;partInit.code()+=&quot;etiss_uint32 flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;FCSR = (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR &amp; -32U) | (flags &amp; 31U);\n&quot;;partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);rs3+=R_rs3_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;fnmsub_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rm=&quot;+std::to_string(rm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot; | rs3=&quot;+std::to_string(rs3)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:add974cfd8d715baad81578bfa0b0ffb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86fef984e5d48fceb35b205974a37c68"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32DInstr_8cpp.html#a86fef984e5d48fceb35b205974a37c68">fadd_d_rd_rm_rs1_rs2</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fadd_d&quot;,(uint32_t) 0x2000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FADD_D\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ad7cf2472afebb0088a5e7a72fc3f9770">fadd_d</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;]), (etiss_uint64)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs2)+&quot;]), (&quot;+std::to_string(rm&lt; 7U)+&quot;) ? (&quot;+std::to_string(rm)+&quot;) : ((etiss_uint8)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR)));\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot;;partInit.code()+=&quot;etiss_uint32 flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;FCSR = (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR &amp; -32U) | (flags &amp; 31U);\n&quot;;partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;fadd_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rm=&quot;+std::to_string(rm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a86fef984e5d48fceb35b205974a37c68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0422188f0362640cba5c16d1813e11d4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32DInstr_8cpp.html#a0422188f0362640cba5c16d1813e11d4">fsub_d_rd_rm_rs1_rs2</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fsub_d&quot;,(uint32_t) 0xa000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FSUB_D\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abf0fb3961f9a2dd2c91568f72f069952">fsub_d</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;]), (etiss_uint64)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs2)+&quot;]), (&quot;+std::to_string(rm&lt; 7U)+&quot;) ? (&quot;+std::to_string(rm)+&quot;) : ((etiss_uint8)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR)));\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot;;partInit.code()+=&quot;etiss_uint32 flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;FCSR = (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR &amp; -32U) | (flags &amp; 31U);\n&quot;;partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;fsub_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rm=&quot;+std::to_string(rm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a0422188f0362640cba5c16d1813e11d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93f76ba68b4c919fb9ce027aee7095af"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32DInstr_8cpp.html#a93f76ba68b4c919fb9ce027aee7095af">fmul_d_rd_rm_rs1_rs2</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fmul_d&quot;,(uint32_t) 0x12000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FMUL_D\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#aeaa50581dbb4d5db6e7606df7ff3581f">fmul_d</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;]), (etiss_uint64)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs2)+&quot;]), (&quot;+std::to_string(rm&lt; 7U)+&quot;) ? (&quot;+std::to_string(rm)+&quot;) : ((etiss_uint8)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR)));\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot;;partInit.code()+=&quot;etiss_uint32 flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;FCSR = (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR &amp; -32U) | (flags &amp; 31U);\n&quot;;partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;fmul_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rm=&quot;+std::to_string(rm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a93f76ba68b4c919fb9ce027aee7095af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f0c31125ea32a81fa0a4b2c79d2fbf6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32DInstr_8cpp.html#a6f0c31125ea32a81fa0a4b2c79d2fbf6">fdiv_d_rd_rm_rs1_rs2</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fdiv_d&quot;,(uint32_t) 0x1a000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FDIV_D\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ada83279d1cc5f79292cba0f765bb9aa4">fdiv_d</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;]), (etiss_uint64)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs2)+&quot;]), (&quot;+std::to_string(rm&lt; 7U)+&quot;) ? (&quot;+std::to_string(rm)+&quot;) : ((etiss_uint8)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR)));\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot;;partInit.code()+=&quot;etiss_uint32 flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;FCSR = (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR &amp; -32U) | (flags &amp; 31U);\n&quot;;partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;fdiv_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rm=&quot;+std::to_string(rm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a6f0c31125ea32a81fa0a4b2c79d2fbf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f3efed00a8d69302aefac1d135608c7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32DInstr_8cpp.html#a9f3efed00a8d69302aefac1d135608c7">fsqrt_d_rd_rm_rs1</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fsqrt_d&quot;,(uint32_t) 0x5a000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FSQRT_D\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a1703f294057a822f960323c7cef7213a">fsqrt_d</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;]), (&quot;+std::to_string(rm&lt; 7U)+&quot;) ? (&quot;+std::to_string(rm)+&quot;) : ((etiss_uint8)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR)));\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot;;partInit.code()+=&quot;etiss_uint32 flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;FCSR = (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR &amp; -32U) | (flags &amp; 31U);\n&quot;;partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;fsqrt_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rm=&quot;+std::to_string(rm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a9f3efed00a8d69302aefac1d135608c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2086db6b36a0a85dbc93c433b29dca0c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32DInstr_8cpp.html#a2086db6b36a0a85dbc93c433b29dca0c">fsgnj_d_rd_rs1_rs2</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fsgnj_d&quot;,(uint32_t) 0x22000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FSGNJ_D\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = ((((((((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs2)+&quot;]) &gt;&gt; (63U)) &amp; 1)) &lt;&lt; 63) | ((((((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;]) &gt;&gt; (0U)) &amp; 9223372036854775807)));\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot;;partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;fsgnj_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a2086db6b36a0a85dbc93c433b29dca0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41096b0e6714e4845f65e5556a9608a2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32DInstr_8cpp.html#a41096b0e6714e4845f65e5556a9608a2">fsgnjn_d_rd_rs1_rs2</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fsgnjn_d&quot;,(uint32_t) 0x22001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FSGNJN_D\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = (((~((((((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs2)+&quot;]) &gt;&gt; (63U)) &amp; 1))) &lt;&lt; 63) | ((((((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;]) &gt;&gt; (0U)) &amp; 9223372036854775807)));\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot;;partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;fsgnjn_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a41096b0e6714e4845f65e5556a9608a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28d2a4cc7a2cb526b2c122f9ab6c5a51"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32DInstr_8cpp.html#a28d2a4cc7a2cb526b2c122f9ab6c5a51">fsgnjx_d_rd_rs1_rs2</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fsgnjx_d&quot;,(uint32_t) 0x22002053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FSGNJX_D\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;]) ^ ((etiss_uint64)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs2)+&quot;]) &amp; 9223372036854775808UL);\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot;;partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;fsgnjx_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a28d2a4cc7a2cb526b2c122f9ab6c5a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a932ec5b8b007ecc6d5598e66a1cc82ec"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32DInstr_8cpp.html#a932ec5b8b007ecc6d5598e66a1cc82ec">fmin_d_rd_rs1_rs2</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fmin_d&quot;,(uint32_t) 0x2a000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FMIN_D\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#afb4f75b0d1b8ed5be59f6dd3852e5371">fsel_d</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;]), (etiss_uint64)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs2)+&quot;]), 0U);\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot;;partInit.code()+=&quot;etiss_uint32 flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;FCSR = (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR &amp; -32U) | (flags &amp; 31U);\n&quot;;partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;fmin_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a932ec5b8b007ecc6d5598e66a1cc82ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b21e6eee5d539f8be44b057beccb1fc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32DInstr_8cpp.html#a2b21e6eee5d539f8be44b057beccb1fc">fmax_d_rd_rs1_rs2</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fmax_d&quot;,(uint32_t) 0x2a001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FMAX_D\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#afb4f75b0d1b8ed5be59f6dd3852e5371">fsel_d</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;]), (etiss_uint64)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs2)+&quot;]), 1U);\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot;;partInit.code()+=&quot;etiss_uint32 flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;FCSR = (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR &amp; -32U) | (flags &amp; 31U);\n&quot;;partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;fmax_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a2b21e6eee5d539f8be44b057beccb1fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab51f03314ee62d73751be7cce21ba6d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32DInstr_8cpp.html#aab51f03314ee62d73751be7cce21ba6d">fcvt_s_d_rd_rm_rs1</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fcvt_s_d&quot;,(uint32_t) 0x40100053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FCVT_S_D\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a1a9c802bfb8df8277dd2bc539d264a75">fconv_d2f</a>(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;], &quot;+std::to_string(rm)+&quot;);\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = -4294967296UL + res;\n&quot;;partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;fcvt_s_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rm=&quot;+std::to_string(rm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:aab51f03314ee62d73751be7cce21ba6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c3627315d65893bb866e3b0e29f3f14"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32DInstr_8cpp.html#a0c3627315d65893bb866e3b0e29f3f14">fcvt_d_s_rd_rm_rs1</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fcvt_d_s&quot;,(uint32_t) 0x42000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FCVT_D_S\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#aa0a060ea7b95221e082b71c5d896cefa">fconv_f2d</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;]), &quot;+std::to_string(rm)+&quot;);\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot;;partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;fcvt_d_s&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rm=&quot;+std::to_string(rm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a0c3627315d65893bb866e3b0e29f3f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a690ed21899b144f0704d130c70f953d3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32DInstr_8cpp.html#a690ed21899b144f0704d130c70f953d3">feq_d_rd_rs1_rs2</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;feq_d&quot;,(uint32_t) 0xa2002053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FEQ_D\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = 0U;\n&quot;;partInit.code()+=&quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a5cee580bd8ec5ef9df837d175b520e13">fcmp_d</a>(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;], ((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(rs2)+&quot;], 0U);\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = res;\n&quot;;} partInit.code()+=&quot;etiss_uint32 flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;FCSR = (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR &amp; -32U) | (flags &amp; 31U);\n&quot;;partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;feq_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a690ed21899b144f0704d130c70f953d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a132ec182cacb1660b654ef63b3dd632e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32DInstr_8cpp.html#a132ec182cacb1660b654ef63b3dd632e">flt_d_rd_rs1_rs2</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;flt_d&quot;,(uint32_t) 0xa2001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FLT_D\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = 0U;\n&quot;;partInit.code()+=&quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a5cee580bd8ec5ef9df837d175b520e13">fcmp_d</a>(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;], ((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(rs2)+&quot;], 2U);\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = res;\n&quot;;} partInit.code()+=&quot;etiss_uint32 flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;FCSR = (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR &amp; -32U) | (flags &amp; 31U);\n&quot;;partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;flt_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a132ec182cacb1660b654ef63b3dd632e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75fd001101b5526c190fb70312f7ca75"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32DInstr_8cpp.html#a75fd001101b5526c190fb70312f7ca75">fle_d_rd_rs1_rs2</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fle_d&quot;,(uint32_t) 0xa2000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FLE_D\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = 0U;\n&quot;;partInit.code()+=&quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a5cee580bd8ec5ef9df837d175b520e13">fcmp_d</a>(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;], ((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(rs2)+&quot;], 1U);\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = res;\n&quot;;} partInit.code()+=&quot;etiss_uint32 flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;FCSR = (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR &amp; -32U) | (flags &amp; 31U);\n&quot;;partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;fle_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a75fd001101b5526c190fb70312f7ca75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b91d89844a4350215317d6c53135611"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32DInstr_8cpp.html#a6b91d89844a4350215317d6c53135611">fclass_d_rd_rs1</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fclass_d&quot;,(uint32_t) 0xe2001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FCLASS_D\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = fclass_d((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;]));\n&quot;;partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;fclass_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a6b91d89844a4350215317d6c53135611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a820a0e775155f8dad53ab805e5e64e62"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32DInstr_8cpp.html#a820a0e775155f8dad53ab805e5e64e62">fcvt_w_d_rd_rm_rs1</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fcvt_w_d&quot;,(uint32_t) 0xc2000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FCVT_W_D\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_int64 res = 0U;\n&quot;;partInit.code()+=&quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abb9f6a5104942d0d8174e9317e9885cd">fcvt_64_32</a>(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;], 0U, &quot;+std::to_string(rm)+&quot;);\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = res;\n&quot;;} partInit.code()+=&quot;etiss_uint32 flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;FCSR = (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR &amp; -32U) | (flags &amp; 31U);\n&quot;;partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;fcvt_w_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rm=&quot;+std::to_string(rm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a820a0e775155f8dad53ab805e5e64e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f1454856c1bd9cf00358677a932a6f1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32DInstr_8cpp.html#a0f1454856c1bd9cf00358677a932a6f1">fcvt_wu_d_rd_rm_rs1</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fcvt_wu_d&quot;,(uint32_t) 0xc2100053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FCVT_WU_D\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = 0U;\n&quot;;partInit.code()+=&quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abb9f6a5104942d0d8174e9317e9885cd">fcvt_64_32</a>(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;], 0U, &quot;+std::to_string(rm)+&quot;);\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = res;\n&quot;;} partInit.code()+=&quot;etiss_uint32 flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;FCSR = (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR &amp; -32U) | (flags &amp; 31U);\n&quot;;partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;fcvt_wu_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rm=&quot;+std::to_string(rm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a0f1454856c1bd9cf00358677a932a6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a717489ff1dc22608fbc405fc5edd562d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32DInstr_8cpp.html#a717489ff1dc22608fbc405fc5edd562d">fcvt_d_w_rd_rm_rs1</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fcvt_d_w&quot;,(uint32_t) 0xd2000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FCVT_D_W\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_int64 res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a37a58303a5ec69903e6653c35783c01c">fcvt_32_64</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;]), 2U, &quot;+std::to_string(rm)+&quot;);\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot;;partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;fcvt_d_w&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rm=&quot;+std::to_string(rm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a717489ff1dc22608fbc405fc5edd562d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdeb668e310afdb1a1bf71767d7685e1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32DInstr_8cpp.html#abdeb668e310afdb1a1bf71767d7685e1">fcvt_d_wu_rd_rm_rs1</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fcvt_d_wu&quot;,(uint32_t) 0xd2100053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FCVT_D_WU\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a37a58303a5ec69903e6653c35783c01c">fcvt_32_64</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;]), 3U, &quot;+std::to_string(rm)+&quot;);\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot;;partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;fcvt_d_wu&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rm=&quot;+std::to_string(rm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:abdeb668e310afdb1a1bf71767d7685e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a6ef25a5438ef06eb72dc1bacfe9b1296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ef25a5438ef06eb72dc1bacfe9b1296">&#9670;&nbsp;</a></span>ETISS_ARCH_STATIC_FN_ONLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ETISS_ARCH_STATIC_FN_ONLY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generated on Mon, 09 May 2022 21:45:21 +0200. </p>
<p>This file contains the instruction behavior models of the RV32D instruction set for the <a class="el" href="structRV32IMACFD.html" title="Generated on Tue, 01 Mar 2022 00:20:25 +0100.">RV32IMACFD</a> core architecture. </p>

<p class="definition">Definition at line <a class="el" href="RV32IMACFD__RV32DInstr_8cpp_source.html#l00010">10</a> of file <a class="el" href="RV32IMACFD__RV32DInstr_8cpp_source.html">RV32IMACFD_RV32DInstr.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a86fef984e5d48fceb35b205974a37c68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86fef984e5d48fceb35b205974a37c68">&#9670;&nbsp;</a></span>fadd_d_rd_rm_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fadd_d_rd_rm_rs1_rs2(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fadd_d&quot;,(uint32_t) 0x2000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FADD_D\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ad7cf2472afebb0088a5e7a72fc3f9770">fadd_d</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;]), (etiss_uint64)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs2)+&quot;]), (&quot;+std::to_string(rm&lt; 7U)+&quot;) ? (&quot;+std::to_string(rm)+&quot;) : ((etiss_uint8)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR)));\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot;;partInit.code()+=&quot;etiss_uint32 flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;FCSR = (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR &amp; -32U) | (flags &amp; 31U);\n&quot;; partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;fadd_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rm=&quot;+std::to_string(rm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b91d89844a4350215317d6c53135611"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b91d89844a4350215317d6c53135611">&#9670;&nbsp;</a></span>fclass_d_rd_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fclass_d_rd_rs1(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fclass_d&quot;,(uint32_t) 0xe2001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FCLASS_D\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = fclass_d((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;]));\n&quot;; partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;fclass_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c3627315d65893bb866e3b0e29f3f14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c3627315d65893bb866e3b0e29f3f14">&#9670;&nbsp;</a></span>fcvt_d_s_rd_rm_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fcvt_d_s_rd_rm_rs1(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fcvt_d_s&quot;,(uint32_t) 0x42000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FCVT_D_S\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#aa0a060ea7b95221e082b71c5d896cefa">fconv_f2d</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;]), &quot;+std::to_string(rm)+&quot;);\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot;; partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;fcvt_d_s&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rm=&quot;+std::to_string(rm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a717489ff1dc22608fbc405fc5edd562d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a717489ff1dc22608fbc405fc5edd562d">&#9670;&nbsp;</a></span>fcvt_d_w_rd_rm_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fcvt_d_w_rd_rm_rs1(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fcvt_d_w&quot;,(uint32_t) 0xd2000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FCVT_D_W\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_int64 res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a37a58303a5ec69903e6653c35783c01c">fcvt_32_64</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;]), 2U, &quot;+std::to_string(rm)+&quot;);\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot;; partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;fcvt_d_w&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rm=&quot;+std::to_string(rm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="abdeb668e310afdb1a1bf71767d7685e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdeb668e310afdb1a1bf71767d7685e1">&#9670;&nbsp;</a></span>fcvt_d_wu_rd_rm_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fcvt_d_wu_rd_rm_rs1(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fcvt_d_wu&quot;,(uint32_t) 0xd2100053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FCVT_D_WU\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a37a58303a5ec69903e6653c35783c01c">fcvt_32_64</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;]), 3U, &quot;+std::to_string(rm)+&quot;);\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot;; partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;fcvt_d_wu&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rm=&quot;+std::to_string(rm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aab51f03314ee62d73751be7cce21ba6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab51f03314ee62d73751be7cce21ba6d">&#9670;&nbsp;</a></span>fcvt_s_d_rd_rm_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fcvt_s_d_rd_rm_rs1(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fcvt_s_d&quot;,(uint32_t) 0x40100053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FCVT_S_D\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a1a9c802bfb8df8277dd2bc539d264a75">fconv_d2f</a>(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;], &quot;+std::to_string(rm)+&quot;);\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = -4294967296UL + res;\n&quot;; partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;fcvt_s_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rm=&quot;+std::to_string(rm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a820a0e775155f8dad53ab805e5e64e62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a820a0e775155f8dad53ab805e5e64e62">&#9670;&nbsp;</a></span>fcvt_w_d_rd_rm_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fcvt_w_d_rd_rm_rs1(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fcvt_w_d&quot;,(uint32_t) 0xc2000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FCVT_W_D\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_int64 res = 0U;\n&quot;;partInit.code()+=&quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abb9f6a5104942d0d8174e9317e9885cd">fcvt_64_32</a>(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;], 0U, &quot;+std::to_string(rm)+&quot;);\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = res;\n&quot;;} partInit.code()+=&quot;etiss_uint32 flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;FCSR = (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR &amp; -32U) | (flags &amp; 31U);\n&quot;; partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;fcvt_w_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rm=&quot;+std::to_string(rm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f1454856c1bd9cf00358677a932a6f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f1454856c1bd9cf00358677a932a6f1">&#9670;&nbsp;</a></span>fcvt_wu_d_rd_rm_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fcvt_wu_d_rd_rm_rs1(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fcvt_wu_d&quot;,(uint32_t) 0xc2100053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FCVT_WU_D\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = 0U;\n&quot;;partInit.code()+=&quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abb9f6a5104942d0d8174e9317e9885cd">fcvt_64_32</a>(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;], 0U, &quot;+std::to_string(rm)+&quot;);\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = res;\n&quot;;} partInit.code()+=&quot;etiss_uint32 flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;FCSR = (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR &amp; -32U) | (flags &amp; 31U);\n&quot;; partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;fcvt_wu_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rm=&quot;+std::to_string(rm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f0c31125ea32a81fa0a4b2c79d2fbf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f0c31125ea32a81fa0a4b2c79d2fbf6">&#9670;&nbsp;</a></span>fdiv_d_rd_rm_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fdiv_d_rd_rm_rs1_rs2(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fdiv_d&quot;,(uint32_t) 0x1a000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FDIV_D\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ada83279d1cc5f79292cba0f765bb9aa4">fdiv_d</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;]), (etiss_uint64)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs2)+&quot;]), (&quot;+std::to_string(rm&lt; 7U)+&quot;) ? (&quot;+std::to_string(rm)+&quot;) : ((etiss_uint8)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR)));\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot;;partInit.code()+=&quot;etiss_uint32 flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;FCSR = (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR &amp; -32U) | (flags &amp; 31U);\n&quot;; partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;fdiv_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rm=&quot;+std::to_string(rm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a690ed21899b144f0704d130c70f953d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a690ed21899b144f0704d130c70f953d3">&#9670;&nbsp;</a></span>feq_d_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> feq_d_rd_rs1_rs2(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;feq_d&quot;,(uint32_t) 0xa2002053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FEQ_D\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = 0U;\n&quot;;partInit.code()+=&quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a5cee580bd8ec5ef9df837d175b520e13">fcmp_d</a>(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;], ((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(rs2)+&quot;], 0U);\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = res;\n&quot;;} partInit.code()+=&quot;etiss_uint32 flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;FCSR = (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR &amp; -32U) | (flags &amp; 31U);\n&quot;; partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;feq_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a87950b7daa4f59128b3d21e9390707c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87950b7daa4f59128b3d21e9390707c4">&#9670;&nbsp;</a></span>fld_rd_rs1_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fld_rd_rs1_imm(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fld&quot;,(uint32_t) 0x003007,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FLD\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 offs = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] + &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 mem_val_0;\n&quot;;partInit.code()+=&quot;exception |= (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle, cpu, offs, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>*)&amp;mem_val_0, 8);\n&quot;;partInit.code()+=&quot;etiss_uint64 res = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(mem_val_0);\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot;;partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;; partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;fld&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | imm=&quot;+std::to_string(imm)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a75fd001101b5526c190fb70312f7ca75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75fd001101b5526c190fb70312f7ca75">&#9670;&nbsp;</a></span>fle_d_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fle_d_rd_rs1_rs2(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fle_d&quot;,(uint32_t) 0xa2000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FLE_D\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = 0U;\n&quot;;partInit.code()+=&quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a5cee580bd8ec5ef9df837d175b520e13">fcmp_d</a>(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;], ((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(rs2)+&quot;], 1U);\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = res;\n&quot;;} partInit.code()+=&quot;etiss_uint32 flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;FCSR = (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR &amp; -32U) | (flags &amp; 31U);\n&quot;; partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;fle_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a132ec182cacb1660b654ef63b3dd632e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a132ec182cacb1660b654ef63b3dd632e">&#9670;&nbsp;</a></span>flt_d_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> flt_d_rd_rs1_rs2(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;flt_d&quot;,(uint32_t) 0xa2001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FLT_D\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = 0U;\n&quot;;partInit.code()+=&quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a5cee580bd8ec5ef9df837d175b520e13">fcmp_d</a>(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;], ((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(rs2)+&quot;], 2U);\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = res;\n&quot;;} partInit.code()+=&quot;etiss_uint32 flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;FCSR = (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR &amp; -32U) | (flags &amp; 31U);\n&quot;; partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;flt_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aaadc0afcf70f5fbc645f6d2bfd49fb7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaadc0afcf70f5fbc645f6d2bfd49fb7a">&#9670;&nbsp;</a></span>fmadd_d_rd_rm_rs1_rs2_rs3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fmadd_d_rd_rm_rs1_rs2_rs3(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fmadd_d&quot;,(uint32_t) 0x2000043,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);rs3+=R_rs3_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FMADD_D\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a54dc3d9389f1fbb818a3ed5cd150daa4">fmadd_d</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;]), (etiss_uint64)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs2)+&quot;]), (etiss_uint64)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs3)+&quot;]), 0U, (&quot;+std::to_string(rm&lt; 7U)+&quot;) ? (&quot;+std::to_string(rm)+&quot;) : ((etiss_uint8)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR)));\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot;;partInit.code()+=&quot;etiss_uint32 flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;FCSR = (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR &amp; -32U) | (flags &amp; 31U);\n&quot;; partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);rs3+=R_rs3_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;fmadd_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rm=&quot;+std::to_string(rm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot; | rs3=&quot;+std::to_string(rs3)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b21e6eee5d539f8be44b057beccb1fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b21e6eee5d539f8be44b057beccb1fc">&#9670;&nbsp;</a></span>fmax_d_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fmax_d_rd_rs1_rs2(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fmax_d&quot;,(uint32_t) 0x2a001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FMAX_D\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#afb4f75b0d1b8ed5be59f6dd3852e5371">fsel_d</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;]), (etiss_uint64)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs2)+&quot;]), 1U);\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot;;partInit.code()+=&quot;etiss_uint32 flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;FCSR = (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR &amp; -32U) | (flags &amp; 31U);\n&quot;; partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;fmax_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a932ec5b8b007ecc6d5598e66a1cc82ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a932ec5b8b007ecc6d5598e66a1cc82ec">&#9670;&nbsp;</a></span>fmin_d_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fmin_d_rd_rs1_rs2(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fmin_d&quot;,(uint32_t) 0x2a000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FMIN_D\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#afb4f75b0d1b8ed5be59f6dd3852e5371">fsel_d</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;]), (etiss_uint64)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs2)+&quot;]), 0U);\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot;;partInit.code()+=&quot;etiss_uint32 flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;FCSR = (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR &amp; -32U) | (flags &amp; 31U);\n&quot;; partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;fmin_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a50cb10b375f3c9b92b9402a9da2faccf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50cb10b375f3c9b92b9402a9da2faccf">&#9670;&nbsp;</a></span>fmsub_d_rd_rm_rs1_rs2_rs3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fmsub_d_rd_rm_rs1_rs2_rs3(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fmsub_d&quot;,(uint32_t) 0x2000047,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);rs3+=R_rs3_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FMSUB_D\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a54dc3d9389f1fbb818a3ed5cd150daa4">fmadd_d</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;]), (etiss_uint64)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs2)+&quot;]), (etiss_uint64)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs3)+&quot;]), 1U, (&quot;+std::to_string(rm&lt; 7U)+&quot;) ? (&quot;+std::to_string(rm)+&quot;) : ((etiss_uint8)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR)));\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot;;partInit.code()+=&quot;etiss_uint32 flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;FCSR = (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR &amp; -32U) | (flags &amp; 31U);\n&quot;; partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);rs3+=R_rs3_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;fmsub_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rm=&quot;+std::to_string(rm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot; | rs3=&quot;+std::to_string(rs3)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a93f76ba68b4c919fb9ce027aee7095af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93f76ba68b4c919fb9ce027aee7095af">&#9670;&nbsp;</a></span>fmul_d_rd_rm_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fmul_d_rd_rm_rs1_rs2(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fmul_d&quot;,(uint32_t) 0x12000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FMUL_D\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#aeaa50581dbb4d5db6e7606df7ff3581f">fmul_d</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;]), (etiss_uint64)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs2)+&quot;]), (&quot;+std::to_string(rm&lt; 7U)+&quot;) ? (&quot;+std::to_string(rm)+&quot;) : ((etiss_uint8)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR)));\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot;;partInit.code()+=&quot;etiss_uint32 flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;FCSR = (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR &amp; -32U) | (flags &amp; 31U);\n&quot;; partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;fmul_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rm=&quot;+std::to_string(rm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="abd27bc9604f98dd8decec16cc5ddafd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd27bc9604f98dd8decec16cc5ddafd6">&#9670;&nbsp;</a></span>fnmadd_d_rd_rm_rs1_rs2_rs3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fnmadd_d_rd_rm_rs1_rs2_rs3(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fnmadd_d&quot;,(uint32_t) 0x200004f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);rs3+=R_rs3_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FNMADD_D\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a54dc3d9389f1fbb818a3ed5cd150daa4">fmadd_d</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;]), (etiss_uint64)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs2)+&quot;]), (etiss_uint64)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs3)+&quot;]), 2U, (&quot;+std::to_string(rm&lt; 7U)+&quot;) ? (&quot;+std::to_string(rm)+&quot;) : ((etiss_uint8)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR)));\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot;;partInit.code()+=&quot;etiss_uint32 flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;FCSR = (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR &amp; -32U) | (flags &amp; 31U);\n&quot;; partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);rs3+=R_rs3_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;fnmadd_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rm=&quot;+std::to_string(rm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot; | rs3=&quot;+std::to_string(rs3)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="add974cfd8d715baad81578bfa0b0ffb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add974cfd8d715baad81578bfa0b0ffb4">&#9670;&nbsp;</a></span>fnmsub_d_rd_rm_rs1_rs2_rs3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fnmsub_d_rd_rm_rs1_rs2_rs3(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fnmsub_d&quot;,(uint32_t) 0x200004b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);rs3+=R_rs3_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FNMSUB_D\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a54dc3d9389f1fbb818a3ed5cd150daa4">fmadd_d</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;]), (etiss_uint64)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs2)+&quot;]), (etiss_uint64)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs3)+&quot;]), 3U, (&quot;+std::to_string(rm&lt; 7U)+&quot;) ? (&quot;+std::to_string(rm)+&quot;) : ((etiss_uint8)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR)));\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot;;partInit.code()+=&quot;etiss_uint32 flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;FCSR = (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR &amp; -32U) | (flags &amp; 31U);\n&quot;; partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);rs3+=R_rs3_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;fnmsub_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rm=&quot;+std::to_string(rm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot; | rs3=&quot;+std::to_string(rs3)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a11af288c5ffa3a8cad6f1c2aff3eb335"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11af288c5ffa3a8cad6f1c2aff3eb335">&#9670;&nbsp;</a></span>fsd_imm_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fsd_imm_rs1_rs2(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fsd&quot;,(uint32_t) 0x003027,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FSD\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 offs = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] + &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 mem_val_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs2)+&quot;]);\n&quot;;partInit.code()+=&quot;exception |= (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle, cpu, offs, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>*)&amp;mem_val_0, 8);\n&quot;;partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;; partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5; std::stringstream ss; ss&lt;&lt; &quot;fsd&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [imm=&quot;+std::to_string(imm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a2086db6b36a0a85dbc93c433b29dca0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2086db6b36a0a85dbc93c433b29dca0c">&#9670;&nbsp;</a></span>fsgnj_d_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fsgnj_d_rd_rs1_rs2(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fsgnj_d&quot;,(uint32_t) 0x22000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FSGNJ_D\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = ((((((((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs2)+&quot;]) &gt;&gt; (63U)) &amp; 1)) &lt;&lt; 63) | ((((((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;]) &gt;&gt; (0U)) &amp; 9223372036854775807)));\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot;; partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;fsgnj_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a41096b0e6714e4845f65e5556a9608a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41096b0e6714e4845f65e5556a9608a2">&#9670;&nbsp;</a></span>fsgnjn_d_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fsgnjn_d_rd_rs1_rs2(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fsgnjn_d&quot;,(uint32_t) 0x22001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FSGNJN_D\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = (((~((((((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs2)+&quot;]) &gt;&gt; (63U)) &amp; 1))) &lt;&lt; 63) | ((((((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;]) &gt;&gt; (0U)) &amp; 9223372036854775807)));\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot;; partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;fsgnjn_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a28d2a4cc7a2cb526b2c122f9ab6c5a51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28d2a4cc7a2cb526b2c122f9ab6c5a51">&#9670;&nbsp;</a></span>fsgnjx_d_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fsgnjx_d_rd_rs1_rs2(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fsgnjx_d&quot;,(uint32_t) 0x22002053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FSGNJX_D\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;]) ^ ((etiss_uint64)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs2)+&quot;]) &amp; 9223372036854775808UL);\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot;; partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;fsgnjx_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f3efed00a8d69302aefac1d135608c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f3efed00a8d69302aefac1d135608c7">&#9670;&nbsp;</a></span>fsqrt_d_rd_rm_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fsqrt_d_rd_rm_rs1(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fsqrt_d&quot;,(uint32_t) 0x5a000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FSQRT_D\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a1703f294057a822f960323c7cef7213a">fsqrt_d</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;]), (&quot;+std::to_string(rm&lt; 7U)+&quot;) ? (&quot;+std::to_string(rm)+&quot;) : ((etiss_uint8)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR)));\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot;;partInit.code()+=&quot;etiss_uint32 flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;FCSR = (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR &amp; -32U) | (flags &amp; 31U);\n&quot;; partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;fsqrt_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rm=&quot;+std::to_string(rm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a0422188f0362640cba5c16d1813e11d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0422188f0362640cba5c16d1813e11d4">&#9670;&nbsp;</a></span>fsub_d_rd_rm_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fsub_d_rd_rm_rs1_rs2(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fsub_d&quot;,(uint32_t) 0xa000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FSUB_D\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint64 res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abf0fb3961f9a2dd2c91568f72f069952">fsub_d</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs1)+&quot;]), (etiss_uint64)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;F[&quot;+std::to_string(rs2)+&quot;]), (&quot;+std::to_string(rm&lt; 7U)+&quot;) ? (&quot;+std::to_string(rm)+&quot;) : ((etiss_uint8)(((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR)));\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;F[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot;;partInit.code()+=&quot;etiss_uint32 flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;FCSR = (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;FCSR &amp; -32U) | (flags &amp; 31U);\n&quot;; partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);rm+=R_rm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;fsub_d&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rm=&quot;+std::to_string(rm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Aug 19 2022 12:53:21 for ETISS 0.8.0 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
