Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 0ea626a463864543b8076f0ea9bcf2db --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot miniproject_tb_behav xil_defaultlib.miniproject_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/XilinxSdk/verilog-miniproject/vivado/simulation/simulation.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/XilinxSdk/verilog-miniproject/vivado/simulation/simulation.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.arbitor
Compiling module xil_defaultlib.miniproject_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot miniproject_tb_behav
