Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Dec 16 18:10:14 2017
| Host         : EALAB01 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Main_timing_summary_routed.rpt -rpx Main_timing_summary_routed.rpx
| Design       : Main
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.869        0.000                      0                  243        0.166        0.000                      0                  243        4.020        0.000                       0                   149  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.869        0.000                      0                  243        0.166        0.000                      0                  243        4.020        0.000                       0                   149  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.869ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.869ns  (required time - arrival time)
  Source:                 wrap/rotation_duration_saved_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrap/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 1.562ns (33.783%)  route 3.062ns (66.217%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.499    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.595 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.635     5.230    wrap/clk
    SLICE_X62Y35         FDRE                                         r  wrap/rotation_duration_saved_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  wrap/rotation_duration_saved_reg[0]/Q
                         net (fo=6, routed)           1.042     6.729    wrap/rotation_duration_saved_reg_n_0_[0]
    SLICE_X60Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.853 r  wrap/count[28]_i_30/O
                         net (fo=1, routed)           0.000     6.853    wrap/count[28]_i_30_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.229 r  wrap/count_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.229    wrap/count_reg[28]_i_20_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.346 r  wrap/count_reg[28]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.346    wrap/count_reg[28]_i_11_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.503 r  wrap/count_reg[28]_i_4/CO[1]
                         net (fo=2, routed)           0.975     8.478    wrap/data1
    SLICE_X63Y37         LUT6 (Prop_lut6_I2_O)        0.332     8.810 r  wrap/count[28]_i_1/O
                         net (fo=29, routed)          1.044     9.854    wrap/count[28]_i_1_n_0
    SLICE_X61Y32         FDRE                                         r  wrap/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.324    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.415 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.513    14.929    wrap/clk
    SLICE_X61Y32         FDRE                                         r  wrap/count_reg[1]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X61Y32         FDRE (Setup_fdre_C_R)       -0.429    14.723    wrap/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  4.869    

Slack (MET) :             4.869ns  (required time - arrival time)
  Source:                 wrap/rotation_duration_saved_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrap/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 1.562ns (33.783%)  route 3.062ns (66.217%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.499    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.595 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.635     5.230    wrap/clk
    SLICE_X62Y35         FDRE                                         r  wrap/rotation_duration_saved_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  wrap/rotation_duration_saved_reg[0]/Q
                         net (fo=6, routed)           1.042     6.729    wrap/rotation_duration_saved_reg_n_0_[0]
    SLICE_X60Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.853 r  wrap/count[28]_i_30/O
                         net (fo=1, routed)           0.000     6.853    wrap/count[28]_i_30_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.229 r  wrap/count_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.229    wrap/count_reg[28]_i_20_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.346 r  wrap/count_reg[28]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.346    wrap/count_reg[28]_i_11_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.503 r  wrap/count_reg[28]_i_4/CO[1]
                         net (fo=2, routed)           0.975     8.478    wrap/data1
    SLICE_X63Y37         LUT6 (Prop_lut6_I2_O)        0.332     8.810 r  wrap/count[28]_i_1/O
                         net (fo=29, routed)          1.044     9.854    wrap/count[28]_i_1_n_0
    SLICE_X61Y32         FDRE                                         r  wrap/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.324    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.415 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.513    14.929    wrap/clk
    SLICE_X61Y32         FDRE                                         r  wrap/count_reg[2]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X61Y32         FDRE (Setup_fdre_C_R)       -0.429    14.723    wrap/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  4.869    

Slack (MET) :             4.869ns  (required time - arrival time)
  Source:                 wrap/rotation_duration_saved_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrap/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 1.562ns (33.783%)  route 3.062ns (66.217%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.499    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.595 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.635     5.230    wrap/clk
    SLICE_X62Y35         FDRE                                         r  wrap/rotation_duration_saved_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  wrap/rotation_duration_saved_reg[0]/Q
                         net (fo=6, routed)           1.042     6.729    wrap/rotation_duration_saved_reg_n_0_[0]
    SLICE_X60Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.853 r  wrap/count[28]_i_30/O
                         net (fo=1, routed)           0.000     6.853    wrap/count[28]_i_30_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.229 r  wrap/count_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.229    wrap/count_reg[28]_i_20_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.346 r  wrap/count_reg[28]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.346    wrap/count_reg[28]_i_11_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.503 r  wrap/count_reg[28]_i_4/CO[1]
                         net (fo=2, routed)           0.975     8.478    wrap/data1
    SLICE_X63Y37         LUT6 (Prop_lut6_I2_O)        0.332     8.810 r  wrap/count[28]_i_1/O
                         net (fo=29, routed)          1.044     9.854    wrap/count[28]_i_1_n_0
    SLICE_X61Y32         FDRE                                         r  wrap/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.324    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.415 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.513    14.929    wrap/clk
    SLICE_X61Y32         FDRE                                         r  wrap/count_reg[3]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X61Y32         FDRE (Setup_fdre_C_R)       -0.429    14.723    wrap/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  4.869    

Slack (MET) :             4.869ns  (required time - arrival time)
  Source:                 wrap/rotation_duration_saved_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrap/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 1.562ns (33.783%)  route 3.062ns (66.217%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.499    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.595 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.635     5.230    wrap/clk
    SLICE_X62Y35         FDRE                                         r  wrap/rotation_duration_saved_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  wrap/rotation_duration_saved_reg[0]/Q
                         net (fo=6, routed)           1.042     6.729    wrap/rotation_duration_saved_reg_n_0_[0]
    SLICE_X60Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.853 r  wrap/count[28]_i_30/O
                         net (fo=1, routed)           0.000     6.853    wrap/count[28]_i_30_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.229 r  wrap/count_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.229    wrap/count_reg[28]_i_20_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.346 r  wrap/count_reg[28]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.346    wrap/count_reg[28]_i_11_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.503 r  wrap/count_reg[28]_i_4/CO[1]
                         net (fo=2, routed)           0.975     8.478    wrap/data1
    SLICE_X63Y37         LUT6 (Prop_lut6_I2_O)        0.332     8.810 r  wrap/count[28]_i_1/O
                         net (fo=29, routed)          1.044     9.854    wrap/count[28]_i_1_n_0
    SLICE_X61Y32         FDRE                                         r  wrap/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.324    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.415 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.513    14.929    wrap/clk
    SLICE_X61Y32         FDRE                                         r  wrap/count_reg[4]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X61Y32         FDRE (Setup_fdre_C_R)       -0.429    14.723    wrap/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  4.869    

Slack (MET) :             4.919ns  (required time - arrival time)
  Source:                 wrap/rotation_duration_saved_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrap/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 1.562ns (34.145%)  route 3.013ns (65.855%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.499    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.595 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.635     5.230    wrap/clk
    SLICE_X62Y35         FDRE                                         r  wrap/rotation_duration_saved_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  wrap/rotation_duration_saved_reg[0]/Q
                         net (fo=6, routed)           1.042     6.729    wrap/rotation_duration_saved_reg_n_0_[0]
    SLICE_X60Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.853 r  wrap/count[28]_i_30/O
                         net (fo=1, routed)           0.000     6.853    wrap/count[28]_i_30_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.229 r  wrap/count_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.229    wrap/count_reg[28]_i_20_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.346 r  wrap/count_reg[28]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.346    wrap/count_reg[28]_i_11_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.503 r  wrap/count_reg[28]_i_4/CO[1]
                         net (fo=2, routed)           0.975     8.478    wrap/data1
    SLICE_X63Y37         LUT6 (Prop_lut6_I2_O)        0.332     8.810 r  wrap/count[28]_i_1/O
                         net (fo=29, routed)          0.995     9.805    wrap/count[28]_i_1_n_0
    SLICE_X61Y33         FDRE                                         r  wrap/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.324    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.415 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.514    14.930    wrap/clk
    SLICE_X61Y33         FDRE                                         r  wrap/count_reg[5]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X61Y33         FDRE (Setup_fdre_C_R)       -0.429    14.724    wrap/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -9.805    
  -------------------------------------------------------------------
                         slack                                  4.919    

Slack (MET) :             4.919ns  (required time - arrival time)
  Source:                 wrap/rotation_duration_saved_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrap/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 1.562ns (34.145%)  route 3.013ns (65.855%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.499    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.595 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.635     5.230    wrap/clk
    SLICE_X62Y35         FDRE                                         r  wrap/rotation_duration_saved_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  wrap/rotation_duration_saved_reg[0]/Q
                         net (fo=6, routed)           1.042     6.729    wrap/rotation_duration_saved_reg_n_0_[0]
    SLICE_X60Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.853 r  wrap/count[28]_i_30/O
                         net (fo=1, routed)           0.000     6.853    wrap/count[28]_i_30_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.229 r  wrap/count_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.229    wrap/count_reg[28]_i_20_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.346 r  wrap/count_reg[28]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.346    wrap/count_reg[28]_i_11_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.503 r  wrap/count_reg[28]_i_4/CO[1]
                         net (fo=2, routed)           0.975     8.478    wrap/data1
    SLICE_X63Y37         LUT6 (Prop_lut6_I2_O)        0.332     8.810 r  wrap/count[28]_i_1/O
                         net (fo=29, routed)          0.995     9.805    wrap/count[28]_i_1_n_0
    SLICE_X61Y33         FDRE                                         r  wrap/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.324    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.415 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.514    14.930    wrap/clk
    SLICE_X61Y33         FDRE                                         r  wrap/count_reg[6]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X61Y33         FDRE (Setup_fdre_C_R)       -0.429    14.724    wrap/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -9.805    
  -------------------------------------------------------------------
                         slack                                  4.919    

Slack (MET) :             4.919ns  (required time - arrival time)
  Source:                 wrap/rotation_duration_saved_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrap/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 1.562ns (34.145%)  route 3.013ns (65.855%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.499    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.595 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.635     5.230    wrap/clk
    SLICE_X62Y35         FDRE                                         r  wrap/rotation_duration_saved_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  wrap/rotation_duration_saved_reg[0]/Q
                         net (fo=6, routed)           1.042     6.729    wrap/rotation_duration_saved_reg_n_0_[0]
    SLICE_X60Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.853 r  wrap/count[28]_i_30/O
                         net (fo=1, routed)           0.000     6.853    wrap/count[28]_i_30_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.229 r  wrap/count_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.229    wrap/count_reg[28]_i_20_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.346 r  wrap/count_reg[28]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.346    wrap/count_reg[28]_i_11_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.503 r  wrap/count_reg[28]_i_4/CO[1]
                         net (fo=2, routed)           0.975     8.478    wrap/data1
    SLICE_X63Y37         LUT6 (Prop_lut6_I2_O)        0.332     8.810 r  wrap/count[28]_i_1/O
                         net (fo=29, routed)          0.995     9.805    wrap/count[28]_i_1_n_0
    SLICE_X61Y33         FDRE                                         r  wrap/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.324    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.415 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.514    14.930    wrap/clk
    SLICE_X61Y33         FDRE                                         r  wrap/count_reg[7]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X61Y33         FDRE (Setup_fdre_C_R)       -0.429    14.724    wrap/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -9.805    
  -------------------------------------------------------------------
                         slack                                  4.919    

Slack (MET) :             4.919ns  (required time - arrival time)
  Source:                 wrap/rotation_duration_saved_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrap/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 1.562ns (34.145%)  route 3.013ns (65.855%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.499    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.595 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.635     5.230    wrap/clk
    SLICE_X62Y35         FDRE                                         r  wrap/rotation_duration_saved_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  wrap/rotation_duration_saved_reg[0]/Q
                         net (fo=6, routed)           1.042     6.729    wrap/rotation_duration_saved_reg_n_0_[0]
    SLICE_X60Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.853 r  wrap/count[28]_i_30/O
                         net (fo=1, routed)           0.000     6.853    wrap/count[28]_i_30_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.229 r  wrap/count_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.229    wrap/count_reg[28]_i_20_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.346 r  wrap/count_reg[28]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.346    wrap/count_reg[28]_i_11_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.503 r  wrap/count_reg[28]_i_4/CO[1]
                         net (fo=2, routed)           0.975     8.478    wrap/data1
    SLICE_X63Y37         LUT6 (Prop_lut6_I2_O)        0.332     8.810 r  wrap/count[28]_i_1/O
                         net (fo=29, routed)          0.995     9.805    wrap/count[28]_i_1_n_0
    SLICE_X61Y33         FDRE                                         r  wrap/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.324    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.415 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.514    14.930    wrap/clk
    SLICE_X61Y33         FDRE                                         r  wrap/count_reg[8]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X61Y33         FDRE (Setup_fdre_C_R)       -0.429    14.724    wrap/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -9.805    
  -------------------------------------------------------------------
                         slack                                  4.919    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 wrap/rotation_duration_saved_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrap/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 1.562ns (34.917%)  route 2.911ns (65.083%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.499    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.595 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.635     5.230    wrap/clk
    SLICE_X62Y35         FDRE                                         r  wrap/rotation_duration_saved_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  wrap/rotation_duration_saved_reg[0]/Q
                         net (fo=6, routed)           1.042     6.729    wrap/rotation_duration_saved_reg_n_0_[0]
    SLICE_X60Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.853 r  wrap/count[28]_i_30/O
                         net (fo=1, routed)           0.000     6.853    wrap/count[28]_i_30_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.229 r  wrap/count_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.229    wrap/count_reg[28]_i_20_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.346 r  wrap/count_reg[28]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.346    wrap/count_reg[28]_i_11_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.503 r  wrap/count_reg[28]_i_4/CO[1]
                         net (fo=2, routed)           0.975     8.478    wrap/data1
    SLICE_X63Y37         LUT6 (Prop_lut6_I2_O)        0.332     8.810 r  wrap/count[28]_i_1/O
                         net (fo=29, routed)          0.894     9.704    wrap/count[28]_i_1_n_0
    SLICE_X61Y34         FDRE                                         r  wrap/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.324    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.415 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.515    14.931    wrap/clk
    SLICE_X61Y34         FDRE                                         r  wrap/count_reg[10]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X61Y34         FDRE (Setup_fdre_C_R)       -0.429    14.725    wrap/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 wrap/rotation_duration_saved_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrap/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 1.562ns (34.917%)  route 2.911ns (65.083%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         1.527     1.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.499    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.595 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.635     5.230    wrap/clk
    SLICE_X62Y35         FDRE                                         r  wrap/rotation_duration_saved_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  wrap/rotation_duration_saved_reg[0]/Q
                         net (fo=6, routed)           1.042     6.729    wrap/rotation_duration_saved_reg_n_0_[0]
    SLICE_X60Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.853 r  wrap/count[28]_i_30/O
                         net (fo=1, routed)           0.000     6.853    wrap/count[28]_i_30_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.229 r  wrap/count_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.229    wrap/count_reg[28]_i_20_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.346 r  wrap/count_reg[28]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.346    wrap/count_reg[28]_i_11_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.503 r  wrap/count_reg[28]_i_4/CO[1]
                         net (fo=2, routed)           0.975     8.478    wrap/data1
    SLICE_X63Y37         LUT6 (Prop_lut6_I2_O)        0.332     8.810 r  wrap/count[28]_i_1/O
                         net (fo=29, routed)          0.894     9.704    wrap/count[28]_i_1_n_0
    SLICE_X61Y34         FDRE                                         r  wrap/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         1.456    11.456 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.324    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.415 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.515    14.931    wrap/clk
    SLICE_X61Y34         FDRE                                         r  wrap/count_reg[11]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X61Y34         FDRE (Setup_fdre_C_R)       -0.429    14.725    wrap/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                  5.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ran/random_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ran/random_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.929    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.592     1.546    ran/clk_IBUF_BUFG
    SLICE_X65Y33         FDSE                                         r  ran/random_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDSE (Prop_fdse_C_Q)         0.141     1.687 r  ran/random_reg[11]/Q
                         net (fo=1, routed)           0.110     1.797    ran/om[11]
    SLICE_X65Y34         FDSE                                         r  ran/random_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.862     2.062    ran/clk_IBUF_BUFG
    SLICE_X65Y34         FDSE                                         r  ran/random_reg[12]/C
                         clock pessimism             -0.501     1.561    
    SLICE_X65Y34         FDSE (Hold_fdse_C_D)         0.070     1.631    ran/random_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ran/random_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ran/random_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.929    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.593     1.547    ran/clk_IBUF_BUFG
    SLICE_X65Y34         FDSE                                         r  ran/random_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDSE (Prop_fdse_C_Q)         0.141     1.688 r  ran/random_reg[5]/Q
                         net (fo=1, routed)           0.110     1.798    ran/om[5]
    SLICE_X65Y33         FDSE                                         r  ran/random_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.861     2.061    ran/clk_IBUF_BUFG
    SLICE_X65Y33         FDSE                                         r  ran/random_reg[6]/C
                         clock pessimism             -0.501     1.560    
    SLICE_X65Y33         FDSE (Hold_fdse_C_D)         0.070     1.630    ran/random_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 key/count_deb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key/finish_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.524%)  route 0.121ns (39.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.929    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.589     1.543    key/clk
    SLICE_X59Y31         FDRE                                         r  key/count_deb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_fdre_C_Q)         0.141     1.684 r  key/count_deb_reg[5]/Q
                         net (fo=3, routed)           0.121     1.806    key/count_deb_reg__0[5]
    SLICE_X60Y31         LUT6 (Prop_lut6_I0_O)        0.045     1.851 r  key/finish_i_1/O
                         net (fo=1, routed)           0.000     1.851    key/finish_i_1_n_0
    SLICE_X60Y31         FDRE                                         r  key/finish_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.857     2.057    key/clk
    SLICE_X60Y31         FDRE                                         r  key/finish_reg/C
                         clock pessimism             -0.500     1.557    
    SLICE_X60Y31         FDRE (Hold_fdre_C_D)         0.120     1.677    key/finish_reg
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 key/finish_del_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key/key_valid_pre_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.929    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.593     1.547    key/clk
    SLICE_X64Y34         FDRE                                         r  key/finish_del_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.148     1.695 f  key/finish_del_reg/Q
                         net (fo=1, routed)           0.059     1.755    key/finish_del
    SLICE_X64Y34         LUT2 (Prop_lut2_I1_O)        0.098     1.853 r  key/key_valid_pre_i_1/O
                         net (fo=1, routed)           0.000     1.853    key/key_valid_pre_i_1_n_0
    SLICE_X64Y34         FDRE                                         r  key/key_valid_pre_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.862     2.062    key/clk
    SLICE_X64Y34         FDRE                                         r  key/key_valid_pre_reg/C
                         clock pessimism             -0.515     1.547    
    SLICE_X64Y34         FDRE (Hold_fdre_C_D)         0.120     1.667    key/key_valid_pre_reg
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 key/FSM_onehot_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key/FSM_onehot_row_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.881%)  route 0.135ns (42.119%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.929    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.592     1.546    key/clk
    SLICE_X59Y36         FDRE                                         r  key/FSM_onehot_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDRE (Prop_fdre_C_Q)         0.141     1.687 f  key/FSM_onehot_row_reg[2]/Q
                         net (fo=6, routed)           0.135     1.823    key/FSM_onehot_row_reg_n_0_[2]
    SLICE_X60Y36         LUT4 (Prop_lut4_I3_O)        0.045     1.868 r  key/FSM_onehot_row[1]_i_1/O
                         net (fo=1, routed)           0.000     1.868    key/FSM_onehot_row[1]_i_1_n_0
    SLICE_X60Y36         FDRE                                         r  key/FSM_onehot_row_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.861     2.061    key/clk
    SLICE_X60Y36         FDRE                                         r  key/FSM_onehot_row_reg[1]/C
                         clock pessimism             -0.500     1.561    
    SLICE_X60Y36         FDRE (Hold_fdre_C_D)         0.120     1.681    key/FSM_onehot_row_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ran/random_reg[2]_ran_random_reg_s_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ran/random_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.929    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.595     1.549    ran/clk_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  ran/random_reg[2]_ran_random_reg_s_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.164     1.713 r  ran/random_reg[2]_ran_random_reg_s_1/Q
                         net (fo=1, routed)           0.082     1.796    ran/random_reg[2]_ran_random_reg_s_1_n_0
    SLICE_X65Y39         LUT2 (Prop_lut2_I0_O)        0.045     1.841 r  ran/random_reg_gate/O
                         net (fo=1, routed)           0.000     1.841    ran/random_reg_gate_n_0
    SLICE_X65Y39         FDSE                                         r  ran/random_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.866     2.066    ran/clk_IBUF_BUFG
    SLICE_X65Y39         FDSE                                         r  ran/random_reg[3]/C
                         clock pessimism             -0.504     1.562    
    SLICE_X65Y39         FDSE (Hold_fdse_C_D)         0.091     1.653    ran/random_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 key/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key/value_del_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.176%)  route 0.113ns (40.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.929    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.593     1.547    key/clk
    SLICE_X64Y35         FDRE                                         r  key/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.164     1.711 r  key/value_reg[1]/Q
                         net (fo=2, routed)           0.113     1.825    key/value[1]
    SLICE_X63Y35         FDRE                                         r  key/value_del_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.863     2.063    key/clk
    SLICE_X63Y35         FDRE                                         r  key/value_del_reg[1]/C
                         clock pessimism             -0.501     1.562    
    SLICE_X63Y35         FDRE (Hold_fdre_C_D)         0.066     1.628    key/value_del_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 key/col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key/value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.344%)  route 0.169ns (47.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.929    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.592     1.546    key/clk
    SLICE_X59Y35         FDRE                                         r  key/col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.141     1.687 f  key/col_reg[1]/Q
                         net (fo=3, routed)           0.169     1.857    key/col[1]
    SLICE_X64Y35         LUT4 (Prop_lut4_I2_O)        0.045     1.902 r  key/value[1]_i_1/O
                         net (fo=1, routed)           0.000     1.902    key/p_0_out[1]
    SLICE_X64Y35         FDRE                                         r  key/value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.863     2.063    key/clk
    SLICE_X64Y35         FDRE                                         r  key/value_reg[1]/C
                         clock pessimism             -0.480     1.583    
    SLICE_X64Y35         FDRE (Hold_fdre_C_D)         0.121     1.704    key/value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ran/random_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ran/random_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.929    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.592     1.546    ran/clk_IBUF_BUFG
    SLICE_X65Y33         FDSE                                         r  ran/random_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDSE (Prop_fdse_C_Q)         0.141     1.687 r  ran/random_reg[10]/Q
                         net (fo=1, routed)           0.104     1.792    ran/om[10]
    SLICE_X65Y33         FDSE                                         r  ran/random_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.861     2.061    ran/clk_IBUF_BUFG
    SLICE_X65Y33         FDSE                                         r  ran/random_reg[11]/C
                         clock pessimism             -0.515     1.546    
    SLICE_X65Y33         FDSE (Hold_fdse_C_D)         0.047     1.593    ran/random_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 wrap/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrap/stop_motor_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.012%)  route 0.131ns (40.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.929    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.594     1.548    wrap/clk
    SLICE_X63Y37         FDRE                                         r  wrap/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDRE (Prop_fdre_C_Q)         0.141     1.689 f  wrap/state_reg[0]/Q
                         net (fo=6, routed)           0.131     1.821    wrap/state[0]
    SLICE_X62Y37         LUT1 (Prop_lut1_I0_O)        0.048     1.869 r  wrap/stop_motor_i_1/O
                         net (fo=1, routed)           0.000     1.869    wrap/stop_motor_i_1_n_0
    SLICE_X62Y37         FDRE                                         r  wrap/stop_motor_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C11                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.864     2.064    wrap/clk
    SLICE_X62Y37         FDRE                                         r  wrap/stop_motor_reg/C
                         clock pessimism             -0.503     1.561    
    SLICE_X62Y37         FDRE (Hold_fdre_C_D)         0.107     1.668    wrap/stop_motor_reg
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y32    incdec/hexNum_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y32    incdec/hexNum_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y32    incdec/hexNum_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y32    incdec/hexNum_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y36    key/FSM_onehot_row_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X59Y36    key/FSM_onehot_row_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X59Y36    key/FSM_onehot_row_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X59Y36    key/FSM_onehot_row_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y30    key/clk_en2_reg/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y39    ran/random_reg[1]_srl2____ran_random_reg_s_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y39    ran/random_reg[1]_srl2____ran_random_reg_s_0/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X63Y26    seven/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X63Y26    seven/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X63Y26    seven/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X63Y26    seven/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X64Y32    incdec/hexNum_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X64Y32    incdec/hexNum_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X64Y32    incdec/hexNum_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X64Y32    incdec/hexNum_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y39    ran/random_reg[1]_srl2____ran_random_reg_s_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y39    ran/random_reg[1]_srl2____ran_random_reg_s_0/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X62Y29    key/count_reg[4]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X62Y29    key/count_reg[5]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X62Y29    key/count_reg[6]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X62Y29    key/count_reg[7]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X63Y29    seven/count_reg[12]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X63Y29    seven/count_reg[13]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X63Y29    seven/count_reg[14]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X63Y29    seven/count_reg[15]/C



