
set_property IOSTANDARD LVCMOS33 [get_ports ssram_baen]
set_property IOSTANDARD LVCMOS33 [get_ports ssram_bben]
set_property IOSTANDARD LVCMOS33 [get_ports ssram_bcen]
set_property IOSTANDARD LVCMOS33 [get_ports ssram_bden]

set_property IOSTANDARD LVCMOS33 [get_ports {ssram_adq[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_adq[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_adq[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_adq[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_adq[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_adq[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_adq[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_adq[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_adq[8]}]

set_property IOSTANDARD LVCMOS33 [get_ports {ssram_bdq[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_bdq[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_bdq[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_bdq[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_bdq[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_bdq[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_bdq[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_bdq[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_bdq[8]}]

set_property IOSTANDARD LVCMOS33 [get_ports {ssram_cdq[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_cdq[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_cdq[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_cdq[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_cdq[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_cdq[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_cdq[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_cdq[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_cdq[8]}]

set_property IOSTANDARD LVCMOS33 [get_ports {ssram_ddq[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_ddq[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_ddq[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_ddq[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_ddq[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_ddq[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_ddq[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_ddq[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_ddq[8]}]

set_property IOSTANDARD LVCMOS33 [get_ports {ssram_bar[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_bar[1]}]

set_property IOSTANDARD LVCMOS33 [get_ports {ssram_a[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_a[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_a[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_a[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_a[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_a[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_a[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_a[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_a[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_a[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_a[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_a[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_a[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_a[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_a[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_a[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_a[16]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssram_a[17]}]

set_property IOSTANDARD LVCMOS33 [get_ports ssram_ce]
set_property IOSTANDARD LVCMOS33 [get_ports ssram_nft]
set_property IOSTANDARD LVCMOS33 [get_ports ssram_nlbo]
set_property IOSTANDARD LVCMOS33 [get_ports ssram_clk]
set_property IOSTANDARD LVCMOS33 [get_ports ssram_ncke]
set_property IOSTANDARD LVCMOS33 [get_ports ssram_nwr]
set_property IOSTANDARD LVCMOS33 [get_ports ssram_ng]
set_property IOSTANDARD LVCMOS33 [get_ports ssram_adv]

########################################################################
########################################################################


##################################################
# even pins
##################################################
set_property PACKAGE_PIN AE30 [get_ports ssram_baen]
set_property PACKAGE_PIN AF30 [get_ports ssram_bcen]
set_property PACKAGE_PIN AD27 [get_ports ssram_ce]
set_property PACKAGE_PIN AD28 [get_ports {ssram_a[17]}]
set_property PACKAGE_PIN AD29 [get_ports {ssram_cdq[8]}]
set_property PACKAGE_PIN AE29 [get_ports {ssram_cdq[6]}]
set_property PACKAGE_PIN AE28 [get_ports {ssram_cdq[4]}]
set_property PACKAGE_PIN AF28 [get_ports {ssram_cdq[2]}]
# GND
set_property PACKAGE_PIN AG30 [get_ports {ssram_ddq[0]}]
set_property PACKAGE_PIN AH30 [get_ports {ssram_ddq[2]}]
set_property PACKAGE_PIN AA25 [get_ports {ssram_ddq[4]}]
set_property PACKAGE_PIN AB25 [get_ports {ssram_ddq[6]}]
# empty
set_property PACKAGE_PIN AA28 [get_ports ssram_nft]
set_property PACKAGE_PIN AA27 [get_ports {ssram_a[0]}]
set_property PACKAGE_PIN AB28 [get_ports {ssram_a[2]}]
# GND
set_property PACKAGE_PIN AB27 [get_ports {ssram_bar[1]}]
# empty
# empty
# empty
# empty
# empty
# empty
# empty
##################################################
set_property PACKAGE_PIN AG25 [get_ports {ssram_a[4]}]
set_property PACKAGE_PIN AH25 [get_ports {ssram_a[6]}]
set_property PACKAGE_PIN AG24 [get_ports {ssram_a[8]}]
set_property PACKAGE_PIN AH24 [get_ports {ssram_a[10]}]
# empty
set_property PACKAGE_PIN AB23 [get_ports {ssram_adq[6]}]
set_property PACKAGE_PIN AD23 [get_ports {ssram_adq[4]}]
set_property PACKAGE_PIN AE24 [get_ports {ssram_adq[2]}]
# GND
set_property PACKAGE_PIN AJ24 [get_ports {ssram_adq[0]}]
# empty
set_property PACKAGE_PIN AE25 [get_ports {ssram_bdq[0]}]
set_property PACKAGE_PIN AF25 [get_ports {ssram_bdq[2]}]
set_property PACKAGE_PIN AC24 [get_ports {ssram_bdq[4]}]
set_property PACKAGE_PIN AD24 [get_ports {ssram_bdq[6]}]
# empty
set_property PACKAGE_PIN AF23 [get_ports {ssram_a[12]}]
# GND
set_property PACKAGE_PIN AG22 [get_ports {ssram_a[14]}]
set_property PACKAGE_PIN AH22 [get_ports ssram_adv]
set_property PACKAGE_PIN AD21 [get_ports ssram_ncke]
# empty
# empty
# empty
# empty
# empty
##################################################


########################################################################
########################################################################


##################################################
# odd pins
##################################################
# empty
set_property PACKAGE_PIN W28 [get_ports ssram_bben]
set_property PACKAGE_PIN Y26 [get_ports ssram_bden]
set_property PACKAGE_PIN AA26 [get_ports {ssram_a[16]}]
set_property PACKAGE_PIN W29 [get_ports {ssram_cdq[7]}]
set_property PACKAGE_PIN Y29 [get_ports {ssram_cdq[5]}]
set_property PACKAGE_PIN Y30 [get_ports {ssram_cdq[3]}]
set_property PACKAGE_PIN AA30 [get_ports {ssram_cdq[1]}]
set_property PACKAGE_PIN AB29 [get_ports {ssram_cdq[0]}]
# GND
set_property PACKAGE_PIN AB30 [get_ports {ssram_ddq[1]}]
set_property PACKAGE_PIN AC29 [get_ports {ssram_ddq[3]}]
set_property PACKAGE_PIN AC30 [get_ports {ssram_ddq[5]}]
set_property PACKAGE_PIN AG29 [get_ports {ssram_ddq[7]}]
set_property PACKAGE_PIN AH29 [get_ports {ssram_ddq[8]}]
# empty
set_property PACKAGE_PIN AG28 [get_ports ssram_nlbo]
# GND
set_property PACKAGE_PIN AK29 [get_ports {ssram_a[1]}]
set_property PACKAGE_PIN AK30 [get_ports {ssram_a[3]}]
set_property PACKAGE_PIN AJ29 [get_ports {ssram_bar[0]}]
# empty
# empty
# empty
# empty
# empty
##################################################
set_property PACKAGE_PIN Y21 [get_ports {ssram_a[5]}]
set_property PACKAGE_PIN AA21 [get_ports {ssram_a[7]}]
set_property PACKAGE_PIN AC20 [get_ports {ssram_a[9]}]
set_property PACKAGE_PIN AC21 [get_ports {ssram_a[11]}]
# empty
set_property PACKAGE_PIN AA23 [get_ports {ssram_adq[8]}]
set_property PACKAGE_PIN Y23 [get_ports {ssram_adq[7]}]
set_property PACKAGE_PIN Y24 [get_ports {ssram_adq[5]}]
# GND
set_property PACKAGE_PIN AB24 [get_ports {ssram_adq[3]}]
set_property PACKAGE_PIN AC25 [get_ports {ssram_adq[1]}]
# empty
set_property PACKAGE_PIN AK24 [get_ports {ssram_bdq[1]}]
set_property PACKAGE_PIN AJ22 [get_ports {ssram_bdq[3]}]
set_property PACKAGE_PIN AJ23 [get_ports {ssram_bdq[5]}]
set_property PACKAGE_PIN AH21 [get_ports {ssram_bdq[7]}]
set_property PACKAGE_PIN AJ21 [get_ports {ssram_bdq[8]}]
# GND
set_property PACKAGE_PIN AK20 [get_ports {ssram_a[13]}]
set_property PACKAGE_PIN AK21 [get_ports {ssram_a[15]}]
set_property PACKAGE_PIN AG20 [get_ports ssram_ng]
set_property PACKAGE_PIN AH20 [get_ports ssram_nwr]
# empty
# empty
set_property PACKAGE_PIN AF22 [get_ports ssram_clk]
# empty
##################################################


########################################################################
########################################################################

set_property IOSTANDARD DIFF_SSTL15 [get_ports sys_clk_p]
set_property IOSTANDARD DIFF_SSTL15 [get_ports sys_clk_n]
set_property PACKAGE_PIN AD12 [get_ports sys_clk_p]
set_property PACKAGE_PIN AD11 [get_ports sys_clk_n]

set_property PACKAGE_PIN K13 [get_ports reset]
set_property IOSTANDARD LVCMOS33 [get_ports reset]

#set_property PACKAGE_PIN J13 [get_ports LED]
#set_property IOSTANDARD LVCMOS33 [get_ports LED]

########################################################################
########################################################################

set_property BITSTREAM.CONFIG.BPI_SYNC_MODE Type2 [current_design]
set_property BITSTREAM.CONFIG.EXTMASTERCCLK_EN div-1 [current_design]
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property CONFIG_VOLTAGE 2.5 [current_design]
set_property CFGBVS VCCO [current_design]

create_clock -period 5.000 -name sys_clk_in -waveform {0.000 2.500} [get_ports sys_clk_p]

set_property SLEW FAST [get_ports {ssram_bar[1]}]
set_property SLEW FAST [get_ports {ssram_bar[0]}]
set_property SLEW FAST [get_ports {ssram_a[17]}]
set_property SLEW FAST [get_ports {ssram_a[16]}]
set_property SLEW FAST [get_ports {ssram_a[15]}]
set_property SLEW FAST [get_ports {ssram_a[14]}]
set_property SLEW FAST [get_ports {ssram_a[13]}]
set_property SLEW FAST [get_ports {ssram_a[12]}]
set_property SLEW FAST [get_ports {ssram_a[11]}]
set_property SLEW FAST [get_ports {ssram_a[10]}]
set_property SLEW FAST [get_ports {ssram_a[9]}]
set_property SLEW FAST [get_ports {ssram_a[8]}]
set_property SLEW FAST [get_ports {ssram_a[7]}]
set_property SLEW FAST [get_ports {ssram_a[6]}]
set_property SLEW FAST [get_ports {ssram_a[5]}]
set_property SLEW FAST [get_ports {ssram_a[4]}]
set_property SLEW FAST [get_ports {ssram_a[3]}]
set_property SLEW FAST [get_ports {ssram_a[2]}]
set_property SLEW FAST [get_ports {ssram_a[1]}]
set_property SLEW FAST [get_ports {ssram_a[0]}]


set_property KEEPER true [get_ports {ssram_adq[8]}]
set_property KEEPER true [get_ports {ssram_adq[7]}]
set_property KEEPER true [get_ports {ssram_adq[6]}]
set_property KEEPER true [get_ports {ssram_adq[5]}]
set_property KEEPER true [get_ports {ssram_adq[4]}]
set_property KEEPER true [get_ports {ssram_adq[3]}]
set_property KEEPER true [get_ports {ssram_adq[2]}]
set_property KEEPER true [get_ports {ssram_adq[1]}]
set_property KEEPER true [get_ports {ssram_adq[0]}]
set_property KEEPER true [get_ports {ssram_bdq[8]}]
set_property KEEPER true [get_ports {ssram_bdq[7]}]
set_property KEEPER true [get_ports {ssram_bdq[6]}]
set_property KEEPER true [get_ports {ssram_bdq[5]}]
set_property KEEPER true [get_ports {ssram_bdq[4]}]
set_property KEEPER true [get_ports {ssram_bdq[3]}]
set_property KEEPER true [get_ports {ssram_bdq[2]}]
set_property KEEPER true [get_ports {ssram_bdq[1]}]
set_property KEEPER true [get_ports {ssram_bdq[0]}]
set_property KEEPER true [get_ports {ssram_cdq[8]}]
set_property KEEPER true [get_ports {ssram_cdq[7]}]
set_property KEEPER true [get_ports {ssram_cdq[6]}]
set_property KEEPER true [get_ports {ssram_cdq[5]}]
set_property KEEPER true [get_ports {ssram_cdq[4]}]
set_property KEEPER true [get_ports {ssram_cdq[3]}]
set_property KEEPER true [get_ports {ssram_cdq[2]}]
set_property KEEPER true [get_ports {ssram_cdq[1]}]
set_property KEEPER true [get_ports {ssram_cdq[0]}]
set_property KEEPER true [get_ports {ssram_ddq[8]}]
set_property KEEPER true [get_ports {ssram_ddq[7]}]
set_property KEEPER true [get_ports {ssram_ddq[6]}]
set_property KEEPER true [get_ports {ssram_ddq[5]}]
set_property KEEPER true [get_ports {ssram_ddq[4]}]
set_property KEEPER true [get_ports {ssram_ddq[3]}]
set_property KEEPER true [get_ports {ssram_ddq[2]}]
set_property KEEPER true [get_ports {ssram_ddq[1]}]
set_property KEEPER true [get_ports {ssram_ddq[0]}]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets sys_clock]
