User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_capacity/WriteLatency/SRAM/512KB/512KB.cfg) is loaded

Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 512KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for write latency ...

=============
CONFIGURATION
=============
Bank Organization: 128 x 32
 - Row Activation   : 1 / 128
 - Column Activation: 32 / 32
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 8 Rows x 32 Columns
Mux Level:
 - Senseamp Mux      : 8
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 4
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 1.046mm x 610.375um = 638282.226um^2
 |--- Mat Area      = 8.170um x 19.074um = 155.831um^2   (46.435%)
 |--- Subarray Area = 4.085um x 8.565um = 34.986um^2   (51.706%)
 - Area Efficiency = 46.435%
Timing:
 -  Read Latency = 545.414ps
 |--- H-Tree Latency = 294.910ps
 |--- Mat Latency    = 250.503ps
    |--- Predecoder Latency = 87.417ps
    |--- Subarray Latency   = 163.086ps
       |--- Row Decoder Latency = 84.283ps
       |--- Bitline Latency     = 34.719ps
       |--- Senseamp Latency    = 3.988ps
       |--- Mux Latency         = 40.097ps
       |--- Precharge Latency   = 28.417ps
 - Write Latency = 397.959ps
 |--- H-Tree Latency = 147.455ps
 |--- Mat Latency    = 250.503ps
    |--- Predecoder Latency = 87.417ps
    |--- Subarray Latency   = 163.086ps
       |--- Row Decoder Latency = 84.283ps
       |--- Charge Latency      = 16.049ps
 - Read Bandwidth  = 149.225GB/s
 - Write Bandwidth = 98.107GB/s
Power:
 -  Read Dynamic Energy = 36.045pJ
 |--- H-Tree Dynamic Energy = 31.682pJ
 |--- Mat Dynamic Energy    = 0.136pJ per mat
    |--- Predecoder Dynamic Energy = 0.003pJ
    |--- Subarray Dynamic Energy   = 0.033pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.005pJ
       |--- Mux Decoder Dynamic Energy = 0.006pJ
       |--- Senseamp Dynamic Energy    = 0.001pJ
       |--- Mux Dynamic Energy         = 0.001pJ
       |--- Precharge Dynamic Energy   = 0.015pJ
 - Write Dynamic Energy = 33.397pJ
 |--- H-Tree Dynamic Energy = 31.682pJ
 |--- Mat Dynamic Energy    = 0.054pJ per mat
    |--- Predecoder Dynamic Energy = 0.003pJ
    |--- Subarray Dynamic Energy   = 0.013pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.005pJ
       |--- Mux Decoder Dynamic Energy = 0.006pJ
       |--- Mux Dynamic Energy         = 0.001pJ
 - Leakage Power = 74.722uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 18.243nW per mat

Finished!
