# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=amdgcn -run-pass=amdgpu-prelegalizer-combiner %s -o - | FileCheck %s

---
name:            combine_ashr
tracksRegLiveness: true
body:             |
  bb.0:
    liveins: $vgpr0, $vgpr1, $vgpr31

    liveins: $vgpr0, $vgpr1

    ; CHECK-LABEL: name: combine_ashr
    ; CHECK: liveins: $vgpr0, $vgpr1, $vgpr31, $vgpr0, $vgpr1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(i32) = COPY $vgpr0
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(i32) = COPY $vgpr1
    ; CHECK-NEXT: [[MV:%[0-9]+]]:_(p0) = G_MERGE_VALUES [[COPY]](i32), [[COPY1]](i32)
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(i32) = G_CONSTANT i32 0
    ; CHECK-NEXT: G_STORE [[C]](i32), [[MV]](p0) :: (store (i32))
    ; CHECK-NEXT: SI_RETURN
    %0:_(i32) = COPY $vgpr0
    %1:_(i32) = COPY $vgpr1
    %2:_(p0) = G_MERGE_VALUES %0(i32), %1(i32)
    %3:_(i32) = G_CONSTANT i32 10
    %4:_(i32) = G_INTRINSIC intrinsic(@llvm.amdgcn.workitem.id.x)
    %5:_(i32) = G_ASHR %4, %3(i32)
    G_STORE %5(i32), %2(p0) :: (store (i32))
    SI_RETURN

...
---
name:            combine_lshr
tracksRegLiveness: true
body:             |
  bb.0:
    liveins: $vgpr0, $vgpr1, $vgpr31

    liveins: $vgpr0, $vgpr1

    ; CHECK-LABEL: name: combine_lshr
    ; CHECK: liveins: $vgpr0, $vgpr1, $vgpr31, $vgpr0, $vgpr1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(i32) = COPY $vgpr0
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(i32) = COPY $vgpr1
    ; CHECK-NEXT: [[MV:%[0-9]+]]:_(p0) = G_MERGE_VALUES [[COPY]](i32), [[COPY1]](i32)
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(i32) = G_CONSTANT i32 0
    ; CHECK-NEXT: G_STORE [[C]](i32), [[MV]](p0) :: (store (i32))
    ; CHECK-NEXT: SI_RETURN
    %0:_(i32) = COPY $vgpr0
    %1:_(i32) = COPY $vgpr1
    %2:_(p0) = G_MERGE_VALUES %0(i32), %1(i32)
    %3:_(i32) = G_CONSTANT i32 10
    %4:_(i32) = G_INTRINSIC intrinsic(@llvm.amdgcn.workitem.id.x)
    %5:_(i32) = G_LSHR %4, %3(i32)
    G_STORE %5(i32), %2(p0) :: (store (i32))
    SI_RETURN

...
---
name:            combine_shl
tracksRegLiveness: true
body:             |
  bb.0:
    liveins: $vgpr0, $vgpr1, $vgpr31

    liveins: $vgpr0, $vgpr1

    ; CHECK-LABEL: name: combine_shl
    ; CHECK: liveins: $vgpr0, $vgpr1, $vgpr31, $vgpr0, $vgpr1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(i32) = COPY $vgpr0
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(i32) = COPY $vgpr1
    ; CHECK-NEXT: [[MV:%[0-9]+]]:_(p0) = G_MERGE_VALUES [[COPY]](i32), [[COPY1]](i32)
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(i32) = G_CONSTANT i32 0
    ; CHECK-NEXT: G_STORE [[C]](i32), [[MV]](p0) :: (store (i32))
    ; CHECK-NEXT: SI_RETURN
    %0:_(i32) = COPY $vgpr0
    %1:_(i32) = COPY $vgpr1
    %2:_(p0) = G_MERGE_VALUES %0(i32), %1(i32)
    %3:_(i32) = G_CONSTANT i32 16
    %4:_(i32) = G_CONSTANT i32 -65536
    %5:_(i32) = G_SHL %4, %3(i32)
    G_STORE %5(i32), %2(p0) :: (store (i32))
    SI_RETURN

...
---
name:            combine_ashr2
tracksRegLiveness: true
body:             |
  bb.0:
    liveins: $vgpr0, $vgpr1, $vgpr31

    liveins: $vgpr0, $vgpr1

    ; CHECK-LABEL: name: combine_ashr2
    ; CHECK: liveins: $vgpr0, $vgpr1, $vgpr31, $vgpr0, $vgpr1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(i32) = COPY $vgpr0
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(i32) = COPY $vgpr1
    ; CHECK-NEXT: [[MV:%[0-9]+]]:_(p0) = G_MERGE_VALUES [[COPY]](i32), [[COPY1]](i32)
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(i8) = G_CONSTANT i8 -1
    ; CHECK-NEXT: G_STORE [[C]](i8), [[MV]](p0) :: (store (i8))
    ; CHECK-NEXT: SI_RETURN
    %0:_(i32) = COPY $vgpr0
    %1:_(i32) = COPY $vgpr1
    %2:_(p0) = G_MERGE_VALUES %0(i32), %1(i32)
    %3:_(i32) = G_CONSTANT i32 1
    %4:_(i8) = G_CONSTANT i8 -2
    %5:_(i8) = G_ASHR %4, %3(i32)
    G_STORE %5(i8), %2(p0) :: (store (i8))
    SI_RETURN

...
---
name:            combine_vector_lshr
tracksRegLiveness: true
body:             |
  bb.0:
    liveins: $vgpr0, $vgpr1, $vgpr31

    liveins: $vgpr0, $vgpr1

    ; CHECK-LABEL: name: combine_vector_lshr
    ; CHECK: liveins: $vgpr0, $vgpr1, $vgpr31, $vgpr0, $vgpr1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(i32) = G_CONSTANT i32 0
    ; CHECK-NEXT: $vgpr0 = COPY [[C]](i32)
    ; CHECK-NEXT: $vgpr1 = COPY [[C]](i32)
    ; CHECK-NEXT: SI_RETURN implicit $vgpr0, implicit $vgpr1
    %0:_(<2 x i32>) = G_IMPLICIT_DEF
    %1:_(i32) = G_CONSTANT i32 511
    %2:_(i32) = G_CONSTANT i32 0
    %3:_(i32) = G_CONSTANT i32 1
    %4:_(i32) = G_CONSTANT i32 9
    %5:_(<2 x i32>) = G_BUILD_VECTOR %4(i32), %4(i32)
    %6:_(<2 x i32>) = G_INSERT_VECTOR_ELT %0, %1(i32), %2(i32)
    %7:_(<2 x i32>) = G_INSERT_VECTOR_ELT %6, %1(i32), %3(i32)
    %8:_(<2 x i32>) = G_LSHR %7, %5(<2 x i32>)
    %9:_(i32), %10:_(i32) = G_UNMERGE_VALUES %8(<2 x i32>)
    $vgpr0 = COPY %9(i32)
    $vgpr1 = COPY %10(i32)
    SI_RETURN implicit $vgpr0, implicit $vgpr1

...
---
name:            combine_vector_shl
tracksRegLiveness: true
body:             |
  bb.0:
    liveins: $vgpr0, $vgpr1, $vgpr31

    liveins: $vgpr0, $vgpr1

    ; CHECK-LABEL: name: combine_vector_shl
    ; CHECK: liveins: $vgpr0, $vgpr1, $vgpr31, $vgpr0, $vgpr1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(i32) = G_CONSTANT i32 0
    ; CHECK-NEXT: $vgpr0 = COPY [[C]](i32)
    ; CHECK-NEXT: $vgpr1 = COPY [[C]](i32)
    ; CHECK-NEXT: SI_RETURN implicit $vgpr0, implicit $vgpr1
    %0:_(<2 x i32>) = G_IMPLICIT_DEF
    %1:_(i32) = G_CONSTANT i32 -65536
    %2:_(i32) = G_CONSTANT i32 0
    %3:_(i32) = G_CONSTANT i32 1
    %4:_(i32) = G_CONSTANT i32 16
    %5:_(<2 x i32>) = G_BUILD_VECTOR %4(i32), %4(i32)
    %6:_(<2 x i32>) = G_INSERT_VECTOR_ELT %0, %1(i32), %2(i32)
    %7:_(<2 x i32>) = G_INSERT_VECTOR_ELT %6, %1(i32), %3(i32)
    %8:_(<2 x i32>) = G_SHL %7, %5(<2 x i32>)
    %9:_(i32), %10:_(i32) = G_UNMERGE_VALUES %8(<2 x i32>)
    $vgpr0 = COPY %9(i32)
    $vgpr1 = COPY %10(i32)
    SI_RETURN implicit $vgpr0, implicit $vgpr1

...
---
name:            combine_vector_ashr
tracksRegLiveness: true
body:             |
  bb.0:
    liveins: $vgpr0, $vgpr1, $vgpr31

    liveins: $vgpr0, $vgpr1

    ; CHECK-LABEL: name: combine_vector_ashr
    ; CHECK: liveins: $vgpr0, $vgpr1, $vgpr31, $vgpr0, $vgpr1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(i32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: $vgpr0 = COPY [[C]](i32)
    ; CHECK-NEXT: $vgpr1 = COPY [[C]](i32)
    ; CHECK-NEXT: SI_RETURN implicit $vgpr0, implicit $vgpr1
    %0:_(<2 x i32>) = G_IMPLICIT_DEF
    %1:_(i32) = G_CONSTANT i32 -1
    %2:_(i32) = G_CONSTANT i32 0
    %3:_(i32) = G_CONSTANT i32 1
    %4:_(i32) = G_CONSTANT i32 1
    %5:_(<2 x i32>) = G_BUILD_VECTOR %4(i32), %4(i32)
    %6:_(<2 x i32>) = G_INSERT_VECTOR_ELT %0, %1(i32), %2(i32)
    %7:_(<2 x i32>) = G_INSERT_VECTOR_ELT %6, %1(i32), %3(i32)
    %8:_(<2 x i32>) = G_ASHR %7, %5(<2 x i32>)
    %9:_(i32), %10:_(i32) = G_UNMERGE_VALUES %8(<2 x i32>)
    $vgpr0 = COPY %9(i32)
    $vgpr1 = COPY %10(i32)
    SI_RETURN implicit $vgpr0, implicit $vgpr1

...
