#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0096B9C8 .scope module, "exercicio01" "exercicio01" 2 10;
 .timescale 0 0;
v00357088_0 .var "addr", 0 0;
v003570E0_0 .var "clear", 0 0;
v00357138_0 .var "clk", 0 0;
v00357190_0 .var "in", 3 0;
RS_0032C244 .resolv tri, L_00357298, L_00357348, L_003573F8, L_003574A8;
v003571E8_0 .net8 "out", 3 0, RS_0032C244; 4 drivers
v00357240_0 .var "rw", 0 0;
S_003197C8 .scope module, "R" "RAM1x4" 2 15, 3 17, S_0096B9C8;
 .timescale 0 0;
v00356E78_0 .net "addr", 0 0, v00357088_0; 1 drivers
v00356ED0_0 .net "clear", 0 0, v003570E0_0; 1 drivers
v00356F28_0 .net "clk", 0 0, v00357138_0; 1 drivers
v00356F80_0 .net "in", 3 0, v00357190_0; 1 drivers
v00356FD8_0 .alias "out", 3 0, v003571E8_0;
v00357030_0 .net "rw", 0 0, v00357240_0; 1 drivers
L_00357298 .part/pv L_0031C070, 0, 1, 4;
L_003572F0 .part v00357190_0, 0, 1;
L_00357348 .part/pv L_0031C310, 1, 1, 4;
L_003573A0 .part v00357190_0, 1, 1;
L_003573F8 .part/pv L_0031C428, 2, 1, 4;
L_00357450 .part v00357190_0, 2, 1;
L_003574A8 .part/pv L_0031C4D0, 3, 1, 4;
L_00357500 .part v00357190_0, 3, 1;
S_00319B80 .scope module, "R1" "RAM1x1" 3 18, 3 10, S_003197C8;
 .timescale 0 0;
L_0031C150 .functor AND 1, v00357088_0, v00357240_0, v00357138_0, C4<1>;
L_0031C070 .functor AND 1, v00356A80_0, v00357088_0, C4<1>, C4<1>;
v00356B30_0 .alias "addr", 0 0, v00356E78_0;
v00356B88_0 .alias "clear", 0 0, v00356ED0_0;
v00356C10_0 .alias "clk", 0 0, v00356F28_0;
v00356C68_0 .net "in", 0 0, L_003572F0; 1 drivers
v00356CC0_0 .net "out", 0 0, L_0031C070; 1 drivers
v00356D18_0 .alias "rw", 0 0, v00357030_0;
v00356D70_0 .net "s0", 0 0, L_0031C150; 1 drivers
v00356DC8_0 .net "s1", 0 0, v00356A80_0; 1 drivers
v00356E20_0 .net "s2", 0 0, v00356AD8_0; 1 drivers
S_00319C08 .scope module, "JK" "jkff" 3 13, 4 8, S_00319B80;
 .timescale 0 0;
v00356920_0 .alias "clear", 0 0, v00356ED0_0;
v00356978_0 .alias "clk", 0 0, v00356D70_0;
v003569D0_0 .alias "j", 0 0, v00356C68_0;
v00356A28_0 .alias "k", 0 0, v00356C68_0;
v00356A80_0 .var "q", 0 0;
v00356AD8_0 .var "qnot", 0 0;
E_0031CF48 .event posedge, v00356978_0;
S_00319A70 .scope module, "R2" "RAM1x1" 3 19, 3 10, S_003197C8;
 .timescale 0 0;
L_0031C2A0 .functor AND 1, v00357088_0, v00357240_0, v00357138_0, C4<1>;
L_0031C310 .functor AND 1, v00356558_0, v00357088_0, C4<1>, C4<1>;
v00356608_0 .alias "addr", 0 0, v00356E78_0;
v00356660_0 .alias "clear", 0 0, v00356ED0_0;
v003566B8_0 .alias "clk", 0 0, v00356F28_0;
v00356710_0 .net "in", 0 0, L_003573A0; 1 drivers
v00356768_0 .net "out", 0 0, L_0031C310; 1 drivers
v003567C0_0 .alias "rw", 0 0, v00357030_0;
v00356818_0 .net "s0", 0 0, L_0031C2A0; 1 drivers
v00356870_0 .net "s1", 0 0, v00356558_0; 1 drivers
v003568C8_0 .net "s2", 0 0, v003565B0_0; 1 drivers
S_00319AF8 .scope module, "JK" "jkff" 3 13, 4 8, S_00319A70;
 .timescale 0 0;
v003563F8_0 .alias "clear", 0 0, v00356ED0_0;
v00356450_0 .alias "clk", 0 0, v00356818_0;
v003564A8_0 .alias "j", 0 0, v00356710_0;
v00356500_0 .alias "k", 0 0, v00356710_0;
v00356558_0 .var "q", 0 0;
v003565B0_0 .var "qnot", 0 0;
E_0031C868 .event posedge, v00356450_0;
S_00319960 .scope module, "R3" "RAM1x1" 3 20, 3 10, S_003197C8;
 .timescale 0 0;
L_0031C3B8 .functor AND 1, v00357088_0, v00357240_0, v00357138_0, C4<1>;
L_0031C428 .functor AND 1, v00356030_0, v00357088_0, C4<1>, C4<1>;
v003560E0_0 .alias "addr", 0 0, v00356E78_0;
v00356138_0 .alias "clear", 0 0, v00356ED0_0;
v00356190_0 .alias "clk", 0 0, v00356F28_0;
v003561E8_0 .net "in", 0 0, L_00357450; 1 drivers
v00356240_0 .net "out", 0 0, L_0031C428; 1 drivers
v00356298_0 .alias "rw", 0 0, v00357030_0;
v003562F0_0 .net "s0", 0 0, L_0031C3B8; 1 drivers
v00356348_0 .net "s1", 0 0, v00356030_0; 1 drivers
v003563A0_0 .net "s2", 0 0, v00356088_0; 1 drivers
S_003199E8 .scope module, "JK" "jkff" 3 13, 4 8, S_00319960;
 .timescale 0 0;
v00355ED0_0 .alias "clear", 0 0, v00356ED0_0;
v00355F28_0 .alias "clk", 0 0, v003562F0_0;
v00355F80_0 .alias "j", 0 0, v003561E8_0;
v00355FD8_0 .alias "k", 0 0, v003561E8_0;
v00356030_0 .var "q", 0 0;
v00356088_0 .var "qnot", 0 0;
E_0096C618 .event posedge, v00355F28_0;
S_00319850 .scope module, "R4" "RAM1x1" 3 21, 3 10, S_003197C8;
 .timescale 0 0;
L_0031C268 .functor AND 1, v00357088_0, v00357240_0, v00357138_0, C4<1>;
L_0031C4D0 .functor AND 1, v003285E0_0, v00357088_0, C4<1>, C4<1>;
v0096DC18_0 .alias "addr", 0 0, v00356E78_0;
v00355C10_0 .alias "clear", 0 0, v00356ED0_0;
v00355C68_0 .alias "clk", 0 0, v00356F28_0;
v00355CC0_0 .net "in", 0 0, L_00357500; 1 drivers
v00355D18_0 .net "out", 0 0, L_0031C4D0; 1 drivers
v00355D70_0 .alias "rw", 0 0, v00357030_0;
v00355DC8_0 .net "s0", 0 0, L_0031C268; 1 drivers
v00355E20_0 .net "s1", 0 0, v003285E0_0; 1 drivers
v00355E78_0 .net "s2", 0 0, v00328638_0; 1 drivers
S_003198D8 .scope module, "JK" "jkff" 3 13, 4 8, S_00319850;
 .timescale 0 0;
v00962BC8_0 .alias "clear", 0 0, v00356ED0_0;
v00962C20_0 .alias "clk", 0 0, v00355DC8_0;
v00962C78_0 .alias "j", 0 0, v00355CC0_0;
v00328588_0 .alias "k", 0 0, v00355CC0_0;
v003285E0_0 .var "q", 0 0;
v00328638_0 .var "qnot", 0 0;
E_0096C8D8 .event posedge, v00962C20_0;
    .scope S_00319C08;
T_0 ;
    %set/v v00356A80_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00319C08;
T_1 ;
    %set/v v00356AD8_0, 1, 1;
    %end;
    .thread T_1;
    .scope S_00319C08;
T_2 ;
    %delay 5, 0;
    %load/v 8, v00356920_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00356A80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00356AD8_0, 0, 1;
T_2.0 ;
    %end;
    .thread T_2;
    .scope S_00319C08;
T_3 ;
    %wait E_0031CF48;
    %load/v 8, v003569D0_0, 1;
    %load/v 9, v00356A28_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00356A80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00356AD8_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v003569D0_0, 1;
    %inv 8, 1;
    %load/v 9, v00356A28_0, 1;
    %and 8, 9, 1;
    %load/v 9, v00356920_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00356A80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00356AD8_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v003569D0_0, 1;
    %load/v 9, v00356A28_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v00356A80_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00356A80_0, 0, 8;
    %load/v 8, v00356AD8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00356AD8_0, 0, 8;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00319AF8;
T_4 ;
    %set/v v00356558_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_00319AF8;
T_5 ;
    %set/v v003565B0_0, 1, 1;
    %end;
    .thread T_5;
    .scope S_00319AF8;
T_6 ;
    %delay 5, 0;
    %load/v 8, v003563F8_0, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00356558_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v003565B0_0, 0, 1;
T_6.0 ;
    %end;
    .thread T_6;
    .scope S_00319AF8;
T_7 ;
    %wait E_0031C868;
    %load/v 8, v003564A8_0, 1;
    %load/v 9, v00356500_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00356558_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003565B0_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v003564A8_0, 1;
    %inv 8, 1;
    %load/v 9, v00356500_0, 1;
    %and 8, 9, 1;
    %load/v 9, v003563F8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00356558_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v003565B0_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v003564A8_0, 1;
    %load/v 9, v00356500_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %load/v 8, v00356558_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00356558_0, 0, 8;
    %load/v 8, v003565B0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003565B0_0, 0, 8;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_003199E8;
T_8 ;
    %set/v v00356030_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_003199E8;
T_9 ;
    %set/v v00356088_0, 1, 1;
    %end;
    .thread T_9;
    .scope S_003199E8;
T_10 ;
    %delay 5, 0;
    %load/v 8, v00355ED0_0, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00356030_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00356088_0, 0, 1;
T_10.0 ;
    %end;
    .thread T_10;
    .scope S_003199E8;
T_11 ;
    %wait E_0096C618;
    %load/v 8, v00355F80_0, 1;
    %load/v 9, v00355FD8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00356030_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00356088_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v00355F80_0, 1;
    %inv 8, 1;
    %load/v 9, v00355FD8_0, 1;
    %and 8, 9, 1;
    %load/v 9, v00355ED0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_11.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00356030_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00356088_0, 0, 1;
    %jmp T_11.3;
T_11.2 ;
    %load/v 8, v00355F80_0, 1;
    %load/v 9, v00355FD8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.4, 8;
    %load/v 8, v00356030_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00356030_0, 0, 8;
    %load/v 8, v00356088_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00356088_0, 0, 8;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_003198D8;
T_12 ;
    %set/v v003285E0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_003198D8;
T_13 ;
    %set/v v00328638_0, 1, 1;
    %end;
    .thread T_13;
    .scope S_003198D8;
T_14 ;
    %delay 5, 0;
    %load/v 8, v00962BC8_0, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003285E0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00328638_0, 0, 1;
T_14.0 ;
    %end;
    .thread T_14;
    .scope S_003198D8;
T_15 ;
    %wait E_0096C8D8;
    %load/v 8, v00962C78_0, 1;
    %load/v 9, v00328588_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003285E0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00328638_0, 0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v00962C78_0, 1;
    %inv 8, 1;
    %load/v 9, v00328588_0, 1;
    %and 8, 9, 1;
    %load/v 9, v00962BC8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_15.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003285E0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00328638_0, 0, 1;
    %jmp T_15.3;
T_15.2 ;
    %load/v 8, v00962C78_0, 1;
    %load/v 9, v00328588_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.4, 8;
    %load/v 8, v003285E0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003285E0_0, 0, 8;
    %load/v 8, v00328638_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00328638_0, 0, 8;
T_15.4 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0096B9C8;
T_16 ;
    %vpi_call 2 19 "$display", " in     clock  addr  rw  out";
    %movi 8, 10, 4;
    %set/v v00357190_0, 8, 4;
    %set/v v00357138_0, 0, 1;
    %set/v v00357240_0, 0, 1;
    %set/v v00357088_0, 0, 1;
    %set/v v003570E0_0, 0, 1;
    %vpi_call 2 21 "$monitor", "%b    %b      %b      %b    %b", v00357190_0, v00357138_0, v00357088_0, v00357240_0, v003571E8_0;
    %delay 1, 0;
    %movi 8, 10, 4;
    %set/v v00357190_0, 8, 4;
    %set/v v00357138_0, 1, 1;
    %set/v v00357240_0, 1, 1;
    %set/v v00357088_0, 1, 1;
    %delay 1, 0;
    %set/v v00357190_0, 0, 4;
    %set/v v00357138_0, 0, 1;
    %set/v v00357240_0, 0, 1;
    %set/v v00357088_0, 1, 1;
    %delay 1, 0;
    %set/v v00357190_0, 0, 4;
    %set/v v00357138_0, 0, 1;
    %set/v v00357240_0, 0, 1;
    %set/v v00357088_0, 0, 1;
    %delay 1, 0;
    %set/v v00357190_0, 0, 4;
    %set/v v00357138_0, 0, 1;
    %set/v v00357240_0, 0, 1;
    %set/v v00357088_0, 1, 1;
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Exercicio01.v";
    "./ram1x4.v";
    "./jkff.v";
