{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556137831213 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556137831216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 23:30:30 2019 " "Processing started: Wed Apr 24 23:30:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556137831216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556137831216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556137831218 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1556137832045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_mux0.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832809 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556137832809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_clshift0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_clshift0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift0-SYN " "Found design unit 1: lpm_clshift0-SYN" {  } { { "lpm_clshift0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_clshift0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832813 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift0 " "Found entity 1: lpm_clshift0" {  } { { "lpm_clshift0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_clshift0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556137832813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_add_sub0.vhd 44 22 " "Found 44 design units, including 22 entities, in source file altfp_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_add_sub0_altbarrel_shift_q3e-RTL " "Found design unit 1: altfp_add_sub0_altbarrel_shift_q3e-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_add_sub0_altbarrel_shift_07g-RTL " "Found design unit 2: altfp_add_sub0_altbarrel_shift_07g-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 317 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altfp_add_sub0_altpriority_encoder_3e8-RTL " "Found design unit 3: altfp_add_sub0_altpriority_encoder_3e8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 614 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 altfp_add_sub0_altpriority_encoder_6e8-RTL " "Found design unit 4: altfp_add_sub0_altpriority_encoder_6e8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 636 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 altfp_add_sub0_altpriority_encoder_be8-RTL " "Found design unit 5: altfp_add_sub0_altpriority_encoder_be8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 690 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 altfp_add_sub0_altpriority_encoder_3v7-RTL " "Found design unit 6: altfp_add_sub0_altpriority_encoder_3v7-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 761 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 altfp_add_sub0_altpriority_encoder_6v7-RTL " "Found design unit 7: altfp_add_sub0_altpriority_encoder_6v7-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 altfp_add_sub0_altpriority_encoder_bv7-RTL " "Found design unit 8: altfp_add_sub0_altpriority_encoder_bv7-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 838 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 altfp_add_sub0_altpriority_encoder_uv8-RTL " "Found design unit 9: altfp_add_sub0_altpriority_encoder_uv8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 901 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 altfp_add_sub0_altpriority_encoder_ue9-RTL " "Found design unit 10: altfp_add_sub0_altpriority_encoder_ue9-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 969 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 altfp_add_sub0_altpriority_encoder_ou8-RTL " "Found design unit 11: altfp_add_sub0_altpriority_encoder_ou8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1031 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 altfp_add_sub0_altpriority_encoder_nh8-RTL " "Found design unit 12: altfp_add_sub0_altpriority_encoder_nh8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 altfp_add_sub0_altpriority_encoder_qh8-RTL " "Found design unit 13: altfp_add_sub0_altpriority_encoder_qh8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1156 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 altfp_add_sub0_altpriority_encoder_vh8-RTL " "Found design unit 14: altfp_add_sub0_altpriority_encoder_vh8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1210 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 altfp_add_sub0_altpriority_encoder_ii9-RTL " "Found design unit 15: altfp_add_sub0_altpriority_encoder_ii9-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 altfp_add_sub0_altpriority_encoder_n28-RTL " "Found design unit 16: altfp_add_sub0_altpriority_encoder_n28-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1345 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 altfp_add_sub0_altpriority_encoder_q28-RTL " "Found design unit 17: altfp_add_sub0_altpriority_encoder_q28-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1369 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 altfp_add_sub0_altpriority_encoder_v28-RTL " "Found design unit 18: altfp_add_sub0_altpriority_encoder_v28-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1426 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 altfp_add_sub0_altpriority_encoder_i39-RTL " "Found design unit 19: altfp_add_sub0_altpriority_encoder_i39-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1489 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 altfp_add_sub0_altpriority_encoder_cna-RTL " "Found design unit 20: altfp_add_sub0_altpriority_encoder_cna-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1555 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 altfp_add_sub0_altfp_add_sub_u1k-RTL " "Found design unit 21: altfp_add_sub0_altfp_add_sub_u1k-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1643 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 altfp_add_sub0-RTL " "Found design unit 22: altfp_add_sub0-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 5859 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_add_sub0_altbarrel_shift_q3e " "Found entity 1: altfp_add_sub0_altbarrel_shift_q3e" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_add_sub0_altbarrel_shift_07g " "Found entity 2: altfp_add_sub0_altbarrel_shift_07g" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_ENTITY_NAME" "3 altfp_add_sub0_altpriority_encoder_3e8 " "Found entity 3: altfp_add_sub0_altpriority_encoder_3e8" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_ENTITY_NAME" "4 altfp_add_sub0_altpriority_encoder_6e8 " "Found entity 4: altfp_add_sub0_altpriority_encoder_6e8" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_ENTITY_NAME" "5 altfp_add_sub0_altpriority_encoder_be8 " "Found entity 5: altfp_add_sub0_altpriority_encoder_be8" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_ENTITY_NAME" "6 altfp_add_sub0_altpriority_encoder_3v7 " "Found entity 6: altfp_add_sub0_altpriority_encoder_3v7" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_ENTITY_NAME" "7 altfp_add_sub0_altpriority_encoder_6v7 " "Found entity 7: altfp_add_sub0_altpriority_encoder_6v7" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_ENTITY_NAME" "8 altfp_add_sub0_altpriority_encoder_bv7 " "Found entity 8: altfp_add_sub0_altpriority_encoder_bv7" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_ENTITY_NAME" "9 altfp_add_sub0_altpriority_encoder_uv8 " "Found entity 9: altfp_add_sub0_altpriority_encoder_uv8" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 893 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_ENTITY_NAME" "10 altfp_add_sub0_altpriority_encoder_ue9 " "Found entity 10: altfp_add_sub0_altpriority_encoder_ue9" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 960 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_ENTITY_NAME" "11 altfp_add_sub0_altpriority_encoder_ou8 " "Found entity 11: altfp_add_sub0_altpriority_encoder_ou8" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1020 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_ENTITY_NAME" "12 altfp_add_sub0_altpriority_encoder_nh8 " "Found entity 12: altfp_add_sub0_altpriority_encoder_nh8" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_ENTITY_NAME" "13 altfp_add_sub0_altpriority_encoder_qh8 " "Found entity 13: altfp_add_sub0_altpriority_encoder_qh8" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_ENTITY_NAME" "14 altfp_add_sub0_altpriority_encoder_vh8 " "Found entity 14: altfp_add_sub0_altpriority_encoder_vh8" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_ENTITY_NAME" "15 altfp_add_sub0_altpriority_encoder_ii9 " "Found entity 15: altfp_add_sub0_altpriority_encoder_ii9" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_ENTITY_NAME" "16 altfp_add_sub0_altpriority_encoder_n28 " "Found entity 16: altfp_add_sub0_altpriority_encoder_n28" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_ENTITY_NAME" "17 altfp_add_sub0_altpriority_encoder_q28 " "Found entity 17: altfp_add_sub0_altpriority_encoder_q28" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_ENTITY_NAME" "18 altfp_add_sub0_altpriority_encoder_v28 " "Found entity 18: altfp_add_sub0_altpriority_encoder_v28" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_ENTITY_NAME" "19 altfp_add_sub0_altpriority_encoder_i39 " "Found entity 19: altfp_add_sub0_altpriority_encoder_i39" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_ENTITY_NAME" "20 altfp_add_sub0_altpriority_encoder_cna " "Found entity 20: altfp_add_sub0_altpriority_encoder_cna" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_ENTITY_NAME" "21 altfp_add_sub0_altfp_add_sub_u1k " "Found entity 21: altfp_add_sub0_altfp_add_sub_u1k" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 1632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""} { "Info" "ISGN_ENTITY_NAME" "22 altfp_add_sub0 " "Found entity 22: altfp_add_sub0" {  } { { "altfp_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/altfp_add_sub0.vhd" 5847 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556137832913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_add_sub0.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832919 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556137832919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_clshift1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_clshift1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift1-SYN " "Found design unit 1: lpm_clshift1-SYN" {  } { { "lpm_clshift1.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_clshift1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832920 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift1 " "Found entity 1: lpm_clshift1" {  } { { "lpm_clshift1.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_clshift1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556137832920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832922 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556137832922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ALU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137832925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556137832925 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1556137833118 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SELRES\[3..0\] " "Pin \"SELRES\[3..0\]\" is missing source" {  } { { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 240 1976 2152 256 "SELRES\[3..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1556137833136 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLK " "Pin \"CLK\" not connected" {  } { { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { -160 64 232 -144 "CLK" "" } { -168 232 336 -152 "CLK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1556137833137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift1 lpm_clshift1:inst8 " "Elaborating entity \"lpm_clshift1\" for hierarchy \"lpm_clshift1:inst8\"" {  } { { "ALU.bdf" "inst8" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 264 432 608 344 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift lpm_clshift1:inst8\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"lpm_clshift1:inst8\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift1.vhd" "LPM_CLSHIFT_component" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_clshift1.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_clshift1:inst8\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"lpm_clshift1:inst8\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift1.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_clshift1.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556137833201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_clshift1:inst8\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"lpm_clshift1:inst8\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 2 " "Parameter \"lpm_widthdist\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833201 ""}  } { { "lpm_clshift1.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_clshift1.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1556137833201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_ved.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_ved.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_ved " "Found entity 1: lpm_clshift_ved" {  } { { "db/lpm_clshift_ved.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/db/lpm_clshift_ved.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137833208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556137833208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_ved lpm_clshift1:inst8\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_ved:auto_generated " "Elaborating entity \"lpm_clshift_ved\" for hierarchy \"lpm_clshift1:inst8\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_ved:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "/home/derectus/altera/13.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 lpm_constant0:inst10 " "Elaborating entity \"lpm_constant0\" for hierarchy \"lpm_constant0:inst10\"" {  } { { "ALU.bdf" "inst10" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 280 144 256 328 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant0:inst10\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant0:inst10\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "LPM_CONSTANT_component" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_constant0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant0:inst10\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant0:inst10\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_constant0.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556137833234 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant0:inst10\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant0:inst10\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833234 ""}  } { { "lpm_constant0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_constant0.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1556137833234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift0 lpm_clshift0:inst4 " "Elaborating entity \"lpm_clshift0\" for hierarchy \"lpm_clshift0:inst4\"" {  } { { "ALU.bdf" "inst4" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 376 432 608 456 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift lpm_clshift0:inst4\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"lpm_clshift0:inst4\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_clshift0.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833239 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_clshift0:inst4\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"lpm_clshift0:inst4\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_clshift0.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556137833241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_clshift0:inst4\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"lpm_clshift0:inst4\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 2 " "Parameter \"lpm_widthdist\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833241 ""}  } { { "lpm_clshift0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_clshift0.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1556137833241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_ufc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_ufc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_ufc " "Found entity 1: lpm_clshift_ufc" {  } { { "db/lpm_clshift_ufc.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/db/lpm_clshift_ufc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137833249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556137833249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_ufc lpm_clshift0:inst4\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_ufc:auto_generated " "Elaborating entity \"lpm_clshift_ufc\" for hierarchy \"lpm_clshift0:inst4\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_ufc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "/home/derectus/altera/13.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 lpm_add_sub0:inst7 " "Elaborating entity \"lpm_add_sub0\" for hierarchy \"lpm_add_sub0:inst7\"" {  } { { "ALU.bdf" "inst7" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 64 432 592 208 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_add_sub0:inst7\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_add_sub0:inst7\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "LPM_ADD_SUB_component" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_add_sub0.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub0:inst7\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"lpm_add_sub0:inst7\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_add_sub0.vhd" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556137833323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub0:inst7\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"lpm_add_sub0:inst7\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833324 ""}  } { { "lpm_add_sub0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_add_sub0.vhd" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1556137833324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qdj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qdj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qdj " "Found entity 1: add_sub_qdj" {  } { { "db/add_sub_qdj.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/db/add_sub_qdj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137833405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556137833405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qdj lpm_add_sub0:inst7\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_qdj:auto_generated " "Elaborating entity \"add_sub_qdj\" for hierarchy \"lpm_add_sub0:inst7\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_qdj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/derectus/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 lpm_mux0:inst " "Elaborating entity \"lpm_mux0\" for hierarchy \"lpm_mux0:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 168 1752 1896 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX lpm_mux0:inst\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"lpm_mux0:inst\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux0.vhd" "LPM_MUX_component" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_mux0.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833492 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux0:inst\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"lpm_mux0:inst\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_mux0.vhd" 110 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556137833503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux0:inst\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"lpm_mux0:inst\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 7 " "Parameter \"LPM_SIZE\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833504 ""}  } { { "lpm_mux0.vhd" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/lpm_mux0.vhd" 110 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1556137833504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j6e " "Found entity 1: mux_j6e" {  } { { "db/mux_j6e.tdf" "" { Text "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/db/mux_j6e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556137833638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556137833638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j6e lpm_mux0:inst\|LPM_MUX:LPM_MUX_component\|mux_j6e:auto_generated " "Elaborating entity \"mux_j6e\" for hierarchy \"lpm_mux0:inst\|LPM_MUX:LPM_MUX_component\|mux_j6e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/derectus/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_AND LPM_AND:inst2 " "Elaborating entity \"LPM_AND\" for hierarchy \"LPM_AND:inst2\"" {  } { { "ALU.bdf" "inst2" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 160 1120 1240 216 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_AND:inst2 " "Elaborated megafunction instantiation \"LPM_AND:inst2\"" {  } { { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 160 1120 1240 216 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556137833701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_AND:inst2 " "Instantiated megafunction \"LPM_AND:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833702 ""}  } { { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 160 1120 1240 216 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1556137833702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_OR LPM_OR:inst3 " "Elaborating entity \"LPM_OR\" for hierarchy \"LPM_OR:inst3\"" {  } { { "ALU.bdf" "inst3" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 264 1120 1240 320 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_OR:inst3 " "Elaborated megafunction instantiation \"LPM_OR:inst3\"" {  } { { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 264 1120 1240 320 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556137833736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_OR:inst3 " "Instantiated megafunction \"LPM_OR:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833736 ""}  } { { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 264 1120 1240 320 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1556137833736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_XOR LPM_XOR:inst5 " "Elaborating entity \"LPM_XOR\" for hierarchy \"LPM_XOR:inst5\"" {  } { { "ALU.bdf" "inst5" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 344 1120 1240 400 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_XOR:inst5 " "Elaborated megafunction instantiation \"LPM_XOR:inst5\"" {  } { { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 344 1120 1240 400 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556137833768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_XOR:inst5 " "Instantiated megafunction \"LPM_XOR:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556137833769 ""}  } { { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 344 1120 1240 400 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1556137833769 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SELRES\[3\] GND " "Pin \"SELRES\[3\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 240 1976 2152 256 "SELRES\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556137835618 "|ALU|SELRES[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SELRES\[2\] GND " "Pin \"SELRES\[2\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 240 1976 2152 256 "SELRES\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556137835618 "|ALU|SELRES[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SELRES\[1\] GND " "Pin \"SELRES\[1\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 240 1976 2152 256 "SELRES\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556137835618 "|ALU|SELRES[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SELRES\[0\] GND " "Pin \"SELRES\[0\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 240 1976 2152 256 "SELRES\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556137835618 "|ALU|SELRES[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1556137835618 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1556137835873 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1556137836413 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556137836413 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUSEL\[3\] " "No output dependent on input pin \"ALUSEL\[3\]\"" {  } { { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { -128 64 232 -112 "ALUSEL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556137836605 "|ALU|ALUSEL[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUSEL\[2\] " "No output dependent on input pin \"ALUSEL\[2\]\"" {  } { { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { -128 64 232 -112 "ALUSEL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556137836605 "|ALU|ALUSEL[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUSEL\[1\] " "No output dependent on input pin \"ALUSEL\[1\]\"" {  } { { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { -128 64 232 -112 "ALUSEL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556137836605 "|ALU|ALUSEL[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUSEL\[0\] " "No output dependent on input pin \"ALUSEL\[0\]\"" {  } { { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { -128 64 232 -112 "ALUSEL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556137836605 "|ALU|ALUSEL[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { -160 64 232 -144 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556137836605 "|ALU|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1556137836605 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1556137836606 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1556137836606 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1556137836606 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1556137836606 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "962 " "Peak virtual memory: 962 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556137836669 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 23:30:36 2019 " "Processing ended: Wed Apr 24 23:30:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556137836669 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556137836669 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556137836669 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556137836669 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556137871724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556137871726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 23:31:10 2019 " "Processing started: Wed Apr 24 23:31:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556137871726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1556137871726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1556137871726 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1556137871777 ""}
{ "Info" "0" "" "Project  = ALU" {  } {  } 0 0 "Project  = ALU" 0 0 "Fitter" 0 0 1556137871779 ""}
{ "Info" "0" "" "Revision = ALU" {  } {  } 0 0 "Revision = ALU" 0 0 "Fitter" 0 0 1556137871779 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1556137872286 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ALU EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"ALU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1556137872295 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556137872381 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556137872382 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556137872382 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1556137872540 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1556137872566 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1556137872899 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1556137872899 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1556137872899 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1556137872899 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1556137872913 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1556137872913 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1556137872913 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1556137872913 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1556137872913 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1556137872913 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1556137872918 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "V " "Pin V not assigned to an exact location on the device" {  } { { "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" { V } } } { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 312 1984 2160 328 "V" "" } } } } { "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { V } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556137874401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SELRES\[3\] " "Pin SELRES\[3\] not assigned to an exact location on the device" {  } { { "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" { SELRES[3] } } } { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 240 1976 2152 256 "SELRES" "" } } } } { "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SELRES[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556137874401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SELRES\[2\] " "Pin SELRES\[2\] not assigned to an exact location on the device" {  } { { "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" { SELRES[2] } } } { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 240 1976 2152 256 "SELRES" "" } } } } { "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SELRES[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556137874401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SELRES\[1\] " "Pin SELRES\[1\] not assigned to an exact location on the device" {  } { { "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" { SELRES[1] } } } { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 240 1976 2152 256 "SELRES" "" } } } } { "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SELRES[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556137874401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SELRES\[0\] " "Pin SELRES\[0\] not assigned to an exact location on the device" {  } { { "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" { SELRES[0] } } } { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { 240 1976 2152 256 "SELRES" "" } } } } { "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SELRES[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556137874401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUSEL\[3\] " "Pin ALUSEL\[3\] not assigned to an exact location on the device" {  } { { "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" { ALUSEL[3] } } } { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { -128 64 232 -112 "ALUSEL" "" } } } } { "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALUSEL[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556137874401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUSEL\[2\] " "Pin ALUSEL\[2\] not assigned to an exact location on the device" {  } { { "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" { ALUSEL[2] } } } { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { -128 64 232 -112 "ALUSEL" "" } } } } { "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALUSEL[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556137874401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUSEL\[1\] " "Pin ALUSEL\[1\] not assigned to an exact location on the device" {  } { { "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" { ALUSEL[1] } } } { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { -128 64 232 -112 "ALUSEL" "" } } } } { "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALUSEL[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556137874401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUSEL\[0\] " "Pin ALUSEL\[0\] not assigned to an exact location on the device" {  } { { "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" { ALUSEL[0] } } } { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { -128 64 232 -112 "ALUSEL" "" } } } } { "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALUSEL[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556137874401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" { CLK } } } { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { -160 64 232 -144 "CLK" "" } } } } { "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556137874401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RX0\[3\] " "Pin RX0\[3\] not assigned to an exact location on the device" {  } { { "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" { RX0[3] } } } { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { -96 64 232 -80 "RX0" "" } } } } { "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RX0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556137874401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RX1\[3\] " "Pin RX1\[3\] not assigned to an exact location on the device" {  } { { "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" { RX1[3] } } } { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { -64 64 232 -48 "RX1" "" } } } } { "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RX1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556137874401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RX1\[2\] " "Pin RX1\[2\] not assigned to an exact location on the device" {  } { { "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" { RX1[2] } } } { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { -64 64 232 -48 "RX1" "" } } } } { "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RX1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556137874401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RX0\[2\] " "Pin RX0\[2\] not assigned to an exact location on the device" {  } { { "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" { RX0[2] } } } { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { -96 64 232 -80 "RX0" "" } } } } { "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RX0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556137874401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RX1\[1\] " "Pin RX1\[1\] not assigned to an exact location on the device" {  } { { "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" { RX1[1] } } } { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { -64 64 232 -48 "RX1" "" } } } } { "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RX1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556137874401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RX0\[1\] " "Pin RX0\[1\] not assigned to an exact location on the device" {  } { { "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" { RX0[1] } } } { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { -96 64 232 -80 "RX0" "" } } } } { "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RX0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556137874401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RX1\[0\] " "Pin RX1\[0\] not assigned to an exact location on the device" {  } { { "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" { RX1[0] } } } { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { -64 64 232 -48 "RX1" "" } } } } { "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RX1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556137874401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RX0\[0\] " "Pin RX0\[0\] not assigned to an exact location on the device" {  } { { "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/derectus/altera/13.1/quartus/linux64/pin_planner.ppl" { RX0[0] } } } { "ALU.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/ALU.bdf" { { -96 64 232 -80 "RX0" "" } } } } { "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/derectus/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RX0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556137874401 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1556137874401 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1556137874648 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1556137874649 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1556137874651 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1556137874652 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1556137874654 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1556137874654 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1556137874655 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1556137874661 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556137874662 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556137874662 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556137874664 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556137874665 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1556137874665 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1556137874665 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1556137874666 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1556137874666 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1556137874666 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1556137874666 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 2.5V 13 5 0 " "Number of I/O pins in group: 18 (unused VREF, 2.5V VCCIO, 13 input, 5 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1556137874670 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1556137874670 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1556137874670 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 29 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556137874672 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556137874672 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556137874672 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556137874672 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556137874672 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556137874672 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556137874672 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556137874672 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1556137874672 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1556137874672 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556137874701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1556137875519 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556137875811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1556137875859 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1556137876930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556137876931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1556137877317 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X9_Y9 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X9_Y9" {  } { { "loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X9_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X9_Y9"} 0 0 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1556137878195 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1556137878195 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556137878259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1556137878260 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1556137878260 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1556137878260 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.37 " "Total time spent on timing analysis during the Fitter is 0.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1556137878275 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556137878343 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556137878803 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556137878957 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556137880431 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556137880953 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/output_files/ALU.fit.smsg " "Generated suppressed messages file /home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/output_files/ALU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1556137882306 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1126 " "Peak virtual memory: 1126 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556137882677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 23:31:22 2019 " "Processing ended: Wed Apr 24 23:31:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556137882677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556137882677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556137882677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1556137882677 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1556137921334 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556137921337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 23:32:01 2019 " "Processing started: Wed Apr 24 23:32:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556137921337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1556137921337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1556137921338 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1556137922982 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1556137923022 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "823 " "Peak virtual memory: 823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556137923485 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 23:32:03 2019 " "Processing ended: Wed Apr 24 23:32:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556137923485 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556137923485 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556137923485 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1556137923485 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1556137959046 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1556137963107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556137963109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 23:32:42 2019 " "Processing started: Wed Apr 24 23:32:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556137963109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556137963109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ALU -c ALU " "Command: quartus_sta ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556137963112 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1556137963183 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1556137963828 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1556137963835 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1556137963950 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1556137963950 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1556137964257 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1556137964259 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1556137964260 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1556137964261 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1556137964263 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1556137964264 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1556137964267 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1556137964276 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1556137964278 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556137964281 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556137964287 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556137964288 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556137964289 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556137964291 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556137964292 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1556137964306 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1556137964355 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1556137965160 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1556137965202 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1556137965203 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1556137965203 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1556137965203 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556137965204 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556137965207 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556137965209 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556137965210 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556137965212 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556137965213 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1556137965220 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1556137965326 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1556137965327 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1556137965327 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1556137965327 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556137965330 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556137965332 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556137965333 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556137965336 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556137965337 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1556137965529 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1556137965529 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "867 " "Peak virtual memory: 867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556137965591 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 23:32:45 2019 " "Processing ended: Wed Apr 24 23:32:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556137965591 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556137965591 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556137965591 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556137965591 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556138002085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556138002090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 23:33:21 2019 " "Processing started: Wed Apr 24 23:33:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556138002090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556138002090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556138002091 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU.vo /home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/simulation/qsim// simulation " "Generated file ALU.vo in folder \"/home/derectus/Documents/deuceng/computer-architecture/Projects/ALU/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1556138003163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1054 " "Peak virtual memory: 1054 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556138003450 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 23:33:23 2019 " "Processing ended: Wed Apr 24 23:33:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556138003450 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556138003450 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556138003450 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556138003450 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Quartus II Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556138035848 ""}
