{"sha": "c7b7749d9f2c68ca4f9cda52b21ef690aef009bd", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YzdiNzc0OWQ5ZjJjNjhjYTRmOWNkYTUyYjIxZWY2OTBhZWYwMDliZA==", "commit": {"author": {"name": "Uros Bizjak", "email": "ubizjak@gmail.com", "date": "2018-05-10T14:50:59Z"}, "committer": {"name": "Uros Bizjak", "email": "uros@gcc.gnu.org", "date": "2018-05-10T14:50:59Z"}, "message": "re PR tree-optimization/85693 (Generation of SAD (Sum of Absolute Difference) instruction)\n\n\tPR target/85693\n\t* config/i386/sse.md (usadv64qi): New expander.\n\nFrom-SVN: r260117", "tree": {"sha": "e5bce445248ae5698961d4c5422a981f75c4609f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/e5bce445248ae5698961d4c5422a981f75c4609f"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/c7b7749d9f2c68ca4f9cda52b21ef690aef009bd", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c7b7749d9f2c68ca4f9cda52b21ef690aef009bd", "html_url": "https://github.com/Rust-GCC/gccrs/commit/c7b7749d9f2c68ca4f9cda52b21ef690aef009bd", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c7b7749d9f2c68ca4f9cda52b21ef690aef009bd/comments", "author": {"login": "ubizjak", "id": 55479990, "node_id": "MDQ6VXNlcjU1NDc5OTkw", "avatar_url": "https://avatars.githubusercontent.com/u/55479990?v=4", "gravatar_id": "", "url": "https://api.github.com/users/ubizjak", "html_url": "https://github.com/ubizjak", "followers_url": "https://api.github.com/users/ubizjak/followers", "following_url": "https://api.github.com/users/ubizjak/following{/other_user}", "gists_url": "https://api.github.com/users/ubizjak/gists{/gist_id}", "starred_url": "https://api.github.com/users/ubizjak/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/ubizjak/subscriptions", "organizations_url": "https://api.github.com/users/ubizjak/orgs", "repos_url": "https://api.github.com/users/ubizjak/repos", "events_url": "https://api.github.com/users/ubizjak/events{/privacy}", "received_events_url": "https://api.github.com/users/ubizjak/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "6c4578da00267f279333154dc0b0bba391fe878a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6c4578da00267f279333154dc0b0bba391fe878a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/6c4578da00267f279333154dc0b0bba391fe878a"}], "stats": {"total": 20, "additions": 20, "deletions": 0}, "files": [{"sha": "9b4684c0d225390f788fac2f850c415746dd2d4d", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c7b7749d9f2c68ca4f9cda52b21ef690aef009bd/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c7b7749d9f2c68ca4f9cda52b21ef690aef009bd/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=c7b7749d9f2c68ca4f9cda52b21ef690aef009bd", "patch": "@@ -1,3 +1,8 @@\n+2018-05-10  Uros Bizjak  <ubizjak@gmail.com>\n+\n+\tPR target/85693\n+\t* config/i386/sse.md (usadv64qi): New expander.\n+\n 2018-05-10  Segher Boessenkool  <segher@kernel.crashing.org>\n \n \t* config/rs6000/altivec.md (altivec_vmrghb, altivec_vmrghh,"}, {"sha": "0e625a4cc584c599fa17d348c4074ceb6ec6aa4f", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 15, "deletions": 0, "changes": 15, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c7b7749d9f2c68ca4f9cda52b21ef690aef009bd/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c7b7749d9f2c68ca4f9cda52b21ef690aef009bd/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=c7b7749d9f2c68ca4f9cda52b21ef690aef009bd", "patch": "@@ -10878,6 +10878,21 @@\n   DONE;\n })\n \n+(define_expand \"usadv64qi\"\n+  [(match_operand:V16SI 0 \"register_operand\")\n+   (match_operand:V64QI 1 \"register_operand\")\n+   (match_operand:V64QI 2 \"nonimmediate_operand\")\n+   (match_operand:V16SI 3 \"nonimmediate_operand\")]\n+  \"TARGET_AVX512BW\"\n+{\n+  rtx t1 = gen_reg_rtx (V8DImode);\n+  rtx t2 = gen_reg_rtx (V16SImode);\n+  emit_insn (gen_avx512f_psadbw (t1, operands[1], operands[2]));\n+  convert_move (t2, t1, 0);\n+  emit_insn (gen_addv16si3 (operands[0], t2, operands[3]));\n+  DONE;\n+})\n+\n (define_insn \"<mask_codefor>ashr<mode>3<mask_name>\"\n   [(set (match_operand:VI248_AVX512BW_1 0 \"register_operand\" \"=v,v\")\n \t(ashiftrt:VI248_AVX512BW_1"}]}