Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/pcores/" "/opt/xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc5vsx95tff1136-1
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2599: Unconnected output port 'adc1_adc3wire_clk' of component 'system_opb_katadccontroller_0_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2599: Unconnected output port 'adc1_adc3wire_data' of component 'system_opb_katadccontroller_0_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2599: Unconnected output port 'adc1_adc3wire_strobe' of component 'system_opb_katadccontroller_0_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2599: Unconnected output port 'adc1_adc_reset' of component 'system_opb_katadccontroller_0_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2599: Unconnected output port 'adc1_dcm_reset' of component 'system_opb_katadccontroller_0_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2599: Unconnected output port 'adc1_psclk' of component 'system_opb_katadccontroller_0_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2599: Unconnected output port 'adc1_psen' of component 'system_opb_katadccontroller_0_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2599: Unconnected output port 'adc1_psincdec' of component 'system_opb_katadccontroller_0_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2636: Unconnected output port 'sys_clk' of component 'system_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2636: Unconnected output port 'sys_clk90' of component 'system_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2636: Unconnected output port 'sys_clk180' of component 'system_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2636: Unconnected output port 'sys_clk270' of component 'system_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2636: Unconnected output port 'sys_clk_lock' of component 'system_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2636: Unconnected output port 'sys_clk2x' of component 'system_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2636: Unconnected output port 'sys_clk2x90' of component 'system_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2636: Unconnected output port 'sys_clk2x180' of component 'system_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2636: Unconnected output port 'sys_clk2x270' of component 'system_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2636: Unconnected output port 'aux0_clk' of component 'system_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2636: Unconnected output port 'aux0_clk90' of component 'system_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2636: Unconnected output port 'aux0_clk180' of component 'system_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2636: Unconnected output port 'aux0_clk270' of component 'system_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2636: Unconnected output port 'aux1_clk' of component 'system_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2636: Unconnected output port 'aux1_clk90' of component 'system_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2636: Unconnected output port 'aux1_clk180' of component 'system_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2636: Unconnected output port 'aux1_clk270' of component 'system_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2636: Unconnected output port 'aux0_clk2x' of component 'system_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2636: Unconnected output port 'aux0_clk2x90' of component 'system_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2636: Unconnected output port 'aux0_clk2x180' of component 'system_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2636: Unconnected output port 'aux0_clk2x270' of component 'system_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2683: Unconnected output port 'OPB_MRequest' of component 'system_opb0_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2683: Unconnected output port 'OPB_beXfer' of component 'system_opb0_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2683: Unconnected output port 'OPB_beAck' of component 'system_opb0_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2683: Unconnected output port 'OPB_busLock' of component 'system_opb0_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2683: Unconnected output port 'OPB_rdDBus' of component 'system_opb0_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2683: Unconnected output port 'OPB_wrDBus' of component 'system_opb0_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2683: Unconnected output port 'OPB_dwAck' of component 'system_opb0_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2683: Unconnected output port 'OPB_dwXfer' of component 'system_opb0_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2683: Unconnected output port 'OPB_fwAck' of component 'system_opb0_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2683: Unconnected output port 'OPB_fwXfer' of component 'system_opb0_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2683: Unconnected output port 'OPB_hwAck' of component 'system_opb0_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2683: Unconnected output port 'OPB_hwXfer' of component 'system_opb0_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2683: Unconnected output port 'OPB_pendReq' of component 'system_opb0_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2683: Unconnected output port 'OPB_toutSup' of component 'system_opb0_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2796: Unconnected output port 'soft_reset' of component 'system_sys_block_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2817: Unconnected output port 'mgt_clk_1' of component 'system_xaui_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2817: Unconnected output port 'mgt_rxdata_3' of component 'system_xaui_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2817: Unconnected output port 'mgt_rxcharisk_3' of component 'system_xaui_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2817: Unconnected output port 'mgt_code_comma_3' of component 'system_xaui_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2817: Unconnected output port 'mgt_rxlock_3' of component 'system_xaui_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2817: Unconnected output port 'mgt_syncok_3' of component 'system_xaui_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2817: Unconnected output port 'mgt_codevalid_3' of component 'system_xaui_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2817: Unconnected output port 'mgt_rxbufferr_3' of component 'system_xaui_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2817: Unconnected output port 'mgt_rxdata_2' of component 'system_xaui_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2817: Unconnected output port 'mgt_rxcharisk_2' of component 'system_xaui_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2817: Unconnected output port 'mgt_code_comma_2' of component 'system_xaui_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2817: Unconnected output port 'mgt_rxlock_2' of component 'system_xaui_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2817: Unconnected output port 'mgt_syncok_2' of component 'system_xaui_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2817: Unconnected output port 'mgt_codevalid_2' of component 'system_xaui_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2817: Unconnected output port 'mgt_rxbufferr_2' of component 'system_xaui_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2817: Unconnected output port 'mgt_rxdata_1' of component 'system_xaui_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2817: Unconnected output port 'mgt_rxcharisk_1' of component 'system_xaui_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2817: Unconnected output port 'mgt_code_comma_1' of component 'system_xaui_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2817: Unconnected output port 'mgt_rxlock_1' of component 'system_xaui_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2817: Unconnected output port 'mgt_syncok_1' of component 'system_xaui_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2817: Unconnected output port 'mgt_codevalid_1' of component 'system_xaui_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 2817: Unconnected output port 'mgt_rxbufferr_1' of component 'system_xaui_infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 3917: Unconnected output port 'ctrl_dcm_locked' of component 'system_c09f12_01_katadc0_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 4270: Unconnected output port 'slave_rd_dvld' of component 'system_qdr0_sniffer_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 4474: Unconnected output port 'OPB_MRequest' of component 'system_opb1_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 4474: Unconnected output port 'OPB_beXfer' of component 'system_opb1_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 4474: Unconnected output port 'OPB_beAck' of component 'system_opb1_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 4474: Unconnected output port 'OPB_busLock' of component 'system_opb1_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 4474: Unconnected output port 'OPB_rdDBus' of component 'system_opb1_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 4474: Unconnected output port 'OPB_wrDBus' of component 'system_opb1_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 4474: Unconnected output port 'OPB_dwAck' of component 'system_opb1_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 4474: Unconnected output port 'OPB_dwXfer' of component 'system_opb1_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 4474: Unconnected output port 'OPB_fwAck' of component 'system_opb1_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 4474: Unconnected output port 'OPB_fwXfer' of component 'system_opb1_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 4474: Unconnected output port 'OPB_hwAck' of component 'system_opb1_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 4474: Unconnected output port 'OPB_hwXfer' of component 'system_opb1_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 4474: Unconnected output port 'OPB_pendReq' of component 'system_opb1_wrapper'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd" line 4474: Unconnected output port 'OPB_toutSup' of component 'system_opb1_wrapper'.
Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <system>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/XPS_ROACH_base/hdl/system.vhd".
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_opb_katadccontroller_0_wrapper.ngc>.
Reading core <../implementation/system_infrastructure_inst_wrapper.ngc>.
Reading core <../implementation/system_reset_block_inst_wrapper.ngc>.
Reading core <../implementation/system_opb0_wrapper.ngc>.
Reading core <../implementation/system_epb_opb_bridge_inst_wrapper.ngc>.
Reading core <../implementation/system_epb_infrastructure_inst_wrapper.ngc>.
Reading core <../implementation/system_sys_block_inst_wrapper.ngc>.
Reading core <../implementation/system_xaui_infrastructure_inst_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_xsg_core_config_wrapper.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <../implementation/system_c09f12_01_a0_fd0_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_a0_fd1_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_a1_fd0_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_a1_fd1_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_adc_ctrl0_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_adc_ctrl1_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_adc_snap0_bram_ramblk_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_adc_snap0_bram_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_adc_snap0_ctrl_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_adc_snap0_status_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_adc_snap0_tr_en_cnt_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_adc_snap0_trig_offset_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_adc_snap0_val_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_adc_snap1_bram_ramblk_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_adc_snap1_bram_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_adc_snap1_ctrl_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_adc_snap1_status_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_adc_snap1_tr_en_cnt_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_adc_snap1_trig_offset_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_adc_snap1_val_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_adc_sum_sq0_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_adc_sum_sq1_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_board_id_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_clk_frequency_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_coarse_ctrl_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_coarse_delay0_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_coarse_delay1_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_control_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_delay_tr_status0_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_delay_tr_status1_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_eq0_ramblk_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_eq0_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_eq1_ramblk_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_eq1_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_fine_ctrl_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_fstatus0_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_fstatus1_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_gbe0_wrapper.ngc>.
Reading core <../implementation/system_xaui_phy_0_wrapper.ngc>.
INFO:coreutil - Full license for component <xaui_v7> allows you to use this component. This license does not give you access to source code implementing this component.

Reading core <../implementation/system_c09f12_01_gbe_ip0_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_gbe_port_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_gbe_tx_cnt0_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_gbe_tx_err_cnt0_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_katadc0_wrapper.ngc>.
Reading core <../implementation/system_iic_adc0_wrapper.ngc>.
Reading core <../implementation/system_iic_infrastructure_adc0_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_ld_time_lsw0_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_ld_time_lsw1_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_ld_time_msw0_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_ld_time_msw1_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_leds_roach_gpioa0_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_leds_roach_gpioa1_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_leds_roach_gpioa2_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_leds_roach_gpioa3_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_leds_roach_gpioa4_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_leds_roach_gpioa5_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_leds_roach_gpioa6_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_leds_roach_gpioa7_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_leds_roach_gpioa_oe_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_leds_roach_led0_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_leds_roach_led1_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_leds_roach_led2_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_leds_roach_led3_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_mcount_lsw_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_mcount_msw_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_pps_count_wrapper.ngc>.
Reading core <../implementation/system_qdr0_controller_wrapper.ngc>.
Reading core <../implementation/system_qdr0_sniffer_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_rcs_app_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_rcs_lib_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_rcs_user_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_snap_debug_addr_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_snap_debug_bram_ramblk_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_snap_debug_bram_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_snap_debug_ctrl_wrapper.ngc>.
Reading core <../implementation/system_c09f12_01_trig_level_wrapper.ngc>.
Reading core <../implementation/system_opb1_wrapper.ngc>.
Reading core <../implementation/system_opb2opb_bridge_opb1_wrapper.ngc>.
Loading core <system_opb_katadccontroller_0_wrapper> for timing and area information for instance <opb_katadccontroller_0>.
Loading core <system_infrastructure_inst_wrapper> for timing and area information for instance <infrastructure_inst>.
Loading core <system_reset_block_inst_wrapper> for timing and area information for instance <reset_block_inst>.
Loading core <system_opb0_wrapper> for timing and area information for instance <opb0>.
Loading core <system_epb_opb_bridge_inst_wrapper> for timing and area information for instance <epb_opb_bridge_inst>.
Loading core <system_epb_infrastructure_inst_wrapper> for timing and area information for instance <epb_infrastructure_inst>.
Loading core <system_sys_block_inst_wrapper> for timing and area information for instance <sys_block_inst>.
Loading core <system_xaui_infrastructure_inst_wrapper> for timing and area information for instance <xaui_infrastructure_inst>.
Loading core <system_c09f12_01_xsg_core_config_wrapper> for timing and area information for instance <c09f12_01_XSG_core_config>.
Loading core <system_c09f12_01_a0_fd0_wrapper> for timing and area information for instance <c09f12_01_a0_fd0>.
Loading core <system_c09f12_01_a0_fd1_wrapper> for timing and area information for instance <c09f12_01_a0_fd1>.
Loading core <system_c09f12_01_a1_fd0_wrapper> for timing and area information for instance <c09f12_01_a1_fd0>.
Loading core <system_c09f12_01_a1_fd1_wrapper> for timing and area information for instance <c09f12_01_a1_fd1>.
Loading core <system_c09f12_01_adc_ctrl0_wrapper> for timing and area information for instance <c09f12_01_adc_ctrl0>.
Loading core <system_c09f12_01_adc_ctrl1_wrapper> for timing and area information for instance <c09f12_01_adc_ctrl1>.
Loading core <system_c09f12_01_adc_snap0_bram_ramblk_wrapper> for timing and area information for instance <c09f12_01_adc_snap0_bram_ramblk>.
Loading core <system_c09f12_01_adc_snap0_bram_wrapper> for timing and area information for instance <c09f12_01_adc_snap0_bram>.
Loading core <system_c09f12_01_adc_snap0_ctrl_wrapper> for timing and area information for instance <c09f12_01_adc_snap0_ctrl>.
Loading core <system_c09f12_01_adc_snap0_status_wrapper> for timing and area information for instance <c09f12_01_adc_snap0_status>.
Loading core <system_c09f12_01_adc_snap0_tr_en_cnt_wrapper> for timing and area information for instance <c09f12_01_adc_snap0_tr_en_cnt>.
Loading core <system_c09f12_01_adc_snap0_trig_offset_wrapper> for timing and area information for instance <c09f12_01_adc_snap0_trig_offset>.
Loading core <system_c09f12_01_adc_snap0_val_wrapper> for timing and area information for instance <c09f12_01_adc_snap0_val>.
Loading core <system_c09f12_01_adc_snap1_bram_ramblk_wrapper> for timing and area information for instance <c09f12_01_adc_snap1_bram_ramblk>.
Loading core <system_c09f12_01_adc_snap1_bram_wrapper> for timing and area information for instance <c09f12_01_adc_snap1_bram>.
Loading core <system_c09f12_01_adc_snap1_ctrl_wrapper> for timing and area information for instance <c09f12_01_adc_snap1_ctrl>.
Loading core <system_c09f12_01_adc_snap1_status_wrapper> for timing and area information for instance <c09f12_01_adc_snap1_status>.
Loading core <system_c09f12_01_adc_snap1_tr_en_cnt_wrapper> for timing and area information for instance <c09f12_01_adc_snap1_tr_en_cnt>.
Loading core <system_c09f12_01_adc_snap1_trig_offset_wrapper> for timing and area information for instance <c09f12_01_adc_snap1_trig_offset>.
Loading core <system_c09f12_01_adc_snap1_val_wrapper> for timing and area information for instance <c09f12_01_adc_snap1_val>.
Loading core <system_c09f12_01_adc_sum_sq0_wrapper> for timing and area information for instance <c09f12_01_adc_sum_sq0>.
Loading core <system_c09f12_01_adc_sum_sq1_wrapper> for timing and area information for instance <c09f12_01_adc_sum_sq1>.
Loading core <system_c09f12_01_board_id_wrapper> for timing and area information for instance <c09f12_01_board_id>.
Loading core <system_c09f12_01_clk_frequency_wrapper> for timing and area information for instance <c09f12_01_clk_frequency>.
Loading core <system_c09f12_01_coarse_ctrl_wrapper> for timing and area information for instance <c09f12_01_coarse_ctrl>.
Loading core <system_c09f12_01_coarse_delay0_wrapper> for timing and area information for instance <c09f12_01_coarse_delay0>.
Loading core <system_c09f12_01_coarse_delay1_wrapper> for timing and area information for instance <c09f12_01_coarse_delay1>.
Loading core <system_c09f12_01_control_wrapper> for timing and area information for instance <c09f12_01_control>.
Loading core <system_c09f12_01_delay_tr_status0_wrapper> for timing and area information for instance <c09f12_01_delay_tr_status0>.
Loading core <system_c09f12_01_delay_tr_status1_wrapper> for timing and area information for instance <c09f12_01_delay_tr_status1>.
Loading core <system_c09f12_01_eq0_ramblk_wrapper> for timing and area information for instance <c09f12_01_eq0_ramblk>.
Loading core <system_c09f12_01_eq0_wrapper> for timing and area information for instance <c09f12_01_eq0>.
Loading core <system_c09f12_01_eq1_ramblk_wrapper> for timing and area information for instance <c09f12_01_eq1_ramblk>.
Loading core <system_c09f12_01_eq1_wrapper> for timing and area information for instance <c09f12_01_eq1>.
Loading core <system_c09f12_01_fine_ctrl_wrapper> for timing and area information for instance <c09f12_01_fine_ctrl>.
Loading core <system_c09f12_01_fstatus0_wrapper> for timing and area information for instance <c09f12_01_fstatus0>.
Loading core <system_c09f12_01_fstatus1_wrapper> for timing and area information for instance <c09f12_01_fstatus1>.
Loading core <system_c09f12_01_gbe0_wrapper> for timing and area information for instance <c09f12_01_gbe0>.
Loading core <system_xaui_phy_0_wrapper> for timing and area information for instance <xaui_phy_0>.
Loading core <system_c09f12_01_gbe_ip0_wrapper> for timing and area information for instance <c09f12_01_gbe_ip0>.
Loading core <system_c09f12_01_gbe_port_wrapper> for timing and area information for instance <c09f12_01_gbe_port>.
Loading core <system_c09f12_01_gbe_tx_cnt0_wrapper> for timing and area information for instance <c09f12_01_gbe_tx_cnt0>.
Loading core <system_c09f12_01_gbe_tx_err_cnt0_wrapper> for timing and area information for instance <c09f12_01_gbe_tx_err_cnt0>.
Loading core <system_c09f12_01_katadc0_wrapper> for timing and area information for instance <c09f12_01_katadc0>.
Loading core <system_iic_adc0_wrapper> for timing and area information for instance <iic_adc0>.
Loading core <system_iic_infrastructure_adc0_wrapper> for timing and area information for instance <iic_infrastructure_adc0>.
Loading core <system_c09f12_01_ld_time_lsw0_wrapper> for timing and area information for instance <c09f12_01_ld_time_lsw0>.
Loading core <system_c09f12_01_ld_time_lsw1_wrapper> for timing and area information for instance <c09f12_01_ld_time_lsw1>.
Loading core <system_c09f12_01_ld_time_msw0_wrapper> for timing and area information for instance <c09f12_01_ld_time_msw0>.
Loading core <system_c09f12_01_ld_time_msw1_wrapper> for timing and area information for instance <c09f12_01_ld_time_msw1>.
Loading core <system_c09f12_01_leds_roach_gpioa0_wrapper> for timing and area information for instance <c09f12_01_leds_roach_gpioa0>.
Loading core <system_c09f12_01_leds_roach_gpioa1_wrapper> for timing and area information for instance <c09f12_01_leds_roach_gpioa1>.
Loading core <system_c09f12_01_leds_roach_gpioa2_wrapper> for timing and area information for instance <c09f12_01_leds_roach_gpioa2>.
Loading core <system_c09f12_01_leds_roach_gpioa3_wrapper> for timing and area information for instance <c09f12_01_leds_roach_gpioa3>.
Loading core <system_c09f12_01_leds_roach_gpioa4_wrapper> for timing and area information for instance <c09f12_01_leds_roach_gpioa4>.
Loading core <system_c09f12_01_leds_roach_gpioa5_wrapper> for timing and area information for instance <c09f12_01_leds_roach_gpioa5>.
Loading core <system_c09f12_01_leds_roach_gpioa6_wrapper> for timing and area information for instance <c09f12_01_leds_roach_gpioa6>.
Loading core <system_c09f12_01_leds_roach_gpioa7_wrapper> for timing and area information for instance <c09f12_01_leds_roach_gpioa7>.
Loading core <system_c09f12_01_leds_roach_gpioa_oe_wrapper> for timing and area information for instance <c09f12_01_leds_roach_gpioa_oe>.
Loading core <system_c09f12_01_leds_roach_led0_wrapper> for timing and area information for instance <c09f12_01_leds_roach_led0>.
Loading core <system_c09f12_01_leds_roach_led1_wrapper> for timing and area information for instance <c09f12_01_leds_roach_led1>.
Loading core <system_c09f12_01_leds_roach_led2_wrapper> for timing and area information for instance <c09f12_01_leds_roach_led2>.
Loading core <system_c09f12_01_leds_roach_led3_wrapper> for timing and area information for instance <c09f12_01_leds_roach_led3>.
Loading core <system_c09f12_01_mcount_lsw_wrapper> for timing and area information for instance <c09f12_01_mcount_lsw>.
Loading core <system_c09f12_01_mcount_msw_wrapper> for timing and area information for instance <c09f12_01_mcount_msw>.
Loading core <system_c09f12_01_pps_count_wrapper> for timing and area information for instance <c09f12_01_pps_count>.
Loading core <system_qdr0_controller_wrapper> for timing and area information for instance <qdr0_controller>.
Loading core <system_qdr0_sniffer_wrapper> for timing and area information for instance <qdr0_sniffer>.
Loading core <system_c09f12_01_rcs_app_wrapper> for timing and area information for instance <c09f12_01_rcs_app>.
Loading core <system_c09f12_01_rcs_lib_wrapper> for timing and area information for instance <c09f12_01_rcs_lib>.
Loading core <system_c09f12_01_rcs_user_wrapper> for timing and area information for instance <c09f12_01_rcs_user>.
Loading core <system_c09f12_01_snap_debug_addr_wrapper> for timing and area information for instance <c09f12_01_snap_debug_addr>.
Loading core <system_c09f12_01_snap_debug_bram_ramblk_wrapper> for timing and area information for instance <c09f12_01_snap_debug_bram_ramblk>.
Loading core <system_c09f12_01_snap_debug_bram_wrapper> for timing and area information for instance <c09f12_01_snap_debug_bram>.
Loading core <system_c09f12_01_snap_debug_ctrl_wrapper> for timing and area information for instance <c09f12_01_snap_debug_ctrl>.
Loading core <system_c09f12_01_trig_level_wrapper> for timing and area information for instance <c09f12_01_trig_level>.
Loading core <system_opb1_wrapper> for timing and area information for instance <opb1>.
Loading core <system_opb2opb_bridge_opb1_wrapper> for timing and area information for instance <opb2opb_bridge_opb1>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 3 FFs/Latches : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/delay_calc_7a6c9a8503/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 3 FFs/Latches : <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/delay_calc_7a6c9a8503/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/delay_calc_7a6c9a8503/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/delay_calc_7a6c9a8503/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/delay17/op_mem_20_24_0_10> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/delay17/op_mem_20_24_0_10_1> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/in_del_4x0_pol1_96a59b4013/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/in_del_4x0_pol1_96a59b4013/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/delay4_dd35b94c7d/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/delay7_fd89a59433/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_tr0_ff3cd11b73/edge_detect1_c3242d79d3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/fdfs_063070395a/tvg_tr_1f329b553b/edge_detect1_18b6ef5d7d/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr_e556bbeffd/edge_detect1_bcf4b1adc5/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 15 FFs/Latches : <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp>
   <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp>
   <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp>
   <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/delay_calc_7a6c9a8503/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[19].fde_used.u2> <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/in_del_4x0_pol4_91e98dcf32/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/in_del_4x0_pol4_91e98dcf32/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_even_358a71e958/delay_we/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 5 FFs/Latches : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_odd_b977752d33/delay_we/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_we/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2>
   <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_even_358a71e958/delay_we/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_odd_b977752d33/delay_we/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_we/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_last_tap_ca52ec1650/pfb_add_tree_async_93c68ef3c8/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 9 FFs/Latches : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_last_tap_ca52ec1650/pfb_add_tree_async_93c68ef3c8/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_last_tap_ca52ec1650/pfb_add_tree_async_93c68ef3c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_last_tap_ca52ec1650/pfb_add_tree_async_93c68ef3c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2>
   <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_last_tap_c58d5bf7f0/pfb_add_tree_async_591571284b/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_last_tap_c58d5bf7f0/pfb_add_tree_async_591571284b/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_last_tap_c58d5bf7f0/pfb_add_tree_async_591571284b/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_last_tap_c58d5bf7f0/pfb_add_tree_async_591571284b/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/convert1/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[30].fde_used.u2>
   <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/convert1/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_local_time_fd1d59e087/edge_detect1_65bf822683/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/cd_local_time_9ff6e19688/edge_detect1_5ab3eb1478/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <c09f12_01_x0/edge_detect2_e15afde8cf/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/subsystem3_78a9a05795/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/subsystem_2a44c7d8dc/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/delay_calc_84f470e481/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 3 FFs/Latches : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/delay_calc_84f470e481/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/delay_calc_84f470e481/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/delay_calc_84f470e481/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/xaui_pack0_ebab7cc6d0/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/xaui_pack0_ebab7cc6d0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/edge_detect_773f207806/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[19].fde_used.u2> <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/xaui_pack0_ebab7cc6d0/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/xaui_pack0_ebab7cc6d0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/in_del_4x0_pol3_429154a324/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/in_del_4x0_pol3_429154a324/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/subsystem3_78a9a05795/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/subsystem_2a44c7d8dc/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in2_coeffs_6c55d0e788/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in2_coeffs_6c55d0e788/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in2_coeffs_6c55d0e788/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in2_coeffs_6c55d0e788/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in2_coeffs_6c55d0e788/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in2_coeffs_6c55d0e788/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/in_del_4x0_pol1_5a2cb5cdbc/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/in_del_4x0_pol1_5a2cb5cdbc/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/timing_75b27e8515/sync_gen_4666f37e63/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/timing_75b27e8515/sync_gen_4666f37e63/edge_detect2_3eb30ed69c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <c09f12_01_x0/timing_75b27e8515/delay/op_mem_20_24_0> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/delay_calc_84f470e481/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/edge_detect3_7fdf419596/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/delay15/op_mem_20_24_0> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in1_coeffs_c8afea88ae/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in1_coeffs_c8afea88ae/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in1_coeffs_c8afea88ae/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in1_coeffs_c8afea88ae/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in1_coeffs_c8afea88ae/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in1_coeffs_c8afea88ae/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/in_del_4x0_pol3_22e0a05376/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/in_del_4x0_pol3_22e0a05376/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/subsystem3_78a9a05795/register10/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/subsystem_2a44c7d8dc/register10/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_tr1_b3b52905a2/edge_detect1_3d8541c405/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr1_34e6da8a4b/edge_detect1_164cbc49ba/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/edge_detect_773f207806/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/subsystem3_78a9a05795/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/subsystem_2a44c7d8dc/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in4_coeffs_8ce587ee14/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in4_coeffs_8ce587ee14/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in4_coeffs_8ce587ee14/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in4_coeffs_8ce587ee14/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in4_coeffs_8ce587ee14/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in4_coeffs_8ce587ee14/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/edge_detect1_83b7cdb414/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/xaui_pack0_ebab7cc6d0/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/xaui_pack0_ebab7cc6d0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in2_coeffs_7f5932e35b/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in2_coeffs_7f5932e35b/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in2_coeffs_7f5932e35b/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in2_coeffs_7f5932e35b/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in2_coeffs_7f5932e35b/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in2_coeffs_7f5932e35b/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/in_del_4x0_pol2_dcb130ad53/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/in_del_4x0_pol2_dcb130ad53/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/subsystem3_78a9a05795/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/subsystem_2a44c7d8dc/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 3 FFs/Latches : <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in4_coeffs_21b114648a/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in4_coeffs_21b114648a/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in4_coeffs_21b114648a/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in4_coeffs_21b114648a/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in4_coeffs_21b114648a/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in4_coeffs_21b114648a/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/xaui_pack0_ebab7cc6d0/delay4_4321f85336/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/xaui_pack0_ebab7cc6d0/delay2_0f506f8e22/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in3_coeffs_37d644e242/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in3_coeffs_37d644e242/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in3_coeffs_37d644e242/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in3_coeffs_37d644e242/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in3_coeffs_37d644e242/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in3_coeffs_37d644e242/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in1_coeffs_0ba1f52945/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in1_coeffs_0ba1f52945/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in1_coeffs_0ba1f52945/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in1_coeffs_0ba1f52945/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in1_coeffs_0ba1f52945/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in1_coeffs_0ba1f52945/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/subsystem3_78a9a05795/register8/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/subsystem_2a44c7d8dc/register8/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/in_del_sync_4x0_62f3fa77eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/in_del_sync_4x0_e70915ff39/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in3_coeffs_587b3ffd23/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in3_coeffs_587b3ffd23/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in3_coeffs_587b3ffd23/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in3_coeffs_587b3ffd23/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in3_coeffs_587b3ffd23/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in3_coeffs_587b3ffd23/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/in_del_4x0_pol2_bd75100b65/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/in_del_4x0_pol2_bd75100b65/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/in_del_4x0_pol4_98451403ae/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/in_del_4x0_pol4_98451403ae/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 15 FFs/Latches : <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp>
   <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp>
   <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp>
   <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <blk00000609> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk0000060b> 
INFO:Xst:2260 - The FF/Latch <blk00000609> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk0000060b> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 3 FFs/Latches : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/delay_calc_7a6c9a8503/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 3 FFs/Latches : <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/delay_calc_7a6c9a8503/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/delay_calc_7a6c9a8503/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/delay_calc_7a6c9a8503/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/delay17/op_mem_20_24_0_10> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/delay17/op_mem_20_24_0_10_1> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/in_del_4x0_pol1_96a59b4013/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/in_del_4x0_pol1_96a59b4013/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/delay4_dd35b94c7d/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/delay7_fd89a59433/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_tr0_ff3cd11b73/edge_detect1_c3242d79d3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/fdfs_063070395a/tvg_tr_1f329b553b/edge_detect1_18b6ef5d7d/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr_e556bbeffd/edge_detect1_bcf4b1adc5/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 15 FFs/Latches : <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp>
   <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp>
   <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp>
   <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/delay_calc_7a6c9a8503/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[19].fde_used.u2> <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/in_del_4x0_pol4_91e98dcf32/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/in_del_4x0_pol4_91e98dcf32/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_even_358a71e958/delay_we/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 5 FFs/Latches : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_odd_b977752d33/delay_we/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_we/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2>
   <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_even_358a71e958/delay_we/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_odd_b977752d33/delay_we/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_we/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_last_tap_ca52ec1650/pfb_add_tree_async_93c68ef3c8/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 9 FFs/Latches : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_last_tap_ca52ec1650/pfb_add_tree_async_93c68ef3c8/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_last_tap_ca52ec1650/pfb_add_tree_async_93c68ef3c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_last_tap_ca52ec1650/pfb_add_tree_async_93c68ef3c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2>
   <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_last_tap_c58d5bf7f0/pfb_add_tree_async_591571284b/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_last_tap_c58d5bf7f0/pfb_add_tree_async_591571284b/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_last_tap_c58d5bf7f0/pfb_add_tree_async_591571284b/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_last_tap_c58d5bf7f0/pfb_add_tree_async_591571284b/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/convert1/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[30].fde_used.u2>
   <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/convert1/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_local_time_fd1d59e087/edge_detect1_65bf822683/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/cd_local_time_9ff6e19688/edge_detect1_5ab3eb1478/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <c09f12_01_x0/edge_detect2_e15afde8cf/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/subsystem3_78a9a05795/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/subsystem_2a44c7d8dc/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/delay_calc_84f470e481/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 3 FFs/Latches : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/delay_calc_84f470e481/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/delay_calc_84f470e481/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/delay_calc_84f470e481/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/xaui_pack0_ebab7cc6d0/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/xaui_pack0_ebab7cc6d0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/edge_detect_773f207806/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[19].fde_used.u2> <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/xaui_pack0_ebab7cc6d0/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/xaui_pack0_ebab7cc6d0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/in_del_4x0_pol3_429154a324/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/in_del_4x0_pol3_429154a324/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/subsystem3_78a9a05795/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/subsystem_2a44c7d8dc/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in2_coeffs_6c55d0e788/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in2_coeffs_6c55d0e788/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in2_coeffs_6c55d0e788/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in2_coeffs_6c55d0e788/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in2_coeffs_6c55d0e788/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in2_coeffs_6c55d0e788/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/in_del_4x0_pol1_5a2cb5cdbc/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/in_del_4x0_pol1_5a2cb5cdbc/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/timing_75b27e8515/sync_gen_4666f37e63/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/timing_75b27e8515/sync_gen_4666f37e63/edge_detect2_3eb30ed69c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <c09f12_01_x0/timing_75b27e8515/delay/op_mem_20_24_0> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/delay_calc_84f470e481/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/edge_detect3_7fdf419596/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/delay15/op_mem_20_24_0> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in1_coeffs_c8afea88ae/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in1_coeffs_c8afea88ae/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in1_coeffs_c8afea88ae/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in1_coeffs_c8afea88ae/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in1_coeffs_c8afea88ae/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in1_coeffs_c8afea88ae/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/in_del_4x0_pol3_22e0a05376/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/in_del_4x0_pol3_22e0a05376/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/subsystem3_78a9a05795/register10/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/subsystem_2a44c7d8dc/register10/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_tr1_b3b52905a2/edge_detect1_3d8541c405/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr1_34e6da8a4b/edge_detect1_164cbc49ba/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/edge_detect_773f207806/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/subsystem3_78a9a05795/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/subsystem_2a44c7d8dc/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in4_coeffs_8ce587ee14/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in4_coeffs_8ce587ee14/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in4_coeffs_8ce587ee14/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in4_coeffs_8ce587ee14/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in4_coeffs_8ce587ee14/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in4_coeffs_8ce587ee14/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/edge_detect1_83b7cdb414/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/xaui_pack0_ebab7cc6d0/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/xaui_pack0_ebab7cc6d0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in2_coeffs_7f5932e35b/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in2_coeffs_7f5932e35b/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in2_coeffs_7f5932e35b/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in2_coeffs_7f5932e35b/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in2_coeffs_7f5932e35b/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in2_coeffs_7f5932e35b/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/in_del_4x0_pol2_dcb130ad53/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/in_del_4x0_pol2_dcb130ad53/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/subsystem3_78a9a05795/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/subsystem_2a44c7d8dc/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 3 FFs/Latches : <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in4_coeffs_21b114648a/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in4_coeffs_21b114648a/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in4_coeffs_21b114648a/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in4_coeffs_21b114648a/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in4_coeffs_21b114648a/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in4_coeffs_21b114648a/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/xaui_pack0_ebab7cc6d0/delay4_4321f85336/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/xaui_pack0_ebab7cc6d0/delay2_0f506f8e22/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in3_coeffs_37d644e242/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in3_coeffs_37d644e242/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in3_coeffs_37d644e242/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in3_coeffs_37d644e242/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in3_coeffs_37d644e242/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in3_coeffs_37d644e242/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in1_coeffs_0ba1f52945/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in1_coeffs_0ba1f52945/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in1_coeffs_0ba1f52945/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in1_coeffs_0ba1f52945/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in1_coeffs_0ba1f52945/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in1_coeffs_0ba1f52945/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/subsystem3_78a9a05795/register8/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/subsystem_2a44c7d8dc/register8/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/in_del_sync_4x0_62f3fa77eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/in_del_sync_4x0_e70915ff39/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in3_coeffs_587b3ffd23/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in3_coeffs_587b3ffd23/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in3_coeffs_587b3ffd23/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in3_coeffs_587b3ffd23/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in3_coeffs_587b3ffd23/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in3_coeffs_587b3ffd23/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/in_del_4x0_pol2_bd75100b65/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/in_del_4x0_pol2_bd75100b65/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/in_del_4x0_pol4_98451403ae/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/in_del_4x0_pol4_98451403ae/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp> in Unit <c09f12_01_XSG_core_config> is equivalent to the following 15 FFs/Latches : <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp>
   <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp>
   <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp>
   <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <blk00000609> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk0000060b> 
INFO:Xst:2260 - The FF/Latch <blk00000609> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk0000060b> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 287

Cell Usage :
# BELS                             : 31448
#      GND                         : 213
#      INV                         : 838
#      LUT1                        : 3211
#      LUT2                        : 3319
#      LUT3                        : 5258
#      LUT4                        : 2802
#      LUT5                        : 2167
#      LUT6                        : 3362
#      MUXCY                       : 5413
#      MUXCY_L                     : 24
#      MUXF7                       : 269
#      MUXF8                       : 24
#      VCC                         : 167
#      XORCY                       : 4381
# FlipFlops/Latches                : 38517
#      FD                          : 3516
#      FD_1                        : 17
#      FDC                         : 358
#      FDCE                        : 756
#      FDE                         : 27563
#      FDP                         : 80
#      FDPE                        : 42
#      FDR                         : 672
#      FDRE                        : 4672
#      FDRS                        : 116
#      FDRSE                       : 81
#      FDS                         : 320
#      FDSE                        : 251
#      IDDR_2CLK                   : 51
#      ODDR                        : 22
# RAMS                             : 303
#      RAM32M                      : 30
#      RAM32X1D                    : 7
#      RAM64M                      : 91
#      RAM64X1D                    : 1
#      RAMB18                      : 139
#      RAMB36_EXP                  : 35
# Shift Registers                  : 5635
#      SRL16                       : 2
#      SRL16E                      : 2143
#      SRLC16E                     : 3490
# Clock Buffers                    : 24
#      BUFG                        : 24
# IO Buffers                       : 246
#      IBUF                        : 87
#      IBUFDS                      : 38
#      IBUFG                       : 1
#      IBUFGDS                     : 3
#      IOBUF                       : 19
#      OBUF                        : 98
# DCM_ADVs                         : 7
#      DCM_ADV                     : 7
# GigabitIOs                       : 8
#      GTP_DUAL                    : 8
# DSPs                             : 208
#      DSP48E                      : 208
# Others                           : 24
#      BUFR                        : 1
#      CRC64                       : 2
#      IDELAYCTRL                  : 1
#      IODELAY                     : 18
#      PLL_ADV                     : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vsx95tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:           38411  out of  58880    65%  
 Number of Slice LUTs:                27092  out of  58880    46%  
    Number used as Logic:             20957  out of  58880    35%  
    Number used as Memory:             6135  out of  24320    25%  
       Number used as RAM:              500
       Number used as SRL:             5635

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  47638
   Number with an unused Flip Flop:    9227  out of  47638    19%  
   Number with an unused LUT:         20546  out of  47638    43%  
   Number of fully used LUT-FF pairs: 17865  out of  47638    37%  
   Number of unique control sets:       882

IO Utilization: 
 Number of IOs:                         287
 Number of bonded IOBs:                 183  out of    640    28%  
    IOB Flip Flops/Latches:             106

Specific Feature Utilization:
 Number of Block RAM/FIFO:              105  out of    244    43%  
    Number using Block RAM only:        105
 Number of BUFG/BUFGCTRLs:               24  out of     32    75%  
 Number of DCM_ADVs:                      7  out of     12    58%  
 Number of DSP48Es:                     208  out of    640    32%  
 Number of PLL_ADVs:                      2  out of      6    33%  
 Number of CRC64s:                        2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                               | Clock buffer(FF name)                                                                                                                                                                                                                                                                            | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
epb_clk_in                                                                                                                                                                 | infrastructure_inst/dcm_epb_inst:CLK0                                                                                                                                                                                                                                                            | 2939  |
adc0clk_p                                                                                                                                                                  | c09f12_01_katadc0/dcm_inst:CLK0                                                                                                                                                                                                                                                                  | 42414 |
xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_int_t                                                                                                            | BUFG                                                                                                                                                                                                                                                                                             | 4     |
xaui_infrastructure_inst/N0                                                                                                                                                | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_3/transceiver_1/gtp_dual_i)                                                                                                                                                                                              | 8     |
xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_int_t                                                                                                     | BUFG                                                                                                                                                                                                                                                                                             | 4     |
xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_int_b                                                                                                            | BUFG                                                                                                                                                                                                                                                                                             | 1889  |
xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_int_b                                                                                                     | BUFG                                                                                                                                                                                                                                                                                             | 4     |
c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_tap1_d877d09e17/single_port_ram/comp7.core_instance7/N1| NONE(c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_tap1_d877d09e17/single_port_ram/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 2     |
c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/rom1/comp25.core_instance25/N1       | NONE(c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/rom1/comp25.core_instance25/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)       | 1     |
c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/rom2/comp26.core_instance26/N1       | NONE(c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/rom2/comp26.core_instance26/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)       | 1     |
c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_tap1_36567b3995/single_port_ram/comp7.core_instance7/N1| NONE(c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_tap1_36567b3995/single_port_ram/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 2     |
c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/rom1/comp23.core_instance23/N1       | NONE(c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/rom1/comp23.core_instance23/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)       | 1     |
c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/rom2/comp24.core_instance24/N1       | NONE(c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/rom2/comp24.core_instance24/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)       | 1     |
c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/bram1/comp8.core_instance8/N1                 | NONE(c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/bram1/comp8.core_instance8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)                 | 4     |
c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/bram0/comp8.core_instance8/N1                 | NONE(c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/bram0/comp8.core_instance8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)                 | 4     |
c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/map1/comp27.core_instance27/N1                                       | NONE(c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/map1/comp27.core_instance27/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)                                       | 3     |
c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/sincos0_3fdc663e3b/rom1/comp22.core_instance22/N1                       | NONE(c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/sincos0_3fdc663e3b/rom1/comp22.core_instance22/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)                       | 1     |
c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/sincos0_3fdc663e3b/rom0/comp21.core_instance21/N1                       | NONE(c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/sincos0_3fdc663e3b/rom0/comp21.core_instance21/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)                       | 1     |
c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/sincos0_764418d801/rom1/comp22.core_instance22/N1                        | NONE(c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/sincos0_764418d801/rom1/comp22.core_instance22/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)                        | 1     |
c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/sincos0_764418d801/rom0/comp21.core_instance21/N1                        | NONE(c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/sincos0_764418d801/rom0/comp21.core_instance21/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)                        | 1     |
adc0clk_p                                                                                                                                                                  | c09f12_01_katadc0/dcm_inst:CLK90                                                                                                                                                                                                                                                                 | 3     |
adc0clk_p                                                                                                                                                                  | c09f12_01_katadc0/dcm_inst:CLK270                                                                                                                                                                                                                                                                | 62    |
adc0clk_p                                                                                                                                                                  | c09f12_01_katadc0/dcm_inst:CLK180                                                                                                                                                                                                                                                                | 50    |
dly_clk_p                                                                                                                                                                  | IBUFDS+BUFG                                                                                                                                                                                                                                                                                      | 117   |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                 | Buffer(FF name)                                                                                                                                                                                                                                                                                  | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
N0(XST_GND:G)                                                                                                                                                                                                                                                                                                                                                  | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i)                                                                                                                                                                                              | 612   |
xaui_infrastructure_inst/N0(xaui_infrastructure_inst/XST_GND:G)                                                                                                                                                                                                                                                                                                | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i)                                                                                                                                                                                              | 552   |
xaui_infrastructure_inst/mgt_syncok_3<0>(xaui_infrastructure_inst/XST_VCC:P)                                                                                                                                                                                                                                                                                   | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i)                                                                                                                                                                                              | 312   |
c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg<0>(c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_0:Q)                                                                                                                                | NONE(c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/mem/dout_i_0)                                                                                                                                                                                     | 134   |
c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg<0>(c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_0:Q)                                                                                                                                                  | NONE(c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_0)                                                                                                                                                                                              | 128   |
c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg<0>(c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_0:Q)                                                                                                                                                  | NONE(c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_0)                                                                                                                                                                                              | 96    |
c09f12_01_katadc0/c09f12_01_katadc0/adc_async_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg<0>(c09f12_01_katadc0/c09f12_01_katadc0/adc_async_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_0:Q)                                                                                                                                                                        | NONE(c09f12_01_katadc0/c09f12_01_katadc0/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0)                                                                                                                                                                                                  | 70    |
c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg<0>(c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_0:Q)                                                                                                                                                            | NONE(c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_0)                                                                                                                                                                                                   | 64    |
xaui_phy_0/mgt_tx_reset<0>(xaui_phy_0/XST_GND:G)                                                                                                                                                                                                                                                                                                               | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i)                                                                                                                                                                                              | 60    |
c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg<1>(c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                                                                            | NONE(c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1)                                                                                                                                                                           | 44    |
c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg<1>(c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_1:Q)                                                                                                                                                            | NONE(c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0)                                                                                                                                                                                          | 40    |
c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg<0>(c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                                                                                            | NONE(c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0)                                                                                                                                                                                         | 40    |
iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg<1>(iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_1:Q)                                                                                                                                                                        | NONE(iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0)                                                                                                                                                                                                | 40    |
iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg<0>(iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                                                                                                        | NONE(iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0)                                                                                                                                                                                               | 40    |
infrastructure_inst/op_power_on_rst(infrastructure_inst/infrastructure_inst/op_power_on_rst1_INV_0:O)                                                                                                                                                                                                                                                          | NONE(reset_block_inst/reset_block_inst/op_reset_o)                                                                                                                                                                                                                                               | 33    |
c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fine_d92fd9f38e/buffer_f07faed274/buffer_x0/comp1.core_instance1/N1(c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fine_d92fd9f38e/buffer_f07faed274/buffer_x0/comp1.core_instance1/XST_GND:G)                                                                              | NONE(c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fine_d92fd9f38e/buffer_f07faed274/buffer_x0/comp1.core_instance1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                 | 32    |
c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/bram0/comp8.core_instance8/N1(c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/bram0/comp8.core_instance8/XST_GND:G)                                  | NONE(c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/bram0/comp8.core_instance8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)                 | 32    |
c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/bram1/comp8.core_instance8/N1(c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/bram1/comp8.core_instance8/XST_GND:G)                                  | NONE(c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/bram1/comp8.core_instance8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)                 | 32    |
iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg<1>(iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                                                                                        | NONE(iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i)                                                                                                                                                                                       | 32    |
c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>(c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                                                                            | NONE(c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0)                                                                                                                                                                             | 25    |
iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>(iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                                                                                        | NONE(iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0)                                                                                                                                                                                   | 25    |
c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/map1/comp27.core_instance27/N1(c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/map1/comp27.core_instance27/XST_GND:G)                                                                              | NONE(c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/map1/comp27.core_instance27/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)                                       | 24    |
c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg<1>(c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                                                | NONE(c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1)                                                                                                                                                             | 24    |
c09f12_01_gbe0/mgt_txdiffctrl<0>(c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/mgt_txdiffctrl_reg_0:Q)                                                                                                                                                                                                                                                         | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i)                                                                                                                                                                                              | 24    |
c09f12_01_gbe0/mgt_txdiffctrl<1>(c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/mgt_txdiffctrl_reg_1:Q)                                                                                                                                                                                                                                                         | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i)                                                                                                                                                                                              | 24    |
c09f12_01_gbe0/mgt_txdiffctrl<2>(c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/mgt_txdiffctrl_reg_2:Q)                                                                                                                                                                                                                                                         | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i)                                                                                                                                                                                              | 24    |
c09f12_01_katadc0/c09f12_01_katadc0/adc_async_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg<1>(c09f12_01_katadc0/c09f12_01_katadc0/adc_async_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_1:Q)                                                                                                                                                                        | NONE(c09f12_01_katadc0/c09f12_01_katadc0/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0)                                                                                                                                                                                                | 24    |
c09f12_01_katadc0/c09f12_01_katadc0/adc_async_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg<0>(c09f12_01_katadc0/c09f12_01_katadc0/adc_async_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                                                                                                        | NONE(c09f12_01_katadc0/c09f12_01_katadc0/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0)                                                                                                                                                                                               | 24    |
reset_block_inst/op_reset_o(reset_block_inst/reset_block_inst/op_reset_o:Q)                                                                                                                                                                                                                                                                                    | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i)                                                                                                                                                                                              | 24    |
c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg<1>(c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_1:Q)                                                                                                                                | NONE(c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0)                                                                                                                                                                            | 20    |
c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg<0>(c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                                                                | NONE(c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0)                                                                                                                                                                           | 20    |
c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg<1>(c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                                                                  | NONE(c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1)                                                                                                                                                                      | 20    |
c09f12_01_katadc0/c09f12_01_katadc0/adc_async_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg<1>(c09f12_01_katadc0/c09f12_01_katadc0/adc_async_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                                                                                        | NONE(c09f12_01_katadc0/c09f12_01_katadc0/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i)                                                                                                                                                                                       | 20    |
c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg<1>(c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                                                                  | NONE(c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2)                                                                                                                                                                      | 19    |
iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>(iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                                                                                                                                  | NONE(iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0)                                                                                                                                                                                                        | 17    |
c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_tap1_36567b3995/single_port_ram/comp7.core_instance7/N1(c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_tap1_36567b3995/single_port_ram/comp7.core_instance7/XST_GND:G)| NONE(c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_tap1_36567b3995/single_port_ram/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 16    |
c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_tap1_d877d09e17/single_port_ram/comp7.core_instance7/N1(c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_tap1_d877d09e17/single_port_ram/comp7.core_instance7/XST_GND:G)| NONE(c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_tap1_d877d09e17/single_port_ram/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 16    |
c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/dbiterr(c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/XST_GND:G)                                                                                                                                                                                       | NONE(c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                                                                                                        | 16    |
c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg<1>(c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_1:Q)                                                                                                                                                  | NONE(c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0)                                                                                                                                                                                     | 16    |
c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg<0>(c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                                                                                  | NONE(c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0)                                                                                                                                                                                    | 16    |
c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/rx_cpu_enabled.cpu_tx_buffer/BU2/dbiterr(c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/rx_cpu_enabled.cpu_tx_buffer/BU2/XST_GND:G)                                                                                                                                                                                       | NONE(c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/rx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                                                                                                        | 16    |
c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg<1>(c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_1:Q)                                                                                                                                                  | NONE(c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0)                                                                                                                                                                                     | 16    |
c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg<0>(c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                                                                                  | NONE(c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0)                                                                                                                                                                                    | 16    |
c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/dbiterr(c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/XST_GND:G)                                                                                                                                                                                                         | NONE(c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)                                                                                                 | 16    |
iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg<0>(iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_0:Q)                                                                                                                                                                                                                          | NONE(iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/mem/dout_i_0)                                                                                                                                                                                                                                  | 16    |
c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>(c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                                                | NONE(c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0)                                                                                                                                                               | 15    |
iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg<1>(iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                                                                                                                                  | NONE(iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i)                                                                                                                                                                                                            | 15    |
iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>(iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                                                                                                                                          | NONE(iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0)                                                                                                                                                                                                            | 15    |
c09f12_01_katadc0/c09f12_01_katadc0/adc_async_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>(c09f12_01_katadc0/c09f12_01_katadc0/adc_async_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                                                                                        | NONE(c09f12_01_katadc0/c09f12_01_katadc0/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i)                                                                                                                                                                                      | 14    |
c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>(c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                                                                  | NONE(c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0)                                                                                                                                                                        | 13    |
c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>(c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                                                                  | NONE(c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0)                                                                                                                                                                        | 13    |
iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg<1>(iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                                                                                                                                          | NONE(iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i)                                                                                                                                                                                                                | 13    |
c09f12_01_gbe0/mgt_rxeqmix<0>(c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/mgt_rxeqmix_reg_0:Q)                                                                                                                                                                                                                                                               | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i)                                                                                                                                                                                              | 12    |
c09f12_01_gbe0/mgt_rxeqmix<1>(c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/mgt_rxeqmix_reg_1:Q)                                                                                                                                                                                                                                                               | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i)                                                                                                                                                                                              | 12    |
c09f12_01_gbe0/mgt_rxeqpole<0>(c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/mgt_rxeqpole_reg_0:Q)                                                                                                                                                                                                                                                             | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i)                                                                                                                                                                                              | 12    |
c09f12_01_gbe0/mgt_rxeqpole<1>(c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/mgt_rxeqpole_reg_1:Q)                                                                                                                                                                                                                                                             | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i)                                                                                                                                                                                              | 12    |
c09f12_01_gbe0/mgt_rxeqpole<2>(c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/mgt_rxeqpole_reg_2:Q)                                                                                                                                                                                                                                                             | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i)                                                                                                                                                                                              | 12    |
c09f12_01_gbe0/mgt_rxeqpole<3>(c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/mgt_rxeqpole_reg_3:Q)                                                                                                                                                                                                                                                             | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i)                                                                                                                                                                                              | 12    |
c09f12_01_gbe0/mgt_txpreemphasis<0>(c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/mgt_txpreemphasis_reg_0:Q)                                                                                                                                                                                                                                                   | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i)                                                                                                                                                                                              | 12    |
c09f12_01_gbe0/mgt_txpreemphasis<1>(c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/mgt_txpreemphasis_reg_1:Q)                                                                                                                                                                                                                                                   | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i)                                                                                                                                                                                              | 12    |
c09f12_01_gbe0/mgt_txpreemphasis<2>(c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/mgt_txpreemphasis_reg_2:Q)                                                                                                                                                                                                                                                   | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i)                                                                                                                                                                                              | 12    |
mgt_ref_clk_bottom_p                                                                                                                                                                                                                                                                                                                                           | IBUFDS                                                                                                                                                                                                                                                                                           | 12    |
mgt_ref_clk_top_p                                                                                                                                                                                                                                                                                                                                              | IBUFDS                                                                                                                                                                                                                                                                                           | 12    |
xaui_phy_0/mgt_rx_reset<0>(xaui_phy_0/xaui_phy_0/mgt_rx_reset_stretch_not00021:O)                                                                                                                                                                                                                                                                              | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i)                                                                                                                                                                                              | 12    |
c09f12_01_adc_snap0_bram_ramblk/c09f12_01_adc_snap0_bram_ramblk/bram_inst/N1(c09f12_01_adc_snap0_bram_ramblk/c09f12_01_adc_snap0_bram_ramblk/bram_inst/XST_GND:G)                                                                                                                                                                                              | NONE(c09f12_01_adc_snap0_bram_ramblk/c09f12_01_adc_snap0_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                                                      | 8     |
c09f12_01_adc_snap1_bram_ramblk/c09f12_01_adc_snap1_bram_ramblk/bram_inst/N1(c09f12_01_adc_snap1_bram_ramblk/c09f12_01_adc_snap1_bram_ramblk/bram_inst/XST_GND:G)                                                                                                                                                                                              | NONE(c09f12_01_adc_snap1_bram_ramblk/c09f12_01_adc_snap1_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                                                      | 8     |
c09f12_01_eq0_ramblk/c09f12_01_eq0_ramblk/bram_inst/N1(c09f12_01_eq0_ramblk/c09f12_01_eq0_ramblk/bram_inst/XST_GND:G)                                                                                                                                                                                                                                          | NONE(c09f12_01_eq0_ramblk/c09f12_01_eq0_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                                                                            | 8     |
c09f12_01_eq1_ramblk/c09f12_01_eq1_ramblk/bram_inst/N1(c09f12_01_eq1_ramblk/c09f12_01_eq1_ramblk/bram_inst/XST_GND:G)                                                                                                                                                                                                                                          | NONE(c09f12_01_eq1_ramblk/c09f12_01_eq1_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                                                                            | 8     |
c09f12_01_gbe0/c09f12_01_gbe0/app_rst(c09f12_01_gbe0/c09f12_01_gbe0/app_rst:Q)                                                                                                                                                                                                                                                                                 | NONE(c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_asreg)                                                                                                                                                                                       | 8     |
c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/arp_cache_inst/BU2/dbiterr(c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/arp_cache_inst/BU2/XST_GND:G)                                                                                                                                                                                                                   | NONE(c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                                                                                                                        | 8     |
c09f12_01_snap_debug_bram_ramblk/c09f12_01_snap_debug_bram_ramblk/bram_inst/N1(c09f12_01_snap_debug_bram_ramblk/c09f12_01_snap_debug_bram_ramblk/bram_inst/XST_GND:G)                                                                                                                                                                                          | NONE(c09f12_01_snap_debug_bram_ramblk/c09f12_01_snap_debug_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                                                    | 8     |
opb2opb_bridge_opb1/opb2opb_bridge_opb1/sopb_select_not(opb2opb_bridge_opb1/opb2opb_bridge_opb1/sopb_select_not1_INV_0:O)                                                                                                                                                                                                                                      | NONE(opb2opb_bridge_opb1/opb2opb_bridge_opb1/ERRACK_FF_I)                                                                                                                                                                                                                                        | 5     |
iic_adc0/iic_adc0/opb_attch_inst/fifo_rst_reg(iic_adc0/iic_adc0/opb_attch_inst/fifo_rst_reg:Q)                                                                                                                                                                                                                                                                 | NONE(iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_asreg)                                                                                                                                                                                                                       | 4     |
c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_comb(c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                                                                    | NONE(c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                                                                                       | 3     |
c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/rstblk/rd_rst_comb(c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                                                  | NONE(c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                                                                              | 3     |
c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_comb(c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                                                                    | NONE(c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                                                                                       | 3     |
c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_comb(c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                                                                              | NONE(c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                                                                                            | 3     |
c09f12_01_katadc0/c09f12_01_katadc0/adc_async_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_comb(c09f12_01_katadc0/c09f12_01_katadc0/adc_async_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                                                                                          | NONE(c09f12_01_katadc0/c09f12_01_katadc0/adc_async_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                                                                                                  | 3     |
iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_comb(iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                                                                                          | NONE(iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                                                                                                  | 3     |
mgt_rx_bottom_0_n<0>                                                                                                                                                                                                                                                                                                                                           | IBUF                                                                                                                                                                                                                                                                                             | 3     |
mgt_rx_bottom_0_n<1>                                                                                                                                                                                                                                                                                                                                           | IBUF                                                                                                                                                                                                                                                                                             | 3     |
mgt_rx_bottom_0_n<2>                                                                                                                                                                                                                                                                                                                                           | IBUF                                                                                                                                                                                                                                                                                             | 3     |
mgt_rx_bottom_0_n<3>                                                                                                                                                                                                                                                                                                                                           | IBUF                                                                                                                                                                                                                                                                                             | 3     |
mgt_rx_bottom_0_p<0>                                                                                                                                                                                                                                                                                                                                           | IBUF                                                                                                                                                                                                                                                                                             | 3     |
mgt_rx_bottom_0_p<1>                                                                                                                                                                                                                                                                                                                                           | IBUF                                                                                                                                                                                                                                                                                             | 3     |
mgt_rx_bottom_0_p<2>                                                                                                                                                                                                                                                                                                                                           | IBUF                                                                                                                                                                                                                                                                                             | 3     |
mgt_rx_bottom_0_p<3>                                                                                                                                                                                                                                                                                                                                           | IBUF                                                                                                                                                                                                                                                                                             | 3     |
mgt_rx_bottom_1_n<0>                                                                                                                                                                                                                                                                                                                                           | IBUF                                                                                                                                                                                                                                                                                             | 3     |
mgt_rx_bottom_1_n<1>                                                                                                                                                                                                                                                                                                                                           | IBUF                                                                                                                                                                                                                                                                                             | 3     |
mgt_rx_bottom_1_n<2>                                                                                                                                                                                                                                                                                                                                           | IBUF                                                                                                                                                                                                                                                                                             | 3     |
mgt_rx_bottom_1_n<3>                                                                                                                                                                                                                                                                                                                                           | IBUF                                                                                                                                                                                                                                                                                             | 3     |
mgt_rx_bottom_1_p<0>                                                                                                                                                                                                                                                                                                                                           | IBUF                                                                                                                                                                                                                                                                                             | 3     |
mgt_rx_bottom_1_p<1>                                                                                                                                                                                                                                                                                                                                           | IBUF                                                                                                                                                                                                                                                                                             | 3     |
mgt_rx_bottom_1_p<2>                                                                                                                                                                                                                                                                                                                                           | IBUF                                                                                                                                                                                                                                                                                             | 3     |
mgt_rx_bottom_1_p<3>                                                                                                                                                                                                                                                                                                                                           | IBUF                                                                                                                                                                                                                                                                                             | 3     |
mgt_rx_top_0_n<0>                                                                                                                                                                                                                                                                                                                                              | IBUF                                                                                                                                                                                                                                                                                             | 3     |
mgt_rx_top_0_n<1>                                                                                                                                                                                                                                                                                                                                              | IBUF                                                                                                                                                                                                                                                                                             | 3     |
mgt_rx_top_0_n<2>                                                                                                                                                                                                                                                                                                                                              | IBUF                                                                                                                                                                                                                                                                                             | 3     |
mgt_rx_top_0_n<3>                                                                                                                                                                                                                                                                                                                                              | IBUF                                                                                                                                                                                                                                                                                             | 3     |
mgt_rx_top_0_p<0>                                                                                                                                                                                                                                                                                                                                              | IBUF                                                                                                                                                                                                                                                                                             | 3     |
mgt_rx_top_0_p<1>                                                                                                                                                                                                                                                                                                                                              | IBUF                                                                                                                                                                                                                                                                                             | 3     |
mgt_rx_top_0_p<2>                                                                                                                                                                                                                                                                                                                                              | IBUF                                                                                                                                                                                                                                                                                             | 3     |
mgt_rx_top_0_p<3>                                                                                                                                                                                                                                                                                                                                              | IBUF                                                                                                                                                                                                                                                                                             | 3     |
mgt_rx_top_1_n<0>                                                                                                                                                                                                                                                                                                                                              | IBUF                                                                                                                                                                                                                                                                                             | 3     |
mgt_rx_top_1_n<1>                                                                                                                                                                                                                                                                                                                                              | IBUF                                                                                                                                                                                                                                                                                             | 3     |
mgt_rx_top_1_n<2>                                                                                                                                                                                                                                                                                                                                              | IBUF                                                                                                                                                                                                                                                                                             | 3     |
mgt_rx_top_1_n<3>                                                                                                                                                                                                                                                                                                                                              | IBUF                                                                                                                                                                                                                                                                                             | 3     |
mgt_rx_top_1_p<0>                                                                                                                                                                                                                                                                                                                                              | IBUF                                                                                                                                                                                                                                                                                             | 3     |
mgt_rx_top_1_p<1>                                                                                                                                                                                                                                                                                                                                              | IBUF                                                                                                                                                                                                                                                                                             | 3     |
mgt_rx_top_1_p<2>                                                                                                                                                                                                                                                                                                                                              | IBUF                                                                                                                                                                                                                                                                                             | 3     |
mgt_rx_top_1_p<3>                                                                                                                                                                                                                                                                                                                                              | IBUF                                                                                                                                                                                                                                                                                             | 3     |
xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/rxelecidlereset0_i(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/rxelecidlereset0_i1:O)                                                                                                                                                | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i)                                                                                                                                                                                              | 3     |
xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/rxelecidlereset1_i(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/rxelecidlereset1_i1:O)                                                                                                                                                | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i)                                                                                                                                                                                              | 3     |
xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/rxenelecidleresetb_i(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/rxenelecidleresetb_i1:O)                                                                                                                                            | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i)                                                                                                                                                                                              | 3     |
xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/rxelecidlereset0_i(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/rxelecidlereset0_i1:O)                                                                                                                                                | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i)                                                                                                                                                                                              | 3     |
xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/rxelecidlereset1_i(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/rxelecidlereset1_i1:O)                                                                                                                                                | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i)                                                                                                                                                                                              | 3     |
xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/rxenelecidleresetb_i(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/rxenelecidleresetb_i1:O)                                                                                                                                            | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i)                                                                                                                                                                                              | 3     |
xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/rxelecidlereset0_i(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/rxelecidlereset0_i1:O)                                                                                                                                                | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i)                                                                                                                                                                                              | 3     |
xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/rxelecidlereset1_i(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/rxelecidlereset1_i1:O)                                                                                                                                                | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i)                                                                                                                                                                                              | 3     |
xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/rxenelecidleresetb_i(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/rxenelecidleresetb_i1:O)                                                                                                                                            | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i)                                                                                                                                                                                              | 3     |
xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/rxelecidlereset0_i(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/rxelecidlereset0_i1:O)                                                                                                                                                | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i)                                                                                                                                                                                              | 3     |
xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/rxelecidlereset1_i(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/rxelecidlereset1_i1:O)                                                                                                                                                | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i)                                                                                                                                                                                              | 3     |
xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/rxenelecidleresetb_i(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/rxenelecidleresetb_i1:O)                                                                                                                                            | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i)                                                                                                                                                                                              | 3     |
xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_2/transceiver_0/rxelecidlereset0_i(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_2/transceiver_0/rxelecidlereset0_i1:O)                                                                                                                                                | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_2/transceiver_0/gtp_dual_i)                                                                                                                                                                                              | 3     |
xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_2/transceiver_0/rxelecidlereset1_i(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_2/transceiver_0/rxelecidlereset1_i1:O)                                                                                                                                                | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_2/transceiver_0/gtp_dual_i)                                                                                                                                                                                              | 3     |
xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_2/transceiver_0/rxenelecidleresetb_i(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_2/transceiver_0/rxenelecidleresetb_i1:O)                                                                                                                                            | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_2/transceiver_0/gtp_dual_i)                                                                                                                                                                                              | 3     |
xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_2/transceiver_1/rxelecidlereset0_i(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_2/transceiver_1/rxelecidlereset0_i1:O)                                                                                                                                                | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_2/transceiver_1/gtp_dual_i)                                                                                                                                                                                              | 3     |
xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_2/transceiver_1/rxelecidlereset1_i(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_2/transceiver_1/rxelecidlereset1_i1:O)                                                                                                                                                | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_2/transceiver_1/gtp_dual_i)                                                                                                                                                                                              | 3     |
xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_2/transceiver_1/rxenelecidleresetb_i(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_2/transceiver_1/rxenelecidleresetb_i1:O)                                                                                                                                            | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_2/transceiver_1/gtp_dual_i)                                                                                                                                                                                              | 3     |
xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_3/transceiver_0/rxelecidlereset0_i(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_3/transceiver_0/rxelecidlereset0_i1:O)                                                                                                                                                | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_3/transceiver_0/gtp_dual_i)                                                                                                                                                                                              | 3     |
xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_3/transceiver_0/rxelecidlereset1_i(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_3/transceiver_0/rxelecidlereset1_i1:O)                                                                                                                                                | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_3/transceiver_0/gtp_dual_i)                                                                                                                                                                                              | 3     |
xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_3/transceiver_0/rxenelecidleresetb_i(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_3/transceiver_0/rxenelecidleresetb_i1:O)                                                                                                                                            | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_3/transceiver_0/gtp_dual_i)                                                                                                                                                                                              | 3     |
xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_3/transceiver_1/rxelecidlereset0_i(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_3/transceiver_1/rxelecidlereset0_i1:O)                                                                                                                                                | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_3/transceiver_1/gtp_dual_i)                                                                                                                                                                                              | 3     |
xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_3/transceiver_1/rxelecidlereset1_i(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_3/transceiver_1/rxelecidlereset1_i1:O)                                                                                                                                                | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_3/transceiver_1/gtp_dual_i)                                                                                                                                                                                              | 3     |
xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_3/transceiver_1/rxenelecidleresetb_i(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_3/transceiver_1/rxenelecidleresetb_i1:O)                                                                                                                                            | NONE(xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_3/transceiver_1/gtp_dual_i)                                                                                                                                                                                              | 3     |
c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_comb(c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                                                                    | NONE(c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg_0)                                                                                                                                                                                       | 2     |
c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/rstblk/wr_rst_comb(c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                                                  | NONE(c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg_0)                                                                                                                                                                              | 2     |
c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_comb(c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                                                                    | NONE(c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg_0)                                                                                                                                                                                       | 2     |
c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_comb(c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                                                                              | NONE(c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg_0)                                                                                                                                                                                            | 2     |
c09f12_01_katadc0/c09f12_01_katadc0/adc_async_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_comb(c09f12_01_katadc0/c09f12_01_katadc0/adc_async_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                                                                                          | NONE(c09f12_01_katadc0/c09f12_01_katadc0/adc_async_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg_0)                                                                                                                                                                                                  | 2     |
iic_adc0/Sl_DBus<22>(iic_adc0/XST_GND:G)                                                                                                                                                                                                                                                                                                                       | NONE(iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_asreg)                                                                                                                                                                                                  | 2     |
iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_comb(iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                                                                                          | NONE(iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg_0)                                                                                                                                                                                                  | 2     |
iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_comb(iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                                                                                                                                    | NONE(iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                                                                                                                       | 2     |
iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_comb(iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                                                                                                                                            | NONE(iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                                                                                                                           | 2     |
opb0/OPB_Rst(opb0/opb0/POR_FF_I:Q)                                                                                                                                                                                                                                                                                                                             | NONE(opb2opb_bridge_opb1/opb2opb_bridge_opb1/RNW_INT_FF_I)                                                                                                                                                                                                                                       | 2     |
opb_katadccontroller_0/adc0_dcm_reset(opb_katadccontroller_0/opb_katadccontroller_0/adc0_dcm_reset:O)                                                                                                                                                                                                                                                          | NONE(c09f12_01_katadc0/c09f12_01_katadc0/adc_async_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_asreg)                                                                                                                                                                                                  | 2     |
c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/fft_pol0/xfft_v7_0_8bfb05e20d13daa5_instance/blk00000003/sig00000082(c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/fft_pol0/xfft_v7_0_8bfb05e20d13daa5_instance/blk00000003/blk00000004:G)   | NONE(c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/fft_pol0/xfft_v7_0_8bfb05e20d13daa5_instance/blk00000003/blk00000902)                                                                                                               | 1     |
c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/fft_pol0/xfft_v7_0_8bfb05e20d13daa5_instance/blk00000003/sig00000088(c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/fft_pol0/xfft_v7_0_8bfb05e20d13daa5_instance/blk00000003/blk00000005:P)   | NONE(c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/fft_pol0/xfft_v7_0_8bfb05e20d13daa5_instance/blk00000003/blk00000902)                                                                                                               | 1     |
c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/fft_pol1/xfft_v7_0_8bfb05e20d13daa5_instance/blk00000003/sig00000082(c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/fft_pol1/xfft_v7_0_8bfb05e20d13daa5_instance/blk00000003/blk00000004:G)   | NONE(c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/fft_pol1/xfft_v7_0_8bfb05e20d13daa5_instance/blk00000003/blk00000902)                                                                                                               | 1     |
c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/fft_pol1/xfft_v7_0_8bfb05e20d13daa5_instance/blk00000003/sig00000088(c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/fft_pol1/xfft_v7_0_8bfb05e20d13daa5_instance/blk00000003/blk00000005:P)   | NONE(c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/fft_pol1/xfft_v7_0_8bfb05e20d13daa5_instance/blk00000003/blk00000902)                                                                                                               | 1     |
iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_comb(iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                                                                                                                                    | NONE(iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg_1)                                                                                                                                                                                                                       | 1     |
iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_comb(iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                                                                                                                                            | NONE(iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg_1)                                                                                                                                                                                                                           | 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 10.459ns (Maximum Frequency: 95.611MHz)
   Minimum input arrival time before clock: 2.735ns
   Maximum output required time after clock: 4.273ns
   Maximum combinational path delay: 4.765ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'epb_clk_in'
  Clock period: 10.459ns (frequency: 95.611MHz)
  Total number of paths / destination ports: 388565 / 4283
-------------------------------------------------------------------------
Delay:               10.459ns (Levels of Logic = 14)
  Source:            c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Destination:       c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/cpu_rx_ack_reg (FF)
  Source Clock:      epb_clk_in rising +127
  Destination Clock: epb_clk_in rising +127

  Data Path: c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP to c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/cpu_rx_ack_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB36_EXP:REGCLKAU->DOA7    2   2.180   1.074  U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (douta(7))
     end scope: 'BU2'
     end scope: 'c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer'
     LUT6:I0->O            1   0.094   0.000  c09f12_01_gbe0/opb_attach_inst/Sl_DBus<7>391 (c09f12_01_gbe0/opb_attach_inst/Sl_DBus<7>391)
     MUXF7:I1->O           1   0.254   0.973  c09f12_01_gbe0/opb_attach_inst/Sl_DBus<7>39_f7 (c09f12_01_gbe0/opb_attach_inst/Sl_DBus<7>39)
     LUT6:I1->O            1   0.094   1.069  c09f12_01_gbe0/opb_attach_inst/Sl_DBus<7>195 (Sl_DBus<24>)
     end scope: 'c09f12_01_gbe0'
     begin scope: 'opb1'
     LUT6:I0->O            1   0.094   0.000  opb1/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_24_or0000321 (opb1/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_24_or0000321)
     MUXF7:I0->O           1   0.251   0.710  opb1/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_24_or000032_f7 (opb1/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_24_or000032)
     LUT6:I3->O            1   0.094   0.480  opb1/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_24_or000081 (OPB_rdDBus<24>)
     LUT2:I1->O           22   0.094   1.182  opb1/OPB_DBus_I/Y_24_or00001 (OPB_DBus<24>)
     end scope: 'opb1'
     begin scope: 'c09f12_01_gbe0'
     LUT6:I0->O            1   0.094   0.480  c09f12_01_gbe0/opb_attach_inst/cpu_rx_ack_reg_not00011_SW0 (N81)
     LUT4:I3->O            1   0.094   0.480  c09f12_01_gbe0/opb_attach_inst/local_gateway_reg_not000111_SW0 (N103)
     LUT6:I5->O            1   0.094   0.480  c09f12_01_gbe0/opb_attach_inst/cpu_rx_ack_reg_not00011 (c09f12_01_gbe0/opb_attach_inst/cpu_rx_ack_reg_mux0000)
     LUT6:I5->O            1   0.094   0.000  c09f12_01_gbe0/opb_attach_inst/cpu_rx_ack_reg_rstpot (c09f12_01_gbe0/opb_attach_inst/cpu_rx_ack_reg_rstpot)
     FDR:D                    -0.018          c09f12_01_gbe0/opb_attach_inst/cpu_rx_ack_reg
    ----------------------------------------
    Total                     10.459ns (3.531ns logic, 6.928ns route)
                                       (33.8% logic, 66.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'adc0clk_p'
  Clock period: 5.164ns (frequency: 193.648MHz)
  Total number of paths / destination ports: 291211 / 68414
-------------------------------------------------------------------------
Delay:               5.164ns (Levels of Logic = 20)
  Source:            c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/delay17/op_mem_20_24_0_10_1 (FF)
  Destination:       c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fine_d92fd9f38e/indexgen_9d60342707/mux/pipe_16_22_0_19 (FF)
  Source Clock:      adc0clk_p rising +64
  Destination Clock: adc0clk_p rising +64

  Data Path: c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/delay17/op_mem_20_24_0_10_1 to c09f12_01_XSG_core_config/c09f12_01_XSG_core_config/c09f12_01_x0/fine_d92fd9f38e/indexgen_9d60342707/mux/pipe_16_22_0_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.471   0.480  c09f12_01_x0/delay17/op_mem_20_24_0_10_1 (c09f12_01_x0/delay17/op_mem_20_24_0_10_1)
     begin scope: 'c09f12_01_x0/fine_d92fd9f38e/indexgen_9d60342707/addsub/comp4.core_instance4'
     begin scope: 'blk00000001'
     SEC:in->out           1   0.094   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.372   0.000  sec_inst (sec_net)
     SEC:in->out           2   0.357   0.581  sec_inst (sec_net)
     end scope: 'blk00000001'
     end scope: 'c09f12_01_x0/fine_d92fd9f38e/indexgen_9d60342707/addsub/comp4.core_instance4'
     begin scope: 'c09f12_01_x0/fine_d92fd9f38e/indexgen_9d60342707/addsub1/comp4.core_instance4'
     begin scope: 'blk00000001'
     SEC:in->out           1   0.094   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.372   0.000  sec_inst (sec_net)
     SEC:in->out           2   0.357   0.485  sec_inst (sec_net)
     end scope: 'blk00000001'
     end scope: 'c09f12_01_x0/fine_d92fd9f38e/indexgen_9d60342707/addsub1/comp4.core_instance4'
     begin scope: 'c09f12_01_x0/fine_d92fd9f38e/indexgen_9d60342707/addsub2/comp6.core_instance6'
     begin scope: 'blk00000001'
     SEC:in->out           1   0.094   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.372   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.026   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.026   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.026   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.026   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.357   0.480  sec_inst (sec_net)
     end scope: 'blk00000001'
     end scope: 'c09f12_01_x0/fine_d92fd9f38e/indexgen_9d60342707/addsub2/comp6.core_instance6'
     LUT3:I2->O            1   0.094   0.000  c09f12_01_x0/fine_d92fd9f38e/indexgen_9d60342707/mux/unregy_join_6_1(19)1 (c09f12_01_x0/fine_d92fd9f38e/indexgen_9d60342707/mux/unregy_join_6_1(19))
     FDE:D                    -0.018          c09f12_01_x0/fine_d92fd9f38e/indexgen_9d60342707/mux/pipe_16_22_0_19
    ----------------------------------------
    Total                      5.164ns (3.138ns logic, 2.026ns route)
                                       (60.8% logic, 39.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_int_b'
  Clock period: 4.394ns (frequency: 227.583MHz)
  Total number of paths / destination ports: 31946 / 3597
-------------------------------------------------------------------------
Delay:               4.394ns (Levels of Logic = 6)
  Source:            xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i (HSIO)
  Destination:       xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.deskew_state/got_align_0 (FF)
  Source Clock:      xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_int_b rising
  Destination Clock: xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_int_b rising

  Data Path: xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i to xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.deskew_state/got_align_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     GTP_DUAL:RXUSRCLK21->RXDATA11    2   1.168   0.581  xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i (xaui_infrastructure_inst/mgt_rxdata_int_0<17>)
     LUT3:I1->O            5   0.094   0.995  xaui_infrastructure_inst/mgt_rxdata_0<33>1 (mgt_rxdata_0<33>)
     end scope: 'xaui_infrastructure_inst'
     begin scope: 'xaui_phy_0'
     begin scope: 'xaui_phy_0/use_xilinx_xaui.xaui_inst'
     begin scope: 'BU2'
     LUT5:I0->O            1   0.094   0.480  U0/G_RECEIVER.receiver/G_SYNC.deskew_state/deskew_error_0_mux00022_SW0 (N67)
     LUT6:I5->O            2   0.094   0.794  U0/G_RECEIVER.receiver/G_SYNC.deskew_state/deskew_error_0_mux00022 (U0/G_RECEIVER.receiver/G_SYNC.deskew_state/N10)
     LUT4:I0->O            1   0.094   0.000  U0/G_RECEIVER.receiver/G_SYNC.deskew_state/deskew_error_0_cmp_eq00001 (U0/G_RECEIVER.receiver/G_SYNC.deskew_state/deskew_error_0_cmp_eq0000)
     FDR:D                    -0.018          U0/G_RECEIVER.receiver/G_SYNC.deskew_state/got_align_0
    ----------------------------------------
    Total                      4.394ns (1.544ns logic, 2.850ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dly_clk_p'
  Clock period: 4.057ns (frequency: 246.488MHz)
  Total number of paths / destination ports: 2286 / 185
-------------------------------------------------------------------------
Delay:               4.057ns (Levels of Logic = 5)
  Source:            qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/hist0_1 (FF)
  Destination:       qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/progress_1 (FF)
  Source Clock:      dly_clk_p rising
  Destination Clock: dly_clk_p rising

  Data Path: qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/hist0_1 to qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/progress_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.471   0.805  qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/hist0_1 (qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/hist0<1>)
     LUT4:I0->O            2   0.094   0.581  qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/history_stable_SW1 (N32)
     LUT6:I4->O            4   0.094   0.496  qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/history_stable_1 (qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/history_stable1)
     LUT6:I5->O            9   0.094   0.524  qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/progress_mux0001<5>11 (qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/N7)
     LUT6:I5->O            1   0.094   0.710  qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/Maddsub_progress_share0000_lut<1>1 (qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/Maddsub_progress_share0000_lut<1>)
     LUT5:I2->O            1   0.094   0.000  qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/progress_mux0000<4> (qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/progress_mux0000<4>)
     FDRE:D                   -0.018          qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/progress_1
    ----------------------------------------
    Total                      4.057ns (0.941ns logic, 3.116ns route)
                                       (23.2% logic, 76.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'epb_clk_in'
  Total number of paths / destination ports: 35 / 35
-------------------------------------------------------------------------
Offset:              1.738ns (Levels of Logic = 3)
  Source:            epb_cs_n (PAD)
  Destination:       epb_opb_bridge_inst/epb_opb_bridge_inst/epb_rdy_reg (FF)
  Destination Clock: epb_clk_in rising +127

  Data Path: epb_cs_n to epb_opb_bridge_inst/epb_opb_bridge_inst/epb_rdy_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.818   0.347  epb_cs_n_IBUF (epb_cs_n_IBUF)
     begin scope: 'epb_infrastructure_inst'
     end scope: 'epb_infrastructure_inst'
     begin scope: 'epb_opb_bridge_inst'
     FDRS:R                    0.573          epb_opb_bridge_inst/epb_rdy_reg
    ----------------------------------------
    Total                      1.738ns (1.391ns logic, 0.347ns route)
                                       (80.0% logic, 20.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_int_b'
  Total number of paths / destination ports: 208 / 54
-------------------------------------------------------------------------
Offset:              2.735ns (Levels of Logic = 12)
  Source:            c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.mac_hard_crc_inst/tx_crc:CRCOUT24 (PAD)
  Destination:       c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_bad_frame_z (FF)
  Destination Clock: xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_int_b rising

  Data Path: c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.mac_hard_crc_inst/tx_crc:CRCOUT24 to c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_bad_frame_z
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    CRC64:CRCOUT24         1   0.000   0.973  c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.mac_hard_crc_inst/tx_crc (c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc_rx_crc_out<0>)
     LUT6:I1->O            1   0.094   0.000  c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/Mcompar_rx_good_frame_cmp_eq0000_lut<0> (c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/Mcompar_rx_good_frame_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/Mcompar_rx_good_frame_cmp_eq0000_cy<0> (c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/Mcompar_rx_good_frame_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/Mcompar_rx_good_frame_cmp_eq0000_cy<1> (c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/Mcompar_rx_good_frame_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/Mcompar_rx_good_frame_cmp_eq0000_cy<2> (c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/Mcompar_rx_good_frame_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/Mcompar_rx_good_frame_cmp_eq0000_cy<3> (c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/Mcompar_rx_good_frame_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/Mcompar_rx_good_frame_cmp_eq0000_cy<4> (c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/Mcompar_rx_good_frame_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/Mcompar_rx_good_frame_cmp_eq0000_cy<5> (c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/Mcompar_rx_good_frame_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/Mcompar_rx_good_frame_cmp_eq0000_cy<6> (c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/Mcompar_rx_good_frame_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/Mcompar_rx_good_frame_cmp_eq0000_cy<7> (c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/Mcompar_rx_good_frame_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/Mcompar_rx_good_frame_cmp_eq0000_cy<8> (c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/Mcompar_rx_good_frame_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/Mcompar_rx_good_frame_cmp_eq0000_cy<9> (c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/Mcompar_rx_good_frame_cmp_eq0000_cy<9>)
     MUXCY:CI->O           2   0.148   0.341  c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/Mcompar_rx_good_frame_cmp_eq0000_cy<10> (c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_good_frame_cmp_eq0000)
     FDR:R                     0.573          c09f12_01_gbe0/tge_rx_inst/mac_rx_bad_frame_z
    ----------------------------------------
    Total                      2.735ns (1.421ns logic, 1.314ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'adc0clk_p'
  Total number of paths / destination ports: 110 / 106
-------------------------------------------------------------------------
Offset:              1.527ns (Levels of Logic = 2)
  Source:            adc0sync_p (PAD)
  Destination:       c09f12_01_katadc0/c09f12_01_katadc0/Mshreg_adc_sync_capture_1 (FF)
  Destination Clock: adc0clk_p rising +154

  Data Path: adc0sync_p to c09f12_01_katadc0/c09f12_01_katadc0/Mshreg_adc_sync_capture_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'c09f12_01_katadc0'
     IBUFDS:I->O           4   0.818   0.352  c09f12_01_katadc0/ibufds_sync (c09f12_01_katadc0/adc_sync_ibufds)
     SRLC16E:D                 0.357          c09f12_01_katadc0/Mshreg_adc_sync_capture_1
    ----------------------------------------
    Total                      1.527ns (1.175ns logic, 0.352ns route)
                                       (76.9% logic, 23.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dly_clk_p'
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IDDR_qdrq[17]:Q2 (PAD)
  Destination:       qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_fall_buf_17 (FF)
  Destination Clock: dly_clk_p rising

  Data Path: qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IDDR_qdrq[17]:Q2 to qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_fall_buf_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IDDR_2CLK:Q2           2   0.000   0.341  qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IDDR_qdrq[17] (qdr0_controller/qdrc_top_inst/qdr_q_fall<17>)
     FD:D                     -0.018          qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_fall_buf_17
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'epb_clk_in'
  Total number of paths / destination ports: 74 / 25
-------------------------------------------------------------------------
Offset:              4.273ns (Levels of Logic = 4)
  Source:            epb_opb_bridge_inst/epb_opb_bridge_inst/epb_r_w_n_reg (FF)
  Destination:       epb_data<15> (PAD)
  Source Clock:      epb_clk_in rising +127

  Data Path: epb_opb_bridge_inst/epb_opb_bridge_inst/epb_r_w_n_reg to epb_data<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              38   0.471   0.838  epb_opb_bridge_inst/epb_r_w_n_reg (epb_opb_bridge_inst/epb_r_w_n_reg)
     LUT3:I0->O           16   0.094   0.418  epb_opb_bridge_inst/epb_data_oe_n1 (epb_data_oe_n)
     end scope: 'epb_opb_bridge_inst'
     begin scope: 'epb_infrastructure_inst'
     IOBUF:T->IO               2.452          epb_infrastructure_inst/iob_data[0] (epb_data_buf<0>)
     end scope: 'epb_infrastructure_inst'
    ----------------------------------------
    Total                      4.273ns (3.017ns logic, 1.256ns route)
                                       (70.6% logic, 29.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'adc0clk_p'
  Total number of paths / destination ports: 60 / 60
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 2)
  Source:            qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/ODDR_qdr_k_n (FF)
  Destination:       qdr0_k_n (PAD)
  Source Clock:      adc0clk_p rising +64

  Data Path: qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/ODDR_qdr_k_n to qdr0_k_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/ODDR_qdr_k_n (qdr_k_n)
     end scope: 'qdr0_controller'
     OBUF:I->O                 2.452          qdr0_k_n_OBUF (qdr0_k_n)
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_int_b'
  Total number of paths / destination ports: 187 / 138
-------------------------------------------------------------------------
Offset:              2.966ns (Levels of Logic = 2)
  Source:            c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_aligned (FF)
  Destination:       c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.mac_hard_crc_inst/tx_crc:CRCDATAWIDTH1 (PAD)
  Source Clock:      xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_int_b rising

  Data Path: c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_aligned to c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.mac_hard_crc_inst/tx_crc:CRCDATAWIDTH1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           209   0.471   1.133  c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_aligned (c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_aligned)
     LUT5:I0->O           34   0.094   0.838  c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.mac_hard_crc_inst/crc_width_reg<1>111 (c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/N46)
     LUT6:I3->O            1   0.094   0.336  c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.mac_hard_crc_inst/crc_width_reg<1>1 (c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.mac_hard_crc_inst/crc_width_reg<1>)
    CRC64:CRCDATAWIDTH1        0.000          c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.mac_hard_crc_inst/tx_crc
    ----------------------------------------
    Total                      2.966ns (0.659ns logic, 2.307ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dly_clk_p'
  Total number of paths / destination ports: 54 / 54
-------------------------------------------------------------------------
Offset:              0.906ns (Levels of Logic = 0)
  Source:            qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/dly_inc_dec_n_reg (FF)
  Destination:       qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[0]:INC (PAD)
  Source Clock:      dly_clk_p rising

  Data Path: qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/dly_inc_dec_n_reg to qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[0]:INC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.471   0.435  qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/dly_inc_dec_n_reg (qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/dly_inc_dec_n_reg)
    IODELAY:INC                0.000          qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[0]
    ----------------------------------------
    Total                      0.906ns (0.471ns logic, 0.435ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 105 / 72
-------------------------------------------------------------------------
Delay:               4.765ns (Levels of Logic = 7)
  Source:            epb_cs_n (PAD)
  Destination:       epb_rdy (PAD)

  Data Path: epb_cs_n to epb_rdy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.818   0.347  epb_cs_n_IBUF (epb_cs_n_IBUF)
     begin scope: 'epb_infrastructure_inst'
     end scope: 'epb_infrastructure_inst'
     begin scope: 'epb_opb_bridge_inst'
     INV:I->O              1   0.238   0.336  epb_opb_bridge_inst/epb_rdy_oe1_INV_0 (epb_rdy_oe)
     end scope: 'epb_opb_bridge_inst'
     begin scope: 'epb_infrastructure_inst'
     INV:I->O              1   0.238   0.336  epb_infrastructure_inst/iob_epb_rdy_not00001_INV_0 (epb_infrastructure_inst/iob_epb_rdy_not0000)
     IOBUF:T->IO               2.452          epb_infrastructure_inst/iob_epb_rdy (epb_rdy_buf)
     end scope: 'epb_infrastructure_inst'
    ----------------------------------------
    Total                      4.765ns (3.746ns logic, 1.019ns route)
                                       (78.6% logic, 21.4% route)

=========================================================================


Total REAL time to Xst completion: 211.00 secs
Total CPU time to Xst completion: 210.03 secs
 
--> 


Total memory usage is 1213348 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   82 (   0 filtered)
Number of infos    :  998 (   0 filtered)

