NDSummary.OnToolTipsLoaded("File3:mvau_tb_v3.sv",{128:"<div class=\"NDToolTip TModule LSystemVerilog\"><div class=\"TTSummary\">Author(s): Syed Asad Alam syed&#46;as<span style=\"display: none\">[xxx]</span>ad&#46;alam<span>&#64;</span>tcd<span style=\"display: none\">[xxx]</span>&#46;ie</div></div>",130:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Asynchronous active low reset</div></div>",131:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Input signal to DUT indicating that successor logic is ready to consume data</div></div>",132:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Output signal from DUT indicating to the predecessor logic should start sending data</div></div>",133:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Output valid signal</div></div>",134:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Output from DUT</div></div>",135:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Output signal from DUT where each element is divided into multiple elements as DUT produces a packed output of size PE x TDstI Dimension: PE, word length: TDstI</div></div>",136:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Input valid</div></div>",137:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Input activation matrix Dimension: ACT_MatrixH x ACT_MatrixW, word length: TSrcI</div></div>",138:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Input activation stream to DUT Dimension: SIMD, word length: TSrcI</div></div>",139:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Output matrix holding output of behavioral simulation Dimension: MatrixH x ACT_MatrixW</div></div>",140:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">An integer to count for successful output matching</div></div>",141:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">An integer to count the total number of cycles taken to get all outputs</div></div>",142:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">A signal which indicates when simulation starts</div></div>",143:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">A signal which indicates the comparison is done, helps in debugging</div></div>",145:"<div class=\"NDToolTip TInitial LSystemVerilog\"><div class=\"TTSummary\">Initialization of Clock and Reset and performing validation between output of DUT and behavioral model</div></div>",147:"<div class=\"NDToolTip TAlways LSystemVerilog\"><div class=\"TTSummary\">Generating clock using the CLK_PER as clock period</div></div>",148:"<div class=\"NDToolTip TAlways LSystemVerilog\"><div class=\"TTSummary\">Always block for populating the input activation matrix from a memory file</div></div>",149:"<div class=\"NDToolTip TAlways LSystemVerilog\"><div class=\"TTSummary\">Always block for populating the output activation matrix from a memory file</div></div>",151:"<div class=\"NDToolTip TAlwaysFF LSystemVerilog\"><div class=\"TTSummary\">Always block for calculating the total run time of simulation in terms of clock cycles</div></div>"});