<stg><name>getSolveNextPatchPairWhileCondition</name>


<trans_list>

<trans id="54" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:2 %white_space_height_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %white_space_height

]]></Node>
<StgValue><ssdm name="white_space_height_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:6 %dc = sitodp i64 %white_space_height_read

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:27 %icmp_ln891 = icmp_sgt  i64 %white_space_height_read, i64 5

]]></Node>
<StgValue><ssdm name="icmp_ln891"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:33 %icmp_ln889_2 = icmp_sgt  i64 %white_space_height_read, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln889_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:6 %dc = sitodp i64 %white_space_height_read

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="12" st_id="3" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:6 %dc = sitodp i64 %white_space_height_read

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="13" st_id="4" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:6 %dc = sitodp i64 %white_space_height_read

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="14" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:4 %lastPatchIndex_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %lastPatchIndex

]]></Node>
<StgValue><ssdm name="lastPatchIndex_read"/></StgValue>
</operation>

<operation id="15" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:7 %data_V = bitcast i64 %dc

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="16" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:8 %p_Result_s = trunc i64 %data_V

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="17" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="63">
<![CDATA[
_ifconv:9 %zext_ln368 = zext i63 %p_Result_s

]]></Node>
<StgValue><ssdm name="zext_ln368"/></StgValue>
</operation>

<operation id="18" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:10 %bitcast_ln521 = bitcast i64 %zext_ln368

]]></Node>
<StgValue><ssdm name="bitcast_ln521"/></StgValue>
</operation>

<operation id="19" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:11 %tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:12 %trunc_ln889 = trunc i64 %data_V

]]></Node>
<StgValue><ssdm name="trunc_ln889"/></StgValue>
</operation>

<operation id="21" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:13 %icmp_ln889 = icmp_ne  i11 %tmp, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln889"/></StgValue>
</operation>

<operation id="22" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:14 %icmp_ln889_1 = icmp_eq  i52 %trunc_ln889, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln889_1"/></StgValue>
</operation>

<operation id="23" st_id="5" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:16 %tmp_s = fcmp_ogt  i64 %bitcast_ln521, i64 5

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="24" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
_ifconv:18 %tmp_37 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %lastPatchIndex_read, i7 0

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="25" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:19 %tmp_38 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %lastPatchIndex_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="26" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="8">
<![CDATA[
_ifconv:20 %zext_ln886 = zext i8 %tmp_38

]]></Node>
<StgValue><ssdm name="zext_ln886"/></StgValue>
</operation>

<operation id="27" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:21 %sub_ln886 = sub i12 %tmp_37, i12 %zext_ln886

]]></Node>
<StgValue><ssdm name="sub_ln886"/></StgValue>
</operation>

<operation id="28" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:22 %add_ln886 = add i12 %sub_ln886, i12 61

]]></Node>
<StgValue><ssdm name="add_ln886"/></StgValue>
</operation>

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:23 %zext_ln886_2 = zext i12 %add_ln886

]]></Node>
<StgValue><ssdm name="zext_ln886_2"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:24 %patches_parameters_addr = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln886_2

]]></Node>
<StgValue><ssdm name="patches_parameters_addr"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:25 %patches_parameters_load = load i12 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_load"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:29 %GDn_points_addr = getelementptr i32 %GDn_points, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="GDn_points_addr"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:30 %GDn_points_load = load i3 %GDn_points_addr

]]></Node>
<StgValue><ssdm name="GDn_points_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="34" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:0 %current_z_top_index_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %current_z_top_index

]]></Node>
<StgValue><ssdm name="current_z_top_index_read"/></StgValue>
</operation>

<operation id="35" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:1 %previous_white_space_height_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %previous_white_space_height

]]></Node>
<StgValue><ssdm name="previous_white_space_height_read"/></StgValue>
</operation>

<operation id="36" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:3 %repeat_original_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %repeat_original

]]></Node>
<StgValue><ssdm name="repeat_original_read"/></StgValue>
</operation>

<operation id="37" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_12, i32 0, i32 0, void @empty_11, i32 4294967295, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:15 %or_ln889 = or i1 %icmp_ln889_1, i1 %icmp_ln889

]]></Node>
<StgValue><ssdm name="or_ln889"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:16 %tmp_s = fcmp_ogt  i64 %bitcast_ln521, i64 5

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:17 %and_ln889 = and i1 %or_ln889, i1 %tmp_s

]]></Node>
<StgValue><ssdm name="and_ln889"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:25 %patches_parameters_load = load i12 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_load"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:26 %icmp_ln886 = icmp_sgt  i32 %patches_parameters_load, i32 4244967196

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:28 %or_ln890 = or i1 %icmp_ln886, i1 %icmp_ln891

]]></Node>
<StgValue><ssdm name="or_ln890"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:30 %GDn_points_load = load i3 %GDn_points_addr

]]></Node>
<StgValue><ssdm name="GDn_points_load"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:31 %icmp_ln892 = icmp_sgt  i32 %GDn_points_load, i32 %current_z_top_index_read

]]></Node>
<StgValue><ssdm name="icmp_ln892"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:32 %xor_ln893 = xor i1 %repeat_original_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln893"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:34 %tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %previous_white_space_height_read, i32 63

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:35 %or_ln889_1 = or i1 %tmp_48, i1 %icmp_ln889_2

]]></Node>
<StgValue><ssdm name="or_ln889_1"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:36 %and_ln890 = and i1 %or_ln889_1, i1 %and_ln889

]]></Node>
<StgValue><ssdm name="and_ln890"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:37 %and_ln890_1 = and i1 %icmp_ln892, i1 %xor_ln893

]]></Node>
<StgValue><ssdm name="and_ln890_1"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:38 %and_ln890_2 = and i1 %and_ln890_1, i1 %or_ln890

]]></Node>
<StgValue><ssdm name="and_ln890_2"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:39 %and_ln890_3 = and i1 %and_ln890_2, i1 %and_ln890

]]></Node>
<StgValue><ssdm name="and_ln890_3"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1">
<![CDATA[
_ifconv:40 %ret_ln889 = ret i1 %and_ln890_3

]]></Node>
<StgValue><ssdm name="ret_ln889"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
