==39418== Cachegrind, a cache and branch-prediction profiler
==39418== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39418== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39418== Command: ./sift .
==39418== 
--39418-- warning: L3 cache found, using its data for the LL simulation.
--39418-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39418-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==39418== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39418== (see section Limitations in user manual)
==39418== NOTE: further instances of this message will not be shown
==39418== 
==39418== I   refs:      3,167,698,658
==39418== I1  misses:        4,057,830
==39418== LLi misses:            2,542
==39418== I1  miss rate:          0.13%
==39418== LLi miss rate:          0.00%
==39418== 
==39418== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39418== D1  misses:      156,759,028  (134,736,876 rd   +  22,022,152 wr)
==39418== LLd misses:        3,595,149  (  1,819,876 rd   +   1,775,273 wr)
==39418== D1  miss rate:          16.1% (       19.9%     +         7.4%  )
==39418== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39418== 
==39418== LL refs:         160,816,858  (138,794,706 rd   +  22,022,152 wr)
==39418== LL misses:         3,597,691  (  1,822,418 rd   +   1,775,273 wr)
==39418== LL miss rate:            0.1% (        0.0%     +         0.6%  )
