#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Jan  7 16:29:08 2025
# Process ID: 11860
# Current directory: D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/synth_1
# Command line: vivado.exe -log zynq_uart_fifo_axi_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynq_uart_fifo_axi_wrapper.tcl
# Log file: D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/synth_1/zynq_uart_fifo_axi_wrapper.vds
# Journal file: D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/synth_1\vivado.jou
# Running On: DESKTOP-5CM83PC, OS: Windows, CPU Frequency: 3000 MHz, CPU Physical cores: 4, Host memory: 12842 MB
#-----------------------------------------------------------
source zynq_uart_fifo_axi_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 550.102 ; gain = 178.629
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/fpga-pl_uart/ip_repo/myip_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/fpga-pl_uart/ip_repo/myAxiLite_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
Command: synth_design -top zynq_uart_fifo_axi_wrapper -part xc7z020clg400-1 -incremental_mode off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13076
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1434.996 ; gain = 439.883
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zynq_uart_fifo_axi_wrapper' [D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/hdl/zynq_uart_fifo_axi_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'zynq_uart_fifo_axi' [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/synth/zynq_uart_fifo_axi.v:308]
INFO: [Synth 8-6157] synthesizing module 'zynq_uart_fifo_axi_processing_system7_0_0' [D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/synth_1/.Xil/Vivado-11860-DESKTOP-5CM83PC/realtime/zynq_uart_fifo_axi_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zynq_uart_fifo_axi_processing_system7_0_0' (0#1) [D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/synth_1/.Xil/Vivado-11860-DESKTOP-5CM83PC/realtime/zynq_uart_fifo_axi_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zynq_uart_fifo_axi_ps7_0_axi_periph_0' [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/synth/zynq_uart_fifo_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1CNHSAB' [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/synth/zynq_uart_fifo_axi.v:13]
INFO: [Synth 8-6157] synthesizing module 'zynq_uart_fifo_axi_auto_pc_0' [D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/synth_1/.Xil/Vivado-11860-DESKTOP-5CM83PC/realtime/zynq_uart_fifo_axi_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zynq_uart_fifo_axi_auto_pc_0' (0#1) [D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/synth_1/.Xil/Vivado-11860-DESKTOP-5CM83PC/realtime/zynq_uart_fifo_axi_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'zynq_uart_fifo_axi_auto_pc_0' is unconnected for instance 'auto_pc' [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/synth/zynq_uart_fifo_axi.v:248]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'zynq_uart_fifo_axi_auto_pc_0' is unconnected for instance 'auto_pc' [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/synth/zynq_uart_fifo_axi.v:248]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'zynq_uart_fifo_axi_auto_pc_0' has 59 connections declared, but only 57 given [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/synth/zynq_uart_fifo_axi.v:248]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1CNHSAB' (0#1) [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/synth/zynq_uart_fifo_axi.v:13]
INFO: [Synth 8-6155] done synthesizing module 'zynq_uart_fifo_axi_ps7_0_axi_periph_0' (0#1) [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/synth/zynq_uart_fifo_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'zynq_uart_fifo_axi_rst_ps7_0_50M_0' [D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/synth_1/.Xil/Vivado-11860-DESKTOP-5CM83PC/realtime/zynq_uart_fifo_axi_rst_ps7_0_50M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zynq_uart_fifo_axi_rst_ps7_0_50M_0' (0#1) [D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/synth_1/.Xil/Vivado-11860-DESKTOP-5CM83PC/realtime/zynq_uart_fifo_axi_rst_ps7_0_50M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'zynq_uart_fifo_axi_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/synth/zynq_uart_fifo_axi.v:498]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'zynq_uart_fifo_axi_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/synth/zynq_uart_fifo_axi.v:498]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'zynq_uart_fifo_axi_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/synth/zynq_uart_fifo_axi.v:498]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'zynq_uart_fifo_axi_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/synth/zynq_uart_fifo_axi.v:498]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_50M' of module 'zynq_uart_fifo_axi_rst_ps7_0_50M_0' has 10 connections declared, but only 6 given [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/synth/zynq_uart_fifo_axi.v:498]
INFO: [Synth 8-6157] synthesizing module 'uart_fifo_axi_hw_inst_1' [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/bd/uart_fifo_axi_hw_inst_1/synth/uart_fifo_axi_hw_inst_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'uart_fifo_axi_hw_inst_1_axi_lite_slave_0' [D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/synth_1/.Xil/Vivado-11860-DESKTOP-5CM83PC/realtime/uart_fifo_axi_hw_inst_1_axi_lite_slave_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo_axi_hw_inst_1_axi_lite_slave_0' (0#1) [D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/synth_1/.Xil/Vivado-11860-DESKTOP-5CM83PC/realtime/uart_fifo_axi_hw_inst_1_axi_lite_slave_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart_fifo_axi_hw_inst_1_baudrate_generator_0' [D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/synth_1/.Xil/Vivado-11860-DESKTOP-5CM83PC/realtime/uart_fifo_axi_hw_inst_1_baudrate_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo_axi_hw_inst_1_baudrate_generator_0' (0#1) [D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/synth_1/.Xil/Vivado-11860-DESKTOP-5CM83PC/realtime/uart_fifo_axi_hw_inst_1_baudrate_generator_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart_fifo_axi_hw_inst_1_fifo_rx_0' [D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/synth_1/.Xil/Vivado-11860-DESKTOP-5CM83PC/realtime/uart_fifo_axi_hw_inst_1_fifo_rx_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo_axi_hw_inst_1_fifo_rx_0' (0#1) [D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/synth_1/.Xil/Vivado-11860-DESKTOP-5CM83PC/realtime/uart_fifo_axi_hw_inst_1_fifo_rx_0_stub.v:6]
WARNING: [Synth 8-7071] port 'full' of module 'uart_fifo_axi_hw_inst_1_fifo_rx_0' is unconnected for instance 'fifo_rx' [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/bd/uart_fifo_axi_hw_inst_1/synth/uart_fifo_axi_hw_inst_1.v:147]
WARNING: [Synth 8-7023] instance 'fifo_rx' of module 'uart_fifo_axi_hw_inst_1_fifo_rx_0' has 8 connections declared, but only 7 given [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/bd/uart_fifo_axi_hw_inst_1/synth/uart_fifo_axi_hw_inst_1.v:147]
INFO: [Synth 8-6157] synthesizing module 'uart_fifo_axi_hw_inst_1_fifo_tx_0' [D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/synth_1/.Xil/Vivado-11860-DESKTOP-5CM83PC/realtime/uart_fifo_axi_hw_inst_1_fifo_tx_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo_axi_hw_inst_1_fifo_tx_0' (0#1) [D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/synth_1/.Xil/Vivado-11860-DESKTOP-5CM83PC/realtime/uart_fifo_axi_hw_inst_1_fifo_tx_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart_fifo_axi_hw_inst_1_not_rst_0' [D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/synth_1/.Xil/Vivado-11860-DESKTOP-5CM83PC/realtime/uart_fifo_axi_hw_inst_1_not_rst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo_axi_hw_inst_1_not_rst_0' (0#1) [D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/synth_1/.Xil/Vivado-11860-DESKTOP-5CM83PC/realtime/uart_fifo_axi_hw_inst_1_not_rst_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart_fifo_axi_hw_inst_1_uart_rx_0' [D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/synth_1/.Xil/Vivado-11860-DESKTOP-5CM83PC/realtime/uart_fifo_axi_hw_inst_1_uart_rx_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo_axi_hw_inst_1_uart_rx_0' (0#1) [D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/synth_1/.Xil/Vivado-11860-DESKTOP-5CM83PC/realtime/uart_fifo_axi_hw_inst_1_uart_rx_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart_fifo_axi_hw_inst_1_uart_tx_0' [D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/synth_1/.Xil/Vivado-11860-DESKTOP-5CM83PC/realtime/uart_fifo_axi_hw_inst_1_uart_tx_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo_axi_hw_inst_1_uart_tx_0' (0#1) [D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/synth_1/.Xil/Vivado-11860-DESKTOP-5CM83PC/realtime/uart_fifo_axi_hw_inst_1_uart_tx_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo_axi_hw_inst_1' (0#1) [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/bd/uart_fifo_axi_hw_inst_1/synth/uart_fifo_axi_hw_inst_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'zynq_uart_fifo_axi' (0#1) [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/synth/zynq_uart_fifo_axi.v:308]
INFO: [Synth 8-6155] done synthesizing module 'zynq_uart_fifo_axi_wrapper' (0#1) [D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/hdl/zynq_uart_fifo_axi_wrapper.v:13]
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[17] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[16] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[15] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[14] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[13] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[12] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[11] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[10] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[9] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[8] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[7] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[6] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[5] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[4] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[31] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[30] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[29] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[28] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[27] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[26] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[25] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[24] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[23] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[22] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[21] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[20] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[19] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[18] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[17] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[16] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[15] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[14] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[13] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[12] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[11] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[10] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[9] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[8] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[7] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[6] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[5] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[4] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1CNHSAB is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1CNHSAB is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module zynq_uart_fifo_axi_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module zynq_uart_fifo_axi_ps7_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1548.203 ; gain = 553.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1548.203 ; gain = 553.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1548.203 ; gain = 553.090
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1548.203 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/bd/uart_fifo_axi_hw_inst_1/ip/uart_fifo_axi_hw_inst_1_uart_tx_0/uart_fifo_axi_hw_inst_1_uart_tx_0/uart_fifo_axi_hw_inst_1_uart_tx_0_in_context.xdc] for cell 'zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx'
Finished Parsing XDC File [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/bd/uart_fifo_axi_hw_inst_1/ip/uart_fifo_axi_hw_inst_1_uart_tx_0/uart_fifo_axi_hw_inst_1_uart_tx_0/uart_fifo_axi_hw_inst_1_uart_tx_0_in_context.xdc] for cell 'zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx'
Parsing XDC File [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/bd/uart_fifo_axi_hw_inst_1/ip/uart_fifo_axi_hw_inst_1_baudrate_generator_0/uart_fifo_axi_hw_inst_1_baudrate_generator_0/uart_fifo_axi_hw_inst_1_baudrate_generator_0_in_context.xdc] for cell 'zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator'
Finished Parsing XDC File [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/bd/uart_fifo_axi_hw_inst_1/ip/uart_fifo_axi_hw_inst_1_baudrate_generator_0/uart_fifo_axi_hw_inst_1_baudrate_generator_0/uart_fifo_axi_hw_inst_1_baudrate_generator_0_in_context.xdc] for cell 'zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator'
Parsing XDC File [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/bd/uart_fifo_axi_hw_inst_1/ip/uart_fifo_axi_hw_inst_1_fifo_tx_0/uart_fifo_axi_hw_inst_1_fifo_tx_0/uart_fifo_axi_hw_inst_1_fifo_rx_0_in_context.xdc] for cell 'zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx'
Finished Parsing XDC File [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/bd/uart_fifo_axi_hw_inst_1/ip/uart_fifo_axi_hw_inst_1_fifo_tx_0/uart_fifo_axi_hw_inst_1_fifo_tx_0/uart_fifo_axi_hw_inst_1_fifo_rx_0_in_context.xdc] for cell 'zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx'
Parsing XDC File [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/bd/uart_fifo_axi_hw_inst_1/ip/uart_fifo_axi_hw_inst_1_uart_rx_0/uart_fifo_axi_hw_inst_1_uart_rx_0/uart_fifo_axi_hw_inst_1_uart_rx_0_in_context.xdc] for cell 'zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx'
Finished Parsing XDC File [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/bd/uart_fifo_axi_hw_inst_1/ip/uart_fifo_axi_hw_inst_1_uart_rx_0/uart_fifo_axi_hw_inst_1_uart_rx_0/uart_fifo_axi_hw_inst_1_uart_rx_0_in_context.xdc] for cell 'zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx'
Parsing XDC File [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/bd/uart_fifo_axi_hw_inst_1/ip/uart_fifo_axi_hw_inst_1_fifo_rx_0/uart_fifo_axi_hw_inst_1_fifo_rx_0/uart_fifo_axi_hw_inst_1_fifo_rx_0_in_context.xdc] for cell 'zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx'
Finished Parsing XDC File [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/bd/uart_fifo_axi_hw_inst_1/ip/uart_fifo_axi_hw_inst_1_fifo_rx_0/uart_fifo_axi_hw_inst_1_fifo_rx_0/uart_fifo_axi_hw_inst_1_fifo_rx_0_in_context.xdc] for cell 'zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx'
Parsing XDC File [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/bd/uart_fifo_axi_hw_inst_1/ip/uart_fifo_axi_hw_inst_1_axi_lite_slave_0/uart_fifo_axi_hw_inst_1_axi_lite_slave_0/uart_fifo_axi_hw_inst_1_axi_lite_slave_0_in_context.xdc] for cell 'zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/axi_lite_slave'
Finished Parsing XDC File [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/bd/uart_fifo_axi_hw_inst_1/ip/uart_fifo_axi_hw_inst_1_axi_lite_slave_0/uart_fifo_axi_hw_inst_1_axi_lite_slave_0/uart_fifo_axi_hw_inst_1_axi_lite_slave_0_in_context.xdc] for cell 'zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/axi_lite_slave'
Parsing XDC File [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/bd/uart_fifo_axi_hw_inst_1/ip/uart_fifo_axi_hw_inst_1_not_rst_0/uart_fifo_axi_hw_inst_1_not_rst_0/uart_fifo_axi_util_vector_logic_0_0_in_context.xdc] for cell 'zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst'
Finished Parsing XDC File [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/bd/uart_fifo_axi_hw_inst_1/ip/uart_fifo_axi_hw_inst_1_not_rst_0/uart_fifo_axi_hw_inst_1_not_rst_0/uart_fifo_axi_util_vector_logic_0_0_in_context.xdc] for cell 'zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst'
Parsing XDC File [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc] for cell 'zynq_uart_fifo_axi_i/processing_system7_0'
Finished Parsing XDC File [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc] for cell 'zynq_uart_fifo_axi_i/processing_system7_0'
Parsing XDC File [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_auto_pc_0/zynq_uart_fifo_axi_auto_pc_0/zynq_uart_fifo_axi_auto_pc_0_in_context.xdc] for cell 'zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_auto_pc_0/zynq_uart_fifo_axi_auto_pc_0/zynq_uart_fifo_axi_auto_pc_0_in_context.xdc] for cell 'zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_rst_ps7_0_50M_0/zynq_uart_fifo_axi_rst_ps7_0_50M_0/zynq_uart_fifo_axi_rst_ps7_0_50M_0_in_context.xdc] for cell 'zynq_uart_fifo_axi_i/rst_ps7_0_50M'
Finished Parsing XDC File [d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_rst_ps7_0_50M_0/zynq_uart_fifo_axi_rst_ps7_0_50M_0/zynq_uart_fifo_axi_rst_ps7_0_50M_0_in_context.xdc] for cell 'zynq_uart_fifo_axi_i/rst_ps7_0_50M'
Parsing XDC File [D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.srcs/constrs_1/new/my_xdc.xdc]
Finished Parsing XDC File [D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.srcs/constrs_1/new/my_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.srcs/constrs_1/new/my_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zynq_uart_fifo_axi_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zynq_uart_fifo_axi_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1548.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1548.203 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1548.203 ; gain = 553.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1548.203 ; gain = 553.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  d:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ip/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0/zynq_uart_fifo_axi_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_uart_fifo_axi_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_uart_fifo_axi_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_uart_fifo_axi_i/ps7_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_uart_fifo_axi_i/rst_ps7_0_50M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/axi_lite_slave. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1548.203 ; gain = 553.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1548.203 ; gain = 553.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[17] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[16] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[15] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[14] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[13] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[12] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[11] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[10] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[9] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[8] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[7] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[6] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[5] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[4] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[31] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[30] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[29] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[28] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[27] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[26] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[25] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[24] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[23] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[22] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[21] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[20] in module uart_fifo_axi_hw_inst_1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1548.203 ; gain = 553.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1548.203 ; gain = 553.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1548.203 ; gain = 553.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1548.203 ; gain = 553.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1548.203 ; gain = 553.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1548.203 ; gain = 553.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1548.203 ; gain = 553.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1548.203 ; gain = 553.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1548.203 ; gain = 553.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1548.203 ; gain = 553.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------------------+----------+
|      |BlackBox name                                |Instances |
+------+---------------------------------------------+----------+
|1     |zynq_uart_fifo_axi_auto_pc_0                 |         1|
|2     |uart_fifo_axi_hw_inst_1_axi_lite_slave_0     |         1|
|3     |uart_fifo_axi_hw_inst_1_baudrate_generator_0 |         1|
|4     |uart_fifo_axi_hw_inst_1_fifo_rx_0            |         1|
|5     |uart_fifo_axi_hw_inst_1_fifo_tx_0            |         1|
|6     |uart_fifo_axi_hw_inst_1_not_rst_0            |         1|
|7     |uart_fifo_axi_hw_inst_1_uart_rx_0            |         1|
|8     |uart_fifo_axi_hw_inst_1_uart_tx_0            |         1|
|9     |zynq_uart_fifo_axi_processing_system7_0_0    |         1|
|10    |zynq_uart_fifo_axi_rst_ps7_0_50M_0           |         1|
+------+---------------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------------+------+
|      |Cell                                       |Count |
+------+-------------------------------------------+------+
|1     |uart_fifo_axi_hw_inst_1_axi_lite_slave     |     1|
|2     |uart_fifo_axi_hw_inst_1_baudrate_generator |     1|
|3     |uart_fifo_axi_hw_inst_1_fifo_rx            |     1|
|4     |uart_fifo_axi_hw_inst_1_fifo_tx            |     1|
|5     |uart_fifo_axi_hw_inst_1_not_rst            |     1|
|6     |uart_fifo_axi_hw_inst_1_uart_rx            |     1|
|7     |uart_fifo_axi_hw_inst_1_uart_tx            |     1|
|8     |zynq_uart_fifo_axi_auto_pc                 |     1|
|9     |zynq_uart_fifo_axi_processing_system7_0    |     1|
|10    |zynq_uart_fifo_axi_rst_ps7_0_50M           |     1|
|11    |IBUF                                       |     1|
|12    |OBUF                                       |     1|
+------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1548.203 ; gain = 553.090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 61 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 1548.203 ; gain = 553.090
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1548.203 ; gain = 553.090
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1558.688 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1564.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 42a025c3
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1564.281 ; gain = 1003.277
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1564.281 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.runs/synth_1/zynq_uart_fifo_axi_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zynq_uart_fifo_axi_wrapper_utilization_synth.rpt -pb zynq_uart_fifo_axi_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan  7 16:30:08 2025...
