

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Thu Mar  5 11:41:15 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        dct
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35tcpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.608|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  59857|  59857|  59857|  59857|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                     |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  59856|  59856|      7482|          -|          -|     8|    no    |
        | + Loop 1.1          |   7480|   7480|       935|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1      |    920|    920|       115|          -|          -|     8|    no    |
        |   +++ Loop 1.1.1.1  |    112|    112|        14|          -|          -|     8|    no    |
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    298|
|FIFO             |        -|      -|      -|      -|
|Instance         |        4|     16|   1089|    886|
|Memory           |        1|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    278|
|Register         |        -|      -|    405|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        5|     16|   1494|   1462|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     90|  41600|  20800|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        5|     17|      3|      7|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |dct_AXILiteS_s_axi_U     |dct_AXILiteS_s_axi    |        4|      0|  196|  180|
    |dct_dmul_64ns_64nfYi_U5  |dct_dmul_64ns_64nfYi  |        0|     11|  317|  204|
    |dct_fadd_32ns_32nbkb_U1  |dct_fadd_32ns_32nbkb  |        0|      2|  205|  205|
    |dct_fmul_32ns_32ncud_U2  |dct_fmul_32ns_32ncud  |        0|      3|  143|  140|
    |dct_fpext_32ns_64eOg_U4  |dct_fpext_32ns_64eOg  |        0|      0|  100|   54|
    |dct_fptrunc_64ns_dEe_U3  |dct_fptrunc_64ns_dEe  |        0|      0|  128|  103|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        4|     16| 1089|  886|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+----------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |     Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------+---------+---+----+------+-----+------+-------------+
    |constant_r_U  |dct_constant_r  |        1|  0|   0|    64|   32|     1|         2048|
    +--------------+----------------+---------+---+----+------+-----+------+-------------+
    |Total         |                |        1|  0|   0|    64|   32|     1|         2048|
    +--------------+----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_213_p2        |     +    |      0|  0|  13|           4|           1|
    |j_1_fu_255_p2        |     +    |      0|  0|  13|           4|           1|
    |tmp_12_fu_299_p2     |     +    |      0|  0|  15|           6|           6|
    |tmp_14_fu_343_p2     |     +    |      0|  0|  15|           6|           6|
    |tmp_17_fu_353_p2     |     +    |      0|  0|  15|           6|           6|
    |tmp_2_fu_316_p2      |     +    |      0|  0|  15|           6|           6|
    |x_1_fu_289_p2        |     +    |      0|  0|  13|           4|           1|
    |y_1_fu_337_p2        |     +    |      0|  0|  13|           4|           1|
    |exitcond1_fu_283_p2  |   icmp   |      0|  0|  11|           4|           5|
    |exitcond2_fu_249_p2  |   icmp   |      0|  0|  11|           4|           5|
    |exitcond3_fu_207_p2  |   icmp   |      0|  0|  11|           4|           5|
    |exitcond_fu_331_p2   |   icmp   |      0|  0|  11|           4|           5|
    |tmp_6_fu_261_p2      |   icmp   |      0|  0|   9|           4|           1|
    |tmp_fu_219_p2        |   icmp   |      0|  0|   9|           4|           1|
    |tmp_5_fu_237_p3      |  select  |      0|  0|  62|           1|          62|
    |tmp_9_fu_309_p3      |  select  |      0|  0|  62|           1|          62|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 298|          66|         174|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm            |  149|         33|    1|         33|
    |constant_r_address0  |   15|          3|    6|         18|
    |ds_1_reg_150         |    9|          2|   32|         64|
    |ds_reg_127           |    9|          2|   32|         64|
    |grp_fu_178_p0        |   15|          3|   32|         96|
    |grp_fu_178_p1        |   15|          3|   32|         96|
    |grp_fu_191_p0        |   15|          3|   64|        192|
    |grp_fu_191_p1        |   15|          3|   64|        192|
    |i_reg_105            |    9|          2|    4|          8|
    |j_reg_116            |    9|          2|    4|          8|
    |x_reg_139            |    9|          2|    4|          8|
    |y_reg_162            |    9|          2|    4|          8|
    +---------------------+-----+-----------+-----+-----------+
    |Total                |  278|         60|  279|        787|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  32|   0|   32|          0|
    |constant_load_1_reg_474  |  32|   0|   32|          0|
    |constant_load_reg_441    |  32|   0|   32|          0|
    |ds_1_reg_150             |  32|   0|   32|          0|
    |ds_reg_127               |  32|   0|   32|          0|
    |i_1_reg_369              |   4|   0|    4|          0|
    |i_reg_105                |   4|   0|    4|          0|
    |j_1_reg_393              |   4|   0|    4|          0|
    |j_cast3_reg_385          |   4|   0|    6|          2|
    |j_reg_116                |   4|   0|    4|          0|
    |reg_195                  |  32|   0|   32|          0|
    |reg_201                  |  64|   0|   64|          0|
    |tmp_11_reg_436           |   3|   0|    6|          3|
    |tmp_17_reg_459           |   6|   0|    6|          0|
    |tmp_1_reg_374            |   3|   0|    6|          3|
    |tmp_22_reg_416           |   3|   0|    3|          0|
    |tmp_2_reg_431            |   6|   0|    6|          0|
    |tmp_4_reg_484            |  64|   0|   64|          0|
    |tmp_5_reg_380            |  12|   0|   64|         52|
    |tmp_6_reg_398            |   1|   0|    1|          0|
    |tmp_9_reg_426            |  12|   0|   64|         52|
    |tmp_s_reg_403            |   3|   0|    6|          3|
    |x_1_reg_411              |   4|   0|    4|          0|
    |x_reg_139                |   4|   0|    4|          0|
    |y_1_reg_449              |   4|   0|    4|          0|
    |y_reg_162                |   4|   0|    4|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 405|   0|  520|        115|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWADDR   |  in |   10|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARADDR   |  in |   10|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|ap_clk                  |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      dct     | return value |
|interrupt               | out |    1| ap_ctrl_hs |      dct     | return value |
+------------------------+-----+-----+------------+--------------+--------------+

