
*** Running vivado
    with args -log Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Module.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Module.tcl -notrace
Command: synth_design -top Module -part xa7a100tcsg324-1I
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a100t'
INFO: [Device 21-403] Loading part xa7a100tcsg324-1I
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4188 
WARNING: [Synth 8-2611] redeclaration of ansi port out_state is not allowed [M:/2010/Vivado_2_kurs_schem/IVBO-01/Belov/project_2/project_2.srcs/sources_1/new/Module.v:47]
WARNING: [Synth 8-976] out_state has already been declared [M:/2010/Vivado_2_kurs_schem/IVBO-01/Belov/project_2/project_2.srcs/sources_1/new/Module.v:47]
WARNING: [Synth 8-2654] second declaration of out_state ignored [M:/2010/Vivado_2_kurs_schem/IVBO-01/Belov/project_2/project_2.srcs/sources_1/new/Module.v:47]
INFO: [Synth 8-994] out_state is declared here [M:/2010/Vivado_2_kurs_schem/IVBO-01/Belov/project_2/project_2.srcs/sources_1/new/Module.v:13]
WARNING: [Synth 8-6901] identifier 'for_a' is used before its declaration [M:/2010/Vivado_2_kurs_schem/IVBO-01/Belov/project_2/project_2.srcs/sources_1/new/Module.v:22]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 815.609 ; gain = 183.332
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Module' [M:/2010/Vivado_2_kurs_schem/IVBO-01/Belov/project_2/project_2.srcs/sources_1/new/Module.v:2]
INFO: [Synth 8-6157] synthesizing module 'Div_clk' [M:/2010/Vivado_2_kurs_schem/IVBO-01/Belov/project_2/project_2.srcs/sources_1/new/Div_clk.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Div_clk' (1#1) [M:/2010/Vivado_2_kurs_schem/IVBO-01/Belov/project_2/project_2.srcs/sources_1/new/Div_clk.v:2]
INFO: [Synth 8-6157] synthesizing module 'Counter' [M:/2010/Vivado_2_kurs_schem/IVBO-01/Belov/project_2/project_2.srcs/sources_1/new/Counter.v:3]
	Parameter mod bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Counter' (2#1) [M:/2010/Vivado_2_kurs_schem/IVBO-01/Belov/project_2/project_2.srcs/sources_1/new/Counter.v:3]
WARNING: [Synth 8-689] width (3) of port connection 'f' does not match port width (4) of module 'Counter' [M:/2010/Vivado_2_kurs_schem/IVBO-01/Belov/project_2/project_2.srcs/sources_1/new/Module.v:32]
INFO: [Synth 8-6157] synthesizing module 'Indicator' [M:/2010/Vivado_2_kurs_schem/IVBO-01/Belov/project_2/project_2.srcs/sources_1/new/Indicator.v:3]
INFO: [Synth 8-226] default block is never used [M:/2010/Vivado_2_kurs_schem/IVBO-01/Belov/project_2/project_2.srcs/sources_1/new/Indicator.v:15]
INFO: [Synth 8-6155] done synthesizing module 'Indicator' (3#1) [M:/2010/Vivado_2_kurs_schem/IVBO-01/Belov/project_2/project_2.srcs/sources_1/new/Indicator.v:3]
INFO: [Synth 8-6157] synthesizing module 'Contact_bounce_destroyer' [M:/2010/Vivado_2_kurs_schem/IVBO-01/Belov/project_2/project_2.srcs/sources_1/new/Contact_bounce_destroyer.v:3]
INFO: [Synth 8-6157] synthesizing module 'Synchronizer' [M:/2010/Vivado_2_kurs_schem/IVBO-01/Belov/project_2/project_2.srcs/sources_1/new/Synchronizer.v:3]
INFO: [Synth 8-6157] synthesizing module 'D_trigger' [M:/2010/Vivado_2_kurs_schem/IVBO-01/Belov/project_2/project_2.srcs/sources_1/new/D_trigger.v:3]
INFO: [Synth 8-6155] done synthesizing module 'D_trigger' (4#1) [M:/2010/Vivado_2_kurs_schem/IVBO-01/Belov/project_2/project_2.srcs/sources_1/new/D_trigger.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Synchronizer' (5#1) [M:/2010/Vivado_2_kurs_schem/IVBO-01/Belov/project_2/project_2.srcs/sources_1/new/Synchronizer.v:3]
INFO: [Synth 8-6157] synthesizing module 'Counter__parameterized0' [M:/2010/Vivado_2_kurs_schem/IVBO-01/Belov/project_2/project_2.srcs/sources_1/new/Counter.v:3]
	Parameter mod bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Counter__parameterized0' (5#1) [M:/2010/Vivado_2_kurs_schem/IVBO-01/Belov/project_2/project_2.srcs/sources_1/new/Counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Contact_bounce_destroyer' (6#1) [M:/2010/Vivado_2_kurs_schem/IVBO-01/Belov/project_2/project_2.srcs/sources_1/new/Contact_bounce_destroyer.v:3]
INFO: [Synth 8-6157] synthesizing module 'StateMachine' [M:/2010/Vivado_2_kurs_schem/IVBO-01/Belov/project_2/project_2.srcs/sources_1/new/StateMachine.v:2]
INFO: [Synth 8-226] default block is never used [M:/2010/Vivado_2_kurs_schem/IVBO-01/Belov/project_2/project_2.srcs/sources_1/new/StateMachine.v:17]
INFO: [Synth 8-226] default block is never used [M:/2010/Vivado_2_kurs_schem/IVBO-01/Belov/project_2/project_2.srcs/sources_1/new/StateMachine.v:30]
INFO: [Synth 8-226] default block is never used [M:/2010/Vivado_2_kurs_schem/IVBO-01/Belov/project_2/project_2.srcs/sources_1/new/StateMachine.v:44]
INFO: [Synth 8-226] default block is never used [M:/2010/Vivado_2_kurs_schem/IVBO-01/Belov/project_2/project_2.srcs/sources_1/new/StateMachine.v:58]
INFO: [Synth 8-226] default block is never used [M:/2010/Vivado_2_kurs_schem/IVBO-01/Belov/project_2/project_2.srcs/sources_1/new/StateMachine.v:68]
INFO: [Synth 8-226] default block is never used [M:/2010/Vivado_2_kurs_schem/IVBO-01/Belov/project_2/project_2.srcs/sources_1/new/StateMachine.v:81]
INFO: [Synth 8-226] default block is never used [M:/2010/Vivado_2_kurs_schem/IVBO-01/Belov/project_2/project_2.srcs/sources_1/new/StateMachine.v:95]
INFO: [Synth 8-226] default block is never used [M:/2010/Vivado_2_kurs_schem/IVBO-01/Belov/project_2/project_2.srcs/sources_1/new/StateMachine.v:112]
INFO: [Synth 8-6155] done synthesizing module 'StateMachine' (7#1) [M:/2010/Vivado_2_kurs_schem/IVBO-01/Belov/project_2/project_2.srcs/sources_1/new/StateMachine.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Module' (8#1) [M:/2010/Vivado_2_kurs_schem/IVBO-01/Belov/project_2/project_2.srcs/sources_1/new/Module.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 853.277 ; gain = 221.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 853.277 ; gain = 221.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 853.277 ; gain = 221.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [M:/2010/Vivado_2_kurs_schem/IVBO-01/Belov/project_2/project_2.srcs/constrs_1/new/Dev.xdc]
Finished Parsing XDC File [M:/2010/Vivado_2_kurs_schem/IVBO-01/Belov/project_2/project_2.srcs/constrs_1/new/Dev.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [M:/2010/Vivado_2_kurs_schem/IVBO-01/Belov/project_2/project_2.srcs/constrs_1/new/Dev.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 983.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 983.762 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 983.762 ; gain = 351.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a100tcsg324-1I
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 983.762 ; gain = 351.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 983.762 ; gain = 351.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 983.762 ; gain = 351.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Module 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module Indicator 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module D_trigger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module Contact_bounce_destroyer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module StateMachine 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'memory_reg[0]' (FDE) to 'memory_reg[15]'
INFO: [Synth 8-3886] merging instance 'memory_reg[1]' (FDE) to 'memory_reg[15]'
INFO: [Synth 8-3886] merging instance 'memory_reg[2]' (FDE) to 'memory_reg[15]'
INFO: [Synth 8-3886] merging instance 'memory_reg[3]' (FDE) to 'memory_reg[15]'
INFO: [Synth 8-3886] merging instance 'memory_reg[4]' (FDE) to 'memory_reg[15]'
INFO: [Synth 8-3886] merging instance 'memory_reg[5]' (FDE) to 'memory_reg[15]'
INFO: [Synth 8-3886] merging instance 'memory_reg[6]' (FDE) to 'memory_reg[15]'
INFO: [Synth 8-3886] merging instance 'memory_reg[7]' (FDE) to 'memory_reg[15]'
INFO: [Synth 8-3886] merging instance 'memory_reg[8]' (FDE) to 'memory_reg[15]'
INFO: [Synth 8-3886] merging instance 'memory_reg[9]' (FDE) to 'memory_reg[15]'
INFO: [Synth 8-3886] merging instance 'memory_reg[10]' (FDE) to 'memory_reg[15]'
INFO: [Synth 8-3886] merging instance 'memory_reg[11]' (FDE) to 'memory_reg[15]'
INFO: [Synth 8-3886] merging instance 'memory_reg[12]' (FDE) to 'memory_reg[15]'
INFO: [Synth 8-3886] merging instance 'memory_reg[13]' (FDE) to 'memory_reg[15]'
INFO: [Synth 8-3886] merging instance 'memory_reg[14]' (FDE) to 'memory_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[15] )
INFO: [Synth 8-3886] merging instance 'memory_reg[16]' (FDE) to 'memory_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_reg[17]' (FDE) to 'memory_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_reg[18]' (FDE) to 'memory_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_reg[19]' (FDE) to 'memory_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_reg[20]' (FDE) to 'memory_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_reg[21]' (FDE) to 'memory_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_reg[22]' (FDE) to 'memory_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_reg[23]' (FDE) to 'memory_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_reg[24]' (FDE) to 'memory_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_reg[25]' (FDE) to 'memory_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_reg[26]' (FDE) to 'memory_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_reg[27]' (FDE) to 'memory_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_reg[28]' (FDE) to 'memory_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_reg[29]' (FDE) to 'memory_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_reg[30]' (FDE) to 'memory_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_reg[31]' (FDE) to 'memory_reg[15]'
INFO: [Synth 8-3886] merging instance 'out_value_temp_reg[0]' (FD) to 'out_value_temp_reg[1]'
INFO: [Synth 8-3886] merging instance 'out_value_temp_reg[1]' (FD) to 'out_value_temp_reg[2]'
INFO: [Synth 8-3886] merging instance 'out_value_temp_reg[2]' (FD) to 'out_value_temp_reg[3]'
INFO: [Synth 8-3886] merging instance 'out_value_temp_reg[3]' (FD) to 'out_value_temp_reg[4]'
INFO: [Synth 8-3886] merging instance 'out_value_temp_reg[4]' (FD) to 'out_value_temp_reg[5]'
INFO: [Synth 8-3886] merging instance 'out_value_temp_reg[5]' (FD) to 'out_value_temp_reg[6]'
INFO: [Synth 8-3886] merging instance 'out_value_temp_reg[6]' (FD) to 'out_value_temp_reg[7]'
INFO: [Synth 8-3886] merging instance 'out_value_temp_reg[7]' (FD) to 'out_value_temp_reg[8]'
INFO: [Synth 8-3886] merging instance 'out_value_temp_reg[8]' (FD) to 'out_value_temp_reg[9]'
INFO: [Synth 8-3886] merging instance 'out_value_temp_reg[9]' (FD) to 'out_value_temp_reg[10]'
INFO: [Synth 8-3886] merging instance 'out_value_temp_reg[10]' (FD) to 'out_value_temp_reg[11]'
INFO: [Synth 8-3886] merging instance 'out_value_temp_reg[11]' (FD) to 'out_value_temp_reg[12]'
INFO: [Synth 8-3886] merging instance 'out_value_temp_reg[12]' (FD) to 'out_value_temp_reg[13]'
INFO: [Synth 8-3886] merging instance 'out_value_temp_reg[13]' (FD) to 'out_value_temp_reg[14]'
INFO: [Synth 8-3886] merging instance 'out_value_temp_reg[14]' (FD) to 'out_value_temp_reg[15]'
INFO: [Synth 8-3886] merging instance 'out_value_prev_reg[0]' (FD) to 'out_value_prev_reg[15]'
INFO: [Synth 8-3886] merging instance 'out_value_prev_reg[1]' (FD) to 'out_value_prev_reg[15]'
INFO: [Synth 8-3886] merging instance 'out_value_prev_reg[2]' (FD) to 'out_value_prev_reg[15]'
INFO: [Synth 8-3886] merging instance 'out_value_prev_reg[3]' (FD) to 'out_value_prev_reg[15]'
INFO: [Synth 8-3886] merging instance 'out_value_prev_reg[4]' (FD) to 'out_value_prev_reg[15]'
INFO: [Synth 8-3886] merging instance 'out_value_prev_reg[5]' (FD) to 'out_value_prev_reg[15]'
INFO: [Synth 8-3886] merging instance 'out_value_prev_reg[6]' (FD) to 'out_value_prev_reg[15]'
INFO: [Synth 8-3886] merging instance 'out_value_prev_reg[7]' (FD) to 'out_value_prev_reg[15]'
INFO: [Synth 8-3886] merging instance 'out_value_prev_reg[8]' (FD) to 'out_value_prev_reg[15]'
INFO: [Synth 8-3886] merging instance 'out_value_prev_reg[9]' (FD) to 'out_value_prev_reg[15]'
INFO: [Synth 8-3886] merging instance 'out_value_prev_reg[10]' (FD) to 'out_value_prev_reg[15]'
INFO: [Synth 8-3886] merging instance 'out_value_prev_reg[11]' (FD) to 'out_value_prev_reg[15]'
INFO: [Synth 8-3886] merging instance 'out_value_prev_reg[12]' (FD) to 'out_value_prev_reg[15]'
INFO: [Synth 8-3886] merging instance 'out_value_prev_reg[13]' (FD) to 'out_value_prev_reg[15]'
INFO: [Synth 8-3886] merging instance 'out_value_prev_reg[14]' (FD) to 'out_value_prev_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_reg[15] )
INFO: [Synth 8-3886] merging instance 'indicator/SEG_reg[0]' (FD) to 'indicator/SEG_reg[5]'
INFO: [Synth 8-3886] merging instance 'indicator/SEG_reg[1]' (FD) to 'indicator/SEG_reg[2]'
INFO: [Synth 8-3886] merging instance 'indicator/SEG_reg[2]' (FD) to 'indicator/SEG_reg[3]'
INFO: [Synth 8-3886] merging instance 'indicator/SEG_reg[4]' (FD) to 'indicator/SEG_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\indicator/SEG_reg[5] )
INFO: [Synth 8-3886] merging instance 'out_value_temp_reg[15]' (FD) to 'out_value_prev_reg[15]'
INFO: [Synth 8-3886] merging instance 'SEG_reg[0]' (FD) to 'SEG_reg[5]'
INFO: [Synth 8-3886] merging instance 'SEG_reg[1]' (FD) to 'SEG_reg[2]'
INFO: [Synth 8-3886] merging instance 'SEG_reg[2]' (FD) to 'SEG_reg[3]'
INFO: [Synth 8-3886] merging instance 'SEG_reg[4]' (FD) to 'SEG_reg[5]'
INFO: [Synth 8-3886] merging instance 'indicator/SEG_reg[5]' (FD) to 'indicator/SEG_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\indicator/SEG_reg[3] )
INFO: [Synth 8-3886] merging instance 'indicator/SEG_reg[6]' (FD) to 'indicator/SEG_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_value_prev_reg[15] )
INFO: [Synth 8-3886] merging instance 'SEG_reg[3]' (FD) to 'SEG_reg[5]'
INFO: [Synth 8-3886] merging instance 'SEG_reg[6]' (FD) to 'SEG_reg[7]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 983.762 ; gain = 351.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 983.762 ; gain = 351.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 983.762 ; gain = 351.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 984.969 ; gain = 352.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 990.715 ; gain = 358.438
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 990.715 ; gain = 358.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 990.715 ; gain = 358.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 990.715 ; gain = 358.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 990.715 ; gain = 358.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 990.715 ; gain = 358.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     3|
|3     |LUT1   |     4|
|4     |LUT2   |     3|
|5     |LUT3   |    10|
|6     |LUT4   |     4|
|7     |LUT5   |     2|
|8     |LUT6   |     5|
|9     |FDRE   |    40|
|10    |IBUF   |     5|
|11    |OBUF   |    53|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------+-------------------------+------+
|      |Instance                  |Module                   |Cells |
+------+--------------------------+-------------------------+------+
|1     |top                       |                         |   131|
|2     |  but_reset               |Contact_bounce_destroyer |    16|
|3     |    OUT_SIGNAL_ENABLE_reg |D_trigger                |     1|
|4     |    OUT_SIGNAL_reg        |D_trigger_0              |     1|
|5     |    count                 |Counter__parameterized0  |    11|
|6     |    sync                  |Synchronizer             |     3|
|7     |      D1                  |D_trigger_1              |     1|
|8     |      D2                  |D_trigger_2              |     2|
|9     |  ctr                     |Counter                  |    17|
|10    |  div                     |Div_clk                  |    13|
|11    |  indicator               |Indicator                |     1|
|12    |  st_machine              |StateMachine             |     9|
+------+--------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 990.715 ; gain = 358.438
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 990.715 ; gain = 227.953
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 990.715 ; gain = 358.438
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1009.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
119 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1009.793 ; gain = 655.523
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1009.793 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'M:/2010/Vivado_2_kurs_schem/IVBO-01/Belov/project_2/project_2.runs/synth_1/Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Module_utilization_synth.rpt -pb Module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun  4 13:48:43 2022...
