{
  "module_name": "tag_qca.h",
  "hash_id": "9b0d6bd0c55c42db8c773f7e96dacb7b77b682d6884d6f00bb5d5d44c205d0b5",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/dsa/tag_qca.h",
  "human_readable_source": " \n\n#ifndef __TAG_QCA_H\n#define __TAG_QCA_H\n\n#include <linux/types.h>\n\nstruct dsa_switch;\nstruct sk_buff;\n\n#define QCA_HDR_LEN\t2\n#define QCA_HDR_VERSION\t0x2\n\n#define QCA_HDR_RECV_VERSION\t\tGENMASK(15, 14)\n#define QCA_HDR_RECV_PRIORITY\t\tGENMASK(13, 11)\n#define QCA_HDR_RECV_TYPE\t\tGENMASK(10, 6)\n#define QCA_HDR_RECV_FRAME_IS_TAGGED\tBIT(3)\n#define QCA_HDR_RECV_SOURCE_PORT\tGENMASK(2, 0)\n\n \n#define QCA_HDR_RECV_TYPE_NORMAL\t0x0\n#define QCA_HDR_RECV_TYPE_MIB\t\t0x1\n#define QCA_HDR_RECV_TYPE_RW_REG_ACK\t0x2\n\n#define QCA_HDR_XMIT_VERSION\t\tGENMASK(15, 14)\n#define QCA_HDR_XMIT_PRIORITY\t\tGENMASK(13, 11)\n#define QCA_HDR_XMIT_CONTROL\t\tGENMASK(10, 8)\n#define QCA_HDR_XMIT_FROM_CPU\t\tBIT(7)\n#define QCA_HDR_XMIT_DP_BIT\t\tGENMASK(6, 0)\n\n \n#define QCA_HDR_XMIT_TYPE_NORMAL\t0x0\n#define QCA_HDR_XMIT_TYPE_RW_REG\t0x1\n\n \n#define QCA_HDR_MGMT_CHECK_CODE_VAL\t0x5\n\n \n#define QCA_HDR_MGMT_SEQ_LEN\t\t4  \n#define QCA_HDR_MGMT_COMMAND_LEN\t4  \n#define QCA_HDR_MGMT_DATA1_LEN\t\t4  \n#define QCA_HDR_MGMT_HEADER_LEN\t\t(QCA_HDR_MGMT_SEQ_LEN + \\\n\t\t\t\t\tQCA_HDR_MGMT_COMMAND_LEN + \\\n\t\t\t\t\tQCA_HDR_MGMT_DATA1_LEN)\n\n#define QCA_HDR_MGMT_DATA2_LEN\t\t28  \n#define QCA_HDR_MGMT_PADDING_LEN\t18  \n\n#define QCA_HDR_MGMT_PKT_LEN\t\t(QCA_HDR_MGMT_HEADER_LEN + \\\n\t\t\t\t\tQCA_HDR_LEN + \\\n\t\t\t\t\tQCA_HDR_MGMT_DATA2_LEN + \\\n\t\t\t\t\tQCA_HDR_MGMT_PADDING_LEN)\n\n#define QCA_HDR_MGMT_SEQ_NUM\t\tGENMASK(31, 0)   \n#define QCA_HDR_MGMT_CHECK_CODE\t\tGENMASK(31, 29)  \n#define QCA_HDR_MGMT_CMD\t\tBIT(28)\t\t \n#define QCA_HDR_MGMT_LENGTH\t\tGENMASK(23, 20)  \n#define QCA_HDR_MGMT_ADDR\t\tGENMASK(18, 0)   \n\n \nstruct qca_mgmt_ethhdr {\n\t__le32 command;\t\t \n\t__le32 seq;\t\t \n\t__le32 mdio_data;\t\t \n\t__be16 hdr;\t\t \n} __packed;\n\nenum mdio_cmd {\n\tMDIO_WRITE = 0x0,\n\tMDIO_READ\n};\n\nstruct mib_ethhdr {\n\t__le32 data[3];\t\t \n\t__be16 hdr;\t\t \n} __packed;\n\nstruct qca_tagger_data {\n\tvoid (*rw_reg_ack_handler)(struct dsa_switch *ds,\n\t\t\t\t   struct sk_buff *skb);\n\tvoid (*mib_autocast_handler)(struct dsa_switch *ds,\n\t\t\t\t     struct sk_buff *skb);\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}