[Benchmarks] set sniper output to rundi /scratch/miz087/results/cross_mix_10us_10_splash2_radiosity_large
/scratch/miz087/results/cross_mix_10us_10_splash2_radiosity_large
[SPLASH] Benchmarks to run: radiosity

[SPLASH] [========== Running benchmark radiosity ==========]
[SPLASH] Setting up run directory: /scratch/miz087/results/cross_mix_10us_10_splash2_radiosity_large
[SPLASH] Running 'SNIPER_APP_LD_PRELOAD=$LD_PRELOAD; unset LD_PRELOAD; /home_masters/miz087/workplace/micro_exp/run-sniper -n 4 -m 'localhost' -d '/scratch/miz087/results/cross_mix_10us_10_splash2_radiosity_large' -sthermalstats --power -c gainestown_cache --roi --curdir=/home_masters/miz087/workplace/micro_exp/benchmarks  --  /home_masters/miz087/workplace/micro_exp/benchmarks/splash2/splash2/codes/apps/radiosity/RADIOSITY -p 4 -room -batch':
[SPLASH] [---------- Beginning of output ----------]
[SNIPER] Start
----------BEGIN_INIT_STATS_MANAGER------------
----------END_INIT_STATS_MANAGER------------
Normal Cache Total set: 524288
now initialize a stacked dram unison cache
Executing Python script /scratch/miz087/results/cross_mix_10us_10_splash2_radiosity_large/sim.scripts.py
[SNIPER] --------------------------------------------------------------------------------
[SNIPER] Sniper using Pin frontend
[SNIPER] Running pre-ROI region in  CACHE_ONLY mode
[SNIPER] Running application ROI in DETAILED mode
[SNIPER] Running post-ROI region in FAST_FORWARD mode
[SNIPER] --------------------------------------------------------------------------------
[HOOKS] Entering ROI
[SNIPER] Enabling performance models
[SNIPER] Setting instrumentation mode to DETAILED
[SNIPER] Disabling performance models
[SNIPER] Leaving ROI after 14585.78 seconds
[SNIPER] Simulated 7907.8M instructions, 1858.8M cycles, 4.25 IPC
[SNIPER] Simulation speed 543.2 KIPS (135.8 KIPS / target core - 7363.6ns/instr)
[SNIPER] Sampling: executed 99.50% of simulated time in detailed mode
[SNIPER] Setting instrumentation mode to FAST_FORWARD
[HOOKS] Leaving ROI
TIMING STATISTICS MEASURED BY MAIN PROCESS:
	Overall start time	    1491119705599236
	Overall end time	    1491134290495222
	Total time with initialization	         14584895986
	Total time without initialization	         14542162184
Rasiosity Statistics

    Histogram of interactions/elem
	 Interactions  Occurrence
	 -------------------------------
	 (Over 100)      256 (86718.515625)
	    100          1 (1345.461182)
	    98          3 (18481.357422)
	    96          1 (4036.006348)
	    95          1 (14858.612305)
	    94          3 (64629.949219)
	    92          2 (25038.226562)
	    91          1 (7623.520020)
	    90          1 (28252.785156)
	    89          6 (33912.746094)
	    88          1 (9905.465820)
	    83          2 (22679.857422)
	    82          2 (1989.850464)
	    81          3 (28409.765625)
	    80          1 (7623.680664)
	    79          1 (9905.674805)
	    78          3 (20202.712891)
	    77          2 (42054.523438)
	    76          1 (3241.141113)
	    75          3 (14767.054688)
	    73          1 (1912.578857)
	    71          2 (170766.843750)
	    70          3 (12253.742188)
	    68          1 (338800.843750)
	    67          1 (1269.472900)
	    64          1 (338800.843750)
	    63          3 (2658.762939)
	    62          2 (170895.359375)
	    61          4 (87163.703125)
	    60          2 (178880.671875)
	    59          1 (5359.627441)
	    58          1 (338800.843750)
	    57          3 (2244.462158)
	    56          1 (3587.570068)
	    55          2 (670.807739)
	    54          2 (212625.531250)
	    53          1 (340200.843750)
	    52          4 (288269.187500)
	    51          1 (133874.281250)
	    50          2 (43651.148438)
	    49          2 (87548.453125)
	    48          4 (151336.109375)
	    47          3 (67535.015625)
	    45          1 (340200.843750)
	    44          3 (60652.921875)
	    43          3 (338800.843750)
	    42          5 (97509.296875)
	    41          5 (126410.187500)
	    40          3 (263478.093750)
	    39          5 (102702.507812)
	    38          7 (37851.914062)
	    37          13 (97185.921875)
	    36          7 (113576.710938)
	    35          5 (56220.148438)
	    34          7 (102831.609375)
	    33          6 (29478.302734)
	    32          12 (65032.167969)
	    31          8 (108310.914062)
	    30          10 (154022.718750)
	    29          13 (62523.484375)
	    28          29 (48294.222656)
	    27          14 (53332.792969)
	    26          26 (41120.882812)
	    25          29 (53570.476562)
	    24          18 (25228.833984)
	    23          30 (60485.750000)
	    22          57 (22881.728516)
	    21          66 (18521.166016)
	    20          114 (12485.062500)
	    19          59 (22482.656250)
	    18          232 (6466.461914)
	    17          146 (9702.588867)
	    16          1294 (2393.901367)
	    15          173 (8877.512695)
	    14          213 (6866.802734)
	    13          335 (5572.266602)
	    12          762 (3779.033447)
	    11          316 (7028.557617)
	    10          752 (3698.039551)
	    9          799 (4089.398926)
	    8          2330 (2095.688965)
	    7          271 (7056.070312)
	    6          535 (4871.860840)
	    5          870 (2871.672363)
	    4          1362 (3304.376953)
	    3          569 (5014.143555)
	    2          2528 (3547.561279)
	    1          1130 (4077.289307)
	    0          1671 (4899.683105)
    Configurations
	Patch assignment: Static equal number
	Always inserting at top of list for visibility testing (not sorted)
	Recursive pruning enabled for BSP tree traversal
	Patch cache:      Enabled
	Always check all other queues when task stealing (not neighbor scheme)
    Parameters
	Number of processors:    4
	Number of task queues:   4
	Number of tasks / queue: 200
	Area epsilon:            2000.000000
	#inter parallel refine:  5
	#visibility comp / task: 4
	BF epsilon:              0.015000
	Energy convergence:      0.005000
    Iterations to converge:   6 times
    Resource Usage
	Number of patches:            364
	Total number of elements:     17184
	Total number of interactions: 171508
	          completely visible: 84101
	        completely invisible: 32204
	           partially visible: 55203
	Interaction coherence (root interaction not counted)
	       Common for 4 siblings: 74860
	       Common for 3 siblings: 26499
	       Common for 2 siblings: 10890
	       Common for no sibling: 8178
	Avg. elements per patch:      47.2
	Avg. interactions per patch:  471.2
	Avg. interactions per element:10.0
	Number of elements in equivalent uniform mesh: 17119
	Elem(hierarchical)/Elem(uniform): 100.38%

 ***** [DRAM_CACHE_Result] *****

*** DRAM Total Access: 1848685, miss: 442746, miss rate: 0.239492
*** DRAM Total Access In ROI: 778879, miss: 133721, miss rate: 0.171684
*** DRAM Remap Times: 24282 invalid times, 59622 total invalid_blocks, 0 migrate times, 0 total migrate blocks.
*** DRAM Statistics: 1191072997 reads, 621616444 writes, 1733169128 row hits, 38161125 ACT time, 38161125 PRE time, 25818103 RD time, 12342842 WR time.

 ***** [DRAM_CACHE_Result] *****

[RAMULATOR OUTPUT]

**Total Ticks: 371691166

**Ramulator Active Cycles: 1.7456e+07

**DRAM Cycles: 3.71691e+08

**Maximum Bandwidth: 0

Number of Incoming Requests: 4.19141e+06

**Serving Request**
Channel_0: serving reads(177951), serving writes(60155).
Channel_1: serving reads(90327), serving writes(39049).
Channel_2: serving reads(85882), serving writes(37185).
Channel_3: serving reads(85991), serving writes(39006).
Channel_4: serving reads(83108), serving writes(38935).
Channel_5: serving reads(81645), serving writes(38046).
Channel_6: serving reads(89797), serving writes(39541).
Channel_7: serving reads(89742), serving writes(39622).
Channel_8: serving reads(79718), serving writes(37233).
Channel_9: serving reads(76042), serving writes(35562).
Channel_10: serving reads(73893), serving writes(34082).
Channel_11: serving reads(83717), serving writes(38135).
Channel_12: serving reads(71745), serving writes(42621).
Channel_13: serving reads(70669), serving writes(37443).
Channel_14: serving reads(71212), serving writes(39496).
Channel_15: serving reads(80848), serving writes(35623).
Channel_16: serving reads(74514), serving writes(39786).
Channel_17: serving reads(80406), serving writes(35629).
Channel_18: serving reads(76302), serving writes(37739).
Channel_19: serving reads(73880), serving writes(34411).
Channel_20: serving reads(66601), serving writes(37630).
Channel_21: serving reads(66851), serving writes(32273).
Channel_22: serving reads(65956), serving writes(36105).
Channel_23: serving reads(77142), serving writes(34953).
Channel_24: serving reads(65444), serving writes(35278).
Channel_25: serving reads(64933), serving writes(34660).
Channel_26: serving reads(64747), serving writes(35993).
Channel_27: serving reads(81887), serving writes(35904).
Channel_28: serving reads(75903), serving writes(41710).
Channel_29: serving reads(82968), serving writes(36527).
Channel_30: serving reads(80264), serving writes(39766).
Channel_31: serving reads(98509), serving writes(41380).
[RAMULATOR OUTPUT]

----------[STAT_STORE_UNIT]-----------

Hot Access: 180403, Cool Access: 4057296

Hits on previous hot rows: 37167

Hits on previous cool rows: 3333

Total remap times: 12141, Total Inter-Vault remaps: 12141, Total number of intervals: 4714


----------[STAT_STORE_UNIT]-----------

 ***** [REF/AC_Result] *****
/*BANK*/0->0: cool access (16682), hot access (0), error acces (0).
/*BANK*/0->1: cool access (61222), hot access (0), error acces (0).
/*BANK*/0->2: cool access (26338), hot access (0), error acces (0).
/*BANK*/0->3: cool access (17314), hot access (0), error acces (0).
/*BANK*/0->4: cool access (25389), hot access (0), error acces (0).
/*BANK*/0->5: cool access (13649), hot access (0), error acces (0).
/*BANK*/0->6: cool access (9054), hot access (0), error acces (0).
/*BANK*/0->7: cool access (128708), hot access (0), error acces (0).
/*BANK*/1->0: cool access (15172), hot access (0), error acces (0).
/*BANK*/1->1: cool access (53961), hot access (0), error acces (0).
/*BANK*/1->2: cool access (16774), hot access (0), error acces (0).
/*BANK*/1->3: cool access (17126), hot access (0), error acces (0).
/*BANK*/1->4: cool access (21187), hot access (0), error acces (0).
/*BANK*/1->5: cool access (12383), hot access (0), error acces (0).
/*BANK*/1->6: cool access (8550), hot access (0), error acces (0).
/*BANK*/1->7: cool access (11097), hot access (0), error acces (0).
/*BANK*/2->0: cool access (12867), hot access (0), error acces (0).
/*BANK*/2->1: cool access (48082), hot access (0), error acces (0).
/*BANK*/2->2: cool access (15093), hot access (0), error acces (0).
/*BANK*/2->3: cool access (17674), hot access (0), error acces (0).
/*BANK*/2->4: cool access (22979), hot access (0), error acces (0).
/*BANK*/2->5: cool access (12702), hot access (0), error acces (0).
/*BANK*/2->6: cool access (8662), hot access (0), error acces (0).
/*BANK*/2->7: cool access (11142), hot access (0), error acces (0).
/*BANK*/3->0: cool access (14169), hot access (0), error acces (0).
/*BANK*/3->1: cool access (46979), hot access (0), error acces (0).
/*BANK*/3->2: cool access (15889), hot access (0), error acces (0).
/*BANK*/3->3: cool access (15183), hot access (0), error acces (0).
/*BANK*/3->4: cool access (24158), hot access (0), error acces (0).
/*BANK*/3->5: cool access (12324), hot access (0), error acces (0).
/*BANK*/3->6: cool access (9212), hot access (0), error acces (0).
/*BANK*/3->7: cool access (12991), hot access (0), error acces (0).
/*BANK*/4->0: cool access (18368), hot access (0), error acces (0).
/*BANK*/4->1: cool access (43523), hot access (0), error acces (0).
/*BANK*/4->2: cool access (15878), hot access (0), error acces (0).
/*BANK*/4->3: cool access (14978), hot access (0), error acces (0).
/*BANK*/4->4: cool access (19669), hot access (0), error acces (0).
/*BANK*/4->5: cool access (10446), hot access (0), error acces (0).
/*BANK*/4->6: cool access (9598), hot access (0), error acces (0).
/*BANK*/4->7: cool access (12337), hot access (0), error acces (0).
/*BANK*/5->0: cool access (17883), hot access (0), error acces (0).
/*BANK*/5->1: cool access (45746), hot access (0), error acces (0).
/*BANK*/5->2: cool access (15652), hot access (0), error acces (0).
/*BANK*/5->3: cool access (14910), hot access (0), error acces (0).
/*BANK*/5->4: cool access (17889), hot access (0), error acces (0).
/*BANK*/5->5: cool access (9163), hot access (0), error acces (0).
/*BANK*/5->6: cool access (9019), hot access (0), error acces (0).
/*BANK*/5->7: cool access (12787), hot access (0), error acces (0).
/*BANK*/6->0: cool access (21808), hot access (0), error acces (0).
/*BANK*/6->1: cool access (54639), hot access (0), error acces (0).
/*BANK*/6->2: cool access (15059), hot access (0), error acces (0).
/*BANK*/6->3: cool access (15303), hot access (0), error acces (0).
/*BANK*/6->4: cool access (20671), hot access (0), error acces (0).
/*BANK*/6->5: cool access (9184), hot access (0), error acces (0).
/*BANK*/6->6: cool access (9581), hot access (0), error acces (0).
/*BANK*/6->7: cool access (13657), hot access (0), error acces (0).
/*BANK*/7->0: cool access (24514), hot access (0), error acces (0).
/*BANK*/7->1: cool access (54734), hot access (0), error acces (0).
/*BANK*/7->2: cool access (16301), hot access (0), error acces (0).
/*BANK*/7->3: cool access (15808), hot access (0), error acces (0).
/*BANK*/7->4: cool access (15658), hot access (0), error acces (0).
/*BANK*/7->5: cool access (8836), hot access (0), error acces (0).
/*BANK*/7->6: cool access (9232), hot access (0), error acces (0).
/*BANK*/7->7: cool access (12533), hot access (0), error acces (0).
/*BANK*/8->0: cool access (21714), hot access (3565), error acces (0).
/*BANK*/8->1: cool access (38059), hot access (0), error acces (0).
/*BANK*/8->2: cool access (15187), hot access (0), error acces (0).
/*BANK*/8->3: cool access (15540), hot access (0), error acces (0).
/*BANK*/8->4: cool access (14541), hot access (0), error acces (0).
/*BANK*/8->5: cool access (9055), hot access (0), error acces (0).
/*BANK*/8->6: cool access (9131), hot access (0), error acces (0).
/*BANK*/8->7: cool access (11055), hot access (0), error acces (0).
/*BANK*/9->0: cool access (18627), hot access (0), error acces (0).
/*BANK*/9->1: cool access (39817), hot access (0), error acces (0).
/*BANK*/9->2: cool access (13901), hot access (0), error acces (0).
/*BANK*/9->3: cool access (14294), hot access (0), error acces (0).
/*BANK*/9->4: cool access (13650), hot access (0), error acces (0).
/*BANK*/9->5: cool access (8520), hot access (0), error acces (0).
/*BANK*/9->6: cool access (8538), hot access (0), error acces (0).
/*BANK*/9->7: cool access (12035), hot access (0), error acces (0).
/*BANK*/10->0: cool access (14394), hot access (0), error acces (0).
/*BANK*/10->1: cool access (37740), hot access (0), error acces (0).
/*BANK*/10->2: cool access (15148), hot access (0), error acces (0).
/*BANK*/10->3: cool access (13826), hot access (0), error acces (0).
/*BANK*/10->4: cool access (14006), hot access (0), error acces (0).
/*BANK*/10->5: cool access (8602), hot access (0), error acces (0).
/*BANK*/10->6: cool access (8543), hot access (0), error acces (0).
/*BANK*/10->7: cool access (12200), hot access (0), error acces (0).
/*BANK*/11->0: cool access (15142), hot access (0), error acces (0).
/*BANK*/11->1: cool access (53340), hot access (0), error acces (0).
/*BANK*/11->2: cool access (17404), hot access (0), error acces (0).
/*BANK*/11->3: cool access (15335), hot access (0), error acces (0).
/*BANK*/11->4: cool access (12681), hot access (0), error acces (0).
/*BANK*/11->5: cool access (8936), hot access (0), error acces (0).
/*BANK*/11->6: cool access (9041), hot access (0), error acces (0).
/*BANK*/11->7: cool access (12513), hot access (0), error acces (0).
/*BANK*/12->0: cool access (11144), hot access (6903), error acces (6492).
/*BANK*/12->1: cool access (12057), hot access (24716), error acces (0).
/*BANK*/12->2: cool access (11296), hot access (5282), error acces (0).
/*BANK*/12->3: cool access (17115), hot access (0), error acces (0).
/*BANK*/12->4: cool access (13257), hot access (0), error acces (0).
/*BANK*/12->5: cool access (8771), hot access (0), error acces (0).
/*BANK*/12->6: cool access (8982), hot access (0), error acces (0).
/*BANK*/12->7: cool access (11837), hot access (0), error acces (0).
/*BANK*/13->0: cool access (15427), hot access (796), error acces (0).
/*BANK*/13->1: cool access (16666), hot access (15215), error acces (0).
/*BANK*/13->2: cool access (16777), hot access (0), error acces (0).
/*BANK*/13->3: cool access (16508), hot access (0), error acces (0).
/*BANK*/13->4: cool access (13880), hot access (0), error acces (0).
/*BANK*/13->5: cool access (8411), hot access (0), error acces (0).
/*BANK*/13->6: cool access (8215), hot access (0), error acces (0).
/*BANK*/13->7: cool access (11997), hot access (0), error acces (0).
/*BANK*/14->0: cool access (10871), hot access (6828), error acces (0).
/*BANK*/14->1: cool access (18653), hot access (12394), error acces (0).
/*BANK*/14->2: cool access (16192), hot access (1048), error acces (0).
/*BANK*/14->3: cool access (16966), hot access (0), error acces (0).
/*BANK*/14->4: cool access (14536), hot access (0), error acces (0).
/*BANK*/14->5: cool access (8759), hot access (0), error acces (0).
/*BANK*/14->6: cool access (8703), hot access (0), error acces (0).
/*BANK*/14->7: cool access (12364), hot access (0), error acces (0).
/*BANK*/15->0: cool access (15822), hot access (0), error acces (0).
/*BANK*/15->1: cool access (36576), hot access (0), error acces (0).
/*BANK*/15->2: cool access (18432), hot access (0), error acces (0).
/*BANK*/15->3: cool access (19328), hot access (0), error acces (0).
/*BANK*/15->4: cool access (14252), hot access (0), error acces (0).
/*BANK*/15->5: cool access (8888), hot access (0), error acces (0).
/*BANK*/15->6: cool access (9816), hot access (0), error acces (0).
/*BANK*/15->7: cool access (12769), hot access (0), error acces (0).
/*BANK*/16->0: cool access (12412), hot access (5318), error acces (0).
/*BANK*/16->1: cool access (12775), hot access (17071), error acces (0).
/*BANK*/16->2: cool access (16983), hot access (955), error acces (0).
/*BANK*/16->3: cool access (18828), hot access (0), error acces (0).
/*BANK*/16->4: cool access (15827), hot access (0), error acces (0).
/*BANK*/16->5: cool access (8962), hot access (0), error acces (0).
/*BANK*/16->6: cool access (10002), hot access (0), error acces (0).
/*BANK*/16->7: cool access (12785), hot access (0), error acces (0).
/*BANK*/17->0: cool access (13683), hot access (0), error acces (0).
/*BANK*/17->1: cool access (42817), hot access (0), error acces (0).
/*BANK*/17->2: cool access (16928), hot access (0), error acces (0).
/*BANK*/17->3: cool access (16916), hot access (0), error acces (0).
/*BANK*/17->4: cool access (14551), hot access (0), error acces (0).
/*BANK*/17->5: cool access (8457), hot access (0), error acces (0).
/*BANK*/17->6: cool access (10034), hot access (0), error acces (0).
/*BANK*/17->7: cool access (13011), hot access (0), error acces (0).
/*BANK*/18->0: cool access (12842), hot access (4395), error acces (0).
/*BANK*/18->1: cool access (30159), hot access (5329), error acces (0).
/*BANK*/18->2: cool access (15843), hot access (0), error acces (0).
/*BANK*/18->3: cool access (18600), hot access (0), error acces (0).
/*BANK*/18->4: cool access (15067), hot access (0), error acces (0).
/*BANK*/18->5: cool access (8696), hot access (0), error acces (0).
/*BANK*/18->6: cool access (10015), hot access (0), error acces (0).
/*BANK*/18->7: cool access (12657), hot access (0), error acces (0).
/*BANK*/19->0: cool access (14086), hot access (0), error acces (0).
/*BANK*/19->1: cool access (32519), hot access (0), error acces (0).
/*BANK*/19->2: cool access (15877), hot access (0), error acces (0).
/*BANK*/19->3: cool access (16671), hot access (0), error acces (0).
/*BANK*/19->4: cool access (15877), hot access (0), error acces (0).
/*BANK*/19->5: cool access (9062), hot access (0), error acces (0).
/*BANK*/19->6: cool access (10634), hot access (0), error acces (0).
/*BANK*/19->7: cool access (10529), hot access (0), error acces (0).
/*BANK*/20->0: cool access (12251), hot access (3757), error acces (0).
/*BANK*/20->1: cool access (11399), hot access (17426), error acces (0).
/*BANK*/20->2: cool access (15529), hot access (1605), error acces (0).
/*BANK*/20->3: cool access (15672), hot access (0), error acces (0).
/*BANK*/20->4: cool access (13876), hot access (0), error acces (0).
/*BANK*/20->5: cool access (8984), hot access (0), error acces (0).
/*BANK*/20->6: cool access (10027), hot access (0), error acces (0).
/*BANK*/20->7: cool access (8791), hot access (0), error acces (0).
/*BANK*/21->0: cool access (13796), hot access (4), error acces (0).
/*BANK*/21->1: cool access (28288), hot access (888), error acces (0).
/*BANK*/21->2: cool access (14808), hot access (0), error acces (0).
/*BANK*/21->3: cool access (16373), hot access (0), error acces (0).
/*BANK*/21->4: cool access (12630), hot access (0), error acces (0).
/*BANK*/21->5: cool access (8273), hot access (0), error acces (0).
/*BANK*/21->6: cool access (10072), hot access (0), error acces (0).
/*BANK*/21->7: cool access (8512), hot access (0), error acces (0).
/*BANK*/22->0: cool access (12576), hot access (6272), error acces (0).
/*BANK*/22->1: cool access (16335), hot access (9008), error acces (0).
/*BANK*/22->2: cool access (15440), hot access (0), error acces (0).
/*BANK*/22->3: cool access (16695), hot access (0), error acces (0).
/*BANK*/22->4: cool access (13521), hot access (0), error acces (0).
/*BANK*/22->5: cool access (8697), hot access (0), error acces (0).
/*BANK*/22->6: cool access (10193), hot access (0), error acces (0).
/*BANK*/22->7: cool access (8846), hot access (0), error acces (0).
/*BANK*/23->0: cool access (14050), hot access (0), error acces (0).
/*BANK*/23->1: cool access (41295), hot access (0), error acces (0).
/*BANK*/23->2: cool access (15186), hot access (0), error acces (0).
/*BANK*/23->3: cool access (17467), hot access (0), error acces (0).
/*BANK*/23->4: cool access (13699), hot access (0), error acces (0).
/*BANK*/23->5: cool access (8774), hot access (0), error acces (0).
/*BANK*/23->6: cool access (10386), hot access (0), error acces (0).
/*BANK*/23->7: cool access (9856), hot access (0), error acces (0).
/*BANK*/24->0: cool access (11460), hot access (4459), error acces (4013).
/*BANK*/24->1: cool access (11571), hot access (11585), error acces (0).
/*BANK*/24->2: cool access (10159), hot access (4626), error acces (0).
/*BANK*/24->3: cool access (14395), hot access (1568), error acces (0).
/*BANK*/24->4: cool access (14403), hot access (0), error acces (0).
/*BANK*/24->5: cool access (8993), hot access (0), error acces (0).
/*BANK*/24->6: cool access (9818), hot access (0), error acces (0).
/*BANK*/24->7: cool access (10373), hot access (0), error acces (0).
/*BANK*/25->0: cool access (14897), hot access (2475), error acces (0).
/*BANK*/25->1: cool access (11064), hot access (12753), error acces (0).
/*BANK*/25->2: cool access (14092), hot access (0), error acces (0).
/*BANK*/25->3: cool access (15396), hot access (0), error acces (0).
/*BANK*/25->4: cool access (12047), hot access (0), error acces (0).
/*BANK*/25->5: cool access (8478), hot access (0), error acces (0).
/*BANK*/25->6: cool access (10068), hot access (0), error acces (0).
/*BANK*/25->7: cool access (10971), hot access (0), error acces (0).
/*BANK*/26->0: cool access (10783), hot access (6664), error acces (171).
/*BANK*/26->1: cool access (11506), hot access (14158), error acces (0).
/*BANK*/26->2: cool access (12092), hot access (3399), error acces (0).
/*BANK*/26->3: cool access (14633), hot access (0), error acces (0).
/*BANK*/26->4: cool access (12056), hot access (0), error acces (0).
/*BANK*/26->5: cool access (8483), hot access (0), error acces (0).
/*BANK*/26->6: cool access (9728), hot access (0), error acces (0).
/*BANK*/26->7: cool access (10810), hot access (0), error acces (0).
/*BANK*/27->0: cool access (20855), hot access (0), error acces (0).
/*BANK*/27->1: cool access (40958), hot access (0), error acces (0).
/*BANK*/27->2: cool access (16986), hot access (0), error acces (0).
/*BANK*/27->3: cool access (14382), hot access (0), error acces (0).
/*BANK*/27->4: cool access (12425), hot access (0), error acces (0).
/*BANK*/27->5: cool access (9002), hot access (0), error acces (0).
/*BANK*/27->6: cool access (10148), hot access (0), error acces (0).
/*BANK*/27->7: cool access (12135), hot access (0), error acces (0).
/*BANK*/28->0: cool access (12411), hot access (10186), error acces (0).
/*BANK*/28->1: cool access (11269), hot access (20247), error acces (0).
/*BANK*/28->2: cool access (19224), hot access (789), error acces (0).
/*BANK*/28->3: cool access (20288), hot access (0), error acces (0).
/*BANK*/28->4: cool access (11099), hot access (0), error acces (0).
/*BANK*/28->5: cool access (8976), hot access (0), error acces (0).
/*BANK*/28->6: cool access (9790), hot access (0), error acces (0).
/*BANK*/28->7: cool access (11974), hot access (0), error acces (0).
/*BANK*/29->0: cool access (23814), hot access (46), error acces (0).
/*BANK*/29->1: cool access (40847), hot access (0), error acces (0).
/*BANK*/29->2: cool access (15536), hot access (0), error acces (0).
/*BANK*/29->3: cool access (21186), hot access (0), error acces (0).
/*BANK*/29->4: cool access (11663), hot access (0), error acces (0).
/*BANK*/29->5: cool access (8218), hot access (0), error acces (0).
/*BANK*/29->6: cool access (9781), hot access (0), error acces (0).
/*BANK*/29->7: cool access (11374), hot access (0), error acces (0).
/*BANK*/30->0: cool access (18097), hot access (10327), error acces (0).
/*BANK*/30->1: cool access (27333), hot access (4154), error acces (0).
/*BANK*/30->2: cool access (16883), hot access (0), error acces (0).
/*BANK*/30->3: cool access (22052), hot access (0), error acces (0).
/*BANK*/30->4: cool access (13308), hot access (0), error acces (0).
/*BANK*/30->5: cool access (8696), hot access (0), error acces (0).
/*BANK*/30->6: cool access (9853), hot access (0), error acces (0).
/*BANK*/30->7: cool access (11665), hot access (0), error acces (0).
/*BANK*/31->0: cool access (47875), hot access (0), error acces (0).
/*BANK*/31->1: cool access (34891), hot access (0), error acces (0).
/*BANK*/31->2: cool access (17897), hot access (0), error acces (0).
/*BANK*/31->3: cool access (22860), hot access (0), error acces (0).
/*BANK*/31->4: cool access (13278), hot access (0), error acces (0).
/*BANK*/31->5: cool access (8768), hot access (0), error acces (0).
/*BANK*/31->6: cool access (10325), hot access (0), error acces (0).
/*BANK*/31->7: cool access (11609), hot access (0), error acces (0).
{Summary}: 256211 Hot Accesses, 4232267 Cool Accesses.

 ***** [REF/AC_Result] *****
                     Power     Energy    Energy %
  core-core        13.60 W     9.46  J     26.58%
  core-ifetch       3.04 W     2.12  J      5.95%
  core-alu          1.49 W     1.03  J      2.90%
  core-int          2.31 W     1.61  J      4.51%
  core-fp           3.96 W     2.76  J      7.74%
  core-mem          3.53 W     2.45  J      6.89%
  core-other        3.79 W     2.64  J      7.42%
  icache            2.45 W     1.70  J      4.78%
  dcache            7.56 W     5.26  J     14.78%
  l2                1.67 W     1.16  J      3.26%
  l3                3.38 W     2.35  J      6.61%
  dram              4.35 W     3.03  J      8.51%
  other             0.03 W     0.02  J      0.06%

  core             31.73 W    22.07  J     62.00%
  cache            15.06 W    10.48  J     29.43%
  total            51.17 W    35.59  J    100.00%
Warning: Unable to run gnuplot to create cpi stack graphs.  Maybe gnuplot is not installed?
[SNIPER] End
[SNIPER] Elapsed time: 14676.69 seconds
[SNIPER] Running McPAT
[SPLASH] [----------    End of output    ----------]
[SPLASH] Done.
/scratch/miz087/results/cross_mix_10us_10_splash2_radiosity_large
