#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Thu Dec  5 10:54:40 2013
# Process ID: 3195
# Log file: /home/sanjayr/projects/KC705/HD_flow_KC705_mig/IP/mig_7series_0_example/vivado.log
# Journal file: /home/sanjayr/projects/KC705/HD_flow_KC705_mig/IP/mig_7series_0_example/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Device 21-36] Loading parts and site information from /home/applications/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/home/applications/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/home/applications/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/sanjayr/projects/KC705/HD_flow_KC705_mig/vivado/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_7series_0_ex.tcl
# set srcIpDir "/home/sanjayr/projects/KC705/HD_flow_KC705_mig/vivado/project_1/project_1.srcs/sources_1/ip/mig_7series_0"
# create_project -name mig_7series_0_example -force
# set_property part xc7k325tffg900-2 [current_project]
# set_property target_language verilog [current_project]
# set_property simulator_language MIXED [current_project]
# set_property board xilinx.com:kintex7:kc705:1.1 [current_project]
# import_ip -files [list [file join $srcIpDir mig_7series_0.xci]] -name mig_7series_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/home/applications/Xilinx/Vivado/2013.3/data/ip'.
import_ip: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 4599.254 ; gain = 68.984
# reset_target {example} [get_ips mig_7series_0]
# proc _filter_supported_targets {targets ip} {
#   set res {}
#   set all [get_property SUPPORTED_TARGETS $ip]
#   foreach target $targets {
#     lappend res {*}[lsearch -all -inline -nocase $all $target]
#   }
#   return $res
# }
# generate_target [_filter_supported_targets {instantiation_template synthesis simulation} [get_ips mig_7series_0]] [get_ips mig_7series_0]
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'mig_7series_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'mig_7series_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis Wrapper' target for IP 'mig_7series_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'mig_7series_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'mig_7series_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation Wrapper' target for IP 'mig_7series_0'.
# add_files -scan_for_includes -fileset [current_fileset] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/example_top.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v2_0_axi4_wrapper.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v2_0_cmd_prbs_gen_axi.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v2_0_tg.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v2_0_axi4_tg.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/rtl/traffic_gen/mig_7series_v2_0_data_gen_chk.v]]
# add_files -fileset [current_fileset -constrset] \
#   [list [file join $srcIpDir mig_7series_0/example_design/par/example_top.xdc]]
# if { [catch {current_fileset -simset} exc] } { create_fileset -simset sim_1 }
# add_files -scan_for_includes -fileset [current_fileset -simset] \
#   [list [file join $srcIpDir mig_7series_0/example_design/sim/sim_tb_top.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/sim/ddr3_model.v]] \
#   [list [file join $srcIpDir mig_7series_0/example_design/sim/wiredly.v]]
# import_files
# set_property TOP [lindex [find_top] 0] [current_fileset]
# source [file join $srcIpDir example_design_post_process.tcl]
## puts "Post Processing the example_design"
Post Processing the example_design
## set_property TOP example_top [current_fileset]
## set_property target_language Verilog [current_project]
# update_compile_order -fileset [current_fileset]
# update_compile_order -fileset [current_fileset -simset]
# set dfile /home/sanjayr/projects/KC705/HD_flow_KC705_mig/vivado/project_1/project_1.srcs/sources_1/ip/mig_7series_0/oepdone.txt
# set doneFile [open $dfile w]
# puts $doneFile "Open Example Project DONE"
# close $doneFile
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec  5 10:55:21 2013...
