<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>system_amDemodulator_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>i_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.I_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.I_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.I_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.I_CLK.CLK_DOMAIN">system_axi_ad9361_0_l_clk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.I_CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.I_CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.I_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>amDemodulator</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Sep 25 14:10:01 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:934423a6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:934423a6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>system_amDemodulator_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Sep 25 14:10:01 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:934423a6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>amDemodulator</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Sep 25 14:10:01 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:35ead9d7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>system_amDemodulator_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Sep 25 14:10:01 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:35ead9d7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Sep 25 14:11:02 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:934423a6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>i_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_modulated_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_modulated_data_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>envelop_detector_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>lowpassFilter_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dcLevelShift_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_demodulatedOut</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_signal_detected</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>threshold</spirit:name>
        <spirit:displayName>Threshold</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.threshold">100</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/84e9/hdl/average.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/84e9/hdl/envelopDetector.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/84e9/hdl/subtractor.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/84e9/hdl/amDemodulator.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/system_amDemodulator_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/84e9/hdl/average.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/84e9/hdl/envelopDetector.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/84e9/hdl/subtractor.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/84e9/hdl/amDemodulator.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/system_amDemodulator_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>system_amDemodulator_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>system_amDemodulator_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>system_amDemodulator_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>system_amDemodulator_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>system_amDemodulator_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>amDemodulator_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">system_amDemodulator_0_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>threshold</spirit:name>
      <spirit:displayName>Threshold</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.threshold">100</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>amDemodulator_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>8</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d516710_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amdemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e78560a_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amdemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4855a9d7_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amdemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18a1611d_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amdemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@229a3b4e_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amdemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@439dcdc5_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amdemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ab6be4e_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amdemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4877e097_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amdemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14eca8b3_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amdemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70aa63dc_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amdemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45d09c97_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fd7bea6_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@144af8c8_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68f128b3_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1551518c_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78bedf6e_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@373135f9_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15863a54_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26dbe459_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d837750_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21c6a45_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59962cb0_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d11ff94_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d2b97ed_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@694d097e_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56d710a_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@995d76d_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fed3472_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40b89ce5_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18cbdc7d_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55749cd3_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e6bcc65_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@85d2532_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5612ee46_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57f339c5_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@218f8c82_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ab02116_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7caf7a54_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b1144ea_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6df00406_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16c857f_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e192ffb_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d93b227_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a8a9aef_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a1cd3de_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c38460_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2dab64ef_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13e82e03_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ef481b0_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46967b92_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ff656c3_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@333e4388_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36bb18c_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26fa531f_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1206b874_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b82bf98_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@562d2d1b_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23b7cfeb_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e6d6ea4_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@487c2056_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c8747c5_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e0ffffc_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e9b4d00_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36b2d4a1_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d2d6392_ARCHIVE_LOCATION">f:/hdl-2021_r1/library/amDemodulator</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.I_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.I_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.I_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.I_CLK.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.I_CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.I_CLK.PHASE" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="98ffe639"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="348206f3"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="65b17f88"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="33922de2"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="d9a2ef4c"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
