Analysis & Synthesis report for topModule
Sun Feb 05 23:16:01 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Logic Cells Representing Combinational Loops
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for ARM:top|MEM:mem_stage|altsyncram:memory_rtl_0|altsyncram_erc1:auto_generated
 17. Parameter Settings for User Entity Instance: ARM:top|hazard_Detection_Unit:HazardDetectionUnit
 18. Parameter Settings for User Entity Instance: ARM:top|ID:id_stage|ID_controlUnit:ID_CU
 19. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 20. Parameter Settings for Inferred Entity Instance: ARM:top|MEM:mem_stage|altsyncram:memory_rtl_0
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "ARM:top|WB:wb_stage"
 23. Port Connectivity Checks: "ARM:top|EXE:exec_stage|Adder_32_EXE:adder_32"
 24. Port Connectivity Checks: "ARM:top|hazard_Detection_Unit:HazardDetectionUnit"
 25. SignalTap II Logic Analyzer Settings
 26. Elapsed Time Per Partition
 27. Connections to In-System Debugging Instance "auto_signaltap_0"
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Feb 05 23:16:01 2023           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; topModule                                       ;
; Top-level Entity Name              ; topModule                                       ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 6,938                                           ;
;     Total combinational functions  ; 3,588                                           ;
;     Dedicated logic registers      ; 4,566                                           ;
; Total registers                    ; 4566                                            ;
; Total pins                         ; 21                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 101,376                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; topModule          ; topModule          ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; WB.v                             ; yes             ; User Verilog HDL File        ; C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/WB.v                        ;         ;
; topModule.v                      ; yes             ; User Verilog HDL File        ; C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/topModule.v                 ;         ;
; MEM_WB.v                         ; yes             ; User Verilog HDL File        ; C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/MEM_WB.v                    ;         ;
; MEM.v                            ; yes             ; User Verilog HDL File        ; C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/MEM.v                       ;         ;
; IF_ID.v                          ; yes             ; User Verilog HDL File        ; C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/IF_ID.v                     ;         ;
; IF.v                             ; yes             ; User Verilog HDL File        ; C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/IF.v                        ;         ;
; ID_EXE.v                         ; yes             ; User Verilog HDL File        ; C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ID_EXE.v                    ;         ;
; ID.v                             ; yes             ; User Verilog HDL File        ; C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ID.v                        ;         ;
; hazard_Detection_Unit.v          ; yes             ; User Verilog HDL File        ; C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/hazard_Detection_Unit.v     ;         ;
; Forwarding_Unit.v                ; yes             ; User Verilog HDL File        ; C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/Forwarding_Unit.v           ;         ;
; EXE_MEM.v                        ; yes             ; User Verilog HDL File        ; C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE_MEM.v                   ;         ;
; EXE.v                            ; yes             ; User Verilog HDL File        ; C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/EXE.v                       ;         ;
; ARM.v                            ; yes             ; User Verilog HDL File        ; C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/ARM.v                       ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; sld_gap_detector.vhd             ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_gap_detector.vhd         ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_et14.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/db/altsyncram_et14.tdf      ;         ;
; db/altsyncram_mhq1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/db/altsyncram_mhq1.tdf      ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_eoc.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/db/mux_eoc.tdf              ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_rqf.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/db/decode_rqf.tdf           ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_odi.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/db/cntr_odi.tdf             ;         ;
; db/cmpr_ccc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/db/cmpr_ccc.tdf             ;         ;
; db/cntr_v1j.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/db/cntr_v1j.tdf             ;         ;
; db/cntr_1ci.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/db/cntr_1ci.tdf             ;         ;
; db/cmpr_9cc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/db/cmpr_9cc.tdf             ;         ;
; db/cntr_gui.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/db/cntr_gui.tdf             ;         ;
; db/cmpr_5cc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/db/cmpr_5cc.tdf             ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
; db/altsyncram_erc1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/iman/Desktop/DLD2/ARM-WithForwarding_FPGA/db/altsyncram_erc1.tdf      ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 6,938    ;
;                                             ;          ;
; Total combinational functions               ; 3588     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 2351     ;
;     -- 3 input functions                    ; 830      ;
;     -- <=2 input functions                  ; 407      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 3355     ;
;     -- arithmetic mode                      ; 233      ;
;                                             ;          ;
; Total registers                             ; 4566     ;
;     -- Dedicated logic registers            ; 4566     ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 21       ;
; Total memory bits                           ; 101376   ;
; Embedded Multiplier 9-bit elements          ; 0        ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 3222     ;
; Total fan-out                               ; 31265    ;
; Average fan-out                             ; 3.72     ;
+---------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                            ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |topModule                                                                                                                            ; 3588 (1)          ; 4566 (0)     ; 101376      ; 0            ; 0       ; 0         ; 21   ; 0            ; |topModule                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |ARM:top|                                                                                                                          ; 2136 (0)          ; 939 (0)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|ARM:top                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |EXE:exec_stage|                                                                                                                ; 1022 (0)          ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|ARM:top|EXE:exec_stage                                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |ALU:alu_exe|                                                                                                                ; 349 (349)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|ARM:top|EXE:exec_stage|ALU:alu_exe                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |Or_1_bit_EXE:or_1|                                                                                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|ARM:top|EXE:exec_stage|Or_1_bit_EXE:or_1                                                                                                                                                                                                                                                                                                                            ; work         ;
;          |Status_Register:status_reg|                                                                                                 ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|ARM:top|EXE:exec_stage|Status_Register:status_reg                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |Val_2Generate:Val_2Gen|                                                                                                     ; 503 (503)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |mux_32_bit_3_to_1:mux1_exe|                                                                                                 ; 73 (73)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|ARM:top|EXE:exec_stage|mux_32_bit_3_to_1:mux1_exe                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |mux_32_bit_3_to_1:mux2_exe|                                                                                                 ; 96 (96)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|ARM:top|EXE:exec_stage|mux_32_bit_3_to_1:mux2_exe                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |EXE_MEM:exe_mem|                                                                                                               ; 0 (0)             ; 101 (101)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|ARM:top|EXE_MEM:exe_mem                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |Forwarding_Unit:forwardingUnit|                                                                                                ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|ARM:top|Forwarding_Unit:forwardingUnit                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |ID:id_stage|                                                                                                                   ; 79 (0)            ; 480 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|ARM:top|ID:id_stage                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |Condition_Check:cond_check|                                                                                                 ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|ARM:top|ID:id_stage|Condition_Check:cond_check                                                                                                                                                                                                                                                                                                                      ; work         ;
;          |ID_controlUnit:ID_CU|                                                                                                       ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|ARM:top|ID:id_stage|ID_controlUnit:ID_CU                                                                                                                                                                                                                                                                                                                            ; work         ;
;          |Mux2_4_bit:mux_2|                                                                                                           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|ARM:top|ID:id_stage|Mux2_4_bit:mux_2                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |Mux2_9_bit:mux_1|                                                                                                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|ARM:top|ID:id_stage|Mux2_9_bit:mux_1                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |Or_1_bit:or_1|                                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|ARM:top|ID:id_stage|Or_1_bit:or_1                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |reg_file:RF|                                                                                                                ; 54 (54)           ; 480 (480)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|ARM:top|ID:id_stage|reg_file:RF                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |ID_EXE:id_exe|                                                                                                                 ; 709 (709)         ; 131 (131)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|ARM:top|ID_EXE:id_exe                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |IF:if_stage|                                                                                                                   ; 60 (0)            ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|ARM:top|IF:if_stage                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |Adder:adder|                                                                                                                ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|ARM:top|IF:if_stage|Adder:adder                                                                                                                                                                                                                                                                                                                                     ; work         ;
;          |PC_reg:pc_reg|                                                                                                              ; 30 (30)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|ARM:top|IF:if_stage|PC_reg:pc_reg                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |IF_ID:if_id|                                                                                                                   ; 144 (144)         ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|ARM:top|IF_ID:if_id                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |MEM:mem_stage|                                                                                                                 ; 2 (2)             ; 33 (33)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|ARM:top|MEM:mem_stage                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |altsyncram:memory_rtl_0|                                                                                                    ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|ARM:top|MEM:mem_stage|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                       ; work         ;
;             |altsyncram_erc1:auto_generated|                                                                                          ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|ARM:top|MEM:mem_stage|altsyncram:memory_rtl_0|altsyncram_erc1:auto_generated                                                                                                                                                                                                                                                                                        ; work         ;
;       |MEM_WB:mem_wb|                                                                                                                 ; 70 (70)           ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|ARM:top|MEM_WB:mem_wb                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |WB:wb_stage|                                                                                                                   ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|ARM:top|WB:wb_stage                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |hazard_Detection_Unit:HazardDetectionUnit|                                                                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|ARM:top|hazard_Detection_Unit:HazardDetectionUnit                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                 ; 117 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                                  ; 116 (78)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                                                    ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                               ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                                  ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                             ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                   ; 1334 (1)          ; 3541 (386)   ; 99328       ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                         ; 1333 (0)          ; 3155 (0)     ; 99328       ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                     ; 1333 (19)         ; 3155 (802)   ; 99328       ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                         ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                          ; 21 (0)            ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                      ; work         ;
;                   |decode_rqf:auto_generated|                                                                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                                                            ; work         ;
;                |lpm_mux:mux|                                                                                                          ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                              ; work         ;
;                   |mux_eoc:auto_generated|                                                                                            ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_eoc:auto_generated                                                                                                                                                       ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                         ; 0 (0)             ; 0 (0)        ; 99328       ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                         ; work         ;
;                |altsyncram_et14:auto_generated|                                                                                       ; 0 (0)             ; 0 (0)        ; 99328       ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_et14:auto_generated                                                                                                                                                                          ; work         ;
;                   |altsyncram_mhq1:altsyncram1|                                                                                       ; 0 (0)             ; 0 (0)        ; 99328       ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_et14:auto_generated|altsyncram_mhq1:altsyncram1                                                                                                                                              ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                          ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                          ; work         ;
;             |lpm_shiftreg:status_register|                                                                                            ; 18 (18)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                            ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                              ; 77 (77)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                              ; work         ;
;             |sld_ela_control:ela_control|                                                                                             ; 905 (2)           ; 1950 (4)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                             ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                                                           ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                              ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                     ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                               ; 386 (0)           ; 965 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                        ; 0 (0)             ; 579 (579)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                           ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                    ; 386 (0)           ; 386 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                 ; work         ;
;                |sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic| ; 450 (0)           ; 965 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                        ; 0 (0)             ; 579 (579)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                    ; 450 (64)          ; 386 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                        ; 67 (67)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                               ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                           ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                       ; work         ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                                                       ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                                                                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                        ; 273 (12)          ; 255 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                        ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                            ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                              ; work         ;
;                   |cntr_odi:auto_generated|                                                                                           ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_odi:auto_generated                                                                                      ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                     ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                       ; work         ;
;                   |cntr_v1j:auto_generated|                                                                                           ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated                                                                                                               ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                           ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                             ; work         ;
;                   |cntr_1ci:auto_generated|                                                                                           ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_1ci:auto_generated                                                                                                     ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                              ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                ; work         ;
;                   |cntr_gui:auto_generated|                                                                                           ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                                                        ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                     ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                       ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                      ; 194 (194)         ; 194 (194)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                        ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                   ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                     ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                   ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topModule|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                   ; work         ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; ARM:top|MEM:mem_stage|altsyncram:memory_rtl_0|altsyncram_erc1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_et14:auto_generated|altsyncram_mhq1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 512          ; 194          ; 512          ; 194          ; 99328 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                        ;
+---------------------------------------------------------+---------------------------------------------------------+------------------------+
; Latch Name                                              ; Latch Enable Signal                                     ; Free of Timing Hazards ;
+---------------------------------------------------------+---------------------------------------------------------+------------------------+
; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[0]  ; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[31] ; yes                    ;
; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[2]  ; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[31] ; yes                    ;
; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[1]  ; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[31] ; yes                    ;
; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[3]  ; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[31] ; yes                    ;
; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[4]  ; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[31] ; yes                    ;
; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[5]  ; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[31] ; yes                    ;
; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[6]  ; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[31] ; yes                    ;
; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[7]  ; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[31] ; yes                    ;
; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[10] ; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[31] ; yes                    ;
; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[9]  ; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[31] ; yes                    ;
; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[8]  ; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[31] ; yes                    ;
; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[11] ; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[31] ; yes                    ;
; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[12] ; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[31] ; yes                    ;
; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[13] ; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[31] ; yes                    ;
; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[14] ; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[31] ; yes                    ;
; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[15] ; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[31] ; yes                    ;
; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[16] ; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[31] ; yes                    ;
; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[17] ; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[31] ; yes                    ;
; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[18] ; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[31] ; yes                    ;
; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[19] ; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[31] ; yes                    ;
; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[20] ; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[31] ; yes                    ;
; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[21] ; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[31] ; yes                    ;
; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[22] ; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[31] ; yes                    ;
; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[23] ; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[31] ; yes                    ;
; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[24] ; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[31] ; yes                    ;
; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[25] ; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[31] ; yes                    ;
; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[26] ; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[31] ; yes                    ;
; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[27] ; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[31] ; yes                    ;
; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[28] ; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[31] ; yes                    ;
; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[29] ; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[31] ; yes                    ;
; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[30] ; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[31] ; yes                    ;
; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[31] ; ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[31] ; yes                    ;
; Number of user-specified and inferred latches = 32      ;                                                         ;                        ;
+---------------------------------------------------------+---------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; ARM:top|ID:id_stage|Or_1_bit:or_1|out~0                ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                            ;
+-------------------------------------------------+-------------------------------------------------------------+
; Register name                                   ; Reason for Removal                                          ;
+-------------------------------------------------+-------------------------------------------------------------+
; ARM:top|EXE_MEM:exe_mem|pc_out[1]               ; Merged with ARM:top|EXE_MEM:exe_mem|pc_out[0]               ;
; ARM:top|ID_EXE:id_exe|PC_out[1]                 ; Merged with ARM:top|ID_EXE:id_exe|PC_out[0]                 ;
; ARM:top|ID_EXE:id_exe|Val_2_Generate_in_3[11]   ; Merged with ARM:top|ID_EXE:id_exe|Signed_EX_imm24[11]       ;
; ARM:top|ID_EXE:id_exe|Val_2_Generate_in_3[10]   ; Merged with ARM:top|ID_EXE:id_exe|Signed_EX_imm24[10]       ;
; ARM:top|ID_EXE:id_exe|Val_2_Generate_in_3[9]    ; Merged with ARM:top|ID_EXE:id_exe|Signed_EX_imm24[9]        ;
; ARM:top|ID_EXE:id_exe|Val_2_Generate_in_3[8]    ; Merged with ARM:top|ID_EXE:id_exe|Signed_EX_imm24[8]        ;
; ARM:top|ID_EXE:id_exe|Val_2_Generate_in_3[7]    ; Merged with ARM:top|ID_EXE:id_exe|Signed_EX_imm24[7]        ;
; ARM:top|ID_EXE:id_exe|Val_2_Generate_in_3[6]    ; Merged with ARM:top|ID_EXE:id_exe|Signed_EX_imm24[6]        ;
; ARM:top|ID_EXE:id_exe|Val_2_Generate_in_3[5]    ; Merged with ARM:top|ID_EXE:id_exe|Signed_EX_imm24[5]        ;
; ARM:top|ID_EXE:id_exe|Val_2_Generate_in_3[4]    ; Merged with ARM:top|ID_EXE:id_exe|Signed_EX_imm24[4]        ;
; ARM:top|ID_EXE:id_exe|Val_2_Generate_in_3[3]    ; Merged with ARM:top|ID_EXE:id_exe|Signed_EX_imm24[3]        ;
; ARM:top|ID_EXE:id_exe|Val_2_Generate_in_3[2]    ; Merged with ARM:top|ID_EXE:id_exe|Signed_EX_imm24[2]        ;
; ARM:top|ID_EXE:id_exe|Val_2_Generate_in_3[1]    ; Merged with ARM:top|ID_EXE:id_exe|Signed_EX_imm24[1]        ;
; ARM:top|ID_EXE:id_exe|Val_2_Generate_in_3[0]    ; Merged with ARM:top|ID_EXE:id_exe|Signed_EX_imm24[0]        ;
; ARM:top|ID_EXE:id_exe|src_1_Rn_out[3]           ; Merged with ARM:top|ID_EXE:id_exe|Signed_EX_imm24[19]       ;
; ARM:top|ID_EXE:id_exe|src_1_Rn_out[2]           ; Merged with ARM:top|ID_EXE:id_exe|Signed_EX_imm24[18]       ;
; ARM:top|ID_EXE:id_exe|src_1_Rn_out[1]           ; Merged with ARM:top|ID_EXE:id_exe|Signed_EX_imm24[17]       ;
; ARM:top|ID_EXE:id_exe|src_1_Rn_out[0]           ; Merged with ARM:top|ID_EXE:id_exe|Signed_EX_imm24[16]       ;
; ARM:top|ID_EXE:id_exe|Signed_EX_imm24[15]       ; Merged with ARM:top|ID_EXE:id_exe|Dest_out[3]               ;
; ARM:top|ID_EXE:id_exe|Signed_EX_imm24[14]       ; Merged with ARM:top|ID_EXE:id_exe|Dest_out[2]               ;
; ARM:top|ID_EXE:id_exe|Signed_EX_imm24[13]       ; Merged with ARM:top|ID_EXE:id_exe|Dest_out[1]               ;
; ARM:top|ID_EXE:id_exe|Signed_EX_imm24[12]       ; Merged with ARM:top|ID_EXE:id_exe|Dest_out[0]               ;
; ARM:top|IF_ID:if_id|PC_out[1]                   ; Merged with ARM:top|IF_ID:if_id|PC_out[0]                   ;
; ARM:top|IF:if_stage|PC_reg:pc_reg|PC_reg_out[1] ; Merged with ARM:top|IF:if_stage|PC_reg:pc_reg|PC_reg_out[0] ;
; ARM:top|IF:if_stage|PC_reg:pc_reg|PC_reg_out[0] ; Stuck at GND due to stuck port data_in                      ;
; ARM:top|IF_ID:if_id|PC_out[0]                   ; Stuck at GND due to stuck port data_in                      ;
; ARM:top|ID_EXE:id_exe|PC_out[0]                 ; Stuck at GND due to stuck port data_in                      ;
; ARM:top|EXE_MEM:exe_mem|pc_out[0]               ; Stuck at GND due to stuck port data_in                      ;
; ARM:top|MEM_WB:mem_wb|pc_out[0,1]               ; Stuck at GND due to stuck port data_in                      ;
; ARM:top|IF_ID:if_id|instruction[5]              ; Merged with ARM:top|IF_ID:if_id|instruction[7]              ;
; ARM:top|IF_ID:if_id|instruction[11]             ; Merged with ARM:top|IF_ID:if_id|instruction[9]              ;
; ARM:top|ID_EXE:id_exe|Signed_EX_imm24[5]        ; Merged with ARM:top|ID_EXE:id_exe|Signed_EX_imm24[7]        ;
; ARM:top|ID_EXE:id_exe|Signed_EX_imm24[11]       ; Merged with ARM:top|ID_EXE:id_exe|Signed_EX_imm24[9]        ;
; Total Number of Removed Registers = 34          ;                                                             ;
+-------------------------------------------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                       ;
+-------------------------------------------------+---------------------------+---------------------------------------------------------------------+
; Register name                                   ; Reason for Removal        ; Registers Removed due to This Register                              ;
+-------------------------------------------------+---------------------------+---------------------------------------------------------------------+
; ARM:top|IF:if_stage|PC_reg:pc_reg|PC_reg_out[0] ; Stuck at GND              ; ARM:top|IF_ID:if_id|PC_out[0], ARM:top|ID_EXE:id_exe|PC_out[0],     ;
;                                                 ; due to stuck port data_in ; ARM:top|EXE_MEM:exe_mem|pc_out[0], ARM:top|MEM_WB:mem_wb|pc_out[0], ;
;                                                 ;                           ; ARM:top|MEM_WB:mem_wb|pc_out[1]                                     ;
+-------------------------------------------------+---------------------------+---------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4566  ;
; Number of registers using Synchronous Clear  ; 109   ;
; Number of registers using Synchronous Load   ; 63    ;
; Number of registers using Asynchronous Clear ; 2282  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2053  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][0]                                                                                                                                     ; 3       ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][1]                                                                                                                                     ; 3       ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][0]                                                                                                                                     ; 3       ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][1]                                                                                                                                     ; 3       ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][2]                                                                                                                                     ; 3       ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[5][2]                                                                                                                                     ; 2       ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[6][2]                                                                                                                                     ; 2       ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[7][2]                                                                                                                                     ; 2       ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[13][2]                                                                                                                                    ; 2       ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[12][2]                                                                                                                                    ; 2       ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[14][2]                                                                                                                                    ; 2       ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[6][1]                                                                                                                                     ; 2       ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[7][1]                                                                                                                                     ; 2       ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[10][1]                                                                                                                                    ; 2       ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[11][1]                                                                                                                                    ; 2       ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[14][1]                                                                                                                                    ; 2       ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[5][0]                                                                                                                                     ; 2       ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[7][0]                                                                                                                                     ; 2       ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[9][0]                                                                                                                                     ; 2       ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[11][0]                                                                                                                                    ; 2       ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[13][0]                                                                                                                                    ; 2       ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[13][3]                                                                                                                                    ; 2       ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[10][3]                                                                                                                                    ; 2       ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[9][3]                                                                                                                                     ; 2       ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[8][3]                                                                                                                                     ; 2       ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[11][3]                                                                                                                                    ; 2       ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[12][3]                                                                                                                                    ; 2       ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[14][3]                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; Total number of inverted registers = 41                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |topModule|ARM:top|ID_EXE:id_exe|Branch_Tacken                              ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |topModule|ARM:top|IF_ID:if_id|PC_out[22]                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |topModule|ARM:top|MEM_WB:mem_wb|DataMemory_out[10]                         ;
; 16:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; Yes        ; |topModule|ARM:top|EXE:exec_stage|Status_Register:status_reg|Status_out[29] ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; Yes        ; |topModule|ARM:top|ID_EXE:id_exe|Val_1[9]                                   ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; Yes        ; |topModule|ARM:top|ID_EXE:id_exe|Val_2_Generate_in_1[13]                    ;
; 96:1               ; 8 bits    ; 512 LEs       ; 400 LEs              ; 112 LEs                ; Yes        ; |topModule|ARM:top|IF_ID:if_id|instruction[0]                               ;
; 96:1               ; 8 bits    ; 512 LEs       ; 424 LEs              ; 88 LEs                 ; Yes        ; |topModule|ARM:top|IF_ID:if_id|instruction[21]                              ;
; 96:1               ; 8 bits    ; 512 LEs       ; 384 LEs              ; 128 LEs                ; Yes        ; |topModule|ARM:top|IF_ID:if_id|instruction[29]                              ;
; 96:1               ; 8 bits    ; 512 LEs       ; 448 LEs              ; 64 LEs                 ; Yes        ; |topModule|ARM:top|IF_ID:if_id|instruction[11]                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |topModule|ARM:top|EXE:exec_stage|mux_32_bit_3_to_1:mux1_exe|out[16]        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |topModule|ARM:top|EXE:exec_stage|mux_32_bit_3_to_1:mux2_exe|out[30]        ;
; 16:1               ; 30 bits   ; 300 LEs       ; 180 LEs              ; 120 LEs                ; No         ; |topModule|ARM:top|EXE:exec_stage|ALU:alu_exe|Mux3                          ;
; 9:1                ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[15]          ;
; 9:1                ; 6 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; No         ; |topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[2]           ;
; 10:1               ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[18]          ;
; 11:1               ; 4 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; No         ; |topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[26]          ;
; 12:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; No         ; |topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[28]          ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |topModule|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[30]          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ARM:top|MEM:mem_stage|altsyncram:memory_rtl_0|altsyncram_erc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARM:top|hazard_Detection_Unit:HazardDetectionUnit ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; MOV            ; 0001  ; Unsigned Binary                                                       ;
; MVN            ; 1001  ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARM:top|ID:id_stage|ID_controlUnit:ID_CU ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; MOV            ; 1101  ; Unsigned Binary                                              ;
; MVN            ; 1111  ; Unsigned Binary                                              ;
; ADD            ; 0100  ; Unsigned Binary                                              ;
; ADC            ; 0101  ; Unsigned Binary                                              ;
; SUB            ; 0010  ; Unsigned Binary                                              ;
; SBC            ; 0110  ; Unsigned Binary                                              ;
; AND            ; 0000  ; Unsigned Binary                                              ;
; ORR            ; 1100  ; Unsigned Binary                                              ;
; EOR            ; 0001  ; Unsigned Binary                                              ;
; CMP            ; 1010  ; Unsigned Binary                                              ;
; TST            ; 0000  ; Unsigned Binary                                              ;
; LDR            ; 0100  ; Unsigned Binary                                              ;
; STR            ; 0100  ; Unsigned Binary                                              ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_data_bits                                   ; 193                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 193                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_node_crc_hiword                             ; 28156                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_node_crc_loword                             ; 42817                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_sample_depth                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_inversion_mask_length                       ; 1182                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 193                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_storage_qualifier_gap_record                ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_storage_qualifier_mode                      ; COMBINATIONAL                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_storage_qualifier_enable_advanced_condition ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_storage_qualifier_inversion_mask_length     ; 580                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_storage_qualifier_advanced_condition_entity ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_storage_qualifier_pipeline                  ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ARM:top|MEM:mem_stage|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                            ;
; WIDTH_A                            ; 32                   ; Untyped                            ;
; WIDTHAD_A                          ; 6                    ; Untyped                            ;
; NUMWORDS_A                         ; 64                   ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 32                   ; Untyped                            ;
; WIDTHAD_B                          ; 6                    ; Untyped                            ;
; NUMWORDS_B                         ; 64                   ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_erc1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                          ;
+-------------------------------------------+-----------------------------------------------+
; Name                                      ; Value                                         ;
+-------------------------------------------+-----------------------------------------------+
; Number of entity instances                ; 1                                             ;
; Entity Instance                           ; ARM:top|MEM:mem_stage|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 32                                            ;
;     -- NUMWORDS_A                         ; 64                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 32                                            ;
;     -- NUMWORDS_B                         ; 64                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
+-------------------------------------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ARM:top|WB:wb_stage"                                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; pc_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "ARM:top|EXE:exec_stage|Adder_32_EXE:adder_32" ;
+-----------+-------+----------+-------------------------------------------+
; Port      ; Type  ; Severity ; Details                                   ;
+-----------+-------+----------+-------------------------------------------+
; in2[1..0] ; Input ; Info     ; Stuck at GND                              ;
+-----------+-------+----------+-------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "ARM:top|hazard_Detection_Unit:HazardDetectionUnit" ;
+---------------+-------+----------+--------------------------------------------+
; Port          ; Type  ; Severity ; Details                                    ;
+---------------+-------+----------+--------------------------------------------+
; hasForwarding ; Input ; Info     ; Stuck at VCC                               ;
+---------------+-------+----------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 193                 ; 193              ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                              ;
+--------------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------+---------+
; Name                                       ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                   ; Details ;
+--------------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------+---------+
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][0]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][0]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][0]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][10]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][10]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][10]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][11]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][11]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][11]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][12]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][12]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][12]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][13]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][13]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][13]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][14]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][14]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][14]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][15]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][15]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][15]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][16]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][16]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][16]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][17]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][17]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][17]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][18]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][18]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][18]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][19]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][19]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][19]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][1]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][1]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][1]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][20]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][20]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][20]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][21]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][21]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][21]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][22]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][22]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][22]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][23]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][23]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][23]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][24]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][24]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][24]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][25]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][25]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][25]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][26]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][26]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][26]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][27]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][27]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][27]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][28]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][28]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][28]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][29]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][29]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][29]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][2]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][2]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][2]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][30]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][30]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][30]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][31]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][31]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][31]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][3]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][3]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][3]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][4]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][4]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][4]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][5]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][5]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][5]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][6]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][6]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][6]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][7]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][7]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][7]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][8]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][8]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][8]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][9]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][9]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[0][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[0][9]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][0]~_wirecell ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][0]~_wirecell ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][0]~_wirecell ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][10]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][10]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][10]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][11]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][11]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][11]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][12]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][12]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][12]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][13]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][13]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][13]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][14]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][14]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][14]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][15]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][15]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][15]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][16]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][16]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][16]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][17]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][17]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][17]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][18]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][18]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][18]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][19]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][19]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][19]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][1]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][1]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][1]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][20]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][20]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][20]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][21]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][21]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][21]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][22]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][22]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][22]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][23]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][23]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][23]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][24]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][24]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][24]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][25]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][25]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][25]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][26]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][26]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][26]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][27]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][27]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][27]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][28]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][28]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][28]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][29]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][29]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][29]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][2]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][2]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][2]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][30]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][30]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][30]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][31]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][31]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][31]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][3]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][3]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][3]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][4]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][4]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][4]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][5]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][5]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][5]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][6]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][6]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][6]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][7]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][7]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][7]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][8]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][8]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][8]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][9]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][9]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[1][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[1][9]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][0]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][0]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][0]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][10]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][10]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][10]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][11]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][11]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][11]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][12]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][12]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][12]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][13]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][13]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][13]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][14]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][14]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][14]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][15]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][15]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][15]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][16]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][16]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][16]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][17]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][17]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][17]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][18]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][18]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][18]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][19]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][19]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][19]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][1]~_wirecell ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][1]~_wirecell ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][1]~_wirecell ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][20]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][20]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][20]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][21]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][21]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][21]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][22]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][22]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][22]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][23]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][23]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][23]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][24]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][24]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][24]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][25]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][25]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][25]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][26]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][26]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][26]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][27]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][27]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][27]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][28]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][28]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][28]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][29]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][29]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][29]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][2]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][2]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][2]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][30]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][30]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][30]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][31]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][31]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][31]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][3]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][3]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][3]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][4]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][4]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][4]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][5]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][5]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][5]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][6]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][6]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][6]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][7]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][7]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][7]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][8]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][8]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][8]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][9]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][9]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[2][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[2][9]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][0]~_wirecell ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][0]~_wirecell ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][0]~_wirecell ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][10]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][10]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][10]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][11]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][11]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][11]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][12]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][12]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][12]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][13]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][13]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][13]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][14]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][14]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][14]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][15]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][15]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][15]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][16]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][16]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][16]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][17]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][17]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][17]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][18]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][18]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][18]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][19]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][19]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][19]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][1]~_wirecell ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][1]~_wirecell ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][1]~_wirecell ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][20]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][20]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][20]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][21]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][21]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][21]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][22]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][22]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][22]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][23]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][23]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][23]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][24]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][24]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][24]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][25]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][25]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][25]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][26]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][26]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][26]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][27]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][27]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][27]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][28]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][28]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][28]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][29]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][29]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][29]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][2]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][2]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][2]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][30]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][30]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][30]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][31]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][31]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][31]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][3]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][3]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][3]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][4]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][4]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][4]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][5]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][5]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][5]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][6]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][6]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][6]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][7]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][7]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][7]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][8]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][8]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][8]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][9]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][9]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[3][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[3][9]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][0]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][0]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][0]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][10]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][10]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][10]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][11]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][11]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][11]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][12]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][12]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][12]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][13]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][13]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][13]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][14]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][14]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][14]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][15]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][15]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][15]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][16]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][16]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][16]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][17]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][17]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][17]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][18]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][18]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][18]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][19]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][19]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][19]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][1]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][1]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][1]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][20]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][20]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][20]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][21]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][21]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][21]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][22]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][22]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][22]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][23]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][23]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][23]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][24]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][24]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][24]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][25]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][25]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][25]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][26]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][26]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][26]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][27]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][27]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][27]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][28]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][28]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][28]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][29]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][29]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][29]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][2]~_wirecell ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][2]~_wirecell ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][2]~_wirecell ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][30]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][30]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][30]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][31]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][31]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][31]          ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][3]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][3]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][3]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][4]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][4]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][4]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][5]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][5]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][5]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][6]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][6]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][6]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][7]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][7]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][7]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][8]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][8]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][8]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][9]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][9]           ; N/A     ;
; ARM:top|ID:id_stage|reg_file:RF|Reg[4][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|ID:id_stage|reg_file:RF|Reg[4][9]           ; N/A     ;
; ARM:top|WB:wb_stage|pc[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                 ; N/A     ;
; ARM:top|WB:wb_stage|pc[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                 ; N/A     ;
; ARM:top|WB:wb_stage|pc[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                 ; N/A     ;
; ARM:top|WB:wb_stage|pc[10]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[10]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[10]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[10]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[10]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[10]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[11]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[11]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[11]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[11]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[11]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[11]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[12]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[12]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[12]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[12]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[12]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[12]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[13]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[13]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[13]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[13]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[13]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[13]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[14]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[14]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[14]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[14]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[14]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[14]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[15]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[15]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[15]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[15]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[15]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[15]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[16]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[16]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[16]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[16]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[16]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[16]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[17]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[17]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[17]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[17]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[17]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[17]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[18]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[18]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[18]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[18]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[18]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[18]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[19]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[19]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[19]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[19]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[19]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[19]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                 ; N/A     ;
; ARM:top|WB:wb_stage|pc[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                 ; N/A     ;
; ARM:top|WB:wb_stage|pc[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                 ; N/A     ;
; ARM:top|WB:wb_stage|pc[20]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[20]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[20]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[20]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[20]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[20]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[21]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[21]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[21]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[21]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[21]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[21]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[22]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[22]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[22]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[22]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[22]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[22]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[23]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[23]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[23]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[23]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[23]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[23]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[24]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[24]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[24]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[24]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[24]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[24]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[25]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[25]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[25]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[25]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[25]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[25]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[26]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[26]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[26]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[26]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[26]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[26]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[27]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[27]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[27]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[27]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[27]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[27]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[28]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[28]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[28]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[28]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[28]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[28]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[29]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[29]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[29]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[29]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[29]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[29]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[2]                     ; N/A     ;
; ARM:top|WB:wb_stage|pc[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[2]                     ; N/A     ;
; ARM:top|WB:wb_stage|pc[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[2]                     ; N/A     ;
; ARM:top|WB:wb_stage|pc[30]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[30]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[30]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[30]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[30]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[30]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[31]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[31]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[31]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[31]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[31]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[31]                    ; N/A     ;
; ARM:top|WB:wb_stage|pc[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[3]                     ; N/A     ;
; ARM:top|WB:wb_stage|pc[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[3]                     ; N/A     ;
; ARM:top|WB:wb_stage|pc[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[3]                     ; N/A     ;
; ARM:top|WB:wb_stage|pc[4]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[4]                     ; N/A     ;
; ARM:top|WB:wb_stage|pc[4]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[4]                     ; N/A     ;
; ARM:top|WB:wb_stage|pc[4]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[4]                     ; N/A     ;
; ARM:top|WB:wb_stage|pc[5]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[5]                     ; N/A     ;
; ARM:top|WB:wb_stage|pc[5]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[5]                     ; N/A     ;
; ARM:top|WB:wb_stage|pc[5]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[5]                     ; N/A     ;
; ARM:top|WB:wb_stage|pc[6]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[6]                     ; N/A     ;
; ARM:top|WB:wb_stage|pc[6]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[6]                     ; N/A     ;
; ARM:top|WB:wb_stage|pc[6]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[6]                     ; N/A     ;
; ARM:top|WB:wb_stage|pc[7]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[7]                     ; N/A     ;
; ARM:top|WB:wb_stage|pc[7]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[7]                     ; N/A     ;
; ARM:top|WB:wb_stage|pc[7]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[7]                     ; N/A     ;
; ARM:top|WB:wb_stage|pc[8]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[8]                     ; N/A     ;
; ARM:top|WB:wb_stage|pc[8]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[8]                     ; N/A     ;
; ARM:top|WB:wb_stage|pc[8]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[8]                     ; N/A     ;
; ARM:top|WB:wb_stage|pc[9]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[9]                     ; N/A     ;
; ARM:top|WB:wb_stage|pc[9]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[9]                     ; N/A     ;
; ARM:top|WB:wb_stage|pc[9]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:top|MEM_WB:mem_wb|pc_out[9]                     ; N/A     ;
; CLOCK_50                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLOCK_50                                            ; N/A     ;
; SW[0]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[0]                                               ; N/A     ;
; SW[0]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[0]                                               ; N/A     ;
; SW[0]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[0]                                               ; N/A     ;
+--------------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Feb 05 23:15:38 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off topModule -c topModule
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file wb.v
    Info (12023): Found entity 1: WB
Info (12021): Found 1 design units, including 1 entities, in source file topmodule.v
    Info (12023): Found entity 1: topModule
Info (12021): Found 1 design units, including 1 entities, in source file tb.v
    Info (12023): Found entity 1: tb
Info (12021): Found 1 design units, including 1 entities, in source file mem_wb.v
    Info (12023): Found entity 1: MEM_WB
Info (12021): Found 1 design units, including 1 entities, in source file mem.v
    Info (12023): Found entity 1: MEM
Info (12021): Found 1 design units, including 1 entities, in source file if_id.v
    Info (12023): Found entity 1: IF_ID
Info (12021): Found 5 design units, including 5 entities, in source file if.v
    Info (12023): Found entity 1: IF
    Info (12023): Found entity 2: Adder
    Info (12023): Found entity 3: inst_mem
    Info (12023): Found entity 4: IF_MUX
    Info (12023): Found entity 5: PC_reg
Info (12021): Found 1 design units, including 1 entities, in source file id_exe.v
    Info (12023): Found entity 1: ID_EXE
Warning (10229): Verilog HDL Expression warning at ID.v(194): truncated literal to match 4 bits
Info (12021): Found 8 design units, including 8 entities, in source file id.v
    Info (12023): Found entity 1: ID
    Info (12023): Found entity 2: reg_file
    Info (12023): Found entity 3: ID_controlUnit
    Info (12023): Found entity 4: Condition_Check
    Info (12023): Found entity 5: Not_1_bit
    Info (12023): Found entity 6: Or_1_bit
    Info (12023): Found entity 7: Mux2_4_bit
    Info (12023): Found entity 8: Mux2_9_bit
Info (12021): Found 1 design units, including 1 entities, in source file hazard_detection_unit.v
    Info (12023): Found entity 1: hazard_Detection_Unit
Info (12021): Found 1 design units, including 1 entities, in source file forwarding_unit.v
    Info (12023): Found entity 1: Forwarding_Unit
Info (12021): Found 1 design units, including 1 entities, in source file exe_mem.v
    Info (12023): Found entity 1: EXE_MEM
Info (12021): Found 7 design units, including 7 entities, in source file exe.v
    Info (12023): Found entity 1: EXE
    Info (12023): Found entity 2: ALU
    Info (12023): Found entity 3: Status_Register
    Info (12023): Found entity 4: Adder_32_EXE
    Info (12023): Found entity 5: Or_1_bit_EXE
    Info (12023): Found entity 6: mux_32_bit_3_to_1
    Info (12023): Found entity 7: Val_2Generate
Info (12021): Found 1 design units, including 1 entities, in source file arm.v
    Info (12023): Found entity 1: ARM
Warning (10236): Verilog HDL Implicit Net warning at ARM.v(219): created implicit net for "s_exe_in"
Info (12127): Elaborating entity "topModule" for the top level hierarchy
Warning (10034): Output port "LEDR" at topModule.v(5) has no driver
Info (12128): Elaborating entity "ARM" for hierarchy "ARM:top"
Info (12128): Elaborating entity "IF" for hierarchy "ARM:top|IF:if_stage"
Info (12128): Elaborating entity "Adder" for hierarchy "ARM:top|IF:if_stage|Adder:adder"
Info (12128): Elaborating entity "inst_mem" for hierarchy "ARM:top|IF:if_stage|inst_mem:mem"
Info (12128): Elaborating entity "IF_MUX" for hierarchy "ARM:top|IF:if_stage|IF_MUX:mux"
Info (12128): Elaborating entity "PC_reg" for hierarchy "ARM:top|IF:if_stage|PC_reg:pc_reg"
Info (12128): Elaborating entity "IF_ID" for hierarchy "ARM:top|IF_ID:if_id"
Info (12128): Elaborating entity "hazard_Detection_Unit" for hierarchy "ARM:top|hazard_Detection_Unit:HazardDetectionUnit"
Warning (10240): Verilog HDL Always Construct warning at hazard_Detection_Unit.v(20): inferring latch(es) for variable "hazard_detected", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "hazard_detected" at hazard_Detection_Unit.v(31)
Info (12128): Elaborating entity "ID" for hierarchy "ARM:top|ID:id_stage"
Info (12128): Elaborating entity "reg_file" for hierarchy "ARM:top|ID:id_stage|reg_file:RF"
Info (12128): Elaborating entity "ID_controlUnit" for hierarchy "ARM:top|ID:id_stage|ID_controlUnit:ID_CU"
Warning (10272): Verilog HDL Case Statement warning at ID.v(211): case item expression covers a value already covered by a previous case item
Info (12128): Elaborating entity "Condition_Check" for hierarchy "ARM:top|ID:id_stage|Condition_Check:cond_check"
Info (12128): Elaborating entity "Not_1_bit" for hierarchy "ARM:top|ID:id_stage|Not_1_bit:not_1"
Info (12128): Elaborating entity "Or_1_bit" for hierarchy "ARM:top|ID:id_stage|Or_1_bit:or_1"
Info (12128): Elaborating entity "Mux2_9_bit" for hierarchy "ARM:top|ID:id_stage|Mux2_9_bit:mux_1"
Info (12128): Elaborating entity "Mux2_4_bit" for hierarchy "ARM:top|ID:id_stage|Mux2_4_bit:mux_2"
Info (12128): Elaborating entity "ID_EXE" for hierarchy "ARM:top|ID_EXE:id_exe"
Info (12128): Elaborating entity "EXE" for hierarchy "ARM:top|EXE:exec_stage"
Info (12128): Elaborating entity "ALU" for hierarchy "ARM:top|EXE:exec_stage|ALU:alu_exe"
Info (12128): Elaborating entity "Status_Register" for hierarchy "ARM:top|EXE:exec_stage|Status_Register:status_reg"
Info (12128): Elaborating entity "Adder_32_EXE" for hierarchy "ARM:top|EXE:exec_stage|Adder_32_EXE:adder_32"
Info (12128): Elaborating entity "Or_1_bit_EXE" for hierarchy "ARM:top|EXE:exec_stage|Or_1_bit_EXE:or_1"
Info (12128): Elaborating entity "mux_32_bit_3_to_1" for hierarchy "ARM:top|EXE:exec_stage|mux_32_bit_3_to_1:mux1_exe"
Info (12128): Elaborating entity "Val_2Generate" for hierarchy "ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen"
Warning (10240): Verilog HDL Always Construct warning at EXE.v(167): inferring latch(es) for variable "tmp", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at EXE.v(167): inferring latch(es) for variable "Val_2", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Val_2[0]" at EXE.v(185)
Info (10041): Inferred latch for "Val_2[1]" at EXE.v(185)
Info (10041): Inferred latch for "Val_2[2]" at EXE.v(185)
Info (10041): Inferred latch for "Val_2[3]" at EXE.v(185)
Info (10041): Inferred latch for "Val_2[4]" at EXE.v(185)
Info (10041): Inferred latch for "Val_2[5]" at EXE.v(185)
Info (10041): Inferred latch for "Val_2[6]" at EXE.v(185)
Info (10041): Inferred latch for "Val_2[7]" at EXE.v(185)
Info (10041): Inferred latch for "Val_2[8]" at EXE.v(185)
Info (10041): Inferred latch for "Val_2[9]" at EXE.v(185)
Info (10041): Inferred latch for "Val_2[10]" at EXE.v(185)
Info (10041): Inferred latch for "Val_2[11]" at EXE.v(185)
Info (10041): Inferred latch for "Val_2[12]" at EXE.v(185)
Info (10041): Inferred latch for "Val_2[13]" at EXE.v(185)
Info (10041): Inferred latch for "Val_2[14]" at EXE.v(185)
Info (10041): Inferred latch for "Val_2[15]" at EXE.v(185)
Info (10041): Inferred latch for "Val_2[16]" at EXE.v(185)
Info (10041): Inferred latch for "Val_2[17]" at EXE.v(185)
Info (10041): Inferred latch for "Val_2[18]" at EXE.v(185)
Info (10041): Inferred latch for "Val_2[19]" at EXE.v(185)
Info (10041): Inferred latch for "Val_2[20]" at EXE.v(185)
Info (10041): Inferred latch for "Val_2[21]" at EXE.v(185)
Info (10041): Inferred latch for "Val_2[22]" at EXE.v(185)
Info (10041): Inferred latch for "Val_2[23]" at EXE.v(185)
Info (10041): Inferred latch for "Val_2[24]" at EXE.v(185)
Info (10041): Inferred latch for "Val_2[25]" at EXE.v(185)
Info (10041): Inferred latch for "Val_2[26]" at EXE.v(185)
Info (10041): Inferred latch for "Val_2[27]" at EXE.v(185)
Info (10041): Inferred latch for "Val_2[28]" at EXE.v(185)
Info (10041): Inferred latch for "Val_2[29]" at EXE.v(185)
Info (10041): Inferred latch for "Val_2[30]" at EXE.v(185)
Info (10041): Inferred latch for "Val_2[31]" at EXE.v(185)
Info (12128): Elaborating entity "EXE_MEM" for hierarchy "ARM:top|EXE_MEM:exe_mem"
Info (12128): Elaborating entity "MEM" for hierarchy "ARM:top|MEM:mem_stage"
Info (12128): Elaborating entity "MEM_WB" for hierarchy "ARM:top|MEM_WB:mem_wb"
Info (12128): Elaborating entity "Forwarding_Unit" for hierarchy "ARM:top|Forwarding_Unit:forwardingUnit"
Info (12128): Elaborating entity "WB" for hierarchy "ARM:top|WB:wb_stage"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_et14.tdf
    Info (12023): Found entity 1: altsyncram_et14
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mhq1.tdf
    Info (12023): Found entity 1: altsyncram_mhq1
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_eoc.tdf
    Info (12023): Found entity 1: mux_eoc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ccc.tdf
    Info (12023): Found entity 1: cmpr_ccc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v1j.tdf
    Info (12023): Found entity 1: cntr_v1j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ci.tdf
    Info (12023): Found entity 1: cntr_1ci
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info (12023): Found entity 1: cmpr_9cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (14026): LATCH primitive "ARM:top|hazard_Detection_Unit:HazardDetectionUnit|hazard_detected" is permanently enabled
Warning (276027): Inferred dual-clock RAM node "ARM:top|MEM:mem_stage|memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ARM:top|MEM:mem_stage|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "ARM:top|MEM:mem_stage|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "ARM:top|MEM:mem_stage|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_erc1.tdf
    Info (12023): Found entity 1: altsyncram_erc1
Warning (13012): Latch ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARM:top|EXE:exec_stage|Or_1_bit_EXE:or_1|out
Warning (13012): Latch ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARM:top|ID_EXE:id_exe|Val_2_Generate_in_2
Warning (13012): Latch ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARM:top|EXE:exec_stage|Or_1_bit_EXE:or_1|out
Warning (13012): Latch ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARM:top|EXE:exec_stage|Or_1_bit_EXE:or_1|out
Warning (13012): Latch ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARM:top|ID_EXE:id_exe|Val_2_Generate_in_2
Warning (13012): Latch ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARM:top|EXE:exec_stage|Or_1_bit_EXE:or_1|out
Warning (13012): Latch ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARM:top|ID_EXE:id_exe|Val_2_Generate_in_2
Warning (13012): Latch ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARM:top|EXE:exec_stage|Or_1_bit_EXE:or_1|out
Warning (13012): Latch ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARM:top|EXE:exec_stage|Or_1_bit_EXE:or_1|out
Warning (13012): Latch ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARM:top|EXE:exec_stage|Or_1_bit_EXE:or_1|out
Warning (13012): Latch ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARM:top|EXE:exec_stage|Or_1_bit_EXE:or_1|out
Warning (13012): Latch ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARM:top|EXE:exec_stage|Or_1_bit_EXE:or_1|out
Warning (13012): Latch ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARM:top|EXE:exec_stage|Or_1_bit_EXE:or_1|out
Warning (13012): Latch ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARM:top|EXE:exec_stage|Or_1_bit_EXE:or_1|out
Warning (13012): Latch ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARM:top|EXE:exec_stage|Or_1_bit_EXE:or_1|out
Warning (13012): Latch ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARM:top|EXE:exec_stage|Or_1_bit_EXE:or_1|out
Warning (13012): Latch ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARM:top|EXE:exec_stage|Or_1_bit_EXE:or_1|out
Warning (13012): Latch ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARM:top|EXE:exec_stage|Or_1_bit_EXE:or_1|out
Warning (13012): Latch ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARM:top|EXE:exec_stage|Or_1_bit_EXE:or_1|out
Warning (13012): Latch ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARM:top|EXE:exec_stage|Or_1_bit_EXE:or_1|out
Warning (13012): Latch ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARM:top|EXE:exec_stage|Or_1_bit_EXE:or_1|out
Warning (13012): Latch ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARM:top|EXE:exec_stage|Or_1_bit_EXE:or_1|out
Warning (13012): Latch ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARM:top|EXE:exec_stage|Or_1_bit_EXE:or_1|out
Warning (13012): Latch ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARM:top|EXE:exec_stage|Or_1_bit_EXE:or_1|out
Warning (13012): Latch ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARM:top|EXE:exec_stage|Or_1_bit_EXE:or_1|out
Warning (13012): Latch ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARM:top|EXE:exec_stage|Or_1_bit_EXE:or_1|out
Warning (13012): Latch ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARM:top|EXE:exec_stage|Or_1_bit_EXE:or_1|out
Warning (13012): Latch ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARM:top|EXE:exec_stage|Or_1_bit_EXE:or_1|out
Warning (13012): Latch ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARM:top|ID_EXE:id_exe|Val_2_Generate_in_2
Warning (13012): Latch ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARM:top|ID_EXE:id_exe|Val_2_Generate_in_2
Warning (13012): Latch ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARM:top|EXE:exec_stage|Or_1_bit_EXE:or_1|out
Warning (13012): Latch ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen|Val_2[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ARM:top|EXE:exec_stage|Or_1_bit_EXE:or_1|out
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 580 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
Info (21057): Implemented 7307 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 7055 logic cells
    Info (21064): Implemented 226 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 94 warnings
    Info: Peak virtual memory: 4729 megabytes
    Info: Processing ended: Sun Feb 05 23:16:01 2023
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:21


