

================================================================
== Vivado HLS Report for 'conv_layer'
================================================================
* Date:           Sun Jun  6 15:14:38 2021

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        resnet50_3
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  18704|  319936|  18704|  319936|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%OFFSET_read = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %OFFSET)"   --->   Operation 7 'read' 'OFFSET_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%K_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %K)"   --->   Operation 8 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%TI_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %TI)"   --->   Operation 9 'read' 'TI_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%TO_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %TO_r)"   --->   Operation 10 'read' 'TO_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bias = alloca [32 x i2048], align 8" [resnet50_3.cpp:163]   --->   Operation 11 'alloca' 'bias' <Predicate = true> <Delay = 0.00> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 2048> <Depth = 32> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%scale = alloca [32 x i2048], align 8" [resnet50_3.cpp:164]   --->   Operation 12 'alloca' 'scale' <Predicate = true> <Delay = 0.00> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 2048> <Depth = 32> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i24 %OFFSET_read to i26" [resnet50_3.cpp:163]   --->   Operation 13 'zext' 'zext_ln163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i8 %TI_read to i15" [resnet50_3.cpp:170]   --->   Operation 14 'zext' 'zext_ln170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln170_1 = zext i7 %TO_read to i15" [resnet50_3.cpp:170]   --->   Operation 15 'zext' 'zext_ln170_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.65ns)   --->   "%mul_ln170 = mul i15 %zext_ln170, %zext_ln170_1" [resnet50_3.cpp:170]   --->   Operation 16 'mul' 'mul_ln170' <Predicate = true> <Delay = 1.65> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln170_2 = zext i15 %mul_ln170 to i19" [resnet50_3.cpp:170]   --->   Operation 17 'zext' 'zext_ln170_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln170_3 = zext i4 %K_read to i19" [resnet50_3.cpp:170]   --->   Operation 18 'zext' 'zext_ln170_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.33ns)   --->   "%mul_ln170_1 = mul i19 %zext_ln170_2, %zext_ln170_3" [resnet50_3.cpp:170]   --->   Operation 19 'mul' 'mul_ln170_1' <Predicate = true> <Delay = 2.33> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln170_4 = zext i19 %mul_ln170_1 to i23" [resnet50_3.cpp:170]   --->   Operation 20 'zext' 'zext_ln170_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln170_5 = zext i4 %K_read to i23" [resnet50_3.cpp:170]   --->   Operation 21 'zext' 'zext_ln170_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.49ns)   --->   "%mul_ln170_2 = mul i23 %zext_ln170_4, %zext_ln170_5" [resnet50_3.cpp:170]   --->   Operation 22 'mul' 'mul_ln170_2' <Predicate = true> <Delay = 2.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln170 = trunc i23 %mul_ln170_2 to i15" [resnet50_3.cpp:170]   --->   Operation 23 'trunc' 'trunc_ln170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln = call i26 @_ssdm_op_BitConcatenate.i26.i15.i11(i15 %trunc_ln170, i11 0)" [resnet50_3.cpp:170]   --->   Operation 24 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.95ns)   --->   "%add_ln170 = add i26 %shl_ln, %zext_ln163" [resnet50_3.cpp:170]   --->   Operation 25 'add' 'add_ln170' <Predicate = true> <Delay = 0.95> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln170_1 = call i22 @_ssdm_op_PartSelect.i22.i26.i32.i32(i26 %add_ln170, i32 4, i32 25)" [resnet50_3.cpp:170]   --->   Operation 26 'partselect' 'trunc_ln170_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = trunc i7 %TO_read to i6"   --->   Operation 27 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (0.00ns)   --->   "call fastcc void @load_bias_scale([32 x i2048]* %bias, [32 x i2048]* %scale, i128* %ddr_V, i6 %empty, i22 %trunc_ln170_1)" [resnet50_3.cpp:170]   --->   Operation 28 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_49 = trunc i24 %OFFSET_read to i23"   --->   Operation 29 'trunc' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_50 = trunc i8 %TI_read to i7"   --->   Operation 30 'trunc' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_51 = trunc i4 %K_read to i2"   --->   Operation 31 'trunc' 'empty_51' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 32 [1/2] (0.00ns)   --->   "call fastcc void @load_bias_scale([32 x i2048]* %bias, [32 x i2048]* %scale, i128* %ddr_V, i6 %empty, i22 %trunc_ln170_1)" [resnet50_3.cpp:170]   --->   Operation 32 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%P_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %P)"   --->   Operation 33 'read' 'P_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (0.00ns)   --->   "call fastcc void @dataflow_parent_loop.1(i23 %mul_ln170_2, [3136 x i288]* %input_V, [1568 x i1536]* %outbuf_V_4, i128* %ddr_V, i23 %empty_49, i6 %empty, i7 %empty_50, i1 %P_read, i2 %empty_51)" [resnet50_3.cpp:170]   --->   Operation 34 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 35 [1/2] (0.00ns)   --->   "call fastcc void @dataflow_parent_loop.1(i23 %mul_ln170_2, [3136 x i288]* %input_V, [1568 x i1536]* %outbuf_V_4, i128* %ddr_V, i23 %empty_49, i6 %empty, i7 %empty_50, i1 %P_read, i2 %empty_51)" [resnet50_3.cpp:170]   --->   Operation 35 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.58>
ST_5 : Operation 36 [2/2] (1.58ns)   --->   "call fastcc void @store_output.1([1568 x i1536]* %outbuf_V_4, [3136 x i288]* %output_V, [32 x i2048]* %bias, [32 x i2048]* %scale, i6 %empty)"   --->   Operation 36 'call' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1568 x i1536]* %outbuf_V_4, [1 x i8]* @p_str, [12 x i8]* @p_str44, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3136 x i288]* %output_V, [1 x i8]* @p_str, [12 x i8]* @p_str33, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3136 x i288]* %input_V, [1 x i8]* @p_str, [12 x i8]* @p_str33, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %ddr_V, [6 x i8]* @p_str43, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1024, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([32 x i2048]* %bias, [1 x i8]* @p_str, [12 x i8]* @p_str18, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([32 x i2048]* %scale, [1 x i8]* @p_str, [12 x i8]* @p_str19, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/2] (0.00ns)   --->   "call fastcc void @store_output.1([1568 x i1536]* %outbuf_V_4, [3136 x i288]* %output_V, [32 x i2048]* %bias, [32 x i2048]* %scale, i6 %empty)"   --->   Operation 43 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "ret void" [resnet50_3.cpp:191]   --->   Operation 44 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.43ns
The critical path consists of the following:
	wire read on port 'TI' [19]  (0 ns)
	'mul' operation ('mul_ln170', resnet50_3.cpp:170) [28]  (1.65 ns)
	'mul' operation ('mul_ln170_1', resnet50_3.cpp:170) [31]  (2.33 ns)
	'mul' operation ('mul_ln170_2', resnet50_3.cpp:170) [34]  (2.49 ns)
	'add' operation ('add_ln170', resnet50_3.cpp:170) [37]  (0.955 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 1.58ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'store_output.1' [45]  (1.58 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
