Release 14.5 Map P.58f (nt64)
Xilinx Mapping Report File for Design 'glib_user_logic_emu'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr
off -lc off -power off -o glib_user_logic_emu_map.ncd glib_user_logic_emu.ngd
glib_user_logic_emu.pcf 
Target Device  : xc6vlx130t
Target Package : ff1156
Target Speed   : -1
Mapper Version : virtex6 -- $Revision: 1.55 $
Mapped Date    : Fri May 06 11:26:17 2016

Design Summary
--------------
Number of errors:      0
Number of warnings:    7
Slice Logic Utilization:
  Number of Slice Registers:                 2,831 out of 160,000    1%
    Number used as Flip Flops:               2,825
    Number used as Latches:                      6
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      3,239 out of  80,000    4%
    Number used as logic:                    2,462 out of  80,000    3%
      Number using O6 output only:           1,734
      Number using O5 output only:             280
      Number using O5 and O6:                  448
      Number used as ROM:                        0
    Number used as Memory:                     402 out of  27,840    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:           402
        Number using O6 output only:           279
        Number using O5 output only:             0
        Number using O5 and O6:                123
    Number used exclusively as route-thrus:    375
      Number with same-slice register load:    336
      Number with same-slice carry load:        39
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,371 out of  20,000    6%
  Number of LUT Flip Flop pairs used:        3,927
    Number with an unused Flip Flop:         1,771 out of   3,927   45%
    Number with an unused LUT:                 688 out of   3,927   17%
    Number of fully used LUT-FF pairs:       1,468 out of   3,927   37%
    Number of unique control sets:             269
    Number of slice register sites lost
      to control set restrictions:           1,364 out of 160,000    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        12 out of     600    2%
    Number of bonded IPADs:                      4
    Number of bonded OPADs:                      2

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  7 out of     264    2%
    Number using RAMB36E1 only:                  7
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  5 out of     528    1%
    Number using RAMB18E1 only:                  5
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                     11 out of      32   34%
    Number used as BUFGs:                       11
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                 0 out of     600    0%
  Number of OLOGICE1/OSERDESE1s:                 0 out of     600    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     120    0%
  Number of BUFIODQSs:                           0 out of      60    0%
  Number of BUFRs:                               0 out of      30    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            0 out of     480    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              1 out of      20    5%
  Number of IBUFDS_GTXE1s:                       1 out of      10   10%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      15    0%
  Number of IODELAYE1s:                          0 out of     600    0%
  Number of MMCM_ADVs:                           3 out of      10   30%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%

  Number of RPM macros:           16
Average Fanout of Non-Clock Nets:                3.37

Peak Memory Usage:  795 MB
Total REAL time to MAP completion:  53 secs 
Total CPU time to MAP completion (all processors):   55 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:PhysDesignRules:372 - Gated clock. Clock net IlaControl_from_icon<13> is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net txIlaControl_from_icon<13>
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rxIlaControl_from_icon<13>
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   vio/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/user_in_n is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rxBitSlipNbr_from_gbtExmplDsgn<3> is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rxBitSlipNbr_from_gbtExmplDsgn<2> is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net USER_V6_LED_O_2_OBUF is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.

Section 3 - Informational
-------------------------
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
INFO:LIT:243 - Logical network clk40 has no load.
INFO:LIT:395 - The above info message is repeated 391 more times for the
   following (max. 5 shown):
   txIlaControl_from_icon<35>,
   txIlaControl_from_icon<34>,
   txIlaControl_from_icon<33>,
   txIlaControl_from_icon<32>,
   txIlaControl_from_icon<31>
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 127 block(s) removed
 413 block(s) optimized away
 162 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[10].U_LUT" (ROM)
removed.
Loadless block "icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Loadless block "icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Loadless block "icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Loadless block "icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Loadless block "icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[4].U_LUT" (ROM)
removed.
Loadless block "icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[5].U_LUT" (ROM)
removed.
Loadless block "icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Loadless block "icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Loadless block "icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[8].U_LUT" (ROM)
removed.
Loadless block "icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[9].U_LUT" (ROM)
removed.
Loadless block "ila/U0/I_NO_D.U_ILA/U_STAT/U_DSR" (ROM) removed.
Loadless block "ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_B" (ROM)
removed.
Loadless block "rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DSR" (ROM) removed.
Loadless block "rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_B" (ROM)
removed.
Loadless block "txIla/U0/I_NO_D.U_ILA/U_STAT/U_DSR" (ROM) removed.
Loadless block "txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_B" (ROM)
removed.
The signal "txIlaControl_from_icon<35>" is sourceless and has been removed.
The signal "txIlaControl_from_icon<34>" is sourceless and has been removed.
The signal "txIlaControl_from_icon<33>" is sourceless and has been removed.
The signal "txIlaControl_from_icon<32>" is sourceless and has been removed.
The signal "txIlaControl_from_icon<31>" is sourceless and has been removed.
The signal "txIlaControl_from_icon<30>" is sourceless and has been removed.
The signal "txIlaControl_from_icon<29>" is sourceless and has been removed.
The signal "txIlaControl_from_icon<28>" is sourceless and has been removed.
The signal "txIlaControl_from_icon<27>" is sourceless and has been removed.
The signal "txIlaControl_from_icon<26>" is sourceless and has been removed.
The signal "txIlaControl_from_icon<25>" is sourceless and has been removed.
The signal "txIlaControl_from_icon<24>" is sourceless and has been removed.
The signal "txIlaControl_from_icon<23>" is sourceless and has been removed.
The signal "txIlaControl_from_icon<19>" is sourceless and has been removed.
The signal "txIlaControl_from_icon<18>" is sourceless and has been removed.
The signal "txIlaControl_from_icon<17>" is sourceless and has been removed.
The signal "txIlaControl_from_icon<16>" is sourceless and has been removed.
The signal "txIlaControl_from_icon<15>" is sourceless and has been removed.
The signal "txIlaControl_from_icon<11>" is sourceless and has been removed.
The signal "txIlaControl_from_icon<10>" is sourceless and has been removed.
The signal "txIlaControl_from_icon<7>" is sourceless and has been removed.
The signal "rxIlaControl_from_icon<35>" is sourceless and has been removed.
The signal "rxIlaControl_from_icon<34>" is sourceless and has been removed.
The signal "rxIlaControl_from_icon<33>" is sourceless and has been removed.
The signal "rxIlaControl_from_icon<32>" is sourceless and has been removed.
The signal "rxIlaControl_from_icon<31>" is sourceless and has been removed.
The signal "rxIlaControl_from_icon<30>" is sourceless and has been removed.
The signal "rxIlaControl_from_icon<29>" is sourceless and has been removed.
The signal "rxIlaControl_from_icon<28>" is sourceless and has been removed.
The signal "rxIlaControl_from_icon<27>" is sourceless and has been removed.
The signal "rxIlaControl_from_icon<26>" is sourceless and has been removed.
The signal "rxIlaControl_from_icon<25>" is sourceless and has been removed.
The signal "rxIlaControl_from_icon<24>" is sourceless and has been removed.
The signal "rxIlaControl_from_icon<23>" is sourceless and has been removed.
The signal "rxIlaControl_from_icon<19>" is sourceless and has been removed.
The signal "rxIlaControl_from_icon<18>" is sourceless and has been removed.
The signal "rxIlaControl_from_icon<17>" is sourceless and has been removed.
The signal "rxIlaControl_from_icon<16>" is sourceless and has been removed.
The signal "rxIlaControl_from_icon<15>" is sourceless and has been removed.
The signal "rxIlaControl_from_icon<11>" is sourceless and has been removed.
The signal "rxIlaControl_from_icon<10>" is sourceless and has been removed.
The signal "rxIlaControl_from_icon<7>" is sourceless and has been removed.
The signal "vioControl_from_icon<35>" is sourceless and has been removed.
 Sourceless block "vio/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O28"
(ROM) removed.
  The signal "vio/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O27" is
sourceless and has been removed.
The signal "vioControl_from_icon<34>" is sourceless and has been removed.
The signal "vioControl_from_icon<33>" is sourceless and has been removed.
The signal "vioControl_from_icon<32>" is sourceless and has been removed.
The signal "vioControl_from_icon<31>" is sourceless and has been removed.
 Sourceless block "vio/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O27"
(ROM) removed.
  The signal "vio/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O26" is
sourceless and has been removed.
The signal "vioControl_from_icon<30>" is sourceless and has been removed.
The signal "vioControl_from_icon<29>" is sourceless and has been removed.
The signal "vioControl_from_icon<28>" is sourceless and has been removed.
The signal "vioControl_from_icon<27>" is sourceless and has been removed.
The signal "vioControl_from_icon<26>" is sourceless and has been removed.
The signal "vioControl_from_icon<25>" is sourceless and has been removed.
 Sourceless block "vio/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O24"
(ROM) removed.
  The signal "vio/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O23" is
sourceless and has been removed.
The signal "vioControl_from_icon<24>" is sourceless and has been removed.
The signal "vioControl_from_icon<23>" is sourceless and has been removed.
The signal "vioControl_from_icon<22>" is sourceless and has been removed.
The signal "vioControl_from_icon<21>" is sourceless and has been removed.
The signal "vioControl_from_icon<20>" is sourceless and has been removed.
The signal "vioControl_from_icon<19>" is sourceless and has been removed.
 Sourceless block "vio/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O23"
(ROM) removed.
  The signal "vio/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O22" is
sourceless and has been removed.
The signal "vioControl_from_icon<18>" is sourceless and has been removed.
The signal "vioControl_from_icon<17>" is sourceless and has been removed.
The signal "vioControl_from_icon<16>" is sourceless and has been removed.
The signal "vioControl_from_icon<15>" is sourceless and has been removed.
The signal "vioControl_from_icon<14>" is sourceless and has been removed.
The signal "vioControl_from_icon<13>" is sourceless and has been removed.
 Sourceless block "vio/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O26"
(ROM) removed.
  The signal "vio/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O25" is
sourceless and has been removed.
The signal "vioControl_from_icon<12>" is sourceless and has been removed.
The signal "vioControl_from_icon<11>" is sourceless and has been removed.
The signal "vioControl_from_icon<10>" is sourceless and has been removed.
The signal "vioControl_from_icon<9>" is sourceless and has been removed.
The signal "vioControl_from_icon<8>" is sourceless and has been removed.
The signal "IlaControl_from_icon<35>" is sourceless and has been removed.
The signal "IlaControl_from_icon<34>" is sourceless and has been removed.
The signal "IlaControl_from_icon<33>" is sourceless and has been removed.
The signal "IlaControl_from_icon<32>" is sourceless and has been removed.
The signal "IlaControl_from_icon<31>" is sourceless and has been removed.
The signal "IlaControl_from_icon<30>" is sourceless and has been removed.
The signal "IlaControl_from_icon<29>" is sourceless and has been removed.
The signal "IlaControl_from_icon<28>" is sourceless and has been removed.
The signal "IlaControl_from_icon<27>" is sourceless and has been removed.
The signal "IlaControl_from_icon<26>" is sourceless and has been removed.
The signal "IlaControl_from_icon<25>" is sourceless and has been removed.
The signal "IlaControl_from_icon<24>" is sourceless and has been removed.
The signal "IlaControl_from_icon<23>" is sourceless and has been removed.
The signal "IlaControl_from_icon<22>" is sourceless and has been removed.
The signal "IlaControl_from_icon<21>" is sourceless and has been removed.
The signal "IlaControl_from_icon<19>" is sourceless and has been removed.
The signal "IlaControl_from_icon<18>" is sourceless and has been removed.
The signal "IlaControl_from_icon<17>" is sourceless and has been removed.
The signal "IlaControl_from_icon<16>" is sourceless and has been removed.
The signal "IlaControl_from_icon<15>" is sourceless and has been removed.
The signal "IlaControl_from_icon<11>" is sourceless and has been removed.
The signal "IlaControl_from_icon<10>" is sourceless and has been removed.
The signal "IlaControl_from_icon<7>" is sourceless and has been removed.
The signal "clkdiv/clkout0" is sourceless and has been removed.
 Sourceless block "clkdiv/clkout1_buf" (CKBUF) removed.
  The signal "clk40" is sourceless and has been removed.
The signal "gbtExmplDsgn/gbtBank_1/CLKS_O_mgt_clks_rx_wordClk<2>" is sourceless
and has been removed.
The signal "gbtExmplDsgn/gbtBank_1/MGT_O_mgtLink[1]_drp_dRpDo<15>" is sourceless
and has been removed.
The signal "gbtExmplDsgn/gbtBank_1/MGT_O_mgtLink[1]_drp_dRpDo<14>" is sourceless
and has been removed.
The signal "gbtExmplDsgn/gbtBank_1/MGT_O_mgtLink[1]_drp_dRpDo<13>" is sourceless
and has been removed.
The signal "gbtExmplDsgn/gbtBank_1/MGT_O_mgtLink[1]_drp_dRpDo<12>" is sourceless
and has been removed.
The signal "gbtExmplDsgn/gbtBank_1/MGT_O_mgtLink[1]_drp_dRpDo<11>" is sourceless
and has been removed.
The signal "gbtExmplDsgn/gbtBank_1/MGT_O_mgtLink[1]_drp_dRpDo<10>" is sourceless
and has been removed.
The signal "gbtExmplDsgn/gbtBank_1/MGT_O_mgtLink[1]_drp_dRpDo<9>" is sourceless
and has been removed.
The signal "gbtExmplDsgn/gbtBank_1/MGT_O_mgtLink[1]_drp_dRpDo<8>" is sourceless
and has been removed.
The signal "gbtExmplDsgn/gbtBank_1/MGT_O_mgtLink[1]_drp_dRpDo<7>" is sourceless
and has been removed.
The signal "gbtExmplDsgn/gbtBank_1/MGT_O_mgtLink[1]_drp_dRpDo<6>" is sourceless
and has been removed.
The signal "gbtExmplDsgn/gbtBank_1/MGT_O_mgtLink[1]_drp_dRpDo<5>" is sourceless
and has been removed.
The signal "gbtExmplDsgn/gbtBank_1/MGT_O_mgtLink[1]_drp_dRpDo<4>" is sourceless
and has been removed.
The signal "gbtExmplDsgn/gbtBank_1/MGT_O_mgtLink[1]_drp_dRpDo<3>" is sourceless
and has been removed.
The signal "gbtExmplDsgn/gbtBank_1/MGT_O_mgtLink[1]_drp_dRpDo<2>" is sourceless
and has been removed.
The signal "gbtExmplDsgn/gbtBank_1/MGT_O_mgtLink[1]_drp_dRpDo<1>" is sourceless
and has been removed.
The signal "gbtExmplDsgn/gbtBank_1/MGT_O_mgtLink[1]_drp_dRpDo<0>" is sourceless
and has been removed.
The signal "gbtExmplDsgn/gbtBank_1/MGT_O_mgtLink[1]_tx_pllLkDet" is sourceless
and has been removed.
The signal "gbtExmplDsgn/gbtBank_1/MGT_O_mgtLink[1]_rx_pllLkDet" is sourceless
and has been removed.
The signal "gbtExmplDsgn/gbtBank_1/MGT_O_mgtLink[1]_drp_dRdy" is sourceless and
has been removed.
The signal "gbtExmplDsgn/gbtBank_1/MGT_O_mgtLink[1]_prbs_rxErr" is sourceless
and has been removed.
The signal
"gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gt
xLatOpt_gen[1].gtxLatOpt/RXDLYALIGNMONITOR_OUT<7>" is sourceless and has been
removed.
The signal
"gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gt
xLatOpt_gen[1].gtxLatOpt/RXDLYALIGNMONITOR_OUT<6>" is sourceless and has been
removed.
The signal
"gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gt
xLatOpt_gen[1].gtxLatOpt/RXDLYALIGNMONITOR_OUT<5>" is sourceless and has been
removed.
The signal
"gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gt
xLatOpt_gen[1].gtxLatOpt/RXDLYALIGNMONITOR_OUT<4>" is sourceless and has been
removed.
The signal
"gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gt
xLatOpt_gen[1].gtxLatOpt/RXDLYALIGNMONITOR_OUT<3>" is sourceless and has been
removed.
The signal
"gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gt
xLatOpt_gen[1].gtxLatOpt/RXDLYALIGNMONITOR_OUT<2>" is sourceless and has been
removed.
The signal
"gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gt
xLatOpt_gen[1].gtxLatOpt/RXDLYALIGNMONITOR_OUT<1>" is sourceless and has been
removed.
The signal
"gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gt
xLatOpt_gen[1].gtxLatOpt/RXDLYALIGNMONITOR_OUT<0>" is sourceless and has been
removed.
The signal
"gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gt
xLatOpt_gen[1].gtxLatOpt/TXDLYALIGNMONITOR_OUT<7>" is sourceless and has been
removed.
The signal
"gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gt
xLatOpt_gen[1].gtxLatOpt/TXDLYALIGNMONITOR_OUT<6>" is sourceless and has been
removed.
The signal
"gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gt
xLatOpt_gen[1].gtxLatOpt/TXDLYALIGNMONITOR_OUT<5>" is sourceless and has been
removed.
The signal
"gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gt
xLatOpt_gen[1].gtxLatOpt/TXDLYALIGNMONITOR_OUT<4>" is sourceless and has been
removed.
The signal
"gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gt
xLatOpt_gen[1].gtxLatOpt/TXDLYALIGNMONITOR_OUT<3>" is sourceless and has been
removed.
The signal
"gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gt
xLatOpt_gen[1].gtxLatOpt/TXDLYALIGNMONITOR_OUT<2>" is sourceless and has been
removed.
The signal
"gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gt
xLatOpt_gen[1].gtxLatOpt/TXDLYALIGNMONITOR_OUT<1>" is sourceless and has been
removed.
The signal
"gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gt
xLatOpt_gen[1].gtxLatOpt/TXDLYALIGNMONITOR_OUT<0>" is sourceless and has been
removed.
The signal
"dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/g
wss.wsts/ram_full_i" is sourceless and has been removed.
The signal
"dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/g
rss.rsts/ram_empty_i" is sourceless and has been removed.
The signal
"dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/g
wss.wsts/ram_full_i" is sourceless and has been removed.
The signal
"dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/g
rss.rsts/ram_empty_i" is sourceless and has been removed.
The signal "txpll/PLL_LOCKED_O" is sourceless and has been removed.
The signal
"rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GA
NDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_
SRL_SET/SRL_Q_O" is sourceless and has been removed.
The signal
"rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GA
NDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_
SRL_SET/SRL_Q_O" is sourceless and has been removed.
The signal
"rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GA
NDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_
SRL_SET/SRL_Q_O" is sourceless and has been removed.
The signal
"txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GA
NDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_
SRL_SET/SRL_Q_O" is sourceless and has been removed.
The signal
"txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GA
NDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_
SRL_SET/SRL_Q_O" is sourceless and has been removed.
The signal
"txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GA
NDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_
SRL_SET/SRL_Q_O" is sourceless and has been removed.
The signal "vio/U0/I_VIO/GEN_ASYNC_IN[17].ASYNC_IN_CELL/user_in_n" is sourceless
and has been removed.
The signal "vio/U0/I_VIO/GEN_ASYNC_IN[16].ASYNC_IN_CELL/user_in_n" is sourceless
and has been removed.
The signal "vio/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/user_in_n" is sourceless
and has been removed.
The signal "vio/U0/I_VIO/GEN_ASYNC_IN[10].ASYNC_IN_CELL/user_in_n" is sourceless
and has been removed.
The signal "vio/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/user_in_n" is sourceless
and has been removed.
The signal "vio/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/user_in_n" is sourceless
and has been removed.
The signal
"ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GAND
X.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SR
L_SET/SRL_Q_O" is sourceless and has been removed.
The signal "icon/U0/U_ICON/iCOMMAND_SEL<15>" is sourceless and has been removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_HCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[15].U_HCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[15].U_LCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[15].U_HCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[15].U_LCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[15].U_HCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[15].U_LCE" (ROM)
removed.
The signal "icon/U0/U_ICON/iCOMMAND_SEL<14>" is sourceless and has been removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_HCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_LCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[14].U_HCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[14].U_LCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[14].U_HCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[14].U_LCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[14].U_HCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[14].U_LCE" (ROM)
removed.
The signal "icon/U0/U_ICON/iCOMMAND_SEL<13>" is sourceless and has been removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_HCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_LCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[13].U_HCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[13].U_LCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[13].U_HCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[13].U_LCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[13].U_HCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[13].U_LCE" (ROM)
removed.
The signal "icon/U0/U_ICON/iCOMMAND_SEL<12>" is sourceless and has been removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_HCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_LCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[12].U_HCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[12].U_LCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[12].U_HCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[12].U_LCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[12].U_HCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[12].U_LCE" (ROM)
removed.
The signal "icon/U0/U_ICON/iCOMMAND_SEL<11>" is sourceless and has been removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_HCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_LCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[11].U_HCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[11].U_LCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[11].U_HCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[11].U_LCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[11].U_HCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[11].U_LCE" (ROM)
removed.
The signal "icon/U0/U_ICON/iCOMMAND_SEL<7>" is sourceless and has been removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_LCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[7].U_HCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[7].U_LCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[7].U_HCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[7].U_LCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[7].U_HCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[7].U_LCE" (ROM)
removed.
The signal "icon/U0/U_ICON/iCOMMAND_SEL<6>" is sourceless and has been removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_LCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[6].U_HCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[6].U_LCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[6].U_HCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[6].U_LCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[6].U_HCE" (ROM)
removed.
 Sourceless block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[6].U_LCE" (ROM)
removed.
Unused block
"dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/g
rss.rsts/ram_empty_i" (FF) removed.
Unused block
"dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/g
wss.wsts/ram_full_i" (FF) removed.
Unused block
"dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/g
rss.rsts/ram_empty_i" (FF) removed.
Unused block
"dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/g
wss.wsts/ram_full_i" (FF) removed.
Unused block "icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[11].U_LUT" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[12].U_LUT" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[13].U_LUT" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[14].U_LUT" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[15].U_LUT" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[6].U_LUT" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[7].U_LUT" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_HCE" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[4].U_HCE" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[4].U_LCE" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_HCE" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_HCE" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[10].U_HCE" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[3].U_HCE" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[3].U_LCE" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[4].U_HCE" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[5].U_HCE" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[8].U_HCE" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_HCE" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[10].U_HCE" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[3].U_HCE" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[3].U_LCE" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[4].U_HCE" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[5].U_HCE" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[8].U_HCE" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_HCE" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[10].U_HCE" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[1].U_HCE" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[2].U_HCE" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[3].U_HCE" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[3].U_LCE" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[4].U_HCE" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[5].U_HCE" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[8].U_HCE" (ROM) removed.
Unused block "icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[9].U_HCE" (ROM) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
GND 		clkdiv/XST_GND
VCC 		clkdiv/XST_VCC
GND 		dtc/XST_GND
VCC 		dtc/XST_VCC
GND
		dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		dtc/buff_0/XST_GND
GND
		dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		dtc/buff_1/XST_GND
GND 		dtc/cicbram/XST_GND
VCC 		dtc/cicbram/XST_VCC
GND 		gbtExmplDsgn/XST_GND
GND 		gbtExmplDsgn/gbtBankRst/XST_GND
VCC 		gbtExmplDsgn/gbtBankRst/XST_VCC
VCC 		gbtExmplDsgn/gbtBank_1/XST_VCC
VCC
		gbtExmplDsgn/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scramble
r/XST_VCC
GND
		gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/X
ST_GND
GND
		gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/g
txLatOpt_gen[1].gtxLatOpt/XST_GND
VCC
		gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/g
txLatOpt_gen[1].gtxLatOpt/XST_VCC
GND
		gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/g
txLatOpt_gen[1].rxPhaseAlign_gen.rxBitSlipControl/XST_GND
VCC
		gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/g
txLatOpt_gen[1].rxPhaseAlign_gen.rxBitSlipControl/XST_VCC
VCC
		gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/g
txLatOpt_gen[1].rxSync/XST_VCC
GND
		gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/g
txLatOpt_gen[1].txSync/XST_GND
VCC
		gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/g
txLatOpt_gen[1].txSync/XST_VCC
GND 		gbtExmplDsgn/pattCheck/XST_GND
VCC 		gbtExmplDsgn/pattCheck/XST_VCC
VCC 		gbtExmplDsgn/pattGen/XST_VCC
GND 		gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/XST_GND
VCC 		gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/XST_VCC
GND 		gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/XST_GND
VCC 		gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/XST_VCC
GND
		gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/XST_GND
VCC
		gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/XST_VCC
GND 		icon/XST_GND
VCC 		icon/XST_VCC
GND
		ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_
GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GA
ND_SRL_SLICE/XST_GND
VCC
		ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_
GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GA
ND_SRL_SLICE/XST_VCC
VCC
		ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_
GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/XST_VCC
GND
		ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS
_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_G
AND_SRL_SLICE/XST_GND
VCC
		ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS
_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_G
AND_SRL_SLICE/XST_VCC
VCC
		ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS
_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/XST_VCC
GND
		ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS
_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_G
AND_SRL_SLICE/XST_GND
VCC
		ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS
_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_G
AND_SRL_SLICE/XST_VCC
VCC
		ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS
_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/XST_VCC
LUT4 		ila/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[6].I_STAT.U_STAT
   optimized to 0
GND
		ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GAN
DX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_S
RL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
VCC
		ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GAN
DX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_S
RL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_VCC
GND
		ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GAN
DX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_S
RL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/XST_GND
GND
		ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GAN
DX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_S
RL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/XST_GND
GND
		ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GAN
DX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_S
RL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/XST_GND
VCC
		ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GAN
DX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_S
RL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/XST_VCC
GND 		ila/XST_GND
VCC 		ila/XST_VCC
GND
		rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_C
S_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_
GAND_SRL_SLICE/XST_GND
VCC
		rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_C
S_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_
GAND_SRL_SLICE/XST_VCC
VCC
		rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_C
S_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/XST_VCC
GND
		rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_
CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U
_GAND_SRL_SLICE/XST_GND
VCC
		rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_
CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U
_GAND_SRL_SLICE/XST_VCC
VCC
		rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_
CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/XST_VCC
GND
		rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_
CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U
_GAND_SRL_SLICE/XST_GND
VCC
		rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_
CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U
_GAND_SRL_SLICE/XST_VCC
VCC
		rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_
CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/XST_VCC
LUT4 		rxIla/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[14].I_STAT.U_STAT
   optimized to 0
GND
		rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
GND
		rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/XST_GND
VCC
		rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/XST_VCC
GND
		rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/XST_GND
GND
		rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/XST_GND
GND
		rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/XST_GND
GND
		rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/XST_GND
GND
		rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/XST_GND
GND
		rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/XST_GND
GND
		rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/XST_GND
GND
		rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/XST_GND
GND
		rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/XST_GND
VCC
		rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/XST_VCC
GND
		rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
GND
		rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/XST_GND
GND
		rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/XST_GND
GND
		rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/XST_GND
VCC
		rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/XST_VCC
VCC
		rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/XST_VCC
GND
		rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
VCC
		rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_VCC
GND 		rxIla/XST_GND
VCC 		rxIla/XST_VCC
GND
		txIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_C
S_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_
GAND_SRL_SLICE/XST_GND
VCC
		txIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_C
S_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_
GAND_SRL_SLICE/XST_VCC
VCC
		txIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_C
S_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/XST_VCC
GND
		txIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_
CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U
_GAND_SRL_SLICE/XST_GND
VCC
		txIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_
CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U
_GAND_SRL_SLICE/XST_VCC
VCC
		txIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_
CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/XST_VCC
GND
		txIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_
CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U
_GAND_SRL_SLICE/XST_GND
VCC
		txIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_
CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U
_GAND_SRL_SLICE/XST_VCC
VCC
		txIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_
CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/XST_VCC
LUT4 		txIla/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[14].I_STAT.U_STAT
   optimized to 0
GND
		txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
GND
		txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/XST_GND
VCC
		txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/XST_VCC
GND
		txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/XST_GND
GND
		txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/XST_GND
GND
		txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/XST_GND
GND
		txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/XST_GND
GND
		txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/XST_GND
GND
		txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/XST_GND
GND
		txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/XST_GND
GND
		txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/XST_GND
GND
		txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/XST_GND
VCC
		txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/XST_VCC
GND
		txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
GND
		txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/XST_GND
GND
		txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/XST_GND
GND
		txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/XST_GND
VCC
		txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/XST_VCC
VCC
		txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/XST_VCC
GND
		txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
VCC
		txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_G
ANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND
_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_VCC
GND 		txIla/XST_GND
VCC 		txIla/XST_VCC
GND 		txpll/mmc_ctrl_inst/XST_GND
VCC 		txpll/mmc_ctrl_inst/XST_VCC
GND 		txpll/mmcm_inst/pll/XST_GND
VCC 		txpll/mmcm_inst/pll/XST_VCC
FDC 		vio/U0/I_VIO/GEN_ASYNC_IN[10].ASYNC_IN_CELL/U_FALLING
   optimized to 0
FDC 		vio/U0/I_VIO/GEN_ASYNC_IN[10].ASYNC_IN_CELL/U_RISING
   optimized to 0
INV 		vio/U0/I_VIO/GEN_ASYNC_IN[10].ASYNC_IN_CELL/U_STATCMD_n
FDC 		vio/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/U_FALLING
   optimized to 0
FDC 		vio/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/U_RISING
   optimized to 0
INV 		vio/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/U_STATCMD_n
FDC 		vio/U0/I_VIO/GEN_ASYNC_IN[16].ASYNC_IN_CELL/U_FALLING
   optimized to 0
FDC 		vio/U0/I_VIO/GEN_ASYNC_IN[16].ASYNC_IN_CELL/U_RISING
   optimized to 0
INV 		vio/U0/I_VIO/GEN_ASYNC_IN[16].ASYNC_IN_CELL/U_STATCMD_n
FDC 		vio/U0/I_VIO/GEN_ASYNC_IN[17].ASYNC_IN_CELL/U_FALLING
   optimized to 0
FDC 		vio/U0/I_VIO/GEN_ASYNC_IN[17].ASYNC_IN_CELL/U_RISING
   optimized to 0
INV 		vio/U0/I_VIO/GEN_ASYNC_IN[17].ASYNC_IN_CELL/U_STATCMD_n
FDC 		vio/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/U_FALLING
   optimized to 0
FDC 		vio/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/U_RISING
   optimized to 0
INV 		vio/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/U_STATCMD_n
FDC 		vio/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/U_FALLING
   optimized to 0
FDC 		vio/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/U_RISING
   optimized to 0
INV 		vio/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/U_STATCMD_n
LUT4 		vio/U0/I_VIO/U_STATUS/F_STAT[5].I_STAT.U_STAT
   optimized to 0
LUT4 		vio/U0/I_VIO/U_STATUS/F_STAT[7].I_STAT.U_STAT
   optimized to 0
LUT6 		vio/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O25
   optimized to 1
LUT6 		vio/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O29
   optimized to 1
GND 		vio/XST_GND
VCC 		vio/XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| AMC_PORT_TX_P<14>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| AMC_PORT_TX_P<15>                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| CDCE_OUT0_N                        | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| CDCE_OUT0_P                        | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| FMC1_IO_PIN_la_p<0>                | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FMC1_IO_PIN_la_p<1>                | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FMC1_IO_PIN_la_p<2>                | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FMC1_IO_PIN_la_p<3>                | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FPGA_CLKOUT_O                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| RESET_I                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SFP_RX_N<1>                        | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| SFP_RX_P<1>                        | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| SFP_TX_N<1>                        | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| SFP_TX_P<1>                        | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| USER_V6_LED_O<1>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| USER_V6_LED_O<2>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| XPOINT1_CLK3_N                     | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| XPOINT1_CLK3_P                     | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GA
ND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/MSET
ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_G
AND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/MSET
ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_G
AND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/MSET
ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX
.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL
_SET/MSET
rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_
GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/MSET
rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS
_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/MSET
rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS
_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/MSET
rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GAN
DX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_S
RL_SET/MSET
rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GAN
DX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_S
RL_SET/MSET
rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GAN
DX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_S
RL_SET/MSET
txIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_
GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/MSET
txIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS
_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/MSET
txIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS
_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/MSET
txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GAN
DX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_S
RL_SET/MSET
txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GAN
DX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_S
RL_SET/MSET
txIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GAN
DX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_S
RL_SET/MSET

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
