set ad_project_params(JESD_L) 4
set ad_project_params(JESD_M) 4
set ad_project_params(JESD_F) 3
set ad_project_params(JESD_S) 2
set ad_project_params(JESD_K) 256
set ad_project_params(JESD_NP) 12

set ad_project_params(LANE_RATE) 24.750
set ad_project_params(REF_CLK_RATE) 250
#   [RX/TX]_PLL_SEL :  Used PLL in the Xilinx PHY used in 64B66B mode
#                      Encoding is:
#                         0 - CPLL
#                         1 - QPLL0
#                         2 - QPLL1
set ad_project_params(PLL_SEL) 1

