#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:30:25 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Mon Mar 25 23:55:31 2024
# Process ID: 232177
# Current directory: /home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickQ_v2.runs/synth_1
# Command line: vivado -log qq_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source qq_top.tcl
# Log file: /home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickQ_v2.runs/synth_1/qq_top.vds
# Journal file: /home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickQ_v2.runs/synth_1/vivado.jou
# Running On: ece428lab, OS: Linux, CPU Frequency: 4563.312 MHz, CPU Physical cores: 8, Host memory: 33426 MB
#-----------------------------------------------------------
source qq_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickQ_v2.srcs/utils_1/imports/synth_1/qq_node.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickQ_v2.srcs/utils_1/imports/synth_1/qq_node.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top qq_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-1810] synth_design options have changed between reference and incremental; A full resynthesis will be run
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 232198
WARNING: [Synth 8-11065] parameter 'MAX_KEY' becomes localparam in 'qq_fsm' with formal parameter declaration list [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_fsm.sv:44]
WARNING: [Synth 8-11065] parameter 'MAX_KEY' becomes localparam in 'qq_node' with formal parameter declaration list [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_node.sv:30]
WARNING: [Synth 8-11065] parameter 'MAX_KEY' becomes localparam in 'qq_top' with formal parameter declaration list [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_top.sv:32]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1691.059 ; gain = 351.801 ; free physical = 19180 ; free virtual = 25740
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'qq_top' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'qq_node' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_node.sv:23]
	Parameter W bound to: 32 - type: integer 
	Parameter D bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mux2' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/mux2.sv:12]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/mux2.sv:12]
INFO: [Synth 8-6157] synthesizing module 'dffre' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/dffre.sv:15]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dffre' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/dffre.sv:15]
INFO: [Synth 8-6157] synthesizing module 'mem2p_sw_sr' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/mem2p_sw_sr.sv:21]
	Parameter W bound to: 32 - type: integer 
	Parameter D bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem2p_sw_sr' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/mem2p_sw_sr.sv:21]
INFO: [Synth 8-6157] synthesizing module 'cmp_mag' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/cmp_mag.sv:12]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmp_mag' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/cmp_mag.sv:12]
INFO: [Synth 8-6157] synthesizing module 'mux4' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/mux4.sv:12]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/mux4.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'mux4' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/mux4.sv:12]
INFO: [Synth 8-6157] synthesizing module 'qq_control' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_control.sv:15]
	Parameter W bound to: 32 - type: integer 
	Parameter D bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'qq_fsm' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_fsm.sv:15]
	Parameter W bound to: 32 - type: integer 
	Parameter D bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_fsm.sv:82]
INFO: [Synth 8-6155] done synthesizing module 'qq_fsm' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_fsm.sv:15]
INFO: [Synth 8-6157] synthesizing module 'adr_cnt' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/adr_cnt.sv:15]
	Parameter D bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adr_cnt' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/adr_cnt.sv:15]
INFO: [Synth 8-6157] synthesizing module 'adr_inc' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/adr_inc.sv:15]
	Parameter D bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adr_inc' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/adr_inc.sv:15]
INFO: [Synth 8-6157] synthesizing module 'reg_sr_empty' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/reg_sr_empty.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'reg_sr_empty' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/reg_sr_empty.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg_sr' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/reg_sr.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'reg_sr' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/reg_sr.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'qq_control' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_control.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'qq_node' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_node.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'qq_top' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_top.sv:23]
WARNING: [Synth 8-3848] Net enq_o in module/entity qq_top does not have driver. [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_top.sv:27]
WARNING: [Synth 8-3848] Net deq_o in module/entity qq_top does not have driver. [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_top.sv:27]
WARNING: [Synth 8-7129] Port enq_o in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port deq_o in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[31] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[30] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[29] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[28] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[27] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[26] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[25] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[24] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[23] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[22] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[21] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[20] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[19] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[18] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[17] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[16] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[15] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[14] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[13] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[12] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[11] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[10] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[9] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[8] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[7] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[6] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[5] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[4] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[3] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[2] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[1] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[0] in module qq_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1756.027 ; gain = 416.770 ; free physical = 19105 ; free virtual = 25664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1770.871 ; gain = 431.613 ; free physical = 19122 ; free virtual = 25681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1778.875 ; gain = 439.617 ; free physical = 19122 ; free virtual = 25681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1781.844 ; gain = 442.586 ; free physical = 19122 ; free virtual = 25682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1781.844 ; gain = 442.586 ; free physical = 19122 ; free virtual = 25682
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'qq_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   INIT1 |                              000 |                              001
                   INIT2 |                              001 |                              010
                    IDLE |                              010 |                              011
                    ENQ1 |                              011 |                              100
                   ENQRT |                              100 |                              101
                    DEQ1 |                              101 |                              110
                   DEQRT |                              110 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'qq_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1795.789 ; gain = 456.531 ; free physical = 19101 ; free virtual = 25653
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : synth_design options have changed between reference and incremental


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    2 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---RAMs : 
	              128 Bit	(4 X 32 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 14    
	   7 Input    2 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 4     
	   7 Input    1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port enq_o in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port deq_o in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[31] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[30] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[29] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[28] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[27] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[26] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[25] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[24] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[23] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[22] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[21] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[20] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[19] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[18] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[17] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[16] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[15] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[14] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[13] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[12] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[11] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[10] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[9] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[8] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[7] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[6] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[5] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[4] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[3] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[2] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[1] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[0] in module qq_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1941.055 ; gain = 601.797 ; free physical = 18959 ; free virtual = 25514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+--------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object               | Inference | Size (Depth x Width) | Primitives  | 
+------------+--------------------------+-----------+----------------------+-------------+
|qq_top      | NODE2/BRAM/ram_array_reg | Implied   | 4 x 32               | RAM32M x 6  | 
|qq_top      | NODE1/BRAM/ram_array_reg | Implied   | 4 x 32               | RAM32M x 6  | 
+------------+--------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1941.055 ; gain = 601.797 ; free physical = 18959 ; free virtual = 25514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+--------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object               | Inference | Size (Depth x Width) | Primitives  | 
+------------+--------------------------+-----------+----------------------+-------------+
|qq_top      | NODE2/BRAM/ram_array_reg | Implied   | 4 x 32               | RAM32M x 6  | 
|qq_top      | NODE1/BRAM/ram_array_reg | Implied   | 4 x 32               | RAM32M x 6  | 
+------------+--------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1949.062 ; gain = 609.805 ; free physical = 18943 ; free virtual = 25504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1949.062 ; gain = 609.805 ; free physical = 18927 ; free virtual = 25489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1949.062 ; gain = 609.805 ; free physical = 18927 ; free virtual = 25489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1949.062 ; gain = 609.805 ; free physical = 18927 ; free virtual = 25489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1949.062 ; gain = 609.805 ; free physical = 18927 ; free virtual = 25489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1949.062 ; gain = 609.805 ; free physical = 18927 ; free virtual = 25489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1949.062 ; gain = 609.805 ; free physical = 18927 ; free virtual = 25489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     8|
|3     |LUT2     |     9|
|4     |LUT3     |     9|
|5     |LUT4     |   115|
|6     |LUT5     |    20|
|7     |LUT6     |   147|
|8     |RAM32M   |    10|
|9     |RAM32X1D |     4|
|10    |FDRE     |    82|
|11    |IBUF     |    36|
|12    |OBUF     |    67|
|13    |OBUFT    |     2|
+------+---------+------+

Report Instance Areas: 
+------+--------------+---------------+------+
|      |Instance      |Module         |Cells |
+------+--------------+---------------+------+
|1     |top           |               |   510|
|2     |  NODE1       |qq_node        |   222|
|3     |    BRAM      |mem2p_sw_sr_1  |    66|
|4     |    CTL       |qq_control_2   |   104|
|5     |      ADRCNT  |adr_cnt_5      |     9|
|6     |      EMPTYFF |reg_sr_empty_6 |     2|
|7     |      FSM     |qq_fsm_7       |    91|
|8     |      FULLFF  |reg_sr_8       |     2|
|9     |    KCMP      |cmp_mag_3      |     4|
|10    |    TEMP      |dffre_4        |    48|
|11    |  NODE2       |qq_node_0      |   182|
|12    |    BRAM      |mem2p_sw_sr    |    34|
|13    |    CTL       |qq_control     |    96|
|14    |      ADRCNT  |adr_cnt        |     9|
|15    |      EMPTYFF |reg_sr_empty   |     1|
|16    |      FSM     |qq_fsm         |    85|
|17    |      FULLFF  |reg_sr         |     1|
|18    |    KCMP      |cmp_mag        |     4|
|19    |    TEMP      |dffre          |    48|
+------+--------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1949.062 ; gain = 609.805 ; free physical = 18927 ; free virtual = 25489
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 74 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1949.062 ; gain = 609.805 ; free physical = 18927 ; free virtual = 25489
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1949.070 ; gain = 609.805 ; free physical = 18927 ; free virtual = 25489
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1952.055 ; gain = 0.000 ; free physical = 19219 ; free virtual = 25780
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2083.801 ; gain = 0.000 ; free physical = 19144 ; free virtual = 25705
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete | Checksum: 5e674805
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 74 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2083.801 ; gain = 744.543 ; free physical = 19143 ; free virtual = 25705
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1614.612; main = 1362.907; forked = 381.598
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2918.598; main = 2083.801; forked = 969.535
INFO: [Common 17-1381] The checkpoint '/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickQ_v2.runs/synth_1/qq_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file qq_top_utilization_synth.rpt -pb qq_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 25 23:55:50 2024...
