$comment
	File created using the following command:
		vcd file Sec_LED.msim.vcd -direction
$end
$date
	Mon Dec 04 21:19:24 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Sec_LED_vlg_vec_tst $end
$var reg 1 ! clock $end
$var reg 1 " reset $end
$var reg 1 # x $end
$var wire 1 $ z1 $end
$var wire 1 % z2 $end
$var wire 1 & z3 $end
$var wire 1 ' z4 $end
$var wire 1 ( sampler $end
$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / clock~input_o $end
$var wire 1 0 clock~inputclkctrl_outclk $end
$var wire 1 1 z1~output_o $end
$var wire 1 2 z2~output_o $end
$var wire 1 3 z3~output_o $end
$var wire 1 4 z4~output_o $end
$var wire 1 5 reset~input_o $end
$var wire 1 6 x~input_o $end
$var wire 1 7 reg_fstate.state5~0_combout $end
$var wire 1 8 fstate.state5~q $end
$var wire 1 9 reg_fstate.state6~0_combout $end
$var wire 1 : fstate.state6~q $end
$var wire 1 ; reg_fstate.state2~0_combout $end
$var wire 1 < fstate.state2~q $end
$var wire 1 = reg_fstate.state3~0_combout $end
$var wire 1 > fstate.state3~q $end
$var wire 1 ? reg_fstate.state7~0_combout $end
$var wire 1 @ fstate.state7~q $end
$var wire 1 A reg_fstate.state4~0_combout $end
$var wire 1 B fstate.state4~q $end
$var wire 1 C reg_fstate.state1~0_combout $end
$var wire 1 D fstate.state1~q $end
$var wire 1 E z1~0_combout $end
$var wire 1 F z2~0_combout $end
$var wire 1 G z3~0_combout $end
$var wire 1 H z4~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
x(
0)
1*
x+
1,
1-
1.
0/
00
01
02
03
04
05
06
07
08
09
0:
1;
0<
0=
0>
0?
0@
0A
0B
1C
0D
1E
0F
0G
0H
$end
#20000
1!
1/
10
0(
1D
1<
0;
1=
1F
1G
12
13
1%
1&
#40000
0!
0/
00
1(
#60000
1!
1/
10
0(
1>
0<
1A
0E
0=
1H
11
14
1$
1'
#80000
0!
0/
00
1(
#100000
1!
1/
10
0(
1B
0>
0C
0A
0F
0G
02
03
0%
0&
#120000
0!
0/
00
1(
#140000
1!
1/
10
0(
0D
0B
1E
1;
1C
0H
01
04
0$
0'
#160000
0!
0/
00
1(
#180000
1!
1/
10
0(
1D
1<
0;
1=
1F
1G
12
13
1%
1&
#200000
0!
0/
00
1(
#220000
1!
1/
10
0(
1>
0<
1A
0E
0=
1H
11
14
1$
1'
#240000
0!
0/
00
1(
#260000
1!
1/
10
0(
1B
0>
0C
0A
0F
0G
02
03
0%
0&
#280000
0!
0/
00
1(
#300000
1!
1/
10
0(
0D
0B
1E
1;
1C
0H
01
04
0$
0'
#320000
0!
0/
00
1(
#340000
1!
1/
10
0(
1D
1<
0;
1=
1F
1G
12
13
1%
1&
#360000
0!
0/
00
1(
#380000
1!
1/
10
0(
1>
0<
1A
0E
0=
1H
11
14
1$
1'
#400000
1#
0!
16
0/
00
1(
0A
1?
#420000
1!
1/
10
0(
1@
0>
0C
0?
0H
04
0'
#440000
0!
0/
00
1(
#460000
1!
1/
10
0(
0D
0@
1E
17
1C
0F
0G
01
02
03
0$
0%
0&
#480000
0!
0/
00
1(
#500000
1!
1/
10
0(
1D
18
0E
07
19
11
1$
#520000
0!
0/
00
1(
#540000
1!
1/
10
0(
1:
08
1=
09
1F
12
1%
#560000
0!
0/
00
1(
#580000
1!
1/
10
0(
1>
0:
1?
0=
1H
1G
14
13
1'
1&
#600000
0!
0/
00
1(
#620000
1!
1/
10
0(
1@
0>
0C
0?
0H
04
0'
#640000
0!
0/
00
1(
#660000
1!
1/
10
0(
0D
0@
1E
17
1C
0F
0G
01
02
03
0$
0%
0&
#680000
0!
0/
00
1(
#700000
1!
1/
10
0(
1D
18
0E
07
19
11
1$
#720000
0!
0/
00
1(
#740000
1!
1/
10
0(
1:
08
1=
09
1F
12
1%
#760000
0!
0/
00
1(
#780000
1!
1/
10
0(
1>
0:
1?
0=
1H
1G
14
13
1'
1&
#800000
0#
0!
06
0/
00
1(
1A
0?
#820000
1!
1/
10
0(
1B
0>
0C
0A
0F
0G
02
03
0%
0&
#840000
0!
0/
00
1(
#860000
1!
1/
10
0(
0D
0B
1E
1;
1C
0H
01
04
0$
0'
#880000
0!
0/
00
1(
#900000
1!
1/
10
0(
1D
1<
0;
1=
1F
1G
12
13
1%
1&
#920000
0!
0/
00
1(
#940000
1!
1/
10
0(
1>
0<
1A
0E
0=
1H
11
14
1$
1'
#960000
0!
0/
00
1(
#980000
1!
1/
10
0(
1B
0>
0C
0A
0F
0G
02
03
0%
0&
#1000000
