0.6
2017.4
Dec 15 2017
21:07:18
U:/CS2022/CompArch/assignment_2/assignment_2.srcs/sim_1/new/ALU_tb.vhd,1522324041,vhdl,,,,alu_tb,,,,,,,,
U:/CS2022/CompArch/assignment_2/assignment_2.srcs/sim_1/new/RCA_tb.vhd,1522321490,vhdl,,,,rca_tb,,,,,,,,
U:/CS2022/CompArch/assignment_2/assignment_2.srcs/sim_1/new/au_tb.vhd,1522322459,vhdl,,,,au_tb,,,,,,,,
U:/CS2022/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd,1522319588,vhdl,,,,alu,,,,,,,,
U:/CS2022/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd,1522321797,vhdl,,,,arithmeticunit16bit,,,,,,,,
U:/CS2022/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd,1522319588,vhdl,,,,b_input_logic,,,,,,,,
U:/CS2022/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd,1522319588,vhdl,,,,fulladder,,,,,,,,
U:/CS2022/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd,1522324345,vhdl,,,,logicunit16bit,,,,,,,,
U:/CS2022/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd,1522319588,vhdl,,,,logicunitslice,,,,,,,,
U:/CS2022/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd,1522319588,vhdl,,,,ripplecarryadder,,,,,,,,
U:/CS2022/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd,1522319588,vhdl,,,,mux2,,,,,,,,
U:/CS2022/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd,1522319589,vhdl,,,,mux4_1bit,,,,,,,,
