
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tset_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401360 <.init>:
  401360:	stp	x29, x30, [sp, #-16]!
  401364:	mov	x29, sp
  401368:	bl	401750 <ferror@plt+0x60>
  40136c:	ldp	x29, x30, [sp], #16
  401370:	ret

Disassembly of section .plt:

0000000000401380 <strlen@plt-0x20>:
  401380:	stp	x16, x30, [sp, #-16]!
  401384:	adrp	x16, 414000 <ferror@plt+0x12910>
  401388:	ldr	x17, [x16, #4088]
  40138c:	add	x16, x16, #0xff8
  401390:	br	x17
  401394:	nop
  401398:	nop
  40139c:	nop

00000000004013a0 <strlen@plt>:
  4013a0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4013a4:	ldr	x17, [x16]
  4013a8:	add	x16, x16, #0x0
  4013ac:	br	x17

00000000004013b0 <exit@plt>:
  4013b0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4013b4:	ldr	x17, [x16, #8]
  4013b8:	add	x16, x16, #0x8
  4013bc:	br	x17

00000000004013c0 <setupterm@plt>:
  4013c0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4013c4:	ldr	x17, [x16, #16]
  4013c8:	add	x16, x16, #0x10
  4013cc:	br	x17

00000000004013d0 <perror@plt>:
  4013d0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4013d4:	ldr	x17, [x16, #24]
  4013d8:	add	x16, x16, #0x18
  4013dc:	br	x17

00000000004013e0 <cfgetospeed@plt>:
  4013e0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4013e4:	ldr	x17, [x16, #32]
  4013e8:	add	x16, x16, #0x20
  4013ec:	br	x17

00000000004013f0 <tputs@plt>:
  4013f0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4013f4:	ldr	x17, [x16, #40]
  4013f8:	add	x16, x16, #0x28
  4013fc:	br	x17

0000000000401400 <ttyname@plt>:
  401400:	adrp	x16, 415000 <ferror@plt+0x13910>
  401404:	ldr	x17, [x16, #48]
  401408:	add	x16, x16, #0x30
  40140c:	br	x17

0000000000401410 <putc@plt>:
  401410:	adrp	x16, 415000 <ferror@plt+0x13910>
  401414:	ldr	x17, [x16, #56]
  401418:	add	x16, x16, #0x38
  40141c:	br	x17

0000000000401420 <fputc@plt>:
  401420:	adrp	x16, 415000 <ferror@plt+0x13910>
  401424:	ldr	x17, [x16, #64]
  401428:	add	x16, x16, #0x40
  40142c:	br	x17

0000000000401430 <curses_version@plt>:
  401430:	adrp	x16, 415000 <ferror@plt+0x13910>
  401434:	ldr	x17, [x16, #72]
  401438:	add	x16, x16, #0x48
  40143c:	br	x17

0000000000401440 <__ctype_tolower_loc@plt>:
  401440:	adrp	x16, 415000 <ferror@plt+0x13910>
  401444:	ldr	x17, [x16, #80]
  401448:	add	x16, x16, #0x50
  40144c:	br	x17

0000000000401450 <tcgetattr@plt>:
  401450:	adrp	x16, 415000 <ferror@plt+0x13910>
  401454:	ldr	x17, [x16, #88]
  401458:	add	x16, x16, #0x58
  40145c:	br	x17

0000000000401460 <fileno@plt>:
  401460:	adrp	x16, 415000 <ferror@plt+0x13910>
  401464:	ldr	x17, [x16, #96]
  401468:	add	x16, x16, #0x60
  40146c:	br	x17

0000000000401470 <fclose@plt>:
  401470:	adrp	x16, 415000 <ferror@plt+0x13910>
  401474:	ldr	x17, [x16, #104]
  401478:	add	x16, x16, #0x68
  40147c:	br	x17

0000000000401480 <fopen@plt>:
  401480:	adrp	x16, 415000 <ferror@plt+0x13910>
  401484:	ldr	x17, [x16, #112]
  401488:	add	x16, x16, #0x70
  40148c:	br	x17

0000000000401490 <_nc_is_abs_path@plt>:
  401490:	adrp	x16, 415000 <ferror@plt+0x13910>
  401494:	ldr	x17, [x16, #120]
  401498:	add	x16, x16, #0x78
  40149c:	br	x17

00000000004014a0 <malloc@plt>:
  4014a0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4014a4:	ldr	x17, [x16, #128]
  4014a8:	add	x16, x16, #0x80
  4014ac:	br	x17

00000000004014b0 <open@plt>:
  4014b0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4014b4:	ldr	x17, [x16, #136]
  4014b8:	add	x16, x16, #0x88
  4014bc:	br	x17

00000000004014c0 <tparm@plt>:
  4014c0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4014c4:	ldr	x17, [x16, #144]
  4014c8:	add	x16, x16, #0x90
  4014cc:	br	x17

00000000004014d0 <strncmp@plt>:
  4014d0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4014d4:	ldr	x17, [x16, #152]
  4014d8:	add	x16, x16, #0x98
  4014dc:	br	x17

00000000004014e0 <__libc_start_main@plt>:
  4014e0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4014e4:	ldr	x17, [x16, #160]
  4014e8:	add	x16, x16, #0xa0
  4014ec:	br	x17

00000000004014f0 <strpbrk@plt>:
  4014f0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4014f4:	ldr	x17, [x16, #168]
  4014f8:	add	x16, x16, #0xa8
  4014fc:	br	x17

0000000000401500 <getopt@plt>:
  401500:	adrp	x16, 415000 <ferror@plt+0x13910>
  401504:	ldr	x17, [x16, #176]
  401508:	add	x16, x16, #0xb0
  40150c:	br	x17

0000000000401510 <system@plt>:
  401510:	adrp	x16, 415000 <ferror@plt+0x13910>
  401514:	ldr	x17, [x16, #184]
  401518:	add	x16, x16, #0xb8
  40151c:	br	x17

0000000000401520 <strdup@plt>:
  401520:	adrp	x16, 415000 <ferror@plt+0x13910>
  401524:	ldr	x17, [x16, #192]
  401528:	add	x16, x16, #0xc0
  40152c:	br	x17

0000000000401530 <strerror@plt>:
  401530:	adrp	x16, 415000 <ferror@plt+0x13910>
  401534:	ldr	x17, [x16, #200]
  401538:	add	x16, x16, #0xc8
  40153c:	br	x17

0000000000401540 <__gmon_start__@plt>:
  401540:	adrp	x16, 415000 <ferror@plt+0x13910>
  401544:	ldr	x17, [x16, #208]
  401548:	add	x16, x16, #0xd0
  40154c:	br	x17

0000000000401550 <abort@plt>:
  401550:	adrp	x16, 415000 <ferror@plt+0x13910>
  401554:	ldr	x17, [x16, #216]
  401558:	add	x16, x16, #0xd8
  40155c:	br	x17

0000000000401560 <feof@plt>:
  401560:	adrp	x16, 415000 <ferror@plt+0x13910>
  401564:	ldr	x17, [x16, #224]
  401568:	add	x16, x16, #0xe0
  40156c:	br	x17

0000000000401570 <puts@plt>:
  401570:	adrp	x16, 415000 <ferror@plt+0x13910>
  401574:	ldr	x17, [x16, #232]
  401578:	add	x16, x16, #0xe8
  40157c:	br	x17

0000000000401580 <memcmp@plt>:
  401580:	adrp	x16, 415000 <ferror@plt+0x13910>
  401584:	ldr	x17, [x16, #240]
  401588:	add	x16, x16, #0xf0
  40158c:	br	x17

0000000000401590 <strcmp@plt>:
  401590:	adrp	x16, 415000 <ferror@plt+0x13910>
  401594:	ldr	x17, [x16, #248]
  401598:	add	x16, x16, #0xf8
  40159c:	br	x17

00000000004015a0 <__ctype_b_loc@plt>:
  4015a0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4015a4:	ldr	x17, [x16, #256]
  4015a8:	add	x16, x16, #0x100
  4015ac:	br	x17

00000000004015b0 <fread@plt>:
  4015b0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4015b4:	ldr	x17, [x16, #264]
  4015b8:	add	x16, x16, #0x108
  4015bc:	br	x17

00000000004015c0 <free@plt>:
  4015c0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4015c4:	ldr	x17, [x16, #272]
  4015c8:	add	x16, x16, #0x110
  4015cc:	br	x17

00000000004015d0 <_nc_rootname@plt>:
  4015d0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4015d4:	ldr	x17, [x16, #280]
  4015d8:	add	x16, x16, #0x118
  4015dc:	br	x17

00000000004015e0 <strchr@plt>:
  4015e0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4015e4:	ldr	x17, [x16, #288]
  4015e8:	add	x16, x16, #0x120
  4015ec:	br	x17

00000000004015f0 <getttynam@plt>:
  4015f0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4015f4:	ldr	x17, [x16, #296]
  4015f8:	add	x16, x16, #0x128
  4015fc:	br	x17

0000000000401600 <fwrite@plt>:
  401600:	adrp	x16, 415000 <ferror@plt+0x13910>
  401604:	ldr	x17, [x16, #304]
  401608:	add	x16, x16, #0x130
  40160c:	br	x17

0000000000401610 <clearerr@plt>:
  401610:	adrp	x16, 415000 <ferror@plt+0x13910>
  401614:	ldr	x17, [x16, #312]
  401618:	add	x16, x16, #0x138
  40161c:	br	x17

0000000000401620 <fflush@plt>:
  401620:	adrp	x16, 415000 <ferror@plt+0x13910>
  401624:	ldr	x17, [x16, #320]
  401628:	add	x16, x16, #0x140
  40162c:	br	x17

0000000000401630 <_nc_basename@plt>:
  401630:	adrp	x16, 415000 <ferror@plt+0x13910>
  401634:	ldr	x17, [x16, #328]
  401638:	add	x16, x16, #0x148
  40163c:	br	x17

0000000000401640 <strcpy@plt>:
  401640:	adrp	x16, 415000 <ferror@plt+0x13910>
  401644:	ldr	x17, [x16, #336]
  401648:	add	x16, x16, #0x150
  40164c:	br	x17

0000000000401650 <strncat@plt>:
  401650:	adrp	x16, 415000 <ferror@plt+0x13910>
  401654:	ldr	x17, [x16, #344]
  401658:	add	x16, x16, #0x158
  40165c:	br	x17

0000000000401660 <tcsetattr@plt>:
  401660:	adrp	x16, 415000 <ferror@plt+0x13910>
  401664:	ldr	x17, [x16, #352]
  401668:	add	x16, x16, #0x160
  40166c:	br	x17

0000000000401670 <napms@plt>:
  401670:	adrp	x16, 415000 <ferror@plt+0x13910>
  401674:	ldr	x17, [x16, #360]
  401678:	add	x16, x16, #0x168
  40167c:	br	x17

0000000000401680 <vfprintf@plt>:
  401680:	adrp	x16, 415000 <ferror@plt+0x13910>
  401684:	ldr	x17, [x16, #368]
  401688:	add	x16, x16, #0x170
  40168c:	br	x17

0000000000401690 <printf@plt>:
  401690:	adrp	x16, 415000 <ferror@plt+0x13910>
  401694:	ldr	x17, [x16, #376]
  401698:	add	x16, x16, #0x178
  40169c:	br	x17

00000000004016a0 <__errno_location@plt>:
  4016a0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4016a4:	ldr	x17, [x16, #384]
  4016a8:	add	x16, x16, #0x180
  4016ac:	br	x17

00000000004016b0 <getenv@plt>:
  4016b0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4016b4:	ldr	x17, [x16, #392]
  4016b8:	add	x16, x16, #0x188
  4016bc:	br	x17

00000000004016c0 <fprintf@plt>:
  4016c0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4016c4:	ldr	x17, [x16, #400]
  4016c8:	add	x16, x16, #0x190
  4016cc:	br	x17

00000000004016d0 <fgets@plt>:
  4016d0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4016d4:	ldr	x17, [x16, #408]
  4016d8:	add	x16, x16, #0x198
  4016dc:	br	x17

00000000004016e0 <ioctl@plt>:
  4016e0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4016e4:	ldr	x17, [x16, #416]
  4016e8:	add	x16, x16, #0x1a0
  4016ec:	br	x17

00000000004016f0 <ferror@plt>:
  4016f0:	adrp	x16, 415000 <ferror@plt+0x13910>
  4016f4:	ldr	x17, [x16, #424]
  4016f8:	add	x16, x16, #0x1a8
  4016fc:	br	x17

Disassembly of section .text:

0000000000401700 <.text>:
  401700:	mov	x29, #0x0                   	// #0
  401704:	mov	x30, #0x0                   	// #0
  401708:	mov	x5, x0
  40170c:	ldr	x1, [sp]
  401710:	add	x2, sp, #0x8
  401714:	mov	x6, sp
  401718:	movz	x0, #0x0, lsl #48
  40171c:	movk	x0, #0x0, lsl #32
  401720:	movk	x0, #0x40, lsl #16
  401724:	movk	x0, #0x1f84
  401728:	movz	x3, #0x0, lsl #48
  40172c:	movk	x3, #0x0, lsl #32
  401730:	movk	x3, #0x40, lsl #16
  401734:	movk	x3, #0x35d0
  401738:	movz	x4, #0x0, lsl #48
  40173c:	movk	x4, #0x0, lsl #32
  401740:	movk	x4, #0x40, lsl #16
  401744:	movk	x4, #0x3650
  401748:	bl	4014e0 <__libc_start_main@plt>
  40174c:	bl	401550 <abort@plt>
  401750:	adrp	x0, 414000 <ferror@plt+0x12910>
  401754:	ldr	x0, [x0, #4040]
  401758:	cbz	x0, 401760 <ferror@plt+0x70>
  40175c:	b	401540 <__gmon_start__@plt>
  401760:	ret
  401764:	adrp	x0, 415000 <ferror@plt+0x13910>
  401768:	add	x0, x0, #0x1c8
  40176c:	adrp	x1, 415000 <ferror@plt+0x13910>
  401770:	add	x1, x1, #0x1c8
  401774:	cmp	x0, x1
  401778:	b.eq	4017ac <ferror@plt+0xbc>  // b.none
  40177c:	stp	x29, x30, [sp, #-32]!
  401780:	mov	x29, sp
  401784:	adrp	x0, 403000 <ferror@plt+0x1910>
  401788:	ldr	x0, [x0, #1648]
  40178c:	str	x0, [sp, #24]
  401790:	mov	x1, x0
  401794:	cbz	x1, 4017a4 <ferror@plt+0xb4>
  401798:	adrp	x0, 415000 <ferror@plt+0x13910>
  40179c:	add	x0, x0, #0x1c8
  4017a0:	blr	x1
  4017a4:	ldp	x29, x30, [sp], #32
  4017a8:	ret
  4017ac:	ret
  4017b0:	adrp	x0, 415000 <ferror@plt+0x13910>
  4017b4:	add	x0, x0, #0x1c8
  4017b8:	adrp	x1, 415000 <ferror@plt+0x13910>
  4017bc:	add	x1, x1, #0x1c8
  4017c0:	sub	x0, x0, x1
  4017c4:	lsr	x1, x0, #63
  4017c8:	add	x0, x1, x0, asr #3
  4017cc:	cmp	xzr, x0, asr #1
  4017d0:	b.eq	401808 <ferror@plt+0x118>  // b.none
  4017d4:	stp	x29, x30, [sp, #-32]!
  4017d8:	mov	x29, sp
  4017dc:	asr	x1, x0, #1
  4017e0:	adrp	x0, 403000 <ferror@plt+0x1910>
  4017e4:	ldr	x0, [x0, #1656]
  4017e8:	str	x0, [sp, #24]
  4017ec:	mov	x2, x0
  4017f0:	cbz	x2, 401800 <ferror@plt+0x110>
  4017f4:	adrp	x0, 415000 <ferror@plt+0x13910>
  4017f8:	add	x0, x0, #0x1c8
  4017fc:	blr	x2
  401800:	ldp	x29, x30, [sp], #32
  401804:	ret
  401808:	ret
  40180c:	adrp	x0, 415000 <ferror@plt+0x13910>
  401810:	ldrb	w0, [x0, #456]
  401814:	cbnz	w0, 401838 <ferror@plt+0x148>
  401818:	stp	x29, x30, [sp, #-16]!
  40181c:	mov	x29, sp
  401820:	bl	401764 <ferror@plt+0x74>
  401824:	adrp	x0, 415000 <ferror@plt+0x13910>
  401828:	mov	w1, #0x1                   	// #1
  40182c:	strb	w1, [x0, #456]
  401830:	ldp	x29, x30, [sp], #16
  401834:	ret
  401838:	ret
  40183c:	stp	x29, x30, [sp, #-16]!
  401840:	mov	x29, sp
  401844:	bl	4017b0 <ferror@plt+0xc0>
  401848:	ldp	x29, x30, [sp], #16
  40184c:	ret
  401850:	adrp	x0, 414000 <ferror@plt+0x12910>
  401854:	ldr	x0, [x0, #4008]
  401858:	ldr	x1, [x0]
  40185c:	ldrb	w0, [x1]
  401860:	cmp	w0, #0x5e
  401864:	b.eq	40186c <ferror@plt+0x17c>  // b.none
  401868:	ret
  40186c:	ldrb	w1, [x1, #1]
  401870:	cbz	w1, 401868 <ferror@plt+0x178>
  401874:	and	w0, w1, #0x1f
  401878:	cmp	w1, #0x3f
  40187c:	mov	w1, #0x7f                  	// #127
  401880:	csel	w0, w0, w1, ne  // ne = any
  401884:	b	401868 <ferror@plt+0x178>
  401888:	stp	x29, x30, [sp, #-32]!
  40188c:	mov	x29, sp
  401890:	str	x19, [sp, #16]
  401894:	bl	40340c <ferror@plt+0x1d1c>
  401898:	adrp	x19, 414000 <ferror@plt+0x12910>
  40189c:	ldr	x19, [x19, #4000]
  4018a0:	ldr	x1, [x19]
  4018a4:	mov	w0, #0xa                   	// #10
  4018a8:	bl	401420 <fputc@plt>
  4018ac:	ldr	x0, [x19]
  4018b0:	bl	401620 <fflush@plt>
  4018b4:	mov	w0, #0x1                   	// #1
  4018b8:	bl	4013b0 <exit@plt>
  4018bc:	mov	x12, #0x2030                	// #8240
  4018c0:	sub	sp, sp, x12
  4018c4:	stp	x29, x30, [sp]
  4018c8:	mov	x29, sp
  4018cc:	stp	x19, x20, [sp, #16]
  4018d0:	str	x21, [sp, #32]
  4018d4:	mov	x20, x0
  4018d8:	adrp	x0, 414000 <ferror@plt+0x12910>
  4018dc:	ldr	x0, [x0, #4048]
  4018e0:	ldr	x21, [x0]
  4018e4:	mov	x0, x21
  4018e8:	bl	4013a0 <strlen@plt>
  4018ec:	add	x0, x0, #0x2
  4018f0:	mov	w1, #0x1ff3                	// #8179
  4018f4:	cmp	w0, w1
  4018f8:	b.gt	40195c <ferror@plt+0x26c>
  4018fc:	add	x19, sp, #0x30
  401900:	mov	x1, x21
  401904:	mov	x0, x19
  401908:	bl	401640 <strcpy@plt>
  40190c:	mov	x0, x19
  401910:	bl	4013a0 <strlen@plt>
  401914:	add	x2, x19, x0
  401918:	adrp	x1, 403000 <ferror@plt+0x1910>
  40191c:	add	x1, x1, #0x680
  401920:	ldrh	w3, [x1]
  401924:	strh	w3, [x19, x0]
  401928:	ldrb	w0, [x1, #2]
  40192c:	strb	w0, [x2, #2]
  401930:	add	x19, sp, #0x30
  401934:	mov	x0, x19
  401938:	bl	4013a0 <strlen@plt>
  40193c:	mov	x2, #0x1ffe                	// #8190
  401940:	sub	x2, x2, x0
  401944:	mov	x1, x20
  401948:	mov	x0, x19
  40194c:	bl	401650 <strncat@plt>
  401950:	mov	x0, x19
  401954:	bl	4013d0 <perror@plt>
  401958:	bl	401888 <ferror@plt+0x198>
  40195c:	adrp	x0, 403000 <ferror@plt+0x1910>
  401960:	add	x0, x0, #0x688
  401964:	ldr	w1, [x0]
  401968:	str	w1, [sp, #48]
  40196c:	ldur	w0, [x0, #3]
  401970:	stur	w0, [sp, #51]
  401974:	b	401930 <ferror@plt+0x240>
  401978:	stp	x29, x30, [sp, #-32]!
  40197c:	mov	x29, sp
  401980:	str	x19, [sp, #16]
  401984:	adrp	x19, 414000 <ferror@plt+0x12910>
  401988:	ldr	x19, [x19, #4000]
  40198c:	adrp	x0, 414000 <ferror@plt+0x12910>
  401990:	ldr	x0, [x0, #4048]
  401994:	ldr	x2, [x0]
  401998:	adrp	x1, 403000 <ferror@plt+0x1910>
  40199c:	add	x1, x1, #0x690
  4019a0:	ldr	x0, [x19]
  4019a4:	bl	4016c0 <fprintf@plt>
  4019a8:	ldr	x3, [x19]
  4019ac:	mov	x2, #0x1f4                 	// #500
  4019b0:	mov	x1, #0x1                   	// #1
  4019b4:	adrp	x0, 403000 <ferror@plt+0x1910>
  4019b8:	add	x0, x0, #0x8a8
  4019bc:	bl	401600 <fwrite@plt>
  4019c0:	mov	w0, #0x1                   	// #1
  4019c4:	bl	4013b0 <exit@plt>
  4019c8:	stp	x29, x30, [sp, #-64]!
  4019cc:	mov	x29, sp
  4019d0:	stp	x19, x20, [sp, #16]
  4019d4:	stp	x21, x22, [sp, #32]
  4019d8:	str	x23, [sp, #48]
  4019dc:	mov	x19, x0
  4019e0:	adrp	x20, 414000 <ferror@plt+0x12910>
  4019e4:	ldr	x20, [x20, #4032]
  4019e8:	ldr	x0, [x20]
  4019ec:	bl	401610 <clearerr@plt>
  4019f0:	ldr	x0, [x20]
  4019f4:	bl	401560 <feof@plt>
  4019f8:	cbnz	w0, 401a2c <ferror@plt+0x33c>
  4019fc:	adrp	x0, 414000 <ferror@plt+0x12910>
  401a00:	ldr	x0, [x0, #4032]
  401a04:	ldr	x0, [x0]
  401a08:	bl	4016f0 <ferror@plt>
  401a0c:	cbnz	w0, 401a2c <ferror@plt+0x33c>
  401a10:	adrp	x20, 414000 <ferror@plt+0x12910>
  401a14:	ldr	x23, [x20, #4000]
  401a18:	adrp	x22, 403000 <ferror@plt+0x1910>
  401a1c:	add	x22, x22, #0x6c8
  401a20:	adrp	x21, 414000 <ferror@plt+0x12910>
  401a24:	ldr	x21, [x21, #4032]
  401a28:	b	401a8c <ferror@plt+0x39c>
  401a2c:	adrp	x0, 414000 <ferror@plt+0x12910>
  401a30:	ldr	x0, [x0, #4000]
  401a34:	ldr	x1, [x0]
  401a38:	mov	w0, #0xa                   	// #10
  401a3c:	bl	401420 <fputc@plt>
  401a40:	bl	401888 <ferror@plt+0x198>
  401a44:	ldr	x3, [x23]
  401a48:	mov	x2, #0xf                   	// #15
  401a4c:	mov	x1, #0x1                   	// #1
  401a50:	mov	x0, x22
  401a54:	bl	401600 <fwrite@plt>
  401a58:	b	401aa8 <ferror@plt+0x3b8>
  401a5c:	cbz	x19, 401a78 <ferror@plt+0x388>
  401a60:	mov	x0, x19
  401a64:	ldp	x19, x20, [sp, #16]
  401a68:	ldp	x21, x22, [sp, #32]
  401a6c:	ldr	x23, [sp, #48]
  401a70:	ldp	x29, x30, [sp], #64
  401a74:	ret
  401a78:	bl	401888 <ferror@plt+0x198>
  401a7c:	adrp	x0, 415000 <ferror@plt+0x13910>
  401a80:	ldrb	w0, [x0, #464]
  401a84:	cbnz	w0, 401ae8 <ferror@plt+0x3f8>
  401a88:	cbnz	x19, 401a60 <ferror@plt+0x370>
  401a8c:	cbz	x19, 401a44 <ferror@plt+0x354>
  401a90:	ldr	x0, [x20, #4000]
  401a94:	mov	x2, x19
  401a98:	adrp	x1, 403000 <ferror@plt+0x1910>
  401a9c:	add	x1, x1, #0x6b0
  401aa0:	ldr	x0, [x0]
  401aa4:	bl	4016c0 <fprintf@plt>
  401aa8:	ldr	x0, [x20, #4000]
  401aac:	ldr	x0, [x0]
  401ab0:	bl	401620 <fflush@plt>
  401ab4:	ldr	x2, [x21]
  401ab8:	mov	w1, #0x100                 	// #256
  401abc:	adrp	x0, 415000 <ferror@plt+0x13910>
  401ac0:	add	x0, x0, #0x1d0
  401ac4:	bl	4016d0 <fgets@plt>
  401ac8:	cbz	x0, 401a5c <ferror@plt+0x36c>
  401acc:	mov	w1, #0xa                   	// #10
  401ad0:	adrp	x0, 415000 <ferror@plt+0x13910>
  401ad4:	add	x0, x0, #0x1d0
  401ad8:	bl	4015e0 <strchr@plt>
  401adc:	cbz	x0, 401a7c <ferror@plt+0x38c>
  401ae0:	strb	wzr, [x0]
  401ae4:	b	401a7c <ferror@plt+0x38c>
  401ae8:	adrp	x19, 415000 <ferror@plt+0x13910>
  401aec:	add	x19, x19, #0x1d0
  401af0:	b	401a60 <ferror@plt+0x370>
  401af4:	stp	x29, x30, [sp, #-288]!
  401af8:	mov	x29, sp
  401afc:	stp	x19, x20, [sp, #16]
  401b00:	mov	x20, x0
  401b04:	str	x1, [sp, #232]
  401b08:	str	x2, [sp, #240]
  401b0c:	str	x3, [sp, #248]
  401b10:	str	x4, [sp, #256]
  401b14:	str	x5, [sp, #264]
  401b18:	str	x6, [sp, #272]
  401b1c:	str	x7, [sp, #280]
  401b20:	str	q0, [sp, #96]
  401b24:	str	q1, [sp, #112]
  401b28:	str	q2, [sp, #128]
  401b2c:	str	q3, [sp, #144]
  401b30:	str	q4, [sp, #160]
  401b34:	str	q5, [sp, #176]
  401b38:	str	q6, [sp, #192]
  401b3c:	str	q7, [sp, #208]
  401b40:	add	x0, sp, #0x120
  401b44:	str	x0, [sp, #64]
  401b48:	str	x0, [sp, #72]
  401b4c:	add	x0, sp, #0xe0
  401b50:	str	x0, [sp, #80]
  401b54:	mov	w0, #0xffffffc8            	// #-56
  401b58:	str	w0, [sp, #88]
  401b5c:	mov	w0, #0xffffff80            	// #-128
  401b60:	str	w0, [sp, #92]
  401b64:	adrp	x19, 414000 <ferror@plt+0x12910>
  401b68:	ldr	x19, [x19, #4000]
  401b6c:	adrp	x0, 414000 <ferror@plt+0x12910>
  401b70:	ldr	x0, [x0, #4048]
  401b74:	ldr	x2, [x0]
  401b78:	adrp	x1, 403000 <ferror@plt+0x1910>
  401b7c:	add	x1, x1, #0x6d8
  401b80:	ldr	x0, [x19]
  401b84:	bl	4016c0 <fprintf@plt>
  401b88:	ldp	x0, x1, [sp, #64]
  401b8c:	stp	x0, x1, [sp, #32]
  401b90:	ldp	x0, x1, [sp, #80]
  401b94:	stp	x0, x1, [sp, #48]
  401b98:	add	x2, sp, #0x20
  401b9c:	mov	x1, x20
  401ba0:	ldr	x0, [x19]
  401ba4:	bl	401680 <vfprintf@plt>
  401ba8:	bl	401888 <ferror@plt+0x198>
  401bac:	stp	x29, x30, [sp, #-160]!
  401bb0:	mov	x29, sp
  401bb4:	stp	x19, x20, [sp, #16]
  401bb8:	str	x0, [sp, #128]
  401bbc:	mov	x19, x1
  401bc0:	mov	x0, x1
  401bc4:	bl	401520 <strdup@plt>
  401bc8:	mov	x20, x0
  401bcc:	str	x0, [sp, #144]
  401bd0:	mov	x0, #0x20                  	// #32
  401bd4:	bl	4014a0 <malloc@plt>
  401bd8:	cmp	x20, #0x0
  401bdc:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  401be0:	b.eq	401c4c <ferror@plt+0x55c>  // b.none
  401be4:	stp	x21, x22, [sp, #32]
  401be8:	stp	x23, x24, [sp, #48]
  401bec:	mov	x23, x0
  401bf0:	str	xzr, [x0]
  401bf4:	adrp	x0, 415000 <ferror@plt+0x13910>
  401bf8:	ldr	x0, [x0, #720]
  401bfc:	cbz	x0, 401c68 <ferror@plt+0x578>
  401c00:	adrp	x0, 415000 <ferror@plt+0x13910>
  401c04:	add	x0, x0, #0x1d0
  401c08:	ldr	x1, [x0, #264]
  401c0c:	str	x23, [x1]
  401c10:	str	x23, [x0, #264]
  401c14:	str	x19, [x23, #8]
  401c18:	str	wzr, [x23, #24]
  401c1c:	adrp	x1, 403000 <ferror@plt+0x1910>
  401c20:	add	x1, x1, #0x6e8
  401c24:	mov	x0, x19
  401c28:	bl	4014f0 <strpbrk@plt>
  401c2c:	mov	x21, x0
  401c30:	cbz	x0, 401c7c <ferror@plt+0x58c>
  401c34:	str	x0, [sp, #136]
  401c38:	cmp	x19, x0
  401c3c:	b.ne	401cb0 <ferror@plt+0x5c0>  // b.any
  401c40:	str	xzr, [x23, #8]
  401c44:	str	xzr, [sp, #136]
  401c48:	b	401cb0 <ferror@plt+0x5c0>
  401c4c:	stp	x21, x22, [sp, #32]
  401c50:	stp	x23, x24, [sp, #48]
  401c54:	stp	x25, x26, [sp, #64]
  401c58:	stp	x27, x28, [sp, #80]
  401c5c:	adrp	x0, 403000 <ferror@plt+0x1910>
  401c60:	add	x0, x0, #0x6e0
  401c64:	bl	4018bc <ferror@plt+0x1cc>
  401c68:	adrp	x0, 415000 <ferror@plt+0x13910>
  401c6c:	add	x0, x0, #0x1d0
  401c70:	str	x23, [x0, #256]
  401c74:	str	x23, [x0, #264]
  401c78:	b	401c14 <ferror@plt+0x524>
  401c7c:	str	x19, [x23, #16]
  401c80:	str	xzr, [x23, #8]
  401c84:	ldr	x0, [sp, #128]
  401c88:	cbnz	x0, 401f08 <ferror@plt+0x818>
  401c8c:	b	401f10 <ferror@plt+0x820>
  401c90:	cmp	w0, #0x3e
  401c94:	b.eq	401cf0 <ferror@plt+0x600>  // b.none
  401c98:	cmp	w0, #0x40
  401c9c:	b.ne	401ce4 <ferror@plt+0x5f4>  // b.any
  401ca0:	ldr	w0, [x23, #24]
  401ca4:	orr	w0, w0, #0x2
  401ca8:	str	w0, [x23, #24]
  401cac:	add	x21, x21, #0x1
  401cb0:	ldrb	w0, [x21]
  401cb4:	cmp	w0, #0x3d
  401cb8:	b.eq	401ca0 <ferror@plt+0x5b0>  // b.none
  401cbc:	b.hi	401c90 <ferror@plt+0x5a0>  // b.pmore
  401cc0:	cmp	w0, #0x21
  401cc4:	b.eq	401d04 <ferror@plt+0x614>  // b.none
  401cc8:	cmp	w0, #0x3c
  401ccc:	b.ne	401d14 <ferror@plt+0x624>  // b.any
  401cd0:	ldr	w0, [x23, #24]
  401cd4:	tbnz	w0, #0, 401f50 <ferror@plt+0x860>
  401cd8:	orr	w0, w0, #0x4
  401cdc:	str	w0, [x23, #24]
  401ce0:	b	401cac <ferror@plt+0x5bc>
  401ce4:	stp	x25, x26, [sp, #64]
  401ce8:	stp	x27, x28, [sp, #80]
  401cec:	b	401d24 <ferror@plt+0x634>
  401cf0:	ldr	w0, [x23, #24]
  401cf4:	tbnz	w0, #2, 401f5c <ferror@plt+0x86c>
  401cf8:	orr	w0, w0, #0x1
  401cfc:	str	w0, [x23, #24]
  401d00:	b	401cac <ferror@plt+0x5bc>
  401d04:	ldr	w0, [x23, #24]
  401d08:	orr	w0, w0, #0x8
  401d0c:	str	w0, [x23, #24]
  401d10:	b	401cac <ferror@plt+0x5bc>
  401d14:	cmp	w0, #0x3a
  401d18:	b.eq	401d6c <ferror@plt+0x67c>  // b.none
  401d1c:	stp	x25, x26, [sp, #64]
  401d20:	stp	x27, x28, [sp, #80]
  401d24:	mov	w1, #0x3a                  	// #58
  401d28:	mov	x0, x21
  401d2c:	bl	4015e0 <strchr@plt>
  401d30:	cbz	x0, 401f40 <ferror@plt+0x850>
  401d34:	strb	wzr, [x0], #1
  401d38:	str	x0, [sp, #152]
  401d3c:	ldrb	w0, [x21]
  401d40:	cmp	w0, #0x42
  401d44:	cinc	x21, x21, eq  // eq = none
  401d48:	ldrb	w0, [x21]
  401d4c:	str	w0, [sp, #124]
  401d50:	adrp	x25, 403000 <ferror@plt+0x1910>
  401d54:	add	x25, x25, #0x8a8
  401d58:	add	x25, x25, #0x1f8
  401d5c:	mov	x24, #0x0                   	// #0
  401d60:	str	w0, [sp, #120]
  401d64:	mov	w26, #0x500                 	// #1280
  401d68:	b	401e6c <ferror@plt+0x77c>
  401d6c:	ldr	w0, [x23, #24]
  401d70:	cbnz	w0, 401f68 <ferror@plt+0x878>
  401d74:	add	x21, x21, #0x1
  401d78:	str	x21, [x23, #16]
  401d7c:	ldr	x0, [sp, #136]
  401d80:	cbnz	x0, 401edc <ferror@plt+0x7ec>
  401d84:	b	401ef8 <ferror@plt+0x808>
  401d88:	bl	401440 <__ctype_tolower_loc@plt>
  401d8c:	ldr	x0, [x0]
  401d90:	ldr	w0, [x0, x27, lsl #2]
  401d94:	str	w0, [sp, #100]
  401d98:	b	401de4 <ferror@plt+0x6f4>
  401d9c:	ldr	w0, [sp, #100]
  401da0:	cmp	w0, w20
  401da4:	b.ne	401e08 <ferror@plt+0x718>  // b.any
  401da8:	add	x22, x22, #0x1
  401dac:	ldr	x0, [sp, #104]
  401db0:	ldrb	w19, [x0, #1]!
  401db4:	str	x0, [sp, #104]
  401db8:	cbz	w19, 401e08 <ferror@plt+0x718>
  401dbc:	ldrb	w20, [x22]
  401dc0:	cbz	w20, 401e08 <ferror@plt+0x718>
  401dc4:	bl	4015a0 <__ctype_b_loc@plt>
  401dc8:	ldr	x28, [x0]
  401dcc:	and	x27, x19, #0xff
  401dd0:	ldrh	w0, [x28, x27, lsl #1]
  401dd4:	and	w0, w26, w0
  401dd8:	str	w19, [sp, #100]
  401ddc:	cmp	w0, #0x500
  401de0:	b.eq	401d88 <ferror@plt+0x698>  // b.none
  401de4:	and	x27, x20, #0xff
  401de8:	ldrh	w0, [x28, x27, lsl #1]
  401dec:	and	w0, w26, w0
  401df0:	cmp	w0, #0x500
  401df4:	b.ne	401d9c <ferror@plt+0x6ac>  // b.any
  401df8:	bl	401440 <__ctype_tolower_loc@plt>
  401dfc:	ldr	x0, [x0]
  401e00:	ldr	w20, [x0, x27, lsl #2]
  401e04:	b	401d9c <ferror@plt+0x6ac>
  401e08:	bl	4015a0 <__ctype_b_loc@plt>
  401e0c:	ldr	x20, [x0]
  401e10:	and	x27, x19, #0xff
  401e14:	ldrh	w0, [x20, x27, lsl #1]
  401e18:	and	w0, w26, w0
  401e1c:	cmp	w0, #0x500
  401e20:	b.eq	401e8c <ferror@plt+0x79c>  // b.none
  401e24:	ldrb	w0, [x22]
  401e28:	and	x22, x0, #0xff
  401e2c:	ldrh	w1, [x20, x22, lsl #1]
  401e30:	and	w1, w26, w1
  401e34:	cmp	w1, #0x500
  401e38:	b.eq	401e9c <ferror@plt+0x7ac>  // b.none
  401e3c:	cmp	w19, w0
  401e40:	b.eq	401eac <ferror@plt+0x7bc>  // b.none
  401e44:	add	x24, x24, #0x1
  401e48:	cmp	x24, #0x24
  401e4c:	b.eq	401f74 <ferror@plt+0x884>  // b.none
  401e50:	cbz	x24, 401e68 <ferror@plt+0x778>
  401e54:	ldr	x0, [sp, #112]
  401e58:	ldr	w1, [x0, #20]
  401e5c:	ldr	w0, [x0, #8]
  401e60:	cmp	w1, w0
  401e64:	b.le	401f74 <ferror@plt+0x884>
  401e68:	add	x25, x25, #0xc
  401e6c:	str	x25, [sp, #112]
  401e70:	mov	x22, x25
  401e74:	str	x21, [sp, #104]
  401e78:	ldr	w19, [sp, #120]
  401e7c:	ldr	w0, [sp, #124]
  401e80:	cbnz	w0, 401dbc <ferror@plt+0x6cc>
  401e84:	ldr	w19, [sp, #120]
  401e88:	b	401e08 <ferror@plt+0x718>
  401e8c:	bl	401440 <__ctype_tolower_loc@plt>
  401e90:	ldr	x0, [x0]
  401e94:	ldr	w19, [x0, x27, lsl #2]
  401e98:	b	401e24 <ferror@plt+0x734>
  401e9c:	bl	401440 <__ctype_tolower_loc@plt>
  401ea0:	ldr	x0, [x0]
  401ea4:	ldr	w0, [x0, x22, lsl #2]
  401ea8:	b	401e3c <ferror@plt+0x74c>
  401eac:	add	x24, x24, x24, lsl #1
  401eb0:	adrp	x0, 403000 <ferror@plt+0x1910>
  401eb4:	add	x0, x0, #0x8a8
  401eb8:	add	x24, x0, x24, lsl #2
  401ebc:	ldr	w0, [x24, #512]
  401ec0:	str	w0, [x23, #28]
  401ec4:	ldr	x0, [sp, #152]
  401ec8:	str	x0, [x23, #16]
  401ecc:	ldr	x0, [sp, #136]
  401ed0:	cbz	x0, 401f2c <ferror@plt+0x83c>
  401ed4:	ldp	x25, x26, [sp, #64]
  401ed8:	ldp	x27, x28, [sp, #80]
  401edc:	ldr	x0, [sp, #136]
  401ee0:	strb	wzr, [x0]
  401ee4:	ldr	w0, [x23, #24]
  401ee8:	tbz	w0, #3, 401ef8 <ferror@plt+0x808>
  401eec:	mvn	w0, w0
  401ef0:	and	w0, w0, #0x7
  401ef4:	str	w0, [x23, #24]
  401ef8:	ldr	x0, [sp, #128]
  401efc:	cbz	x0, 401f10 <ferror@plt+0x820>
  401f00:	ldr	x0, [x23, #8]
  401f04:	cbnz	x0, 401f38 <ferror@plt+0x848>
  401f08:	ldr	x0, [sp, #128]
  401f0c:	str	x0, [x23, #8]
  401f10:	ldr	x0, [sp, #144]
  401f14:	bl	4015c0 <free@plt>
  401f18:	ldp	x21, x22, [sp, #32]
  401f1c:	ldp	x23, x24, [sp, #48]
  401f20:	ldp	x19, x20, [sp, #16]
  401f24:	ldp	x29, x30, [sp], #160
  401f28:	ret
  401f2c:	ldp	x25, x26, [sp, #64]
  401f30:	ldp	x27, x28, [sp, #80]
  401f34:	b	401ee4 <ferror@plt+0x7f4>
  401f38:	stp	x25, x26, [sp, #64]
  401f3c:	stp	x27, x28, [sp, #80]
  401f40:	ldr	x1, [sp, #144]
  401f44:	adrp	x0, 403000 <ferror@plt+0x1910>
  401f48:	add	x0, x0, #0x6f0
  401f4c:	bl	401af4 <ferror@plt+0x404>
  401f50:	stp	x25, x26, [sp, #64]
  401f54:	stp	x27, x28, [sp, #80]
  401f58:	b	401f40 <ferror@plt+0x850>
  401f5c:	stp	x25, x26, [sp, #64]
  401f60:	stp	x27, x28, [sp, #80]
  401f64:	b	401f40 <ferror@plt+0x850>
  401f68:	stp	x25, x26, [sp, #64]
  401f6c:	stp	x27, x28, [sp, #80]
  401f70:	b	401f40 <ferror@plt+0x850>
  401f74:	mov	x1, x21
  401f78:	adrp	x0, 403000 <ferror@plt+0x1910>
  401f7c:	add	x0, x0, #0x710
  401f80:	bl	401af4 <ferror@plt+0x404>
  401f84:	stp	x29, x30, [sp, #-288]!
  401f88:	mov	x29, sp
  401f8c:	stp	x19, x20, [sp, #16]
  401f90:	stp	x21, x22, [sp, #32]
  401f94:	stp	x23, x24, [sp, #48]
  401f98:	stp	x25, x26, [sp, #64]
  401f9c:	stp	x27, x28, [sp, #80]
  401fa0:	mov	w20, w0
  401fa4:	mov	x19, x1
  401fa8:	ldr	x1, [x1]
  401fac:	cbz	x1, 402074 <ferror@plt+0x984>
  401fb0:	mov	x21, x19
  401fb4:	mov	w22, #0x65                  	// #101
  401fb8:	adrp	x24, 403000 <ferror@plt+0x1910>
  401fbc:	add	x24, x24, #0x780
  401fc0:	adrp	x23, 403000 <ferror@plt+0x1910>
  401fc4:	add	x23, x23, #0x788
  401fc8:	b	401fe4 <ferror@plt+0x8f4>
  401fcc:	adrp	x0, 403000 <ferror@plt+0x1910>
  401fd0:	add	x0, x0, #0x770
  401fd4:	bl	401520 <strdup@plt>
  401fd8:	str	x0, [x21]
  401fdc:	ldr	x1, [x21, #8]!
  401fe0:	cbz	x1, 402074 <ferror@plt+0x984>
  401fe4:	ldrb	w0, [x1]
  401fe8:	cmp	w0, #0x2d
  401fec:	b.ne	401fdc <ferror@plt+0x8ec>  // b.any
  401ff0:	ldrb	w0, [x1, #1]
  401ff4:	cbz	w0, 401fcc <ferror@plt+0x8dc>
  401ff8:	ldr	x2, [x21, #8]
  401ffc:	cbz	x2, 40200c <ferror@plt+0x91c>
  402000:	ldrb	w2, [x2]
  402004:	cmp	w2, #0x2d
  402008:	b.ne	401fdc <ferror@plt+0x8ec>  // b.any
  40200c:	and	w2, w0, #0xfffffffd
  402010:	and	w2, w2, #0xff
  402014:	cmp	w2, #0x69
  402018:	ccmp	w0, w22, #0x4, ne  // ne = any
  40201c:	b.ne	401fdc <ferror@plt+0x8ec>  // b.any
  402020:	ldrb	w1, [x1, #2]
  402024:	cbnz	w1, 401fdc <ferror@plt+0x8ec>
  402028:	cmp	w0, #0x69
  40202c:	b.eq	402054 <ferror@plt+0x964>  // b.none
  402030:	cmp	w0, #0x6b
  402034:	b.eq	402064 <ferror@plt+0x974>  // b.none
  402038:	cmp	w0, #0x65
  40203c:	b.ne	401fdc <ferror@plt+0x8ec>  // b.any
  402040:	adrp	x0, 403000 <ferror@plt+0x1910>
  402044:	add	x0, x0, #0x778
  402048:	bl	401520 <strdup@plt>
  40204c:	str	x0, [x21]
  402050:	b	401fdc <ferror@plt+0x8ec>
  402054:	mov	x0, x24
  402058:	bl	401520 <strdup@plt>
  40205c:	str	x0, [x21]
  402060:	b	401fdc <ferror@plt+0x8ec>
  402064:	mov	x0, x23
  402068:	bl	401520 <strdup@plt>
  40206c:	str	x0, [x21]
  402070:	b	401fdc <ferror@plt+0x8ec>
  402074:	mov	w22, #0x0                   	// #0
  402078:	mov	w23, #0x0                   	// #0
  40207c:	mov	w0, #0xffffffff            	// #-1
  402080:	str	w0, [sp, #124]
  402084:	str	w0, [sp, #120]
  402088:	str	w0, [sp, #116]
  40208c:	mov	w25, #0x0                   	// #0
  402090:	mov	w28, #0x0                   	// #0
  402094:	str	wzr, [sp, #108]
  402098:	mov	w24, #0x0                   	// #0
  40209c:	str	wzr, [sp, #112]
  4020a0:	mov	w26, #0x0                   	// #0
  4020a4:	adrp	x21, 403000 <ferror@plt+0x1910>
  4020a8:	add	x21, x21, #0x7b0
  4020ac:	adrp	x27, 414000 <ferror@plt+0x12910>
  4020b0:	ldr	x0, [x27, #4008]
  4020b4:	str	x0, [sp, #128]
  4020b8:	adrp	x0, 403000 <ferror@plt+0x1910>
  4020bc:	add	x0, x0, #0x7a0
  4020c0:	str	x0, [sp, #136]
  4020c4:	b	402104 <ferror@plt+0xa14>
  4020c8:	cmp	w0, #0x53
  4020cc:	b.eq	402230 <ferror@plt+0xb40>  // b.none
  4020d0:	cmp	w0, #0x53
  4020d4:	b.le	4020f0 <ferror@plt+0xa00>
  4020d8:	cmp	w0, #0x56
  4020dc:	b.ne	40222c <ferror@plt+0xb3c>  // b.any
  4020e0:	bl	401430 <curses_version@plt>
  4020e4:	bl	401570 <puts@plt>
  4020e8:	mov	w0, #0x0                   	// #0
  4020ec:	bl	4013b0 <exit@plt>
  4020f0:	cmp	w0, #0x49
  4020f4:	b.eq	40223c <ferror@plt+0xb4c>  // b.none
  4020f8:	cmp	w0, #0x51
  4020fc:	b.ne	40222c <ferror@plt+0xb3c>  // b.any
  402100:	mov	w24, #0x1                   	// #1
  402104:	mov	x2, x21
  402108:	mov	x1, x19
  40210c:	mov	w0, w20
  402110:	bl	401500 <getopt@plt>
  402114:	cmn	w0, #0x1
  402118:	b.eq	402258 <ferror@plt+0xb68>  // b.none
  40211c:	cmp	w0, #0x69
  402120:	b.eq	402208 <ferror@plt+0xb18>  // b.none
  402124:	b.gt	402164 <ferror@plt+0xa74>
  402128:	cmp	w0, #0x61
  40212c:	b.eq	4021d8 <ferror@plt+0xae8>  // b.none
  402130:	b.le	4020c8 <ferror@plt+0x9d8>
  402134:	cmp	w0, #0x64
  402138:	b.eq	4021f0 <ferror@plt+0xb00>  // b.none
  40213c:	cmp	w0, #0x65
  402140:	b.ne	402154 <ferror@plt+0xa64>  // b.any
  402144:	bl	401850 <ferror@plt+0x160>
  402148:	and	w0, w0, #0xff
  40214c:	str	w0, [sp, #116]
  402150:	b	402104 <ferror@plt+0xa14>
  402154:	cmp	w0, #0x63
  402158:	b.ne	40222c <ferror@plt+0xb3c>  // b.any
  40215c:	mov	w23, #0x1                   	// #1
  402160:	b	402104 <ferror@plt+0xa14>
  402164:	cmp	w0, #0x71
  402168:	b.eq	402244 <ferror@plt+0xb54>  // b.none
  40216c:	cmp	w0, #0x71
  402170:	b.le	40218c <ferror@plt+0xa9c>
  402174:	cmp	w0, #0x73
  402178:	b.eq	402250 <ferror@plt+0xb60>  // b.none
  40217c:	cmp	w0, #0x77
  402180:	b.ne	4021c8 <ferror@plt+0xad8>  // b.any
  402184:	mov	w22, #0x1                   	// #1
  402188:	b	402104 <ferror@plt+0xa14>
  40218c:	cmp	w0, #0x6d
  402190:	b.eq	402218 <ferror@plt+0xb28>  // b.none
  402194:	cmp	w0, #0x70
  402198:	b.ne	4021b0 <ferror@plt+0xac0>  // b.any
  40219c:	ldr	x0, [x27, #4008]
  4021a0:	ldr	x1, [x0]
  4021a4:	ldr	x0, [sp, #136]
  4021a8:	bl	401bac <ferror@plt+0x4bc>
  4021ac:	b	402104 <ferror@plt+0xa14>
  4021b0:	cmp	w0, #0x6b
  4021b4:	b.ne	40222c <ferror@plt+0xb3c>  // b.any
  4021b8:	bl	401850 <ferror@plt+0x160>
  4021bc:	and	w0, w0, #0xff
  4021c0:	str	w0, [sp, #124]
  4021c4:	b	402104 <ferror@plt+0xa14>
  4021c8:	cmp	w0, #0x72
  4021cc:	b.ne	40222c <ferror@plt+0xb3c>  // b.any
  4021d0:	mov	w25, #0x1                   	// #1
  4021d4:	b	402104 <ferror@plt+0xa14>
  4021d8:	ldr	x0, [x27, #4008]
  4021dc:	ldr	x1, [x0]
  4021e0:	adrp	x0, 403000 <ferror@plt+0x1910>
  4021e4:	add	x0, x0, #0x790
  4021e8:	bl	401bac <ferror@plt+0x4bc>
  4021ec:	b	402104 <ferror@plt+0xa14>
  4021f0:	ldr	x0, [x27, #4008]
  4021f4:	ldr	x1, [x0]
  4021f8:	adrp	x0, 403000 <ferror@plt+0x1910>
  4021fc:	add	x0, x0, #0x798
  402200:	bl	401bac <ferror@plt+0x4bc>
  402204:	b	402104 <ferror@plt+0xa14>
  402208:	bl	401850 <ferror@plt+0x160>
  40220c:	and	w0, w0, #0xff
  402210:	str	w0, [sp, #120]
  402214:	b	402104 <ferror@plt+0xa14>
  402218:	ldr	x0, [sp, #128]
  40221c:	ldr	x1, [x0]
  402220:	mov	x0, #0x0                   	// #0
  402224:	bl	401bac <ferror@plt+0x4bc>
  402228:	b	402104 <ferror@plt+0xa14>
  40222c:	bl	401978 <ferror@plt+0x288>
  402230:	mov	w0, #0x1                   	// #1
  402234:	str	w0, [sp, #108]
  402238:	b	402104 <ferror@plt+0xa14>
  40223c:	mov	w26, #0x1                   	// #1
  402240:	b	402104 <ferror@plt+0xa14>
  402244:	mov	w0, #0x1                   	// #1
  402248:	str	w0, [sp, #112]
  40224c:	b	402104 <ferror@plt+0xa14>
  402250:	mov	w28, #0x1                   	// #1
  402254:	b	402104 <ferror@plt+0xa14>
  402258:	ldr	x0, [x19]
  40225c:	bl	4015d0 <_nc_rootname@plt>
  402260:	adrp	x1, 414000 <ferror@plt+0x12910>
  402264:	ldr	x1, [x1, #4048]
  402268:	str	x0, [x1]
  40226c:	adrp	x0, 414000 <ferror@plt+0x12910>
  402270:	ldr	x0, [x0, #4016]
  402274:	ldr	w27, [x0]
  402278:	sub	w20, w20, w27
  40227c:	cmp	w20, #0x1
  402280:	b.gt	4023e0 <ferror@plt+0xcf0>
  402284:	cmp	w23, #0x0
  402288:	ccmp	w22, #0x0, #0x0, eq  // eq = none
  40228c:	b.ne	402298 <ferror@plt+0xba8>  // b.any
  402290:	mov	w22, #0x1                   	// #1
  402294:	mov	w23, w22
  402298:	add	x20, sp, #0xe0
  40229c:	mov	w1, #0x1                   	// #1
  4022a0:	mov	x0, x20
  4022a4:	bl	403444 <ferror@plt+0x1d54>
  4022a8:	mov	w21, w0
  4022ac:	ldp	x0, x1, [sp, #224]
  4022b0:	stp	x0, x1, [sp, #160]
  4022b4:	ldp	x0, x1, [sp, #240]
  4022b8:	stp	x0, x1, [sp, #176]
  4022bc:	ldp	x0, x1, [sp, #256]
  4022c0:	stp	x0, x1, [sp, #192]
  4022c4:	ldr	x0, [sp, #272]
  4022c8:	str	x0, [sp, #208]
  4022cc:	ldr	w0, [sp, #280]
  4022d0:	str	w0, [sp, #216]
  4022d4:	mov	x0, x20
  4022d8:	bl	4013e0 <cfgetospeed@plt>
  4022dc:	adrp	x1, 414000 <ferror@plt+0x12910>
  4022e0:	ldr	x1, [x1, #3992]
  4022e4:	strh	w0, [x1]
  4022e8:	adrp	x1, 403000 <ferror@plt+0x1910>
  4022ec:	add	x1, x1, #0x7c8
  4022f0:	adrp	x0, 414000 <ferror@plt+0x12910>
  4022f4:	ldr	x0, [x0, #4048]
  4022f8:	ldr	x0, [x0]
  4022fc:	bl	40337c <ferror@plt+0x1c8c>
  402300:	and	w0, w0, #0xff
  402304:	cbz	w0, 4023e4 <ferror@plt+0xcf4>
  402308:	mov	w2, #0x0                   	// #0
  40230c:	mov	w1, #0x1                   	// #1
  402310:	adrp	x0, 414000 <ferror@plt+0x12910>
  402314:	ldr	x0, [x0, #4000]
  402318:	ldr	x0, [x0]
  40231c:	bl	403248 <ferror@plt+0x1b58>
  402320:	add	x1, sp, #0xe0
  402324:	mov	w0, w21
  402328:	bl	402a64 <ferror@plt+0x1374>
  40232c:	ldr	x19, [x19, w27, sxtw #3]
  402330:	cbz	x19, 402400 <ferror@plt+0xd10>
  402334:	adrp	x0, 403000 <ferror@plt+0x1910>
  402338:	add	x0, x0, #0x7d8
  40233c:	bl	4016b0 <getenv@plt>
  402340:	cbz	x0, 4023b4 <ferror@plt+0xcc4>
  402344:	bl	401490 <_nc_is_abs_path@plt>
  402348:	and	w0, w0, #0xff
  40234c:	cbnz	w0, 4023b4 <ferror@plt+0xcc4>
  402350:	adrp	x0, 414000 <ferror@plt+0x12910>
  402354:	ldr	x0, [x0, #4056]
  402358:	ldr	x27, [x0]
  40235c:	mov	x20, #0x0                   	// #0
  402360:	adrp	x0, 403000 <ferror@plt+0x1910>
  402364:	add	x0, x0, #0x7e0
  402368:	str	x0, [sp, #136]
  40236c:	str	w20, [sp, #128]
  402370:	ldr	x1, [x27, x20, lsl #3]
  402374:	cbz	x1, 4023b4 <ferror@plt+0xcc4>
  402378:	mov	x2, #0x8                   	// #8
  40237c:	ldr	x0, [sp, #136]
  402380:	bl	4014d0 <strncmp@plt>
  402384:	add	x20, x20, #0x1
  402388:	cbnz	w0, 40236c <ferror@plt+0xc7c>
  40238c:	ldr	w0, [sp, #128]
  402390:	sbfiz	x0, x0, #3, #32
  402394:	adrp	x4, 414000 <ferror@plt+0x12910>
  402398:	ldr	x4, [x4, #4056]
  40239c:	ldr	x2, [x4]
  4023a0:	mov	x3, x0
  4023a4:	add	x0, x0, #0x8
  4023a8:	ldr	x1, [x2, x0]
  4023ac:	str	x1, [x2, x3]
  4023b0:	cbnz	x1, 40239c <ferror@plt+0xcac>
  4023b4:	ldrb	w0, [x19]
  4023b8:	cmp	w0, #0x3f
  4023bc:	b.eq	40250c <ferror@plt+0xe1c>  // b.none
  4023c0:	add	x20, sp, #0x9c
  4023c4:	adrp	x27, 414000 <ferror@plt+0x12910>
  4023c8:	ldr	x0, [x27, #4048]
  4023cc:	str	x0, [sp, #128]
  4023d0:	adrp	x0, 403000 <ferror@plt+0x1910>
  4023d4:	add	x0, x0, #0x810
  4023d8:	str	x0, [sp, #136]
  4023dc:	b	402560 <ferror@plt+0xe70>
  4023e0:	bl	401978 <ferror@plt+0x288>
  4023e4:	mov	w2, #0x1                   	// #1
  4023e8:	mov	w1, #0x0                   	// #0
  4023ec:	adrp	x0, 414000 <ferror@plt+0x12910>
  4023f0:	ldr	x0, [x0, #4000]
  4023f4:	ldr	x0, [x0]
  4023f8:	bl	403248 <ferror@plt+0x1b58>
  4023fc:	b	40232c <ferror@plt+0xc3c>
  402400:	adrp	x0, 403000 <ferror@plt+0x1910>
  402404:	add	x0, x0, #0x7d0
  402408:	bl	4016b0 <getenv@plt>
  40240c:	mov	x19, x0
  402410:	cbz	x0, 40242c <ferror@plt+0xd3c>
  402414:	adrp	x0, 415000 <ferror@plt+0x13910>
  402418:	ldr	x20, [x0, #720]
  40241c:	adrp	x0, 414000 <ferror@plt+0x12910>
  402420:	ldr	x0, [x0, #3992]
  402424:	ldrsh	w27, [x0]
  402428:	b	4024a4 <ferror@plt+0xdb4>
  40242c:	mov	w0, w21
  402430:	bl	401400 <ttyname@plt>
  402434:	cbz	x0, 40244c <ferror@plt+0xd5c>
  402438:	bl	401630 <_nc_basename@plt>
  40243c:	bl	4015f0 <getttynam@plt>
  402440:	cbz	x0, 402458 <ferror@plt+0xd68>
  402444:	ldr	x19, [x0, #16]
  402448:	b	402414 <ferror@plt+0xd24>
  40244c:	adrp	x19, 403000 <ferror@plt+0x1910>
  402450:	add	x19, x19, #0x728
  402454:	b	402414 <ferror@plt+0xd24>
  402458:	adrp	x19, 403000 <ferror@plt+0x1910>
  40245c:	add	x19, x19, #0x728
  402460:	b	402414 <ferror@plt+0xd24>
  402464:	cbnz	w0, 4024a0 <ferror@plt+0xdb0>
  402468:	ldr	x19, [x20, #16]
  40246c:	b	402334 <ferror@plt+0xc44>
  402470:	cmp	w0, #0x4
  402474:	b.eq	4024fc <ferror@plt+0xe0c>  // b.none
  402478:	cmp	w0, #0x6
  40247c:	b.ne	4024a0 <ferror@plt+0xdb0>  // b.any
  402480:	ldr	w0, [x20, #28]
  402484:	cmp	w27, w0
  402488:	cset	w0, le
  40248c:	b	40249c <ferror@plt+0xdac>
  402490:	ldr	w0, [x20, #28]
  402494:	cmp	w0, w27
  402498:	cset	w0, le
  40249c:	cbnz	w0, 402468 <ferror@plt+0xd78>
  4024a0:	ldr	x20, [x20]
  4024a4:	cbz	x20, 402334 <ferror@plt+0xc44>
  4024a8:	ldr	x0, [x20, #8]
  4024ac:	cbz	x0, 4024bc <ferror@plt+0xdcc>
  4024b0:	mov	x1, x19
  4024b4:	bl	401590 <strcmp@plt>
  4024b8:	cbnz	w0, 4024a0 <ferror@plt+0xdb0>
  4024bc:	ldr	w0, [x20, #24]
  4024c0:	cmp	w0, #0x3
  4024c4:	b.eq	402490 <ferror@plt+0xda0>  // b.none
  4024c8:	b.gt	402470 <ferror@plt+0xd80>
  4024cc:	cmp	w0, #0x1
  4024d0:	b.eq	4024ec <ferror@plt+0xdfc>  // b.none
  4024d4:	cmp	w0, #0x2
  4024d8:	b.ne	402464 <ferror@plt+0xd74>  // b.any
  4024dc:	ldr	w0, [x20, #28]
  4024e0:	cmp	w0, w27
  4024e4:	cset	w0, eq  // eq = none
  4024e8:	b	40249c <ferror@plt+0xdac>
  4024ec:	ldr	w0, [x20, #28]
  4024f0:	cmp	w0, w27
  4024f4:	cset	w0, lt  // lt = tstop
  4024f8:	b	40249c <ferror@plt+0xdac>
  4024fc:	ldr	w0, [x20, #28]
  402500:	cmp	w27, w0
  402504:	cset	w0, lt  // lt = tstop
  402508:	b	40249c <ferror@plt+0xdac>
  40250c:	ldrb	w0, [x19, #1]
  402510:	cbz	w0, 402524 <ferror@plt+0xe34>
  402514:	add	x0, x19, #0x1
  402518:	bl	4019c8 <ferror@plt+0x2d8>
  40251c:	mov	x19, x0
  402520:	b	4023c0 <ferror@plt+0xcd0>
  402524:	mov	x0, #0x0                   	// #0
  402528:	bl	4019c8 <ferror@plt+0x2d8>
  40252c:	mov	x19, x0
  402530:	b	4023c0 <ferror@plt+0xcd0>
  402534:	mov	x3, x19
  402538:	ldr	x0, [sp, #128]
  40253c:	ldr	x2, [x0]
  402540:	ldr	x1, [sp, #136]
  402544:	adrp	x0, 414000 <ferror@plt+0x12910>
  402548:	ldr	x0, [x0, #4000]
  40254c:	ldr	x0, [x0]
  402550:	bl	4016c0 <fprintf@plt>
  402554:	mov	x0, #0x0                   	// #0
  402558:	bl	4019c8 <ferror@plt+0x2d8>
  40255c:	mov	x19, x0
  402560:	mov	x2, x20
  402564:	mov	w1, w21
  402568:	mov	x0, x19
  40256c:	bl	4013c0 <setupterm@plt>
  402570:	cbz	w0, 4025a4 <ferror@plt+0xeb4>
  402574:	ldr	w4, [sp, #156]
  402578:	cbnz	w4, 402534 <ferror@plt+0xe44>
  40257c:	ldr	x0, [x27, #4048]
  402580:	mov	x3, x19
  402584:	ldr	x2, [x0]
  402588:	adrp	x1, 403000 <ferror@plt+0x1910>
  40258c:	add	x1, x1, #0x7f0
  402590:	adrp	x0, 414000 <ferror@plt+0x12910>
  402594:	ldr	x0, [x0, #4000]
  402598:	ldr	x0, [x0]
  40259c:	bl	4016c0 <fprintf@plt>
  4025a0:	b	402554 <ferror@plt+0xe64>
  4025a4:	ldr	w0, [sp, #112]
  4025a8:	cbnz	w0, 402714 <ferror@plt+0x1024>
  4025ac:	cbnz	w22, 4025d0 <ferror@plt+0xee0>
  4025b0:	cbnz	w23, 4025f0 <ferror@plt+0xf00>
  4025b4:	cbnz	w25, 402660 <ferror@plt+0xf70>
  4025b8:	cbz	w24, 402680 <ferror@plt+0xf90>
  4025bc:	ldr	w0, [sp, #108]
  4025c0:	cbnz	w0, 402690 <ferror@plt+0xfa0>
  4025c4:	cbnz	w28, 40269c <ferror@plt+0xfac>
  4025c8:	mov	w0, #0x0                   	// #0
  4025cc:	bl	4013b0 <exit@plt>
  4025d0:	adrp	x0, 414000 <ferror@plt+0x12910>
  4025d4:	ldr	x0, [x0, #4064]
  4025d8:	ldr	x0, [x0]
  4025dc:	ldr	x2, [x0, #24]
  4025e0:	add	x1, x2, #0x4
  4025e4:	mov	w0, w21
  4025e8:	bl	4032f0 <ferror@plt+0x1c00>
  4025ec:	b	4025b0 <ferror@plt+0xec0>
  4025f0:	add	x20, sp, #0xe0
  4025f4:	ldr	w3, [sp, #124]
  4025f8:	ldr	w2, [sp, #120]
  4025fc:	ldr	w1, [sp, #116]
  402600:	mov	x0, x20
  402604:	bl	402be8 <ferror@plt+0x14f8>
  402608:	mov	x0, x20
  40260c:	bl	402cc4 <ferror@plt+0x15d4>
  402610:	cbz	w26, 402624 <ferror@plt+0xf34>
  402614:	add	x1, sp, #0xe0
  402618:	add	x0, sp, #0xa0
  40261c:	bl	403584 <ferror@plt+0x1e94>
  402620:	b	4025b4 <ferror@plt+0xec4>
  402624:	add	x1, sp, #0xa0
  402628:	mov	w0, w21
  40262c:	bl	402d3c <ferror@plt+0x164c>
  402630:	and	w0, w0, #0xff
  402634:	cbz	w0, 402614 <ferror@plt+0xf24>
  402638:	adrp	x20, 414000 <ferror@plt+0x12910>
  40263c:	ldr	x20, [x20, #4000]
  402640:	ldr	x1, [x20]
  402644:	mov	w0, #0xd                   	// #13
  402648:	bl	401410 <putc@plt>
  40264c:	ldr	x0, [x20]
  402650:	bl	401620 <fflush@plt>
  402654:	mov	w0, #0x3e8                 	// #1000
  402658:	bl	401670 <napms@plt>
  40265c:	b	402614 <ferror@plt+0xf24>
  402660:	mov	x2, x19
  402664:	adrp	x1, 403000 <ferror@plt+0x1910>
  402668:	add	x1, x1, #0x848
  40266c:	adrp	x0, 414000 <ferror@plt+0x12910>
  402670:	ldr	x0, [x0, #4000]
  402674:	ldr	x0, [x0]
  402678:	bl	4016c0 <fprintf@plt>
  40267c:	b	4025b8 <ferror@plt+0xec8>
  402680:	add	x1, sp, #0xe0
  402684:	add	x0, sp, #0xa0
  402688:	bl	403284 <ferror@plt+0x1b94>
  40268c:	b	4025bc <ferror@plt+0xecc>
  402690:	adrp	x0, 403000 <ferror@plt+0x1910>
  402694:	add	x0, x0, #0x860
  402698:	bl	401af4 <ferror@plt+0x404>
  40269c:	adrp	x0, 403000 <ferror@plt+0x1910>
  4026a0:	add	x0, x0, #0x890
  4026a4:	bl	4016b0 <getenv@plt>
  4026a8:	cbz	x0, 4026f4 <ferror@plt+0x1004>
  4026ac:	bl	401630 <_nc_basename@plt>
  4026b0:	mov	x20, x0
  4026b4:	bl	4013a0 <strlen@plt>
  4026b8:	cmp	w0, #0x2
  4026bc:	b.le	402708 <ferror@plt+0x1018>
  4026c0:	sxtw	x0, w0
  4026c4:	sub	x0, x0, #0x3
  4026c8:	adrp	x1, 403000 <ferror@plt+0x1910>
  4026cc:	add	x1, x1, #0x898
  4026d0:	add	x0, x20, x0
  4026d4:	bl	401590 <strcmp@plt>
  4026d8:	adrp	x2, 403000 <ferror@plt+0x1910>
  4026dc:	add	x2, x2, #0x730
  4026e0:	adrp	x1, 403000 <ferror@plt+0x1910>
  4026e4:	add	x1, x1, #0x740
  4026e8:	cmp	w0, #0x0
  4026ec:	csel	x0, x1, x2, eq  // eq = none
  4026f0:	b	4026fc <ferror@plt+0x100c>
  4026f4:	adrp	x0, 403000 <ferror@plt+0x1910>
  4026f8:	add	x0, x0, #0x730
  4026fc:	mov	x1, x19
  402700:	bl	401690 <printf@plt>
  402704:	b	4025c8 <ferror@plt+0xed8>
  402708:	adrp	x0, 403000 <ferror@plt+0x1910>
  40270c:	add	x0, x0, #0x730
  402710:	b	4026fc <ferror@plt+0x100c>
  402714:	mov	x0, x19
  402718:	bl	401570 <puts@plt>
  40271c:	b	4025bc <ferror@plt+0xecc>
  402720:	stp	x29, x30, [sp, #-16]!
  402724:	mov	x29, sp
  402728:	adrp	x1, 415000 <ferror@plt+0x13910>
  40272c:	ldr	x1, [x1, #736]
  402730:	bl	401410 <putc@plt>
  402734:	ldp	x29, x30, [sp], #16
  402738:	ret
  40273c:	sub	x1, x0, #0x1
  402740:	cmn	x1, #0x3
  402744:	b.ls	402750 <ferror@plt+0x1060>  // b.plast
  402748:	mov	w0, #0x0                   	// #0
  40274c:	ret
  402750:	stp	x29, x30, [sp, #-16]!
  402754:	mov	x29, sp
  402758:	adrp	x2, 402000 <ferror@plt+0x910>
  40275c:	add	x2, x2, #0x720
  402760:	mov	w1, #0x0                   	// #0
  402764:	bl	4013f0 <tputs@plt>
  402768:	mov	w0, #0x1                   	// #1
  40276c:	ldp	x29, x30, [sp], #16
  402770:	ret
  402774:	stp	x29, x30, [sp, #-16]!
  402778:	mov	x29, sp
  40277c:	adrp	x0, 414000 <ferror@plt+0x12910>
  402780:	ldr	x0, [x0, #4064]
  402784:	ldr	x0, [x0]
  402788:	ldr	x0, [x0, #32]
  40278c:	ldr	x0, [x0, #16]
  402790:	sub	x1, x0, #0x1
  402794:	cmn	x1, #0x3
  402798:	b.hi	4027ac <ferror@plt+0x10bc>  // b.pmore
  40279c:	bl	40273c <ferror@plt+0x104c>
  4027a0:	mov	w0, #0x1                   	// #1
  4027a4:	ldp	x29, x30, [sp], #16
  4027a8:	ret
  4027ac:	mov	w0, #0xd                   	// #13
  4027b0:	bl	402720 <ferror@plt+0x1030>
  4027b4:	b	4027a0 <ferror@plt+0x10b0>
  4027b8:	stp	x29, x30, [sp, #-48]!
  4027bc:	mov	x29, sp
  4027c0:	stp	x19, x20, [sp, #16]
  4027c4:	stp	x21, x22, [sp, #32]
  4027c8:	mov	x19, x0
  4027cc:	bl	4016a0 <__errno_location@plt>
  4027d0:	ldr	w20, [x0]
  4027d4:	adrp	x0, 414000 <ferror@plt+0x12910>
  4027d8:	ldr	x0, [x0, #4000]
  4027dc:	ldr	x21, [x0]
  4027e0:	adrp	x0, 414000 <ferror@plt+0x12910>
  4027e4:	ldr	x0, [x0, #4048]
  4027e8:	ldr	x22, [x0]
  4027ec:	mov	w0, w20
  4027f0:	bl	401530 <strerror@plt>
  4027f4:	mov	x4, x0
  4027f8:	mov	x3, x19
  4027fc:	mov	x2, x22
  402800:	adrp	x1, 403000 <ferror@plt+0x1910>
  402804:	add	x1, x1, #0xc50
  402808:	mov	x0, x21
  40280c:	bl	4016c0 <fprintf@plt>
  402810:	bl	40340c <ferror@plt+0x1d1c>
  402814:	adrp	x19, 415000 <ferror@plt+0x13910>
  402818:	ldr	x1, [x19, #736]
  40281c:	mov	w0, #0xa                   	// #10
  402820:	bl	401420 <fputc@plt>
  402824:	ldr	x0, [x19, #736]
  402828:	bl	401620 <fflush@plt>
  40282c:	add	w0, w20, #0x4
  402830:	bl	4013b0 <exit@plt>
  402834:	mov	x12, #0x2060                	// #8288
  402838:	sub	sp, sp, x12
  40283c:	stp	x29, x30, [sp]
  402840:	mov	x29, sp
  402844:	stp	x23, x24, [sp, #48]
  402848:	cbz	x0, 402908 <ferror@plt+0x1218>
  40284c:	stp	x19, x20, [sp, #16]
  402850:	stp	x21, x22, [sp, #32]
  402854:	stp	x25, x26, [sp, #64]
  402858:	str	x27, [sp, #80]
  40285c:	mov	x27, x0
  402860:	adrp	x1, 403000 <ferror@plt+0x1910>
  402864:	add	x1, x1, #0xc60
  402868:	bl	401480 <fopen@plt>
  40286c:	mov	x22, x0
  402870:	mov	w23, #0x0                   	// #0
  402874:	cbz	x0, 4028d0 <ferror@plt+0x11e0>
  402878:	add	x21, sp, #0x60
  40287c:	mov	x24, #0x2000                	// #8192
  402880:	mov	x20, #0x1                   	// #1
  402884:	adrp	x26, 415000 <ferror@plt+0x13910>
  402888:	mov	w25, #0x1                   	// #1
  40288c:	mov	x3, x22
  402890:	mov	x2, x24
  402894:	mov	x1, x20
  402898:	mov	x0, x21
  40289c:	bl	4015b0 <fread@plt>
  4028a0:	mov	x19, x0
  4028a4:	cbz	x0, 4028d8 <ferror@plt+0x11e8>
  4028a8:	ldr	x3, [x26, #736]
  4028ac:	mov	x2, x19
  4028b0:	mov	x1, x20
  4028b4:	mov	x0, x21
  4028b8:	bl	401600 <fwrite@plt>
  4028bc:	mov	w23, w25
  4028c0:	cmp	x0, x19
  4028c4:	b.eq	40288c <ferror@plt+0x119c>  // b.none
  4028c8:	mov	x0, x27
  4028cc:	bl	4027b8 <ferror@plt+0x10c8>
  4028d0:	mov	x0, x27
  4028d4:	bl	4027b8 <ferror@plt+0x10c8>
  4028d8:	mov	x0, x22
  4028dc:	bl	401470 <fclose@plt>
  4028e0:	ldp	x19, x20, [sp, #16]
  4028e4:	ldp	x21, x22, [sp, #32]
  4028e8:	ldp	x25, x26, [sp, #64]
  4028ec:	ldr	x27, [sp, #80]
  4028f0:	mov	w0, w23
  4028f4:	ldp	x23, x24, [sp, #48]
  4028f8:	ldp	x29, x30, [sp]
  4028fc:	mov	x12, #0x2060                	// #8288
  402900:	add	sp, sp, x12
  402904:	ret
  402908:	mov	w23, #0x0                   	// #0
  40290c:	b	4028f0 <ferror@plt+0x1200>
  402910:	stp	x29, x30, [sp, #-32]!
  402914:	mov	x29, sp
  402918:	str	x19, [sp, #16]
  40291c:	sxtw	x3, w3
  402920:	add	x1, x1, x3
  402924:	ldrb	w19, [x1, #17]
  402928:	add	x3, x0, x3
  40292c:	ldrb	w0, [x3, #17]
  402930:	cmp	w19, w0
  402934:	ccmp	w0, w4, #0x0, eq  // eq = none
  402938:	b.eq	4029e8 <ferror@plt+0x12f8>  // b.none
  40293c:	adrp	x1, 403000 <ferror@plt+0x1910>
  402940:	add	x1, x1, #0xc70
  402944:	adrp	x3, 403000 <ferror@plt+0x1910>
  402948:	add	x3, x3, #0xc68
  40294c:	cmp	w19, w0
  402950:	csel	x3, x3, x1, eq  // eq = none
  402954:	adrp	x1, 403000 <ferror@plt+0x1910>
  402958:	add	x1, x1, #0xc78
  40295c:	adrp	x0, 414000 <ferror@plt+0x12910>
  402960:	ldr	x0, [x0, #4000]
  402964:	ldr	x0, [x0]
  402968:	bl	4016c0 <fprintf@plt>
  40296c:	cbz	w19, 4029c8 <ferror@plt+0x12d8>
  402970:	cmp	w19, #0x7f
  402974:	b.eq	4029f4 <ferror@plt+0x1304>  // b.none
  402978:	adrp	x0, 414000 <ferror@plt+0x12910>
  40297c:	ldr	x0, [x0, #4064]
  402980:	ldr	x0, [x0]
  402984:	ldr	x0, [x0, #32]
  402988:	ldr	x0, [x0, #440]
  40298c:	cbz	x0, 40299c <ferror@plt+0x12ac>
  402990:	ldrb	w1, [x0]
  402994:	cmp	w1, w19
  402998:	b.eq	402a18 <ferror@plt+0x1328>  // b.none
  40299c:	cmp	w19, #0x1f
  4029a0:	b.hi	402a44 <ferror@plt+0x1354>  // b.pmore
  4029a4:	eor	w2, w19, #0x40
  4029a8:	mov	w3, w2
  4029ac:	adrp	x1, 403000 <ferror@plt+0x1910>
  4029b0:	add	x1, x1, #0xca8
  4029b4:	adrp	x0, 414000 <ferror@plt+0x12910>
  4029b8:	ldr	x0, [x0, #4000]
  4029bc:	ldr	x0, [x0]
  4029c0:	bl	4016c0 <fprintf@plt>
  4029c4:	b	4029e8 <ferror@plt+0x12f8>
  4029c8:	adrp	x0, 414000 <ferror@plt+0x12910>
  4029cc:	ldr	x0, [x0, #4000]
  4029d0:	ldr	x3, [x0]
  4029d4:	mov	x2, #0x7                   	// #7
  4029d8:	mov	x1, #0x1                   	// #1
  4029dc:	adrp	x0, 403000 <ferror@plt+0x1910>
  4029e0:	add	x0, x0, #0xc80
  4029e4:	bl	401600 <fwrite@plt>
  4029e8:	ldr	x19, [sp, #16]
  4029ec:	ldp	x29, x30, [sp], #32
  4029f0:	ret
  4029f4:	adrp	x0, 414000 <ferror@plt+0x12910>
  4029f8:	ldr	x0, [x0, #4000]
  4029fc:	ldr	x3, [x0]
  402a00:	mov	x2, #0x8                   	// #8
  402a04:	mov	x1, #0x1                   	// #1
  402a08:	adrp	x0, 403000 <ferror@plt+0x1910>
  402a0c:	add	x0, x0, #0xc88
  402a10:	bl	401600 <fwrite@plt>
  402a14:	b	4029e8 <ferror@plt+0x12f8>
  402a18:	ldrb	w0, [x0, #1]
  402a1c:	cbnz	w0, 40299c <ferror@plt+0x12ac>
  402a20:	adrp	x0, 414000 <ferror@plt+0x12910>
  402a24:	ldr	x0, [x0, #4000]
  402a28:	ldr	x3, [x0]
  402a2c:	mov	x2, #0xb                   	// #11
  402a30:	mov	x1, #0x1                   	// #1
  402a34:	adrp	x0, 403000 <ferror@plt+0x1910>
  402a38:	add	x0, x0, #0xc98
  402a3c:	bl	401600 <fwrite@plt>
  402a40:	b	4029e8 <ferror@plt+0x12f8>
  402a44:	mov	w2, w19
  402a48:	adrp	x1, 403000 <ferror@plt+0x1910>
  402a4c:	add	x1, x1, #0xcc0
  402a50:	adrp	x0, 414000 <ferror@plt+0x12910>
  402a54:	ldr	x0, [x0, #4000]
  402a58:	ldr	x0, [x0]
  402a5c:	bl	4016c0 <fprintf@plt>
  402a60:	b	4029e8 <ferror@plt+0x12f8>
  402a64:	stp	x29, x30, [sp, #-32]!
  402a68:	mov	x29, sp
  402a6c:	stp	x19, x20, [sp, #16]
  402a70:	mov	w20, w0
  402a74:	mov	x19, x1
  402a78:	bl	401450 <tcgetattr@plt>
  402a7c:	ldrb	w0, [x19, #30]
  402a80:	cmp	w0, #0x0
  402a84:	mov	w1, #0xf                   	// #15
  402a88:	csel	w0, w0, w1, ne  // ne = any
  402a8c:	strb	w0, [x19, #30]
  402a90:	ldrb	w0, [x19, #21]
  402a94:	cmp	w0, #0x0
  402a98:	mov	w1, #0x4                   	// #4
  402a9c:	csel	w0, w0, w1, ne  // ne = any
  402aa0:	strb	w0, [x19, #21]
  402aa4:	ldrb	w0, [x19, #19]
  402aa8:	cmp	w0, #0x0
  402aac:	mov	w1, #0x7f                  	// #127
  402ab0:	csel	w0, w0, w1, ne  // ne = any
  402ab4:	strb	w0, [x19, #19]
  402ab8:	ldrb	w0, [x19, #17]
  402abc:	cmp	w0, #0x0
  402ac0:	mov	w1, #0x3                   	// #3
  402ac4:	csel	w0, w0, w1, ne  // ne = any
  402ac8:	strb	w0, [x19, #17]
  402acc:	ldrb	w0, [x19, #20]
  402ad0:	cmp	w0, #0x0
  402ad4:	mov	w1, #0x15                  	// #21
  402ad8:	csel	w0, w0, w1, ne  // ne = any
  402adc:	strb	w0, [x19, #20]
  402ae0:	ldrb	w0, [x19, #32]
  402ae4:	cmp	w0, #0x0
  402ae8:	mov	w1, #0x16                  	// #22
  402aec:	csel	w0, w0, w1, ne  // ne = any
  402af0:	strb	w0, [x19, #32]
  402af4:	ldrb	w0, [x19, #18]
  402af8:	cmp	w0, #0x0
  402afc:	mov	w1, #0x1c                  	// #28
  402b00:	csel	w0, w0, w1, ne  // ne = any
  402b04:	strb	w0, [x19, #18]
  402b08:	ldrb	w0, [x19, #29]
  402b0c:	cmp	w0, #0x0
  402b10:	mov	w1, #0x12                  	// #18
  402b14:	csel	w0, w0, w1, ne  // ne = any
  402b18:	strb	w0, [x19, #29]
  402b1c:	ldrb	w0, [x19, #25]
  402b20:	cmp	w0, #0x0
  402b24:	mov	w1, #0x11                  	// #17
  402b28:	csel	w0, w0, w1, ne  // ne = any
  402b2c:	strb	w0, [x19, #25]
  402b30:	ldrb	w0, [x19, #26]
  402b34:	cmp	w0, #0x0
  402b38:	mov	w1, #0x13                  	// #19
  402b3c:	csel	w0, w0, w1, ne  // ne = any
  402b40:	strb	w0, [x19, #26]
  402b44:	ldrb	w0, [x19, #27]
  402b48:	cmp	w0, #0x0
  402b4c:	mov	w1, #0x1a                  	// #26
  402b50:	csel	w0, w0, w1, ne  // ne = any
  402b54:	strb	w0, [x19, #27]
  402b58:	ldrb	w0, [x19, #31]
  402b5c:	cmp	w0, #0x0
  402b60:	mov	w1, #0x17                  	// #23
  402b64:	csel	w0, w0, w1, ne  // ne = any
  402b68:	strb	w0, [x19, #31]
  402b6c:	ldr	w0, [x19]
  402b70:	mov	w1, #0xffffe506            	// #-6906
  402b74:	and	w0, w0, w1
  402b78:	mov	w1, #0x2506                	// #9478
  402b7c:	orr	w0, w0, w1
  402b80:	str	w0, [x19]
  402b84:	ldr	w1, [x19, #4]
  402b88:	mov	w0, #0xffff0005            	// #-65531
  402b8c:	and	w1, w1, w0
  402b90:	mov	w0, #0x5                   	// #5
  402b94:	orr	w1, w1, w0
  402b98:	str	w1, [x19, #4]
  402b9c:	ldr	w1, [x19, #8]
  402ba0:	mov	w0, #0xfffff48f            	// #-2929
  402ba4:	and	w1, w1, w0
  402ba8:	mov	w0, #0xb0                  	// #176
  402bac:	orr	w1, w1, w0
  402bb0:	str	w1, [x19, #8]
  402bb4:	ldr	w1, [x19, #12]
  402bb8:	mov	w0, #0xfffffe3b            	// #-453
  402bbc:	and	w1, w1, w0
  402bc0:	mov	w0, #0xa3b                 	// #2619
  402bc4:	orr	w1, w1, w0
  402bc8:	str	w1, [x19, #12]
  402bcc:	mov	x2, x19
  402bd0:	mov	w1, #0x1                   	// #1
  402bd4:	mov	w0, w20
  402bd8:	bl	401660 <tcsetattr@plt>
  402bdc:	ldp	x19, x20, [sp, #16]
  402be0:	ldp	x29, x30, [sp], #32
  402be4:	ret
  402be8:	stp	x29, x30, [sp, #-48]!
  402bec:	mov	x29, sp
  402bf0:	stp	x19, x20, [sp, #16]
  402bf4:	stp	x21, x22, [sp, #32]
  402bf8:	mov	x19, x0
  402bfc:	mov	w21, w2
  402c00:	mov	w20, w3
  402c04:	ldrb	w0, [x0, #19]
  402c08:	cmp	w0, #0x0
  402c0c:	ccmp	w1, #0x0, #0x0, ne  // ne = any
  402c10:	b.lt	402c20 <ferror@plt+0x1530>  // b.tstop
  402c14:	tbnz	w1, #31, 402c70 <ferror@plt+0x1580>
  402c18:	and	w1, w1, #0xff
  402c1c:	strb	w1, [x19, #19]
  402c20:	ldrb	w0, [x19, #17]
  402c24:	cmp	w0, #0x0
  402c28:	ccmp	w21, #0x0, #0x0, ne  // ne = any
  402c2c:	b.lt	402c40 <ferror@plt+0x1550>  // b.tstop
  402c30:	cmp	w21, #0x0
  402c34:	mov	w0, #0x3                   	// #3
  402c38:	csel	w21, w21, w0, ge  // ge = tcont
  402c3c:	strb	w21, [x19, #17]
  402c40:	ldrb	w0, [x19, #20]
  402c44:	cmp	w0, #0x0
  402c48:	ccmp	w20, #0x0, #0x0, ne  // ne = any
  402c4c:	b.lt	402c60 <ferror@plt+0x1570>  // b.tstop
  402c50:	cmp	w20, #0x0
  402c54:	mov	w0, #0x15                  	// #21
  402c58:	csel	w20, w20, w0, ge  // ge = tcont
  402c5c:	strb	w20, [x19, #20]
  402c60:	ldp	x19, x20, [sp, #16]
  402c64:	ldp	x21, x22, [sp, #32]
  402c68:	ldp	x29, x30, [sp], #48
  402c6c:	ret
  402c70:	adrp	x0, 414000 <ferror@plt+0x12910>
  402c74:	ldr	x0, [x0, #4064]
  402c78:	ldr	x0, [x0]
  402c7c:	ldr	x1, [x0, #16]
  402c80:	ldrb	w2, [x1, #15]
  402c84:	mov	w1, #0x7f                  	// #127
  402c88:	cbz	w2, 402cb4 <ferror@plt+0x15c4>
  402c8c:	ldr	x0, [x0, #32]
  402c90:	ldr	x22, [x0, #440]
  402c94:	sub	x0, x22, #0x1
  402c98:	cmn	x0, #0x3
  402c9c:	b.hi	402cb4 <ferror@plt+0x15c4>  // b.pmore
  402ca0:	mov	x0, x22
  402ca4:	bl	4013a0 <strlen@plt>
  402ca8:	mov	w1, #0x7f                  	// #127
  402cac:	cmp	x0, #0x1
  402cb0:	b.eq	402cbc <ferror@plt+0x15cc>  // b.none
  402cb4:	and	w1, w1, #0xff
  402cb8:	b	402c1c <ferror@plt+0x152c>
  402cbc:	ldrb	w1, [x22]
  402cc0:	b	402cb4 <ferror@plt+0x15c4>
  402cc4:	ldr	w4, [x0, #4]
  402cc8:	orr	w1, w4, #0x4
  402ccc:	str	w1, [x0, #4]
  402cd0:	ldr	w3, [x0]
  402cd4:	orr	w1, w3, #0x100
  402cd8:	str	w1, [x0]
  402cdc:	ldr	w1, [x0, #12]
  402ce0:	orr	w2, w1, #0x8
  402ce4:	str	w2, [x0, #12]
  402ce8:	adrp	x2, 414000 <ferror@plt+0x12910>
  402cec:	ldr	x2, [x2, #4064]
  402cf0:	ldr	x2, [x2]
  402cf4:	ldr	x2, [x2, #32]
  402cf8:	ldr	x2, [x2, #824]
  402cfc:	sub	x5, x2, #0x1
  402d00:	cmn	x5, #0x3
  402d04:	b.hi	402d14 <ferror@plt+0x1624>  // b.pmore
  402d08:	ldrb	w5, [x2]
  402d0c:	cmp	w5, #0xa
  402d10:	b.eq	402d20 <ferror@plt+0x1630>  // b.none
  402d14:	orr	w1, w1, #0x38
  402d18:	str	w1, [x0, #12]
  402d1c:	ret
  402d20:	ldrb	w2, [x2, #1]
  402d24:	cbnz	w2, 402d14 <ferror@plt+0x1624>
  402d28:	and	w4, w4, #0xfffffffb
  402d2c:	str	w4, [x0, #4]
  402d30:	and	w3, w3, #0xfffffeff
  402d34:	str	w3, [x0]
  402d38:	b	402d14 <ferror@plt+0x1624>
  402d3c:	stp	x29, x30, [sp, #-96]!
  402d40:	mov	x29, sp
  402d44:	cbz	x1, 402d58 <ferror@plt+0x1668>
  402d48:	ldr	w2, [x1, #4]
  402d4c:	mov	w3, #0x182c                	// #6188
  402d50:	ands	w2, w2, w3
  402d54:	b.ne	402f40 <ferror@plt+0x1850>  // b.any
  402d58:	adrp	x0, 415000 <ferror@plt+0x13910>
  402d5c:	ldrb	w0, [x0, #744]
  402d60:	cbnz	w0, 403208 <ferror@plt+0x1b18>
  402d64:	adrp	x0, 415000 <ferror@plt+0x13910>
  402d68:	ldrb	w0, [x0, #745]
  402d6c:	cbz	w0, 4031f4 <ferror@plt+0x1b04>
  402d70:	stp	x19, x20, [sp, #16]
  402d74:	adrp	x0, 414000 <ferror@plt+0x12910>
  402d78:	ldr	x0, [x0, #4064]
  402d7c:	ldr	x0, [x0]
  402d80:	ldr	x0, [x0, #32]
  402d84:	ldr	x0, [x0, #1104]
  402d88:	sub	x1, x0, #0x1
  402d8c:	cmn	x1, #0x3
  402d90:	b.hi	402da4 <ferror@plt+0x16b4>  // b.pmore
  402d94:	bl	401510 <system@plt>
  402d98:	adrp	x0, 415000 <ferror@plt+0x13910>
  402d9c:	ldrb	w0, [x0, #744]
  402da0:	cbnz	w0, 40322c <ferror@plt+0x1b3c>
  402da4:	adrp	x0, 414000 <ferror@plt+0x12910>
  402da8:	ldr	x0, [x0, #4064]
  402dac:	ldr	x0, [x0]
  402db0:	ldr	x0, [x0, #32]
  402db4:	ldr	x0, [x0, #384]
  402db8:	bl	40273c <ferror@plt+0x104c>
  402dbc:	and	w20, w0, #0xff
  402dc0:	adrp	x0, 415000 <ferror@plt+0x13910>
  402dc4:	ldrb	w0, [x0, #744]
  402dc8:	cbz	w0, 402de4 <ferror@plt+0x16f4>
  402dcc:	adrp	x0, 414000 <ferror@plt+0x12910>
  402dd0:	ldr	x0, [x0, #4064]
  402dd4:	ldr	x0, [x0]
  402dd8:	ldr	x0, [x0, #32]
  402ddc:	ldr	x0, [x0, #984]
  402de0:	cbnz	x0, 402df8 <ferror@plt+0x1708>
  402de4:	adrp	x0, 414000 <ferror@plt+0x12910>
  402de8:	ldr	x0, [x0, #4064]
  402dec:	ldr	x0, [x0]
  402df0:	ldr	x0, [x0, #32]
  402df4:	ldr	x0, [x0, #392]
  402df8:	bl	40273c <ferror@plt+0x104c>
  402dfc:	and	w0, w0, #0xff
  402e00:	orr	w20, w20, w0
  402e04:	adrp	x0, 414000 <ferror@plt+0x12910>
  402e08:	ldr	x0, [x0, #4064]
  402e0c:	ldr	x2, [x0]
  402e10:	ldr	x1, [x2, #32]
  402e14:	ldr	x0, [x1, #2160]
  402e18:	sub	x3, x0, #0x1
  402e1c:	cmn	x3, #0x3
  402e20:	b.ls	402f54 <ferror@plt+0x1864>  // b.plast
  402e24:	ldr	x0, [x1, #2944]
  402e28:	sub	x3, x0, #0x1
  402e2c:	cmn	x3, #0x3
  402e30:	b.ls	402fb4 <ferror@plt+0x18c4>  // b.plast
  402e34:	ldr	x0, [x1, #2736]
  402e38:	sub	x2, x0, #0x1
  402e3c:	cmn	x2, #0x3
  402e40:	b.hi	402e54 <ferror@plt+0x1764>  // b.pmore
  402e44:	ldr	x2, [x1, #2744]
  402e48:	sub	x2, x2, #0x1
  402e4c:	cmn	x2, #0x3
  402e50:	b.ls	402fdc <ferror@plt+0x18ec>  // b.plast
  402e54:	ldr	x0, [x1, #2168]
  402e58:	sub	x0, x0, #0x1
  402e5c:	cmn	x0, #0x3
  402e60:	b.hi	402f60 <ferror@plt+0x1870>  // b.pmore
  402e64:	ldr	x0, [x1, #2176]
  402e68:	sub	x0, x0, #0x1
  402e6c:	cmn	x0, #0x3
  402e70:	b.hi	402f60 <ferror@plt+0x1870>  // b.pmore
  402e74:	stp	x21, x22, [sp, #32]
  402e78:	bl	402774 <ferror@plt+0x1084>
  402e7c:	and	w19, w0, #0xff
  402e80:	adrp	x21, 414000 <ferror@plt+0x12910>
  402e84:	ldr	x21, [x21, #4064]
  402e88:	ldr	x0, [x21]
  402e8c:	ldr	x0, [x0, #32]
  402e90:	ldr	x0, [x0, #2168]
  402e94:	bl	40273c <ferror@plt+0x104c>
  402e98:	and	w0, w0, #0xff
  402e9c:	cmp	w19, #0x0
  402ea0:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  402ea4:	cset	w19, ne  // ne = any
  402ea8:	orr	w20, w20, w19
  402eac:	ldr	x1, [x21]
  402eb0:	ldr	x0, [x1, #32]
  402eb4:	ldr	x0, [x0, #896]
  402eb8:	sub	x2, x0, #0x1
  402ebc:	cmn	x2, #0x3
  402ec0:	b.ls	403030 <ferror@plt+0x1940>  // b.plast
  402ec4:	ldr	x0, [x1, #24]
  402ec8:	ldrsh	w0, [x0]
  402ecc:	mov	w19, #0x0                   	// #0
  402ed0:	mov	w22, #0x20                  	// #32
  402ed4:	adrp	x21, 414000 <ferror@plt+0x12910>
  402ed8:	ldr	x21, [x21, #4064]
  402edc:	cmp	w0, #0x1
  402ee0:	b.le	402f0c <ferror@plt+0x181c>
  402ee4:	mov	w0, w22
  402ee8:	bl	402720 <ferror@plt+0x1030>
  402eec:	add	w19, w19, #0x1
  402ef0:	ldr	x0, [x21]
  402ef4:	ldr	x0, [x0, #24]
  402ef8:	ldrsh	w0, [x0]
  402efc:	sub	w0, w0, #0x1
  402f00:	cmp	w0, w19
  402f04:	b.gt	402ee4 <ferror@plt+0x17f4>
  402f08:	mov	w20, #0x1                   	// #1
  402f0c:	adrp	x0, 414000 <ferror@plt+0x12910>
  402f10:	ldr	x0, [x0, #4064]
  402f14:	ldr	x0, [x0]
  402f18:	ldr	x0, [x0, #32]
  402f1c:	ldr	x0, [x0, #2176]
  402f20:	bl	40273c <ferror@plt+0x104c>
  402f24:	and	w0, w0, #0xff
  402f28:	orr	w20, w20, w0
  402f2c:	bl	402774 <ferror@plt+0x1084>
  402f30:	and	w19, w0, #0xff
  402f34:	orr	w20, w20, w19
  402f38:	ldp	x21, x22, [sp, #32]
  402f3c:	b	402f60 <ferror@plt+0x1870>
  402f40:	str	w2, [x1, #4]
  402f44:	mov	x2, x1
  402f48:	mov	w1, #0x1                   	// #1
  402f4c:	bl	401660 <tcsetattr@plt>
  402f50:	b	402d58 <ferror@plt+0x1668>
  402f54:	bl	40273c <ferror@plt+0x104c>
  402f58:	and	w0, w0, #0xff
  402f5c:	orr	w20, w20, w0
  402f60:	adrp	x0, 414000 <ferror@plt+0x12910>
  402f64:	ldr	x0, [x0, #4064]
  402f68:	ldr	x0, [x0]
  402f6c:	ldr	x2, [x0, #24]
  402f70:	ldrsh	w1, [x2, #2]
  402f74:	cmp	w1, #0x8
  402f78:	mvn	w19, w1
  402f7c:	lsr	w19, w19, #31
  402f80:	csel	w19, w19, wzr, ne  // ne = any
  402f84:	cbz	w19, 40315c <ferror@plt+0x1a6c>
  402f88:	ldr	x1, [x0, #32]
  402f8c:	ldr	x0, [x1, #1056]
  402f90:	sub	x0, x0, #0x1
  402f94:	cmn	x0, #0x3
  402f98:	b.hi	403158 <ferror@plt+0x1a68>  // b.pmore
  402f9c:	ldr	x0, [x1, #32]
  402fa0:	sub	x0, x0, #0x1
  402fa4:	cmn	x0, #0x3
  402fa8:	b.ls	403054 <ferror@plt+0x1964>  // b.plast
  402fac:	mov	w19, #0x0                   	// #0
  402fb0:	b	40315c <ferror@plt+0x1a6c>
  402fb4:	ldr	x1, [x2, #24]
  402fb8:	ldrsh	w2, [x1]
  402fbc:	sub	w2, w2, #0x1
  402fc0:	sxtw	x2, w2
  402fc4:	mov	x1, #0x0                   	// #0
  402fc8:	bl	4014c0 <tparm@plt>
  402fcc:	bl	40273c <ferror@plt+0x104c>
  402fd0:	and	w0, w0, #0xff
  402fd4:	orr	w20, w20, w0
  402fd8:	b	402f60 <ferror@plt+0x1870>
  402fdc:	mov	x1, #0x0                   	// #0
  402fe0:	bl	4014c0 <tparm@plt>
  402fe4:	bl	40273c <ferror@plt+0x104c>
  402fe8:	and	w19, w0, #0xff
  402fec:	adrp	x0, 414000 <ferror@plt+0x12910>
  402ff0:	ldr	x0, [x0, #4064]
  402ff4:	ldr	x0, [x0]
  402ff8:	ldr	x1, [x0, #24]
  402ffc:	ldrsh	w1, [x1]
  403000:	sub	w1, w1, #0x1
  403004:	ldr	x0, [x0, #32]
  403008:	sxtw	x1, w1
  40300c:	ldr	x0, [x0, #2744]
  403010:	bl	4014c0 <tparm@plt>
  403014:	bl	40273c <ferror@plt+0x104c>
  403018:	and	w0, w0, #0xff
  40301c:	cmp	w19, #0x0
  403020:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  403024:	cset	w0, ne  // ne = any
  403028:	orr	w20, w20, w0
  40302c:	b	402f60 <ferror@plt+0x1870>
  403030:	ldr	x1, [x1, #24]
  403034:	ldrsh	w1, [x1]
  403038:	sub	w1, w1, #0x1
  40303c:	sxtw	x1, w1
  403040:	bl	4014c0 <tparm@plt>
  403044:	bl	40273c <ferror@plt+0x104c>
  403048:	and	w0, w0, #0xff
  40304c:	orr	w20, w20, w0
  403050:	b	402f0c <ferror@plt+0x181c>
  403054:	stp	x21, x22, [sp, #32]
  403058:	stp	x23, x24, [sp, #48]
  40305c:	ldrsh	w23, [x2]
  403060:	bl	402774 <ferror@plt+0x1084>
  403064:	adrp	x21, 414000 <ferror@plt+0x12910>
  403068:	ldr	x21, [x21, #4064]
  40306c:	ldr	x0, [x21]
  403070:	ldr	x0, [x0, #32]
  403074:	adrp	x2, 402000 <ferror@plt+0x910>
  403078:	add	x2, x2, #0x720
  40307c:	mov	w1, #0x0                   	// #0
  403080:	ldr	x0, [x0, #32]
  403084:	bl	4013f0 <tputs@plt>
  403088:	ldr	x0, [x21]
  40308c:	ldr	x1, [x0, #24]
  403090:	ldrsh	w0, [x1, #2]
  403094:	cmp	w0, #0x1
  403098:	b.le	4031fc <ferror@plt+0x1b0c>
  40309c:	stp	x25, x26, [sp, #64]
  4030a0:	mov	w26, w23
  4030a4:	cmp	w23, w0
  4030a8:	b.ge	4030b0 <ferror@plt+0x19c0>  // b.tcont
  4030ac:	strh	w23, [x1, #2]
  4030b0:	adrp	x0, 414000 <ferror@plt+0x12910>
  4030b4:	ldr	x0, [x0, #4064]
  4030b8:	ldr	x0, [x0]
  4030bc:	ldr	x0, [x0, #24]
  4030c0:	ldrsh	w22, [x0, #2]
  4030c4:	cmp	w23, w22
  4030c8:	b.le	403144 <ferror@plt+0x1a54>
  4030cc:	str	x27, [sp, #80]
  4030d0:	adrp	x25, 403000 <ferror@plt+0x1910>
  4030d4:	add	x25, x25, #0xcc8
  4030d8:	adrp	x21, 414000 <ferror@plt+0x12910>
  4030dc:	ldr	x21, [x21, #4064]
  4030e0:	adrp	x24, 403000 <ferror@plt+0x1910>
  4030e4:	add	x24, x24, #0xcd0
  4030e8:	adrp	x27, 415000 <ferror@plt+0x13910>
  4030ec:	adrp	x23, 402000 <ferror@plt+0x910>
  4030f0:	add	x23, x23, #0x720
  4030f4:	ldr	x0, [x21]
  4030f8:	ldr	x0, [x0, #24]
  4030fc:	mov	x3, x25
  403100:	ldrsh	w2, [x0, #2]
  403104:	mov	x1, x24
  403108:	ldr	x0, [x27, #736]
  40310c:	bl	4016c0 <fprintf@plt>
  403110:	ldr	x0, [x21]
  403114:	ldr	x0, [x0, #32]
  403118:	mov	x2, x23
  40311c:	mov	w1, #0x0                   	// #0
  403120:	ldr	x0, [x0, #1056]
  403124:	bl	4013f0 <tputs@plt>
  403128:	ldr	x0, [x21]
  40312c:	ldr	x0, [x0, #24]
  403130:	ldrsh	w0, [x0, #2]
  403134:	add	w22, w22, w0
  403138:	cmp	w26, w22
  40313c:	b.gt	4030f4 <ferror@plt+0x1a04>
  403140:	ldr	x27, [sp, #80]
  403144:	bl	402774 <ferror@plt+0x1084>
  403148:	ldp	x21, x22, [sp, #32]
  40314c:	ldp	x23, x24, [sp, #48]
  403150:	ldp	x25, x26, [sp, #64]
  403154:	b	40315c <ferror@plt+0x1a6c>
  403158:	mov	w19, #0x0                   	// #0
  40315c:	orr	w19, w20, w19
  403160:	adrp	x0, 415000 <ferror@plt+0x13910>
  403164:	ldrb	w0, [x0, #744]
  403168:	cbz	w0, 403184 <ferror@plt+0x1a94>
  40316c:	adrp	x0, 414000 <ferror@plt+0x12910>
  403170:	ldr	x0, [x0, #4064]
  403174:	ldr	x0, [x0]
  403178:	ldr	x0, [x0, #32]
  40317c:	ldr	x0, [x0, #1000]
  403180:	cbnz	x0, 403198 <ferror@plt+0x1aa8>
  403184:	adrp	x0, 414000 <ferror@plt+0x12910>
  403188:	ldr	x0, [x0, #4064]
  40318c:	ldr	x0, [x0]
  403190:	ldr	x0, [x0, #32]
  403194:	ldr	x0, [x0, #408]
  403198:	bl	402834 <ferror@plt+0x1144>
  40319c:	and	w20, w0, #0xff
  4031a0:	adrp	x0, 415000 <ferror@plt+0x13910>
  4031a4:	ldrb	w0, [x0, #744]
  4031a8:	cbz	w0, 4031c4 <ferror@plt+0x1ad4>
  4031ac:	adrp	x0, 414000 <ferror@plt+0x12910>
  4031b0:	ldr	x0, [x0, #4064]
  4031b4:	ldr	x0, [x0]
  4031b8:	ldr	x0, [x0, #32]
  4031bc:	ldr	x0, [x0, #992]
  4031c0:	cbnz	x0, 4031d8 <ferror@plt+0x1ae8>
  4031c4:	adrp	x0, 414000 <ferror@plt+0x12910>
  4031c8:	ldr	x0, [x0, #4064]
  4031cc:	ldr	x0, [x0]
  4031d0:	ldr	x0, [x0, #32]
  4031d4:	ldr	x0, [x0, #400]
  4031d8:	bl	40273c <ferror@plt+0x104c>
  4031dc:	and	w0, w0, #0xff
  4031e0:	cmp	w20, #0x0
  4031e4:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  4031e8:	cset	w0, ne  // ne = any
  4031ec:	orr	w0, w19, w0
  4031f0:	ldp	x19, x20, [sp, #16]
  4031f4:	ldp	x29, x30, [sp], #96
  4031f8:	ret
  4031fc:	ldp	x21, x22, [sp, #32]
  403200:	ldp	x23, x24, [sp, #48]
  403204:	b	40315c <ferror@plt+0x1a6c>
  403208:	stp	x19, x20, [sp, #16]
  40320c:	adrp	x0, 414000 <ferror@plt+0x12910>
  403210:	ldr	x0, [x0, #4064]
  403214:	ldr	x0, [x0]
  403218:	ldr	x0, [x0, #32]
  40321c:	ldr	x0, [x0, #1104]
  403220:	sub	x1, x0, #0x1
  403224:	cmn	x1, #0x3
  403228:	b.ls	402d94 <ferror@plt+0x16a4>  // b.plast
  40322c:	adrp	x0, 414000 <ferror@plt+0x12910>
  403230:	ldr	x0, [x0, #4064]
  403234:	ldr	x0, [x0]
  403238:	ldr	x0, [x0, #32]
  40323c:	ldr	x0, [x0, #976]
  403240:	cbnz	x0, 402db8 <ferror@plt+0x16c8>
  403244:	b	402da4 <ferror@plt+0x16b4>
  403248:	adrp	x4, 415000 <ferror@plt+0x13910>
  40324c:	add	x3, x4, #0x2e0
  403250:	str	x0, [x4, #736]
  403254:	strb	w1, [x3, #8]
  403258:	strb	w2, [x3, #9]
  40325c:	ret
  403260:	adrp	x0, 415000 <ferror@plt+0x13910>
  403264:	ldr	x0, [x0, #736]
  403268:	cbz	x0, 403280 <ferror@plt+0x1b90>
  40326c:	stp	x29, x30, [sp, #-16]!
  403270:	mov	x29, sp
  403274:	bl	401620 <fflush@plt>
  403278:	ldp	x29, x30, [sp], #16
  40327c:	ret
  403280:	ret
  403284:	stp	x29, x30, [sp, #-32]!
  403288:	mov	x29, sp
  40328c:	stp	x19, x20, [sp, #16]
  403290:	mov	x19, x0
  403294:	mov	x20, x1
  403298:	mov	w4, #0x7f                  	// #127
  40329c:	mov	w3, #0x2                   	// #2
  4032a0:	adrp	x2, 403000 <ferror@plt+0x1910>
  4032a4:	add	x2, x2, #0xcd8
  4032a8:	bl	402910 <ferror@plt+0x1220>
  4032ac:	mov	w4, #0x15                  	// #21
  4032b0:	mov	w3, #0x3                   	// #3
  4032b4:	adrp	x2, 403000 <ferror@plt+0x1910>
  4032b8:	add	x2, x2, #0xce0
  4032bc:	mov	x1, x20
  4032c0:	mov	x0, x19
  4032c4:	bl	402910 <ferror@plt+0x1220>
  4032c8:	mov	w4, #0x3                   	// #3
  4032cc:	mov	w3, #0x0                   	// #0
  4032d0:	adrp	x2, 403000 <ferror@plt+0x1910>
  4032d4:	add	x2, x2, #0xce8
  4032d8:	mov	x1, x20
  4032dc:	mov	x0, x19
  4032e0:	bl	402910 <ferror@plt+0x1220>
  4032e4:	ldp	x19, x20, [sp, #16]
  4032e8:	ldp	x29, x30, [sp], #32
  4032ec:	ret
  4032f0:	stp	x29, x30, [sp, #-64]!
  4032f4:	mov	x29, sp
  4032f8:	stp	x19, x20, [sp, #16]
  4032fc:	str	x21, [sp, #32]
  403300:	mov	w21, w0
  403304:	mov	x19, x1
  403308:	mov	x20, x2
  40330c:	add	x2, sp, #0x38
  403310:	mov	x1, #0x5413                	// #21523
  403314:	bl	4016e0 <ioctl@plt>
  403318:	ldrh	w0, [sp, #56]
  40331c:	cbnz	w0, 40335c <ferror@plt+0x1c6c>
  403320:	ldrh	w0, [sp, #58]
  403324:	cbnz	w0, 40336c <ferror@plt+0x1c7c>
  403328:	ldrsh	w0, [x19]
  40332c:	cmp	w0, #0x0
  403330:	b.le	40336c <ferror@plt+0x1c7c>
  403334:	ldrsh	w1, [x20]
  403338:	cmp	w1, #0x0
  40333c:	b.le	40336c <ferror@plt+0x1c7c>
  403340:	strh	w0, [sp, #56]
  403344:	strh	w1, [sp, #58]
  403348:	add	x2, sp, #0x38
  40334c:	mov	x1, #0x5414                	// #21524
  403350:	mov	w0, w21
  403354:	bl	4016e0 <ioctl@plt>
  403358:	b	40336c <ferror@plt+0x1c7c>
  40335c:	ldrh	w1, [sp, #58]
  403360:	cbz	w1, 40336c <ferror@plt+0x1c7c>
  403364:	strh	w0, [x19]
  403368:	strh	w1, [x20]
  40336c:	ldp	x19, x20, [sp, #16]
  403370:	ldr	x21, [sp, #32]
  403374:	ldp	x29, x30, [sp], #64
  403378:	ret
  40337c:	stp	x29, x30, [sp, #-48]!
  403380:	mov	x29, sp
  403384:	stp	x19, x20, [sp, #16]
  403388:	str	x21, [sp, #32]
  40338c:	mov	x21, x0
  403390:	mov	x19, x1
  403394:	bl	4013a0 <strlen@plt>
  403398:	mov	x20, x0
  40339c:	mov	x0, x19
  4033a0:	bl	4013a0 <strlen@plt>
  4033a4:	cmp	x20, x0
  4033a8:	b.eq	4033c0 <ferror@plt+0x1cd0>  // b.none
  4033ac:	mov	w0, #0x0                   	// #0
  4033b0:	ldp	x19, x20, [sp, #16]
  4033b4:	ldr	x21, [sp, #32]
  4033b8:	ldp	x29, x30, [sp], #48
  4033bc:	ret
  4033c0:	mov	x2, x20
  4033c4:	mov	x1, x19
  4033c8:	mov	x0, x21
  4033cc:	bl	4014d0 <strncmp@plt>
  4033d0:	cmp	w0, #0x0
  4033d4:	cset	w0, eq  // eq = none
  4033d8:	b	4033b0 <ferror@plt+0x1cc0>
  4033dc:	adrp	x2, 415000 <ferror@plt+0x13910>
  4033e0:	str	w0, [x2, #752]
  4033e4:	tbz	w0, #31, 4033f0 <ferror@plt+0x1d00>
  4033e8:	mov	w0, #0x0                   	// #0
  4033ec:	ret
  4033f0:	stp	x29, x30, [sp, #-16]!
  4033f4:	mov	x29, sp
  4033f8:	bl	401450 <tcgetattr@plt>
  4033fc:	mvn	w0, w0
  403400:	lsr	w0, w0, #31
  403404:	ldp	x29, x30, [sp], #16
  403408:	ret
  40340c:	adrp	x0, 415000 <ferror@plt+0x13910>
  403410:	ldrb	w0, [x0, #756]
  403414:	cbnz	w0, 40341c <ferror@plt+0x1d2c>
  403418:	ret
  40341c:	stp	x29, x30, [sp, #-16]!
  403420:	mov	x29, sp
  403424:	adrp	x0, 415000 <ferror@plt+0x13910>
  403428:	add	x2, x0, #0x2f0
  40342c:	add	x2, x2, #0x8
  403430:	mov	w1, #0x1                   	// #1
  403434:	ldr	w0, [x0, #752]
  403438:	bl	401660 <tcsetattr@plt>
  40343c:	ldp	x29, x30, [sp], #16
  403440:	ret
  403444:	stp	x29, x30, [sp, #-48]!
  403448:	mov	x29, sp
  40344c:	stp	x19, x20, [sp, #16]
  403450:	mov	x19, x0
  403454:	and	w20, w1, #0xff
  403458:	mov	x1, x0
  40345c:	mov	w0, #0x2                   	// #2
  403460:	bl	4033dc <ferror@plt+0x1cec>
  403464:	and	w0, w0, #0xff
  403468:	cbz	w0, 4034bc <ferror@plt+0x1dcc>
  40346c:	adrp	x0, 415000 <ferror@plt+0x13910>
  403470:	add	x0, x0, #0x2f0
  403474:	mov	w1, #0x1                   	// #1
  403478:	strb	w1, [x0, #4]
  40347c:	add	x1, x0, #0x8
  403480:	ldp	x2, x3, [x19]
  403484:	stp	x2, x3, [x0, #8]
  403488:	ldp	x2, x3, [x19, #16]
  40348c:	stp	x2, x3, [x0, #24]
  403490:	ldp	x2, x3, [x19, #32]
  403494:	stp	x2, x3, [x0, #40]
  403498:	ldr	x0, [x19, #48]
  40349c:	str	x0, [x1, #48]
  4034a0:	ldr	w0, [x19, #56]
  4034a4:	str	w0, [x1, #56]
  4034a8:	adrp	x0, 415000 <ferror@plt+0x13910>
  4034ac:	ldr	w0, [x0, #752]
  4034b0:	ldp	x19, x20, [sp, #16]
  4034b4:	ldp	x29, x30, [sp], #48
  4034b8:	ret
  4034bc:	mov	x1, x19
  4034c0:	mov	w0, #0x1                   	// #1
  4034c4:	bl	4033dc <ferror@plt+0x1cec>
  4034c8:	and	w0, w0, #0xff
  4034cc:	cbnz	w0, 40346c <ferror@plt+0x1d7c>
  4034d0:	mov	x1, x19
  4034d4:	bl	4033dc <ferror@plt+0x1cec>
  4034d8:	and	w0, w0, #0xff
  4034dc:	cbnz	w0, 40346c <ferror@plt+0x1d7c>
  4034e0:	mov	w1, #0x2                   	// #2
  4034e4:	adrp	x0, 403000 <ferror@plt+0x1910>
  4034e8:	add	x0, x0, #0xcf8
  4034ec:	bl	4014b0 <open@plt>
  4034f0:	mov	x1, x19
  4034f4:	bl	4033dc <ferror@plt+0x1cec>
  4034f8:	and	w0, w0, #0xff
  4034fc:	cbnz	w0, 40346c <ferror@plt+0x1d7c>
  403500:	cbnz	w20, 403520 <ferror@plt+0x1e30>
  403504:	adrp	x0, 414000 <ferror@plt+0x12910>
  403508:	ldr	x0, [x0, #4024]
  40350c:	ldr	x0, [x0]
  403510:	bl	401460 <fileno@plt>
  403514:	adrp	x1, 415000 <ferror@plt+0x13910>
  403518:	str	w0, [x1, #752]
  40351c:	b	4034a8 <ferror@plt+0x1db8>
  403520:	stp	x21, x22, [sp, #32]
  403524:	bl	4016a0 <__errno_location@plt>
  403528:	ldr	w20, [x0]
  40352c:	adrp	x19, 414000 <ferror@plt+0x12910>
  403530:	ldr	x19, [x19, #4000]
  403534:	ldr	x21, [x19]
  403538:	adrp	x0, 414000 <ferror@plt+0x12910>
  40353c:	ldr	x0, [x0, #4048]
  403540:	ldr	x22, [x0]
  403544:	mov	w0, w20
  403548:	bl	401530 <strerror@plt>
  40354c:	mov	x4, x0
  403550:	adrp	x3, 403000 <ferror@plt+0x1910>
  403554:	add	x3, x3, #0xd08
  403558:	mov	x2, x22
  40355c:	adrp	x1, 403000 <ferror@plt+0x1910>
  403560:	add	x1, x1, #0xc50
  403564:	mov	x0, x21
  403568:	bl	4016c0 <fprintf@plt>
  40356c:	bl	40340c <ferror@plt+0x1d1c>
  403570:	ldr	x1, [x19]
  403574:	mov	w0, #0xa                   	// #10
  403578:	bl	401420 <fputc@plt>
  40357c:	add	w0, w20, #0x4
  403580:	bl	4013b0 <exit@plt>
  403584:	stp	x29, x30, [sp, #-32]!
  403588:	mov	x29, sp
  40358c:	str	x19, [sp, #16]
  403590:	mov	x19, x1
  403594:	mov	x2, #0x3c                  	// #60
  403598:	mov	x1, x0
  40359c:	mov	x0, x19
  4035a0:	bl	401580 <memcmp@plt>
  4035a4:	cbnz	w0, 4035b4 <ferror@plt+0x1ec4>
  4035a8:	ldr	x19, [sp, #16]
  4035ac:	ldp	x29, x30, [sp], #32
  4035b0:	ret
  4035b4:	mov	x2, x19
  4035b8:	mov	w1, #0x1                   	// #1
  4035bc:	adrp	x0, 415000 <ferror@plt+0x13910>
  4035c0:	ldr	w0, [x0, #752]
  4035c4:	bl	401660 <tcsetattr@plt>
  4035c8:	b	4035a8 <ferror@plt+0x1eb8>
  4035cc:	nop
  4035d0:	stp	x29, x30, [sp, #-64]!
  4035d4:	mov	x29, sp
  4035d8:	stp	x19, x20, [sp, #16]
  4035dc:	adrp	x20, 414000 <ferror@plt+0x12910>
  4035e0:	add	x20, x20, #0xd98
  4035e4:	stp	x21, x22, [sp, #32]
  4035e8:	adrp	x21, 414000 <ferror@plt+0x12910>
  4035ec:	add	x21, x21, #0xd90
  4035f0:	sub	x20, x20, x21
  4035f4:	mov	w22, w0
  4035f8:	stp	x23, x24, [sp, #48]
  4035fc:	mov	x23, x1
  403600:	mov	x24, x2
  403604:	bl	401360 <strlen@plt-0x40>
  403608:	cmp	xzr, x20, asr #3
  40360c:	b.eq	403638 <ferror@plt+0x1f48>  // b.none
  403610:	asr	x20, x20, #3
  403614:	mov	x19, #0x0                   	// #0
  403618:	ldr	x3, [x21, x19, lsl #3]
  40361c:	mov	x2, x24
  403620:	add	x19, x19, #0x1
  403624:	mov	x1, x23
  403628:	mov	w0, w22
  40362c:	blr	x3
  403630:	cmp	x20, x19
  403634:	b.ne	403618 <ferror@plt+0x1f28>  // b.any
  403638:	ldp	x19, x20, [sp, #16]
  40363c:	ldp	x21, x22, [sp, #32]
  403640:	ldp	x23, x24, [sp, #48]
  403644:	ldp	x29, x30, [sp], #64
  403648:	ret
  40364c:	nop
  403650:	ret

Disassembly of section .fini:

0000000000403654 <.fini>:
  403654:	stp	x29, x30, [sp, #-16]!
  403658:	mov	x29, sp
  40365c:	ldp	x29, x30, [sp], #16
  403660:	ret
