

================================================================
== Vitis HLS Report for 'AWBNormalization_17_17_1080_1920_1_1_1024_s'
================================================================
* Date:           Wed Sep  4 19:39:09 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.449 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  2089046|  2089148|  6.894 ms|  6.894 ms|  2089046|  2089148|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+---------+---------+---------+
        |                                                                  |                                                        |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
        |                             Instance                             |                         Module                         |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
        +------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+---------+---------+---------+
        |grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s_fu_50  |AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s  |  2089045|  2089147|  6.894 ms|  6.894 ms|  2089045|  2089147|       no|
        +------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+---------+---------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.30>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%thresh_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %thresh" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:639]   --->   Operation 3 'read' 'thresh_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read13 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:639]   --->   Operation 4 'read' 'p_read13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_33 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:639]   --->   Operation 5 'read' 'p_read_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (2.30ns)   --->   "%call_ln639 = call void @AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>, i30 %impop_data1, i11 %p_read_33, i11 %p_read13, i30 %ltm_in_data242, i32 %histogram_0, i32 %histogram_1, i32 %histogram_2, i32 %thresh_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:639]   --->   Operation 6 'call' 'call_ln639' <Predicate = true> <Delay = 2.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %impop_data1, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %ltm_in_data242, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/2] (0.00ns)   --->   "%call_ln639 = call void @AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>, i30 %impop_data1, i11 %p_read_33, i11 %p_read13, i30 %ltm_in_data242, i32 %histogram_0, i32 %histogram_1, i32 %histogram_2, i32 %thresh_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:639]   --->   Operation 9 'call' 'call_ln639' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%ret_ln641 = ret" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:641]   --->   Operation 10 'ret' 'ret_ln641' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ impop_data1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ltm_in_data242]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ histogram_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ histogram_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ histogram_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ thresh]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
thresh_read       (read         ) [ 001]
p_read13          (read         ) [ 001]
p_read_33         (read         ) [ 001]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
call_ln639        (call         ) [ 000]
ret_ln641         (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="impop_data1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="impop_data1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ltm_in_data242">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ltm_in_data242"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="histogram_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="histogram_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="histogram_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="histogram_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="histogram_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="histogram_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="thresh">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="thresh"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="thresh_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="thresh_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="p_read13_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="11" slack="0"/>
<pin id="40" dir="0" index="1" bw="11" slack="0"/>
<pin id="41" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read13/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="p_read_33_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="11" slack="0"/>
<pin id="46" dir="0" index="1" bw="11" slack="0"/>
<pin id="47" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_33/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="30" slack="0"/>
<pin id="53" dir="0" index="2" bw="11" slack="0"/>
<pin id="54" dir="0" index="3" bw="11" slack="0"/>
<pin id="55" dir="0" index="4" bw="30" slack="0"/>
<pin id="56" dir="0" index="5" bw="32" slack="0"/>
<pin id="57" dir="0" index="6" bw="32" slack="0"/>
<pin id="58" dir="0" index="7" bw="32" slack="0"/>
<pin id="59" dir="0" index="8" bw="32" slack="0"/>
<pin id="60" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln639/1 "/>
</bind>
</comp>

<comp id="70" class="1005" name="thresh_read_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="1"/>
<pin id="72" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="thresh_read "/>
</bind>
</comp>

<comp id="75" class="1005" name="p_read13_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="11" slack="1"/>
<pin id="77" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_read13 "/>
</bind>
</comp>

<comp id="80" class="1005" name="p_read_33_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="11" slack="1"/>
<pin id="82" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_read_33 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="16" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="14" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="18" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="18" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="61"><net_src comp="20" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="62"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="63"><net_src comp="44" pin="2"/><net_sink comp="50" pin=2"/></net>

<net id="64"><net_src comp="38" pin="2"/><net_sink comp="50" pin=3"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="50" pin=4"/></net>

<net id="66"><net_src comp="8" pin="0"/><net_sink comp="50" pin=5"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="50" pin=6"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="50" pin=7"/></net>

<net id="69"><net_src comp="32" pin="2"/><net_sink comp="50" pin=8"/></net>

<net id="73"><net_src comp="32" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="74"><net_src comp="70" pin="1"/><net_sink comp="50" pin=8"/></net>

<net id="78"><net_src comp="38" pin="2"/><net_sink comp="75" pin=0"/></net>

<net id="79"><net_src comp="75" pin="1"/><net_sink comp="50" pin=3"/></net>

<net id="83"><net_src comp="44" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="84"><net_src comp="80" pin="1"/><net_sink comp="50" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ltm_in_data242 | {1 2 }
 - Input state : 
	Port: AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024> : impop_data1 | {1 2 }
	Port: AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024> : p_read | {1 }
	Port: AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024> : p_read1 | {1 }
	Port: AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024> : histogram_0 | {1 2 }
	Port: AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024> : histogram_1 | {1 2 }
	Port: AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024> : histogram_2 | {1 2 }
	Port: AWBNormalization<17, 17, 1080, 1920, 1, 1, 1024> : thresh | {1 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                          Functional Unit                         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s_fu_50 |    17   |  14.518 |   4809  |   3174  |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                      thresh_read_read_fu_32                      |    0    |    0    |    0    |    0    |
|   read   |                        p_read13_read_fu_38                       |    0    |    0    |    0    |    0    |
|          |                       p_read_33_read_fu_44                       |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                  |    17   |  14.518 |   4809  |   3174  |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  p_read13_reg_75 |   11   |
| p_read_33_reg_80 |   11   |
|thresh_read_reg_70|   32   |
+------------------+--------+
|       Total      |   54   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                               Comp                               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s_fu_50 |  p2  |   2  |  11  |   22   ||    9    |
| grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s_fu_50 |  p3  |   2  |  11  |   22   ||    9    |
| grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s_fu_50 |  p8  |   2  |  32  |   64   ||    9    |
|------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                               Total                              |      |      |      |   108  ||  1.281  ||    27   |
|------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   17   |   14   |  4809  |  3174  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   54   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   17   |   15   |  4863  |  3201  |
+-----------+--------+--------+--------+--------+
