read_verilog ../top.v
synth_ice40 -edif edif.edif
write_verilog synth.v 
