// Seed: 876380407
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = id_2 - id_2;
endmodule
module module_1 #(
    parameter id_0 = 32'd26,
    parameter id_3 = 32'd3
) (
    input tri0 _id_0,
    output uwire id_1,
    input supply0 id_2,
    input tri0 _id_3,
    output wand id_4,
    input wor id_5,
    input wor id_6,
    output wire id_7
);
  wire [id_0 : id_3  <<  1] id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9
  );
  wire id_10;
endmodule
