{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Web Edition " "Info: Version 10.1 Build 153 11/29/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 12 22:20:12 2018 " "Info: Processing started: Mon Nov 12 22:20:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Generator -c Generator " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Generator -c Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Generator EP4CE22F17C6 " "Info: Selected device EP4CE22F17C6 for design \"Generator\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "Info: High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Info: Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Info: Device EP4CE10F17C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Info: Device EP4CE6F17C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Info: Device EP4CE15F17C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Info: Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/" { { 0 { 0 ""} 0 327 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/" { { 0 { 0 ""} 0 329 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Info: Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/" { { 0 { 0 ""} 0 331 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Info: Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/" { { 0 { 0 ""} 0 333 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "Generator.SDC " "Info: Reading SDC File: 'Generator.SDC'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 0 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info: Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "Info:   20.000     CLOCK_50" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Info: Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Generator.vhd" "" { Text "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/Generator.vhd" 8 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/" { { 0 { 0 ""} 0 316 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning: Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_2\[12\] " "Warning: Ignored I/O standard assignment to node \"GPIO_2\[12\]\"" {  } { { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_2_IN\[0\] " "Warning: Ignored I/O standard assignment to node \"GPIO_2_IN\[0\]\"" {  } { { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_2_IN\[1\] " "Warning: Ignored I/O standard assignment to node \"GPIO_2_IN\[1\]\"" {  } { { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_2_IN\[2\] " "Warning: Ignored I/O standard assignment to node \"GPIO_2_IN\[2\]\"" {  } { { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[12\] " "Warning: Node \"GPIO_2\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[0\] " "Warning: Node \"GPIO_2_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[1\] " "Warning: Node \"GPIO_2_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[2\] " "Warning: Node \"GPIO_2_IN\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X10_Y11 X20_Y22 " "Info: Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "19 Cyclone IV E " "Warning: 19 pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[1\] 3.3-V LVTTL B16 " "Info: Pin GPIO_2\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "Generator.vhd" "" { Text "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/Generator.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/" { { 0 { 0 ""} 0 22 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[2\] 3.3-V LVTTL C14 " "Info: Pin GPIO_2\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "Generator.vhd" "" { Text "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/Generator.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/" { { 0 { 0 ""} 0 23 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[3\] 3.3-V LVTTL C16 " "Info: Pin GPIO_2\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "Generator.vhd" "" { Text "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/Generator.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/" { { 0 { 0 ""} 0 24 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[4\] 3.3-V LVTTL C15 " "Info: Pin GPIO_2\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "Generator.vhd" "" { Text "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/Generator.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/" { { 0 { 0 ""} 0 25 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[5\] 3.3-V LVTTL D16 " "Info: Pin GPIO_2\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "Generator.vhd" "" { Text "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/Generator.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/" { { 0 { 0 ""} 0 26 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[6\] 3.3-V LVTTL D15 " "Info: Pin GPIO_2\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "Generator.vhd" "" { Text "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/Generator.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/" { { 0 { 0 ""} 0 27 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[7\] 3.3-V LVTTL D14 " "Info: Pin GPIO_2\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "Generator.vhd" "" { Text "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/Generator.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/" { { 0 { 0 ""} 0 28 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[8\] 3.3-V LVTTL F15 " "Info: Pin GPIO_2\[8\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "Generator.vhd" "" { Text "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/Generator.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/" { { 0 { 0 ""} 0 29 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[9\] 3.3-V LVTTL F16 " "Info: Pin GPIO_2\[9\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "Generator.vhd" "" { Text "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/Generator.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/" { { 0 { 0 ""} 0 30 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[10\] 3.3-V LVTTL F14 " "Info: Pin GPIO_2\[10\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "Generator.vhd" "" { Text "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/Generator.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/" { { 0 { 0 ""} 0 31 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[11\] 3.3-V LVTTL G16 " "Info: Pin GPIO_2\[11\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "Generator.vhd" "" { Text "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/Generator.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/" { { 0 { 0 ""} 0 32 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[0\] 3.3-V LVTTL A14 " "Info: Pin GPIO_2\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "Generator.vhd" "" { Text "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/Generator.vhd" 28 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/" { { 0 { 0 ""} 0 7 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Info: Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "Generator.vhd" "" { Text "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/Generator.vhd" 12 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/" { { 0 { 0 ""} 0 16 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Info: Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "Generator.vhd" "" { Text "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/Generator.vhd" 12 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/" { { 0 { 0 ""} 0 17 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Info: Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "Generator.vhd" "" { Text "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/Generator.vhd" 8 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/" { { 0 { 0 ""} 0 35 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Info: Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "Generator.vhd" "" { Text "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/Generator.vhd" 13 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/" { { 0 { 0 ""} 0 18 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Info: Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "Generator.vhd" "" { Text "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/Generator.vhd" 13 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/" { { 0 { 0 ""} 0 19 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Info: Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "Generator.vhd" "" { Text "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/Generator.vhd" 13 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/" { { 0 { 0 ""} 0 20 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Info: Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "Generator.vhd" "" { Text "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/Generator.vhd" 13 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/" { { 0 { 0 ""} 0 21 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "12 " "Warning: Following 12 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[1\] a permanently disabled " "Info: Pin GPIO_2\[1\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "Generator.vhd" "" { Text "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/Generator.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/" { { 0 { 0 ""} 0 22 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently disabled " "Info: Pin GPIO_2\[2\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "Generator.vhd" "" { Text "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/Generator.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/" { { 0 { 0 ""} 0 23 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently disabled " "Info: Pin GPIO_2\[3\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "Generator.vhd" "" { Text "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/Generator.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/" { { 0 { 0 ""} 0 24 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently disabled " "Info: Pin GPIO_2\[4\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "Generator.vhd" "" { Text "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/Generator.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/" { { 0 { 0 ""} 0 25 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently disabled " "Info: Pin GPIO_2\[5\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "Generator.vhd" "" { Text "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/Generator.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/" { { 0 { 0 ""} 0 26 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently disabled " "Info: Pin GPIO_2\[6\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "Generator.vhd" "" { Text "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/Generator.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/" { { 0 { 0 ""} 0 27 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[7\] a permanently disabled " "Info: Pin GPIO_2\[7\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "Generator.vhd" "" { Text "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/Generator.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/" { { 0 { 0 ""} 0 28 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently disabled " "Info: Pin GPIO_2\[8\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "Generator.vhd" "" { Text "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/Generator.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/" { { 0 { 0 ""} 0 29 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[9\] a permanently disabled " "Info: Pin GPIO_2\[9\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "Generator.vhd" "" { Text "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/Generator.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/" { { 0 { 0 ""} 0 30 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[10\] a permanently disabled " "Info: Pin GPIO_2\[10\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "Generator.vhd" "" { Text "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/Generator.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/" { { 0 { 0 ""} 0 31 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[11\] a permanently disabled " "Info: Pin GPIO_2\[11\] has a permanently disabled output enable" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "Generator.vhd" "" { Text "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/Generator.vhd" 14 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/" { { 0 { 0 ""} 0 32 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently enabled " "Info: Pin GPIO_2\[0\] has a permanently enabled output enable" {  } { { "c:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "Generator.vhd" "" { Text "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/Generator.vhd" 28 0 0 } } { "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Markus/Desktop/de0/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/" { { 0 { 0 ""} 0 7 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "425 " "Info: Peak virtual memory: 425 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 12 22:20:19 2018 " "Info: Processing ended: Mon Nov 12 22:20:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
