#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Sep 21 20:22:07 2023
# Process ID: 598410
# Current directory: /home/guido/Github/EBAZ4205_SDR_spectrum/ad9851gfsk_test/ad9851gfsk_test.runs/design_1_DivideBy2N_0_0_synth_1
# Command line: vivado -log design_1_DivideBy2N_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_DivideBy2N_0_0.tcl
# Log file: /home/guido/Github/EBAZ4205_SDR_spectrum/ad9851gfsk_test/ad9851gfsk_test.runs/design_1_DivideBy2N_0_0_synth_1/design_1_DivideBy2N_0_0.vds
# Journal file: /home/guido/Github/EBAZ4205_SDR_spectrum/ad9851gfsk_test/ad9851gfsk_test.runs/design_1_DivideBy2N_0_0_synth_1/vivado.jou
# Running On: guido-Neptune-series-i9, OS: Linux, CPU Frequency: 3900.009 MHz, CPU Physical cores: 14, Host memory: 33406 MB
#-----------------------------------------------------------
source design_1_DivideBy2N_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_DivideBy2N_0_0
Command: synth_design -top design_1_DivideBy2N_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 598552
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1643.941 ; gain = 307.832 ; free physical = 10677 ; free virtual = 20490
Synthesis current peak Physical Memory [PSS] (MB): peak = 875.747; parent = 734.793; children = 140.954
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2648.312; parent = 1643.945; children = 1004.367
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_DivideBy2N_0_0' [/home/guido/Github/EBAZ4205_SDR_spectrum/ad9851gfsk_test/ad9851gfsk_test.gen/sources_1/bd/design_1/ip/design_1_DivideBy2N_0_0/synth/design_1_DivideBy2N_0_0.vhd:64]
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter N bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'DivideBy2N' declared at '/home/guido/Github/EBAZ4205_SDR_spectrum/ad9851gfsk_test/ad9851gfsk_test.srcs/sources_1/new/DivideBy2N.v:21' bound to instance 'U0' of component 'DivideBy2N' [/home/guido/Github/EBAZ4205_SDR_spectrum/ad9851gfsk_test/ad9851gfsk_test.gen/sources_1/bd/design_1/ip/design_1_DivideBy2N_0_0/synth/design_1_DivideBy2N_0_0.vhd:93]
INFO: [Synth 8-6157] synthesizing module 'DivideBy2N' [/home/guido/Github/EBAZ4205_SDR_spectrum/ad9851gfsk_test/ad9851gfsk_test.srcs/sources_1/new/DivideBy2N.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DivideBy2N' (0#1) [/home/guido/Github/EBAZ4205_SDR_spectrum/ad9851gfsk_test/ad9851gfsk_test.srcs/sources_1/new/DivideBy2N.v:21]
INFO: [Synth 8-256] done synthesizing module 'design_1_DivideBy2N_0_0' (0#1) [/home/guido/Github/EBAZ4205_SDR_spectrum/ad9851gfsk_test/ad9851gfsk_test.gen/sources_1/bd/design_1/ip/design_1_DivideBy2N_0_0/synth/design_1_DivideBy2N_0_0.vhd:64]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1710.910 ; gain = 374.801 ; free physical = 10424 ; free virtual = 20242
Synthesis current peak Physical Memory [PSS] (MB): peak = 875.747; parent = 734.793; children = 140.954
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2715.281; parent = 1710.914; children = 1004.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1725.754 ; gain = 389.645 ; free physical = 10450 ; free virtual = 20270
Synthesis current peak Physical Memory [PSS] (MB): peak = 875.747; parent = 734.793; children = 140.954
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2730.125; parent = 1725.758; children = 1004.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1733.758 ; gain = 397.648 ; free physical = 10437 ; free virtual = 20258
Synthesis current peak Physical Memory [PSS] (MB): peak = 875.747; parent = 734.793; children = 140.954
INFO: [Device 21-403] Loading part xc7z010clg400-1
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2738.129; parent = 1733.762; children = 1004.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1742.664 ; gain = 406.555 ; free physical = 10346 ; free virtual = 20168
Synthesis current peak Physical Memory [PSS] (MB): peak = 875.747; parent = 734.793; children = 140.954
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2747.035; parent = 1742.668; children = 1004.367
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1863.977 ; gain = 527.867 ; free physical = 9066 ; free virtual = 18900
Synthesis current peak Physical Memory [PSS] (MB): peak = 1073.540; parent = 937.269; children = 140.954
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2868.348; parent = 1863.980; children = 1004.367
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1863.977 ; gain = 527.867 ; free physical = 9055 ; free virtual = 18890
Synthesis current peak Physical Memory [PSS] (MB): peak = 1076.758; parent = 940.486; children = 140.954
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2868.348; parent = 1863.980; children = 1004.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1871.984 ; gain = 535.875 ; free physical = 9055 ; free virtual = 18890
Synthesis current peak Physical Memory [PSS] (MB): peak = 1077.071; parent = 940.800; children = 140.954
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2876.355; parent = 1871.988; children = 1004.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1871.984 ; gain = 535.875 ; free physical = 8888 ; free virtual = 18736
Synthesis current peak Physical Memory [PSS] (MB): peak = 1077.071; parent = 940.800; children = 140.954
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2876.355; parent = 1871.988; children = 1004.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1871.984 ; gain = 535.875 ; free physical = 8887 ; free virtual = 18736
Synthesis current peak Physical Memory [PSS] (MB): peak = 1080.733; parent = 942.346; children = 140.954
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2876.355; parent = 1871.988; children = 1004.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1871.984 ; gain = 535.875 ; free physical = 8994 ; free virtual = 18842
Synthesis current peak Physical Memory [PSS] (MB): peak = 1081.046; parent = 942.658; children = 140.954
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2876.355; parent = 1871.988; children = 1004.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1871.984 ; gain = 535.875 ; free physical = 8983 ; free virtual = 18831
Synthesis current peak Physical Memory [PSS] (MB): peak = 1081.076; parent = 942.688; children = 140.954
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2876.355; parent = 1871.988; children = 1004.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1871.984 ; gain = 535.875 ; free physical = 8977 ; free virtual = 18826
Synthesis current peak Physical Memory [PSS] (MB): peak = 1081.092; parent = 942.704; children = 140.954
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2876.355; parent = 1871.988; children = 1004.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1871.984 ; gain = 535.875 ; free physical = 8980 ; free virtual = 18829
Synthesis current peak Physical Memory [PSS] (MB): peak = 1081.106; parent = 942.719; children = 140.954
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2876.355; parent = 1871.988; children = 1004.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT5 |     3|
|5     |LUT6 |     1|
|6     |FDCE |     6|
+------+-----+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |    13|
|2     |  U0     |DivideBy2N |    13|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1871.984 ; gain = 535.875 ; free physical = 8982 ; free virtual = 18830
Synthesis current peak Physical Memory [PSS] (MB): peak = 1081.152; parent = 942.766; children = 140.954
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2876.355; parent = 1871.988; children = 1004.367
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1871.984 ; gain = 535.875 ; free physical = 8983 ; free virtual = 18831
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1871.992 ; gain = 535.875 ; free physical = 8983 ; free virtual = 18831
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1879.922 ; gain = 0.000 ; free physical = 9142 ; free virtual = 18991
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2013.570 ; gain = 0.000 ; free physical = 9077 ; free virtual = 18933
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5e387572
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2013.570 ; gain = 677.461 ; free physical = 9276 ; free virtual = 19132
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/guido/Github/EBAZ4205_SDR_spectrum/ad9851gfsk_test/ad9851gfsk_test.runs/design_1_DivideBy2N_0_0_synth_1/design_1_DivideBy2N_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_DivideBy2N_0_0, cache-ID = f440b5bcc4aa3bdf
INFO: [Common 17-1381] The checkpoint '/home/guido/Github/EBAZ4205_SDR_spectrum/ad9851gfsk_test/ad9851gfsk_test.runs/design_1_DivideBy2N_0_0_synth_1/design_1_DivideBy2N_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_DivideBy2N_0_0_utilization_synth.rpt -pb design_1_DivideBy2N_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 21 20:22:27 2023...
