/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [37:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  reg [5:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [11:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [12:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [18:0] celloutsig_1_10z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  reg [3:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = !(celloutsig_0_7z[5] ? celloutsig_0_13z[0] : celloutsig_0_24z);
  assign celloutsig_1_7z = !(celloutsig_1_3z[0] ? in_data[143] : celloutsig_1_5z[2]);
  assign celloutsig_0_12z = !(celloutsig_0_10z ? in_data[75] : celloutsig_0_4z);
  assign celloutsig_0_16z = !(celloutsig_0_14z ? in_data[15] : celloutsig_0_1z);
  assign celloutsig_0_2z = !(celloutsig_0_1z ? celloutsig_0_0z : celloutsig_0_1z);
  assign celloutsig_0_18z = !(celloutsig_0_7z[2] ? celloutsig_0_14z : celloutsig_0_13z[3]);
  assign celloutsig_0_19z = !(celloutsig_0_10z ? celloutsig_0_14z : celloutsig_0_8z[4]);
  assign celloutsig_1_9z = ~((celloutsig_1_1z[0] | in_data[153]) & celloutsig_1_3z[3]);
  assign celloutsig_0_26z = ~((celloutsig_0_20z[3] | celloutsig_0_12z) & celloutsig_0_0z);
  assign celloutsig_1_4z = in_data[146:129] == { celloutsig_1_1z[4:0], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_6z = { celloutsig_1_1z[1], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z } == { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_25z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_10z } == celloutsig_0_7z[6:3];
  assign celloutsig_0_31z = { celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_30z, celloutsig_0_2z, celloutsig_0_27z } >= { celloutsig_0_22z[27:19], celloutsig_0_19z, celloutsig_0_27z };
  assign celloutsig_0_21z = { celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_2z } >= { celloutsig_0_7z[7:1], celloutsig_0_18z };
  assign celloutsig_0_11z = { in_data[68:59], celloutsig_0_1z } > { in_data[74:69], celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_1_16z = celloutsig_1_7z & ~(celloutsig_1_10z[7]);
  assign celloutsig_1_3z = celloutsig_1_2z * celloutsig_1_2z;
  assign celloutsig_1_10z = { in_data[160:154], celloutsig_1_0z, celloutsig_1_3z } * { celloutsig_1_8z[1], celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_6z = { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z } * celloutsig_0_5z[5:2];
  assign celloutsig_1_1z = celloutsig_1_0z[0] ? in_data[158:150] : in_data[177:169];
  assign celloutsig_0_5z = celloutsig_0_3z ? in_data[84:72] : { in_data[67:56], celloutsig_0_4z };
  assign celloutsig_0_17z = celloutsig_0_13z[5] ? in_data[30:25] : { celloutsig_0_13z[3:0], celloutsig_0_3z, celloutsig_0_9z };
  assign { celloutsig_0_22z[37:19], celloutsig_0_22z[17:3], celloutsig_0_22z[18], celloutsig_0_22z[1:0] } = in_data[68] ? { in_data[43:28], celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_10z } : { in_data[32:20], celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_20z[3:1], celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_0_35z = - { celloutsig_0_34z, celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_26z, celloutsig_0_21z, celloutsig_0_33z, celloutsig_0_2z, celloutsig_0_31z, celloutsig_0_6z };
  assign celloutsig_0_0z = | in_data[35:29];
  assign celloutsig_0_1z = | { in_data[90:81], celloutsig_0_0z };
  assign celloutsig_0_10z = | celloutsig_0_5z[9:4];
  assign celloutsig_0_9z = ~^ { celloutsig_0_5z[11:4], celloutsig_0_2z };
  assign celloutsig_0_14z = ~^ { celloutsig_0_7z[1:0], celloutsig_0_2z };
  assign celloutsig_0_24z = ~^ { celloutsig_0_7z[7:6], celloutsig_0_12z };
  assign celloutsig_0_34z = ^ { celloutsig_0_27z[3:2], celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_24z };
  assign celloutsig_0_3z = ^ in_data[23:17];
  assign celloutsig_1_8z = celloutsig_1_2z >> celloutsig_1_3z;
  assign celloutsig_0_7z = { celloutsig_0_5z[5:3], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z } << { celloutsig_0_5z[0], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_15z = in_data[51:49] << { celloutsig_0_5z[6:5], celloutsig_0_3z };
  assign celloutsig_1_5z = celloutsig_1_0z[5:3] >> celloutsig_1_3z[3:1];
  assign celloutsig_0_8z = celloutsig_0_5z[9:5] >> { in_data[57:54], celloutsig_0_3z };
  assign celloutsig_0_20z = { celloutsig_0_13z[3:2], celloutsig_0_4z, celloutsig_0_10z } >> { celloutsig_0_13z[2], celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_18z };
  assign celloutsig_0_13z = { in_data[91:86], celloutsig_0_1z, celloutsig_0_12z } <<< celloutsig_0_7z;
  assign celloutsig_1_0z = in_data[109:102] ~^ in_data[122:115];
  assign celloutsig_0_30z = ~((celloutsig_0_17z[1] & celloutsig_0_22z[19]) | celloutsig_0_17z[3]);
  always_latch
    if (clkin_data[64]) celloutsig_1_2z = 4'h0;
    else if (!clkin_data[0]) celloutsig_1_2z = in_data[128:125];
  always_latch
    if (clkin_data[32]) celloutsig_0_27z = 6'h00;
    else if (celloutsig_1_19z) celloutsig_0_27z = { celloutsig_0_8z[2:0], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_4z = ~((celloutsig_0_0z & celloutsig_0_2z) | (celloutsig_0_1z & celloutsig_0_3z));
  assign celloutsig_1_18z = ~((celloutsig_1_16z & celloutsig_1_6z) | (celloutsig_1_5z[2] & in_data[191]));
  assign celloutsig_1_19z = ~((celloutsig_1_16z & in_data[189]) | (celloutsig_1_3z[3] & celloutsig_1_4z));
  assign celloutsig_0_22z[2] = celloutsig_0_22z[18];
  assign { out_data[128], out_data[96], out_data[32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
