Classic Timing Analyzer report for ControleMotorPasso
Fri Oct 03 16:10:40 2014
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'FPGA_PIN10'
  7. Clock Setup: 'FPGA_PIN38'
  8. Clock Setup: 'FPGA_PIN34'
  9. Clock Setup: 'FPGA_PIN35'
 10. Clock Setup: 'FPGA_PIN29'
 11. Clock Setup: 'FPGA_PIN37'
 12. Clock Hold: 'FPGA_PIN10'
 13. tsu
 14. tco
 15. th
 16. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+------------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                                                                                ; To                                                                                  ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; -1.102 ns                                      ; FPGA_PIN41                                                                          ; 7474:inst|9                                                                         ; --         ; FPGA_PIN37 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 22.651 ns                                      ; 7474:inst|9                                                                         ; Z1_PIN65                                                                            ; FPGA_PIN10 ; --         ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 10.666 ns                                      ; FPGA_PIN41                                                                          ; 7474:inst|10                                                                        ; --         ; FPGA_PIN10 ; 0            ;
; Clock Setup: 'FPGA_PIN10'    ; N/A                                      ; None          ; 130.60 MHz ( period = 7.657 ns )               ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13] ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[24] ; FPGA_PIN10 ; FPGA_PIN10 ; 0            ;
; Clock Setup: 'FPGA_PIN37'    ; N/A                                      ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 7474:inst|10                                                                        ; 7474:inst|9                                                                         ; FPGA_PIN37 ; FPGA_PIN37 ; 0            ;
; Clock Setup: 'FPGA_PIN29'    ; N/A                                      ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 7474:inst|10                                                                        ; 7474:inst|9                                                                         ; FPGA_PIN29 ; FPGA_PIN29 ; 0            ;
; Clock Setup: 'FPGA_PIN35'    ; N/A                                      ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 7474:inst|10                                                                        ; 7474:inst|9                                                                         ; FPGA_PIN35 ; FPGA_PIN35 ; 0            ;
; Clock Setup: 'FPGA_PIN34'    ; N/A                                      ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 7474:inst|10                                                                        ; 7474:inst|9                                                                         ; FPGA_PIN34 ; FPGA_PIN34 ; 0            ;
; Clock Setup: 'FPGA_PIN38'    ; N/A                                      ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 7474:inst|10                                                                        ; 7474:inst|9                                                                         ; FPGA_PIN38 ; FPGA_PIN38 ; 0            ;
; Clock Hold: 'FPGA_PIN10'     ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; 7474:inst|9                                                                         ; 7474:inst|10                                                                        ; FPGA_PIN10 ; FPGA_PIN10 ; 7            ;
; Total number of failed paths ;                                          ;               ;                                                ;                                                                                     ;                                                                                     ;            ;            ; 7            ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C3T100C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; FPGA_PIN10      ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; FPGA_PIN38      ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; FPGA_PIN34      ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; FPGA_PIN35      ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; FPGA_PIN29      ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; FPGA_PIN37      ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FPGA_PIN10'                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                   ; To                                                                                     ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 130.60 MHz ( period = 7.657 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.357 ns                ;
; N/A                                     ; 130.60 MHz ( period = 7.657 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[17]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.357 ns                ;
; N/A                                     ; 130.60 MHz ( period = 7.657 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[16]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.357 ns                ;
; N/A                                     ; 130.60 MHz ( period = 7.657 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[18]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.357 ns                ;
; N/A                                     ; 130.60 MHz ( period = 7.657 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[19]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.357 ns                ;
; N/A                                     ; 130.60 MHz ( period = 7.657 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.357 ns                ;
; N/A                                     ; 130.60 MHz ( period = 7.657 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.357 ns                ;
; N/A                                     ; 130.60 MHz ( period = 7.657 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.357 ns                ;
; N/A                                     ; 130.60 MHz ( period = 7.657 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.357 ns                ;
; N/A                                     ; 130.60 MHz ( period = 7.657 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[24]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.357 ns                ;
; N/A                                     ; 132.15 MHz ( period = 7.567 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[8]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[15] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.267 ns                ;
; N/A                                     ; 132.15 MHz ( period = 7.567 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[8]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[18] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.267 ns                ;
; N/A                                     ; 132.15 MHz ( period = 7.567 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[8]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[17] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.267 ns                ;
; N/A                                     ; 132.15 MHz ( period = 7.567 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[8]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[16] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.267 ns                ;
; N/A                                     ; 132.15 MHz ( period = 7.567 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[8]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[19] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.267 ns                ;
; N/A                                     ; 132.15 MHz ( period = 7.567 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[8]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[20] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.267 ns                ;
; N/A                                     ; 132.15 MHz ( period = 7.567 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[8]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[21] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.267 ns                ;
; N/A                                     ; 132.15 MHz ( period = 7.567 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[8]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[22] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.267 ns                ;
; N/A                                     ; 132.15 MHz ( period = 7.567 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[8]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[23] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.267 ns                ;
; N/A                                     ; 132.15 MHz ( period = 7.567 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[8]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[24] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.267 ns                ;
; N/A                                     ; 132.71 MHz ( period = 7.535 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[0]     ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.274 ns                ;
; N/A                                     ; 132.71 MHz ( period = 7.535 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[1]     ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.274 ns                ;
; N/A                                     ; 132.71 MHz ( period = 7.535 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[2]     ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.274 ns                ;
; N/A                                     ; 132.71 MHz ( period = 7.535 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[3]     ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.274 ns                ;
; N/A                                     ; 132.71 MHz ( period = 7.535 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[4]     ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.274 ns                ;
; N/A                                     ; 132.77 MHz ( period = 7.532 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[6]     ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.271 ns                ;
; N/A                                     ; 132.77 MHz ( period = 7.532 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[5]     ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.271 ns                ;
; N/A                                     ; 132.77 MHz ( period = 7.532 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[7]     ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.271 ns                ;
; N/A                                     ; 132.77 MHz ( period = 7.532 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[8]     ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.271 ns                ;
; N/A                                     ; 132.77 MHz ( period = 7.532 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[9]     ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.271 ns                ;
; N/A                                     ; 132.77 MHz ( period = 7.532 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[10]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.271 ns                ;
; N/A                                     ; 132.77 MHz ( period = 7.532 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[11]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.271 ns                ;
; N/A                                     ; 132.77 MHz ( period = 7.532 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[12]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.271 ns                ;
; N/A                                     ; 132.77 MHz ( period = 7.532 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.271 ns                ;
; N/A                                     ; 132.77 MHz ( period = 7.532 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[14]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.271 ns                ;
; N/A                                     ; 132.96 MHz ( period = 7.521 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[6]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[15] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.221 ns                ;
; N/A                                     ; 132.96 MHz ( period = 7.521 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[6]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[18] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.221 ns                ;
; N/A                                     ; 132.96 MHz ( period = 7.521 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[6]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[17] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.221 ns                ;
; N/A                                     ; 132.96 MHz ( period = 7.521 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[6]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[16] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.221 ns                ;
; N/A                                     ; 132.96 MHz ( period = 7.521 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[6]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[19] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.221 ns                ;
; N/A                                     ; 132.96 MHz ( period = 7.521 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[6]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[20] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.221 ns                ;
; N/A                                     ; 132.96 MHz ( period = 7.521 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[6]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[21] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.221 ns                ;
; N/A                                     ; 132.96 MHz ( period = 7.521 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[6]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[22] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.221 ns                ;
; N/A                                     ; 132.96 MHz ( period = 7.521 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[6]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[23] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.221 ns                ;
; N/A                                     ; 132.96 MHz ( period = 7.521 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[6]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[24] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.221 ns                ;
; N/A                                     ; 133.69 MHz ( period = 7.480 ns )                    ; divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[14]  ; divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[0]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.219 ns                ;
; N/A                                     ; 133.69 MHz ( period = 7.480 ns )                    ; divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[14]  ; divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[1]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.219 ns                ;
; N/A                                     ; 133.69 MHz ( period = 7.480 ns )                    ; divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[14]  ; divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[2]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.219 ns                ;
; N/A                                     ; 133.69 MHz ( period = 7.480 ns )                    ; divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[14]  ; divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[3]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.219 ns                ;
; N/A                                     ; 133.69 MHz ( period = 7.480 ns )                    ; divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[14]  ; divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[4]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.219 ns                ;
; N/A                                     ; 134.34 MHz ( period = 7.444 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[6]     ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.144 ns                ;
; N/A                                     ; 134.34 MHz ( period = 7.444 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[6]     ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[17]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.144 ns                ;
; N/A                                     ; 134.34 MHz ( period = 7.444 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[6]     ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[16]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.144 ns                ;
; N/A                                     ; 134.34 MHz ( period = 7.444 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[6]     ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[18]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.144 ns                ;
; N/A                                     ; 134.34 MHz ( period = 7.444 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[6]     ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[19]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.144 ns                ;
; N/A                                     ; 134.34 MHz ( period = 7.444 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[6]     ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.144 ns                ;
; N/A                                     ; 134.34 MHz ( period = 7.444 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[6]     ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.144 ns                ;
; N/A                                     ; 134.34 MHz ( period = 7.444 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[6]     ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.144 ns                ;
; N/A                                     ; 134.34 MHz ( period = 7.444 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[6]     ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.144 ns                ;
; N/A                                     ; 134.34 MHz ( period = 7.444 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[6]     ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[24]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.144 ns                ;
; N/A                                     ; 134.41 MHz ( period = 7.440 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[8]     ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.140 ns                ;
; N/A                                     ; 134.41 MHz ( period = 7.440 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[8]     ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[17]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.140 ns                ;
; N/A                                     ; 134.41 MHz ( period = 7.440 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[8]     ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[16]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.140 ns                ;
; N/A                                     ; 134.41 MHz ( period = 7.440 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[8]     ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[18]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.140 ns                ;
; N/A                                     ; 134.41 MHz ( period = 7.440 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[8]     ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[19]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.140 ns                ;
; N/A                                     ; 134.41 MHz ( period = 7.440 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[8]     ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.140 ns                ;
; N/A                                     ; 134.41 MHz ( period = 7.440 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[8]     ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.140 ns                ;
; N/A                                     ; 134.41 MHz ( period = 7.440 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[8]     ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.140 ns                ;
; N/A                                     ; 134.41 MHz ( period = 7.440 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[8]     ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.140 ns                ;
; N/A                                     ; 134.41 MHz ( period = 7.440 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[8]     ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[24]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.140 ns                ;
; N/A                                     ; 134.55 MHz ( period = 7.432 ns )                    ; divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[5]   ; divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[0]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.171 ns                ;
; N/A                                     ; 134.55 MHz ( period = 7.432 ns )                    ; divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[5]   ; divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[1]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.171 ns                ;
; N/A                                     ; 134.55 MHz ( period = 7.432 ns )                    ; divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[5]   ; divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[2]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.171 ns                ;
; N/A                                     ; 134.55 MHz ( period = 7.432 ns )                    ; divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[5]   ; divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[3]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.171 ns                ;
; N/A                                     ; 134.55 MHz ( period = 7.432 ns )                    ; divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[5]   ; divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[4]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.171 ns                ;
; N/A                                     ; 134.57 MHz ( period = 7.431 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[8]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[0]  ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.170 ns                ;
; N/A                                     ; 134.57 MHz ( period = 7.431 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[8]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[1]  ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.170 ns                ;
; N/A                                     ; 134.57 MHz ( period = 7.431 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[8]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[2]  ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.170 ns                ;
; N/A                                     ; 134.57 MHz ( period = 7.431 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[8]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[3]  ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.170 ns                ;
; N/A                                     ; 134.57 MHz ( period = 7.431 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[8]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[4]  ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.170 ns                ;
; N/A                                     ; 134.61 MHz ( period = 7.429 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[8]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[5]  ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.168 ns                ;
; N/A                                     ; 134.61 MHz ( period = 7.429 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[8]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[6]  ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.168 ns                ;
; N/A                                     ; 134.61 MHz ( period = 7.429 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[8]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[7]  ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.168 ns                ;
; N/A                                     ; 134.61 MHz ( period = 7.429 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[8]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[8]  ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.168 ns                ;
; N/A                                     ; 134.61 MHz ( period = 7.429 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[8]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[9]  ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.168 ns                ;
; N/A                                     ; 134.61 MHz ( period = 7.429 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[8]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[10] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.168 ns                ;
; N/A                                     ; 134.61 MHz ( period = 7.429 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[8]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[11] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.168 ns                ;
; N/A                                     ; 134.61 MHz ( period = 7.429 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[8]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[13] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.168 ns                ;
; N/A                                     ; 134.61 MHz ( period = 7.429 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[8]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[12] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.168 ns                ;
; N/A                                     ; 134.61 MHz ( period = 7.429 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[8]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[14] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.168 ns                ;
; N/A                                     ; 134.86 MHz ( period = 7.415 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.154 ns                ;
; N/A                                     ; 134.86 MHz ( period = 7.415 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[17]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.154 ns                ;
; N/A                                     ; 134.86 MHz ( period = 7.415 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[16]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.154 ns                ;
; N/A                                     ; 134.86 MHz ( period = 7.415 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[18]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.154 ns                ;
; N/A                                     ; 134.86 MHz ( period = 7.415 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[19]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.154 ns                ;
; N/A                                     ; 134.86 MHz ( period = 7.415 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.154 ns                ;
; N/A                                     ; 134.86 MHz ( period = 7.415 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.154 ns                ;
; N/A                                     ; 134.86 MHz ( period = 7.415 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.154 ns                ;
; N/A                                     ; 134.86 MHz ( period = 7.415 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.154 ns                ;
; N/A                                     ; 134.86 MHz ( period = 7.415 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[24]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.154 ns                ;
; N/A                                     ; 134.99 MHz ( period = 7.408 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[6]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[6]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.147 ns                ;
; N/A                                     ; 134.99 MHz ( period = 7.408 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[6]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[5]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.147 ns                ;
; N/A                                     ; 134.99 MHz ( period = 7.408 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[6]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[7]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.147 ns                ;
; N/A                                     ; 134.99 MHz ( period = 7.408 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[6]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[10]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.147 ns                ;
; N/A                                     ; 134.99 MHz ( period = 7.408 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[6]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[8]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.147 ns                ;
; N/A                                     ; 134.99 MHz ( period = 7.408 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[6]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[9]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.147 ns                ;
; N/A                                     ; 134.99 MHz ( period = 7.408 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[6]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[11]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.147 ns                ;
; N/A                                     ; 134.99 MHz ( period = 7.408 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[6]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[12]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.147 ns                ;
; N/A                                     ; 134.99 MHz ( period = 7.408 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[6]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[13]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.147 ns                ;
; N/A                                     ; 134.99 MHz ( period = 7.408 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[6]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[14]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.147 ns                ;
; N/A                                     ; 134.99 MHz ( period = 7.408 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[7]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[15] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.108 ns                ;
; N/A                                     ; 134.99 MHz ( period = 7.408 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[7]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[18] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.108 ns                ;
; N/A                                     ; 134.99 MHz ( period = 7.408 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[7]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[17] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.108 ns                ;
; N/A                                     ; 134.99 MHz ( period = 7.408 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[7]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[16] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.108 ns                ;
; N/A                                     ; 134.99 MHz ( period = 7.408 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[7]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[19] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.108 ns                ;
; N/A                                     ; 134.99 MHz ( period = 7.408 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[7]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[20] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.108 ns                ;
; N/A                                     ; 134.99 MHz ( period = 7.408 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[7]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[21] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.108 ns                ;
; N/A                                     ; 134.99 MHz ( period = 7.408 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[7]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[22] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.108 ns                ;
; N/A                                     ; 134.99 MHz ( period = 7.408 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[7]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[23] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.108 ns                ;
; N/A                                     ; 134.99 MHz ( period = 7.408 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[7]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[24] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.108 ns                ;
; N/A                                     ; 135.04 MHz ( period = 7.405 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[6]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[15]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.144 ns                ;
; N/A                                     ; 135.04 MHz ( period = 7.405 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[6]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[16]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.144 ns                ;
; N/A                                     ; 135.04 MHz ( period = 7.405 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[6]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[17]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.144 ns                ;
; N/A                                     ; 135.04 MHz ( period = 7.405 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[6]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[18]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.144 ns                ;
; N/A                                     ; 135.04 MHz ( period = 7.405 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[6]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[19]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.144 ns                ;
; N/A                                     ; 135.04 MHz ( period = 7.405 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[6]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[20]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.144 ns                ;
; N/A                                     ; 135.04 MHz ( period = 7.405 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[6]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[21]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.144 ns                ;
; N/A                                     ; 135.04 MHz ( period = 7.405 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[6]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[23]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.144 ns                ;
; N/A                                     ; 135.04 MHz ( period = 7.405 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[6]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[22]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.144 ns                ;
; N/A                                     ; 135.04 MHz ( period = 7.405 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[6]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[24]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.144 ns                ;
; N/A                                     ; 135.12 MHz ( period = 7.401 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[6]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[0]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.150 ns                ;
; N/A                                     ; 135.12 MHz ( period = 7.401 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[6]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[1]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.150 ns                ;
; N/A                                     ; 135.12 MHz ( period = 7.401 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[6]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[2]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.150 ns                ;
; N/A                                     ; 135.12 MHz ( period = 7.401 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[6]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[3]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.150 ns                ;
; N/A                                     ; 135.12 MHz ( period = 7.401 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[6]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[4]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.150 ns                ;
; N/A                                     ; 135.41 MHz ( period = 7.385 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[6]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[0]  ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.124 ns                ;
; N/A                                     ; 135.41 MHz ( period = 7.385 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[6]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[1]  ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.124 ns                ;
; N/A                                     ; 135.41 MHz ( period = 7.385 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[6]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[2]  ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.124 ns                ;
; N/A                                     ; 135.41 MHz ( period = 7.385 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[6]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[3]  ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.124 ns                ;
; N/A                                     ; 135.41 MHz ( period = 7.385 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[6]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[4]  ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.124 ns                ;
; N/A                                     ; 135.45 MHz ( period = 7.383 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[6]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[5]  ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.122 ns                ;
; N/A                                     ; 135.45 MHz ( period = 7.383 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[6]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[6]  ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.122 ns                ;
; N/A                                     ; 135.45 MHz ( period = 7.383 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[6]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[7]  ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.122 ns                ;
; N/A                                     ; 135.45 MHz ( period = 7.383 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[6]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[8]  ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.122 ns                ;
; N/A                                     ; 135.45 MHz ( period = 7.383 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[6]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[9]  ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.122 ns                ;
; N/A                                     ; 135.45 MHz ( period = 7.383 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[6]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[10] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.122 ns                ;
; N/A                                     ; 135.45 MHz ( period = 7.383 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[6]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[11] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.122 ns                ;
; N/A                                     ; 135.45 MHz ( period = 7.383 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[6]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[13] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.122 ns                ;
; N/A                                     ; 135.45 MHz ( period = 7.383 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[6]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[12] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.122 ns                ;
; N/A                                     ; 135.45 MHz ( period = 7.383 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[6]  ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[14] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.122 ns                ;
; N/A                                     ; 135.87 MHz ( period = 7.360 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[12]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.060 ns                ;
; N/A                                     ; 135.87 MHz ( period = 7.360 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[12]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[17]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.060 ns                ;
; N/A                                     ; 135.87 MHz ( period = 7.360 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[12]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[16]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.060 ns                ;
; N/A                                     ; 135.87 MHz ( period = 7.360 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[12]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[18]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.060 ns                ;
; N/A                                     ; 135.87 MHz ( period = 7.360 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[12]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[19]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.060 ns                ;
; N/A                                     ; 135.87 MHz ( period = 7.360 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[12]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.060 ns                ;
; N/A                                     ; 135.87 MHz ( period = 7.360 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[12]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.060 ns                ;
; N/A                                     ; 135.87 MHz ( period = 7.360 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[12]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.060 ns                ;
; N/A                                     ; 135.87 MHz ( period = 7.360 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[12]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.060 ns                ;
; N/A                                     ; 135.87 MHz ( period = 7.360 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[12]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[24]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.060 ns                ;
; N/A                                     ; 135.87 MHz ( period = 7.360 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[11] ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[15] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.060 ns                ;
; N/A                                     ; 135.87 MHz ( period = 7.360 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[11] ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[18] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.060 ns                ;
; N/A                                     ; 135.87 MHz ( period = 7.360 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[11] ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[17] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.060 ns                ;
; N/A                                     ; 135.87 MHz ( period = 7.360 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[11] ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[16] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.060 ns                ;
; N/A                                     ; 135.87 MHz ( period = 7.360 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[11] ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[19] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.060 ns                ;
; N/A                                     ; 135.87 MHz ( period = 7.360 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[11] ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[20] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.060 ns                ;
; N/A                                     ; 135.87 MHz ( period = 7.360 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[11] ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[21] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.060 ns                ;
; N/A                                     ; 135.87 MHz ( period = 7.360 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[11] ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[22] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.060 ns                ;
; N/A                                     ; 135.87 MHz ( period = 7.360 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[11] ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[23] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.060 ns                ;
; N/A                                     ; 135.87 MHz ( period = 7.360 ns )                    ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[11] ; divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[24] ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.060 ns                ;
; N/A                                     ; 135.94 MHz ( period = 7.356 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.095 ns                ;
; N/A                                     ; 135.94 MHz ( period = 7.356 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[17]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.095 ns                ;
; N/A                                     ; 135.94 MHz ( period = 7.356 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[16]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.095 ns                ;
; N/A                                     ; 135.94 MHz ( period = 7.356 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[18]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.095 ns                ;
; N/A                                     ; 135.94 MHz ( period = 7.356 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[19]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.095 ns                ;
; N/A                                     ; 135.94 MHz ( period = 7.356 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.095 ns                ;
; N/A                                     ; 135.94 MHz ( period = 7.356 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.095 ns                ;
; N/A                                     ; 135.94 MHz ( period = 7.356 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.095 ns                ;
; N/A                                     ; 135.94 MHz ( period = 7.356 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.095 ns                ;
; N/A                                     ; 135.94 MHz ( period = 7.356 ns )                    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22]    ; divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[24]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.095 ns                ;
; N/A                                     ; 136.43 MHz ( period = 7.330 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[9]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[6]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.069 ns                ;
; N/A                                     ; 136.43 MHz ( period = 7.330 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[9]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[5]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.069 ns                ;
; N/A                                     ; 136.43 MHz ( period = 7.330 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[9]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[7]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.069 ns                ;
; N/A                                     ; 136.43 MHz ( period = 7.330 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[9]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[10]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.069 ns                ;
; N/A                                     ; 136.43 MHz ( period = 7.330 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[9]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[8]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.069 ns                ;
; N/A                                     ; 136.43 MHz ( period = 7.330 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[9]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[9]    ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.069 ns                ;
; N/A                                     ; 136.43 MHz ( period = 7.330 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[9]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[11]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.069 ns                ;
; N/A                                     ; 136.43 MHz ( period = 7.330 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[9]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[12]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.069 ns                ;
; N/A                                     ; 136.43 MHz ( period = 7.330 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[9]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[13]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.069 ns                ;
; N/A                                     ; 136.43 MHz ( period = 7.330 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[9]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[14]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.069 ns                ;
; N/A                                     ; 136.48 MHz ( period = 7.327 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[9]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[15]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.066 ns                ;
; N/A                                     ; 136.48 MHz ( period = 7.327 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[9]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[16]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.066 ns                ;
; N/A                                     ; 136.48 MHz ( period = 7.327 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[9]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[17]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.066 ns                ;
; N/A                                     ; 136.48 MHz ( period = 7.327 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[9]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[18]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.066 ns                ;
; N/A                                     ; 136.48 MHz ( period = 7.327 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[9]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[19]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.066 ns                ;
; N/A                                     ; 136.48 MHz ( period = 7.327 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[9]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[20]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.066 ns                ;
; N/A                                     ; 136.48 MHz ( period = 7.327 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[9]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[21]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.066 ns                ;
; N/A                                     ; 136.48 MHz ( period = 7.327 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[9]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[23]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.066 ns                ;
; N/A                                     ; 136.48 MHz ( period = 7.327 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[9]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[22]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.066 ns                ;
; N/A                                     ; 136.48 MHz ( period = 7.327 ns )                    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[9]    ; divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[24]   ; FPGA_PIN10 ; FPGA_PIN10 ; None                        ; None                      ; 7.066 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                        ;                                                                                        ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FPGA_PIN38'                                                                                                                                                                          ;
+-------+------------------------------------------------+--------------+--------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From         ; To           ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------+--------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 7474:inst|9  ; 7474:inst|10 ; FPGA_PIN38 ; FPGA_PIN38 ; None                        ; None                      ; 0.833 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 7474:inst|10 ; 7474:inst|9  ; FPGA_PIN38 ; FPGA_PIN38 ; None                        ; None                      ; 0.833 ns                ;
+-------+------------------------------------------------+--------------+--------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FPGA_PIN34'                                                                                                                                                                          ;
+-------+------------------------------------------------+--------------+--------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From         ; To           ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------+--------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 7474:inst|9  ; 7474:inst|10 ; FPGA_PIN34 ; FPGA_PIN34 ; None                        ; None                      ; 0.833 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 7474:inst|10 ; 7474:inst|9  ; FPGA_PIN34 ; FPGA_PIN34 ; None                        ; None                      ; 0.833 ns                ;
+-------+------------------------------------------------+--------------+--------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FPGA_PIN35'                                                                                                                                                                          ;
+-------+------------------------------------------------+--------------+--------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From         ; To           ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------+--------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 7474:inst|9  ; 7474:inst|10 ; FPGA_PIN35 ; FPGA_PIN35 ; None                        ; None                      ; 0.833 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 7474:inst|10 ; 7474:inst|9  ; FPGA_PIN35 ; FPGA_PIN35 ; None                        ; None                      ; 0.833 ns                ;
+-------+------------------------------------------------+--------------+--------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FPGA_PIN29'                                                                                                                                                                          ;
+-------+------------------------------------------------+--------------+--------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From         ; To           ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------+--------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 7474:inst|9  ; 7474:inst|10 ; FPGA_PIN29 ; FPGA_PIN29 ; None                        ; None                      ; 0.833 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 7474:inst|10 ; 7474:inst|9  ; FPGA_PIN29 ; FPGA_PIN29 ; None                        ; None                      ; 0.833 ns                ;
+-------+------------------------------------------------+--------------+--------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FPGA_PIN37'                                                                                                                                                                          ;
+-------+------------------------------------------------+--------------+--------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From         ; To           ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------+--------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 7474:inst|9  ; 7474:inst|10 ; FPGA_PIN37 ; FPGA_PIN37 ; None                        ; None                      ; 0.833 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 7474:inst|10 ; 7474:inst|9  ; FPGA_PIN37 ; FPGA_PIN37 ; None                        ; None                      ; 0.833 ns                ;
+-------+------------------------------------------------+--------------+--------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FPGA_PIN10'                                                                                                                                                              ;
+------------------------------------------+--------------+--------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From         ; To           ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------+--------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; 7474:inst|9  ; 7474:inst|10 ; FPGA_PIN10 ; FPGA_PIN10 ; None                       ; None                       ; 0.833 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst|10 ; 7474:inst|9  ; FPGA_PIN10 ; FPGA_PIN10 ; None                       ; None                       ; 0.833 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst25       ; inst25       ; FPGA_PIN10 ; FPGA_PIN10 ; None                       ; None                       ; 0.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst21       ; inst21       ; FPGA_PIN10 ; FPGA_PIN10 ; None                       ; None                       ; 0.836 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst15       ; inst15       ; FPGA_PIN10 ; FPGA_PIN10 ; None                       ; None                       ; 1.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst23       ; inst23       ; FPGA_PIN10 ; FPGA_PIN10 ; None                       ; None                       ; 0.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst18       ; inst18       ; FPGA_PIN10 ; FPGA_PIN10 ; None                       ; None                       ; 0.823 ns                 ;
+------------------------------------------+--------------+--------------+------------+------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------+
; tsu                                                                        ;
+-------+--------------+------------+------------+--------------+------------+
; Slack ; Required tsu ; Actual tsu ; From       ; To           ; To Clock   ;
+-------+--------------+------------+------------+--------------+------------+
; N/A   ; None         ; -1.102 ns  ; FPGA_PIN41 ; 7474:inst|9  ; FPGA_PIN37 ;
; N/A   ; None         ; -1.108 ns  ; FPGA_PIN41 ; 7474:inst|10 ; FPGA_PIN37 ;
; N/A   ; None         ; -1.213 ns  ; FPGA_PIN41 ; 7474:inst|9  ; FPGA_PIN35 ;
; N/A   ; None         ; -1.219 ns  ; FPGA_PIN41 ; 7474:inst|10 ; FPGA_PIN35 ;
; N/A   ; None         ; -1.327 ns  ; FPGA_PIN41 ; 7474:inst|9  ; FPGA_PIN34 ;
; N/A   ; None         ; -1.333 ns  ; FPGA_PIN41 ; 7474:inst|10 ; FPGA_PIN34 ;
; N/A   ; None         ; -1.744 ns  ; FPGA_PIN41 ; 7474:inst|9  ; FPGA_PIN29 ;
; N/A   ; None         ; -1.750 ns  ; FPGA_PIN41 ; 7474:inst|10 ; FPGA_PIN29 ;
; N/A   ; None         ; -1.950 ns  ; FPGA_PIN41 ; 7474:inst|9  ; FPGA_PIN38 ;
; N/A   ; None         ; -1.956 ns  ; FPGA_PIN41 ; 7474:inst|10 ; FPGA_PIN38 ;
; N/A   ; None         ; -6.490 ns  ; FPGA_PIN41 ; 7474:inst|9  ; FPGA_PIN10 ;
; N/A   ; None         ; -6.496 ns  ; FPGA_PIN41 ; 7474:inst|10 ; FPGA_PIN10 ;
+-------+--------------+------------+------------+--------------+------------+


+--------------------------------------------------------------------------+
; tco                                                                      ;
+-------+--------------+------------+--------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To       ; From Clock ;
+-------+--------------+------------+--------------+----------+------------+
; N/A   ; None         ; 22.651 ns  ; 7474:inst|9  ; Z1_PIN65 ; FPGA_PIN10 ;
; N/A   ; None         ; 22.646 ns  ; 7474:inst|10 ; Z4_PIN57 ; FPGA_PIN10 ;
; N/A   ; None         ; 22.184 ns  ; 7474:inst|9  ; Z2_PIN56 ; FPGA_PIN10 ;
; N/A   ; None         ; 22.183 ns  ; 7474:inst|10 ; Z3_PIN54 ; FPGA_PIN10 ;
; N/A   ; None         ; 13.993 ns  ; 7474:inst|9  ; Z1_PIN65 ; FPGA_PIN38 ;
; N/A   ; None         ; 13.988 ns  ; 7474:inst|10 ; Z4_PIN57 ; FPGA_PIN38 ;
; N/A   ; None         ; 13.787 ns  ; 7474:inst|9  ; Z1_PIN65 ; FPGA_PIN29 ;
; N/A   ; None         ; 13.782 ns  ; 7474:inst|10 ; Z4_PIN57 ; FPGA_PIN29 ;
; N/A   ; None         ; 13.526 ns  ; 7474:inst|9  ; Z2_PIN56 ; FPGA_PIN38 ;
; N/A   ; None         ; 13.525 ns  ; 7474:inst|10 ; Z3_PIN54 ; FPGA_PIN38 ;
; N/A   ; None         ; 13.370 ns  ; 7474:inst|9  ; Z1_PIN65 ; FPGA_PIN34 ;
; N/A   ; None         ; 13.365 ns  ; 7474:inst|10 ; Z4_PIN57 ; FPGA_PIN34 ;
; N/A   ; None         ; 13.320 ns  ; 7474:inst|9  ; Z2_PIN56 ; FPGA_PIN29 ;
; N/A   ; None         ; 13.319 ns  ; 7474:inst|10 ; Z3_PIN54 ; FPGA_PIN29 ;
; N/A   ; None         ; 13.256 ns  ; 7474:inst|9  ; Z1_PIN65 ; FPGA_PIN35 ;
; N/A   ; None         ; 13.251 ns  ; 7474:inst|10 ; Z4_PIN57 ; FPGA_PIN35 ;
; N/A   ; None         ; 13.145 ns  ; 7474:inst|9  ; Z1_PIN65 ; FPGA_PIN37 ;
; N/A   ; None         ; 13.140 ns  ; 7474:inst|10 ; Z4_PIN57 ; FPGA_PIN37 ;
; N/A   ; None         ; 12.903 ns  ; 7474:inst|9  ; Z2_PIN56 ; FPGA_PIN34 ;
; N/A   ; None         ; 12.902 ns  ; 7474:inst|10 ; Z3_PIN54 ; FPGA_PIN34 ;
; N/A   ; None         ; 12.789 ns  ; 7474:inst|9  ; Z2_PIN56 ; FPGA_PIN35 ;
; N/A   ; None         ; 12.788 ns  ; 7474:inst|10 ; Z3_PIN54 ; FPGA_PIN35 ;
; N/A   ; None         ; 12.678 ns  ; 7474:inst|9  ; Z2_PIN56 ; FPGA_PIN37 ;
; N/A   ; None         ; 12.677 ns  ; 7474:inst|10 ; Z3_PIN54 ; FPGA_PIN37 ;
+-------+--------------+------------+--------------+----------+------------+


+----------------------------------------------------------------------------------+
; th                                                                               ;
+---------------+-------------+-----------+------------+--------------+------------+
; Minimum Slack ; Required th ; Actual th ; From       ; To           ; To Clock   ;
+---------------+-------------+-----------+------------+--------------+------------+
; N/A           ; None        ; 10.666 ns ; FPGA_PIN41 ; 7474:inst|10 ; FPGA_PIN10 ;
; N/A           ; None        ; 10.660 ns ; FPGA_PIN41 ; 7474:inst|9  ; FPGA_PIN10 ;
; N/A           ; None        ; 2.008 ns  ; FPGA_PIN41 ; 7474:inst|10 ; FPGA_PIN38 ;
; N/A           ; None        ; 2.002 ns  ; FPGA_PIN41 ; 7474:inst|9  ; FPGA_PIN38 ;
; N/A           ; None        ; 1.802 ns  ; FPGA_PIN41 ; 7474:inst|10 ; FPGA_PIN29 ;
; N/A           ; None        ; 1.796 ns  ; FPGA_PIN41 ; 7474:inst|9  ; FPGA_PIN29 ;
; N/A           ; None        ; 1.385 ns  ; FPGA_PIN41 ; 7474:inst|10 ; FPGA_PIN34 ;
; N/A           ; None        ; 1.379 ns  ; FPGA_PIN41 ; 7474:inst|9  ; FPGA_PIN34 ;
; N/A           ; None        ; 1.271 ns  ; FPGA_PIN41 ; 7474:inst|10 ; FPGA_PIN35 ;
; N/A           ; None        ; 1.265 ns  ; FPGA_PIN41 ; 7474:inst|9  ; FPGA_PIN35 ;
; N/A           ; None        ; 1.160 ns  ; FPGA_PIN41 ; 7474:inst|10 ; FPGA_PIN37 ;
; N/A           ; None        ; 1.154 ns  ; FPGA_PIN41 ; 7474:inst|9  ; FPGA_PIN37 ;
+---------------+-------------+-----------+------------+--------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Oct 03 16:10:39 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ControleMotorPasso -c ControleMotorPasso --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "FPGA_PIN10" is an undefined clock
    Info: Assuming node "FPGA_PIN38" is an undefined clock
    Info: Assuming node "FPGA_PIN34" is an undefined clock
    Info: Assuming node "FPGA_PIN35" is an undefined clock
    Info: Assuming node "FPGA_PIN29" is an undefined clock
    Info: Assuming node "FPGA_PIN37" is an undefined clock
Warning: Found 408 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~8" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~7" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~5" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~3" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~1" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~0" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~8" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~7" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~5" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~3" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~1" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~0" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~8" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~7" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~5" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~3" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~1" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~0" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~8" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~7" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~5" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~3" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~1" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~0" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~8" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~7" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~5" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~3" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~1" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~0" as buffer
    Info: Detected ripple clock "inst18" as buffer
    Info: Detected ripple clock "inst25" as buffer
    Info: Detected ripple clock "inst15" as buffer
    Info: Detected ripple clock "inst21" as buffer
    Info: Detected gated clock "inst33~1" as buffer
    Info: Detected gated clock "inst33~0" as buffer
    Info: Detected ripple clock "inst23" as buffer
    Info: Detected gated clock "inst33" as buffer
    Info: Detected ripple clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[29]" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella28~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella28~COUT" as buffer
    Info: Detected ripple clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[28]" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella27~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella27~COUT" as buffer
    Info: Detected ripple clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[27]" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella26~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella26~COUT" as buffer
    Info: Detected ripple clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[26]" as buffer
    Info: Detected ripple clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[25]" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella24~COUT" as buffer
    Info: Detected ripple clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[24]" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella23~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella23~COUT" as buffer
    Info: Detected ripple clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[23]" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella22~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[21]" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella22~COUT" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella21~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella21~COUT" as buffer
    Info: Detected ripple clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[22]" as buffer
    Info: Detected ripple clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[20]" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella17~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[17]" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella17~COUT" as buffer
    Info: Detected ripple clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[18]" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella19~COUT" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella18~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella18~COUT" as buffer
    Info: Detected ripple clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[19]" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella16~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella16~COUT" as buffer
    Info: Detected ripple clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[16]" as buffer
    Info: Detected ripple clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[15]" as buffer
    Info: Detected ripple clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[13]" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella14~COUT" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella13~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella13~COUT" as buffer
    Info: Detected ripple clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[14]" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella12~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella12~COUT" as buffer
    Info: Detected ripple clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[12]" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella11~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[10]" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella11~COUT" as buffer
    Info: Detected ripple clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[11]" as buffer
    Info: Detected ripple clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[8]" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella9~COUT" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella8~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella8~COUT" as buffer
    Info: Detected ripple clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[9]" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella7~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella7~COUT" as buffer
    Info: Detected ripple clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[7]" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella6~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella6~COUT" as buffer
    Info: Detected ripple clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[6]" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella4~COUT" as buffer
    Info: Detected ripple clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[5]" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella3~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella3~COUT" as buffer
    Info: Detected ripple clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella2~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella2~COUT" as buffer
    Info: Detected ripple clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella1~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella1~COUT" as buffer
    Info: Detected ripple clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[29]" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella28~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella28~COUT" as buffer
    Info: Detected ripple clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[28]" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella27~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella27~COUT" as buffer
    Info: Detected ripple clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[27]" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella26~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella26~COUT" as buffer
    Info: Detected ripple clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[26]" as buffer
    Info: Detected ripple clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[25]" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella24~COUT" as buffer
    Info: Detected ripple clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[24]" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella23~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella23~COUT" as buffer
    Info: Detected ripple clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[23]" as buffer
    Info: Detected ripple clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[20]" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella22~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[21]" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella22~COUT" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella21~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella21~COUT" as buffer
    Info: Detected ripple clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[22]" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella19~COUT" as buffer
    Info: Detected ripple clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[19]" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella18~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella18~COUT" as buffer
    Info: Detected ripple clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[18]" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella17~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella17~COUT" as buffer
    Info: Detected ripple clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[17]" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella16~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella16~COUT" as buffer
    Info: Detected ripple clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[16]" as buffer
    Info: Detected ripple clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[15]" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella12~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[12]" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella12~COUT" as buffer
    Info: Detected ripple clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[13]" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella14~COUT" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella13~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella13~COUT" as buffer
    Info: Detected ripple clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[14]" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella11~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella11~COUT" as buffer
    Info: Detected ripple clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[11]" as buffer
    Info: Detected ripple clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[10]" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella9~COUT" as buffer
    Info: Detected ripple clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[9]" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella8~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella8~COUT" as buffer
    Info: Detected ripple clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[8]" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella7~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella7~COUT" as buffer
    Info: Detected ripple clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[7]" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella6~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella6~COUT" as buffer
    Info: Detected ripple clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[6]" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella4~COUT" as buffer
    Info: Detected ripple clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[5]" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella3~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella3~COUT" as buffer
    Info: Detected ripple clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella2~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella2~COUT" as buffer
    Info: Detected ripple clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella1~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella1~COUT" as buffer
    Info: Detected ripple clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[29]" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella28~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella28~COUT" as buffer
    Info: Detected ripple clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[28]" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella27~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella27~COUT" as buffer
    Info: Detected ripple clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[27]" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella26~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella26~COUT" as buffer
    Info: Detected ripple clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[26]" as buffer
    Info: Detected ripple clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[25]" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella24~COUT" as buffer
    Info: Detected ripple clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[24]" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella23~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella23~COUT" as buffer
    Info: Detected ripple clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[23]" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella22~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella22~COUT" as buffer
    Info: Detected ripple clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[22]" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella21~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella21~COUT" as buffer
    Info: Detected ripple clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[21]" as buffer
    Info: Detected ripple clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[20]" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella19~COUT" as buffer
    Info: Detected ripple clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[19]" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella16~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[16]" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella18~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella16~COUT" as buffer
    Info: Detected ripple clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[17]" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella18~COUT" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella17~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella17~COUT" as buffer
    Info: Detected ripple clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[18]" as buffer
    Info: Detected ripple clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[15]" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella14~COUT" as buffer
    Info: Detected ripple clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[14]" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella13~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[12]" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella13~COUT" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella12~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella12~COUT" as buffer
    Info: Detected ripple clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[13]" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella11~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella11~COUT" as buffer
    Info: Detected ripple clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[11]" as buffer
    Info: Detected ripple clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[10]" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella9~COUT" as buffer
    Info: Detected ripple clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[9]" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella8~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella8~COUT" as buffer
    Info: Detected ripple clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[8]" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella7~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella7~COUT" as buffer
    Info: Detected ripple clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[7]" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella6~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella6~COUT" as buffer
    Info: Detected ripple clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[5]" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella4~COUT" as buffer
    Info: Detected ripple clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[4]" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella3~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella3~COUT" as buffer
    Info: Detected ripple clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella2~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella2~COUT" as buffer
    Info: Detected ripple clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella1~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella1~COUT" as buffer
    Info: Detected ripple clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[29]" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella28~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella28~COUT" as buffer
    Info: Detected ripple clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[28]" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella27~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella27~COUT" as buffer
    Info: Detected ripple clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[27]" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella26~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella26~COUT" as buffer
    Info: Detected ripple clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[24]" as buffer
    Info: Detected ripple clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[26]" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella24~COUT" as buffer
    Info: Detected ripple clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[25]" as buffer
    Info: Detected ripple clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20]" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella21~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[21]" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella23~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella21~COUT" as buffer
    Info: Detected ripple clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[22]" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella23~COUT" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella22~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella22~COUT" as buffer
    Info: Detected ripple clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[23]" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella19~COUT" as buffer
    Info: Detected ripple clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[19]" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella18~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella18~COUT" as buffer
    Info: Detected ripple clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[18]" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella17~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[16]" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella17~COUT" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella16~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella16~COUT" as buffer
    Info: Detected ripple clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[17]" as buffer
    Info: Detected ripple clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[14]" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella13~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella13~COUT" as buffer
    Info: Detected ripple clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13]" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella12~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella12~COUT" as buffer
    Info: Detected ripple clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[12]" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella14~COUT" as buffer
    Info: Detected ripple clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15]" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella11~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella11~COUT" as buffer
    Info: Detected ripple clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[11]" as buffer
    Info: Detected ripple clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[10]" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella9~COUT" as buffer
    Info: Detected ripple clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[9]" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella8~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella8~COUT" as buffer
    Info: Detected ripple clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[8]" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella7~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella7~COUT" as buffer
    Info: Detected ripple clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[4]" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella6~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[5]" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella6~COUT" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella4~COUT" as buffer
    Info: Detected ripple clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[6]" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella3~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella3~COUT" as buffer
    Info: Detected ripple clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella2~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella2~COUT" as buffer
    Info: Detected ripple clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella1~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella1~COUT" as buffer
    Info: Detected ripple clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[29]" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella28~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella28~COUT" as buffer
    Info: Detected ripple clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[28]" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella27~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella27~COUT" as buffer
    Info: Detected ripple clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[27]" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella26~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella26~COUT" as buffer
    Info: Detected ripple clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[26]" as buffer
    Info: Detected ripple clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[25]" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella24~COUT" as buffer
    Info: Detected ripple clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[24]" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella23~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[22]" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella23~COUT" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella22~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella22~COUT" as buffer
    Info: Detected ripple clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[23]" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella21~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella21~COUT" as buffer
    Info: Detected ripple clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[21]" as buffer
    Info: Detected ripple clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[20]" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella19~COUT" as buffer
    Info: Detected ripple clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[19]" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella18~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella18~COUT" as buffer
    Info: Detected ripple clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[18]" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella17~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella17~COUT" as buffer
    Info: Detected ripple clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[17]" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella16~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella16~COUT" as buffer
    Info: Detected ripple clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[16]" as buffer
    Info: Detected ripple clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[14]" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella14~COUT" as buffer
    Info: Detected ripple clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[15]" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella13~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella13~COUT" as buffer
    Info: Detected ripple clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[13]" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella12~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella12~COUT" as buffer
    Info: Detected ripple clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[12]" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella11~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella11~COUT" as buffer
    Info: Detected ripple clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[11]" as buffer
    Info: Detected ripple clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[9]" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella8~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella8~COUT" as buffer
    Info: Detected ripple clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[8]" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella9~COUT" as buffer
    Info: Detected ripple clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[10]" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella7~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella7~COUT" as buffer
    Info: Detected ripple clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[4]" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella6~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[5]" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella6~COUT" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella4~COUT" as buffer
    Info: Detected ripple clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[6]" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella3~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella3~COUT" as buffer
    Info: Detected ripple clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella2~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella2~COUT" as buffer
    Info: Detected ripple clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella1~COUTCOUT1_3" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella1~COUT" as buffer
    Info: Detected ripple clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "divisor10:inst22|lpm_counter:lpm_counter_component|cntr_lgj:auto_generated|counter_cella29~COUT" as buffer
    Info: Detected gated clock "divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|counter_cella29~COUT" as buffer
    Info: Detected gated clock "divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|counter_cella29~COUT" as buffer
    Info: Detected gated clock "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella29~COUT" as buffer
    Info: Detected gated clock "divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella29~COUT" as buffer
Info: Clock "FPGA_PIN10" has Internal fmax of 130.6 MHz between source register "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13]" and destination register "divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15]" (period= 7.657 ns)
    Info: + Longest register to register delay is 7.357 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y6_N8; Fanout = 4; REG Node = 'divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13]'
        Info: 2: + IC(1.283 ns) + CELL(0.590 ns) = 1.873 ns; Loc. = LC_X17_Y3_N2; Fanout = 1; COMB Node = 'divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~3'
        Info: 3: + IC(1.220 ns) + CELL(0.292 ns) = 3.385 ns; Loc. = LC_X17_Y4_N6; Fanout = 1; COMB Node = 'divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~4'
        Info: 4: + IC(0.423 ns) + CELL(0.114 ns) = 3.922 ns; Loc. = LC_X17_Y4_N8; Fanout = 1; COMB Node = 'divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]'
        Info: 5: + IC(0.414 ns) + CELL(0.442 ns) = 4.778 ns; Loc. = LC_X17_Y4_N5; Fanout = 31; COMB Node = 'divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger'
        Info: 6: + IC(1.354 ns) + CELL(1.225 ns) = 7.357 ns; Loc. = LC_X17_Y5_N0; Fanout = 4; REG Node = 'divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15]'
        Info: Total cell delay = 2.663 ns ( 36.20 % )
        Info: Total interconnect delay = 4.694 ns ( 63.80 % )
    Info: - Smallest clock skew is -0.039 ns
        Info: + Shortest clock path from clock "FPGA_PIN10" to destination register is 2.743 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 150; CLK Node = 'FPGA_PIN10'
            Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X17_Y5_N0; Fanout = 4; REG Node = 'divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[15]'
            Info: Total cell delay = 2.180 ns ( 79.48 % )
            Info: Total interconnect delay = 0.563 ns ( 20.52 % )
        Info: - Longest clock path from clock "FPGA_PIN10" to source register is 2.782 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 150; CLK Node = 'FPGA_PIN10'
            Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X17_Y6_N8; Fanout = 4; REG Node = 'divisor:inst14|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[13]'
            Info: Total cell delay = 2.180 ns ( 78.36 % )
            Info: Total interconnect delay = 0.602 ns ( 21.64 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 0.037 ns
Info: Clock "FPGA_PIN38" Internal fmax is restricted to 275.03 MHz between source register "7474:inst|9" and destination register "7474:inst|10"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.833 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y1_N5; Fanout = 3; REG Node = '7474:inst|9'
            Info: 2: + IC(0.524 ns) + CELL(0.309 ns) = 0.833 ns; Loc. = LC_X21_Y1_N0; Fanout = 3; REG Node = '7474:inst|10'
            Info: Total cell delay = 0.309 ns ( 37.09 % )
            Info: Total interconnect delay = 0.524 ns ( 62.91 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "FPGA_PIN38" to destination register is 8.991 ns
                Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_38; Fanout = 1; CLK Node = 'FPGA_PIN38'
                Info: 2: + IC(2.052 ns) + CELL(0.292 ns) = 3.819 ns; Loc. = LC_X8_Y4_N1; Fanout = 1; COMB Node = 'inst33~1'
                Info: 3: + IC(0.417 ns) + CELL(0.114 ns) = 4.350 ns; Loc. = LC_X8_Y4_N6; Fanout = 2; COMB Node = 'inst33'
                Info: 4: + IC(3.930 ns) + CELL(0.711 ns) = 8.991 ns; Loc. = LC_X21_Y1_N0; Fanout = 3; REG Node = '7474:inst|10'
                Info: Total cell delay = 2.592 ns ( 28.83 % )
                Info: Total interconnect delay = 6.399 ns ( 71.17 % )
            Info: - Longest clock path from clock "FPGA_PIN38" to source register is 8.991 ns
                Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_38; Fanout = 1; CLK Node = 'FPGA_PIN38'
                Info: 2: + IC(2.052 ns) + CELL(0.292 ns) = 3.819 ns; Loc. = LC_X8_Y4_N1; Fanout = 1; COMB Node = 'inst33~1'
                Info: 3: + IC(0.417 ns) + CELL(0.114 ns) = 4.350 ns; Loc. = LC_X8_Y4_N6; Fanout = 2; COMB Node = 'inst33'
                Info: 4: + IC(3.930 ns) + CELL(0.711 ns) = 8.991 ns; Loc. = LC_X21_Y1_N5; Fanout = 3; REG Node = '7474:inst|9'
                Info: Total cell delay = 2.592 ns ( 28.83 % )
                Info: Total interconnect delay = 6.399 ns ( 71.17 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: Clock "FPGA_PIN34" Internal fmax is restricted to 275.03 MHz between source register "7474:inst|9" and destination register "7474:inst|10"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.833 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y1_N5; Fanout = 3; REG Node = '7474:inst|9'
            Info: 2: + IC(0.524 ns) + CELL(0.309 ns) = 0.833 ns; Loc. = LC_X21_Y1_N0; Fanout = 3; REG Node = '7474:inst|10'
            Info: Total cell delay = 0.309 ns ( 37.09 % )
            Info: Total interconnect delay = 0.524 ns ( 62.91 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "FPGA_PIN34" to destination register is 8.368 ns
                Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_34; Fanout = 1; CLK Node = 'FPGA_PIN34'
                Info: 2: + IC(1.279 ns) + CELL(0.442 ns) = 3.196 ns; Loc. = LC_X8_Y4_N1; Fanout = 1; COMB Node = 'inst33~1'
                Info: 3: + IC(0.417 ns) + CELL(0.114 ns) = 3.727 ns; Loc. = LC_X8_Y4_N6; Fanout = 2; COMB Node = 'inst33'
                Info: 4: + IC(3.930 ns) + CELL(0.711 ns) = 8.368 ns; Loc. = LC_X21_Y1_N0; Fanout = 3; REG Node = '7474:inst|10'
                Info: Total cell delay = 2.742 ns ( 32.77 % )
                Info: Total interconnect delay = 5.626 ns ( 67.23 % )
            Info: - Longest clock path from clock "FPGA_PIN34" to source register is 8.368 ns
                Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_34; Fanout = 1; CLK Node = 'FPGA_PIN34'
                Info: 2: + IC(1.279 ns) + CELL(0.442 ns) = 3.196 ns; Loc. = LC_X8_Y4_N1; Fanout = 1; COMB Node = 'inst33~1'
                Info: 3: + IC(0.417 ns) + CELL(0.114 ns) = 3.727 ns; Loc. = LC_X8_Y4_N6; Fanout = 2; COMB Node = 'inst33'
                Info: 4: + IC(3.930 ns) + CELL(0.711 ns) = 8.368 ns; Loc. = LC_X21_Y1_N5; Fanout = 3; REG Node = '7474:inst|9'
                Info: Total cell delay = 2.742 ns ( 32.77 % )
                Info: Total interconnect delay = 5.626 ns ( 67.23 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: Clock "FPGA_PIN35" Internal fmax is restricted to 275.03 MHz between source register "7474:inst|9" and destination register "7474:inst|10"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.833 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y1_N5; Fanout = 3; REG Node = '7474:inst|9'
            Info: 2: + IC(0.524 ns) + CELL(0.309 ns) = 0.833 ns; Loc. = LC_X21_Y1_N0; Fanout = 3; REG Node = '7474:inst|10'
            Info: Total cell delay = 0.309 ns ( 37.09 % )
            Info: Total interconnect delay = 0.524 ns ( 62.91 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "FPGA_PIN35" to destination register is 8.254 ns
                Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_35; Fanout = 1; CLK Node = 'FPGA_PIN35'
                Info: 2: + IC(1.294 ns) + CELL(0.114 ns) = 2.883 ns; Loc. = LC_X8_Y4_N4; Fanout = 1; COMB Node = 'inst33~0'
                Info: 3: + IC(0.438 ns) + CELL(0.292 ns) = 3.613 ns; Loc. = LC_X8_Y4_N6; Fanout = 2; COMB Node = 'inst33'
                Info: 4: + IC(3.930 ns) + CELL(0.711 ns) = 8.254 ns; Loc. = LC_X21_Y1_N0; Fanout = 3; REG Node = '7474:inst|10'
                Info: Total cell delay = 2.592 ns ( 31.40 % )
                Info: Total interconnect delay = 5.662 ns ( 68.60 % )
            Info: - Longest clock path from clock "FPGA_PIN35" to source register is 8.254 ns
                Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_35; Fanout = 1; CLK Node = 'FPGA_PIN35'
                Info: 2: + IC(1.294 ns) + CELL(0.114 ns) = 2.883 ns; Loc. = LC_X8_Y4_N4; Fanout = 1; COMB Node = 'inst33~0'
                Info: 3: + IC(0.438 ns) + CELL(0.292 ns) = 3.613 ns; Loc. = LC_X8_Y4_N6; Fanout = 2; COMB Node = 'inst33'
                Info: 4: + IC(3.930 ns) + CELL(0.711 ns) = 8.254 ns; Loc. = LC_X21_Y1_N5; Fanout = 3; REG Node = '7474:inst|9'
                Info: Total cell delay = 2.592 ns ( 31.40 % )
                Info: Total interconnect delay = 5.662 ns ( 68.60 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: Clock "FPGA_PIN29" Internal fmax is restricted to 275.03 MHz between source register "7474:inst|9" and destination register "7474:inst|10"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.833 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y1_N5; Fanout = 3; REG Node = '7474:inst|9'
            Info: 2: + IC(0.524 ns) + CELL(0.309 ns) = 0.833 ns; Loc. = LC_X21_Y1_N0; Fanout = 3; REG Node = '7474:inst|10'
            Info: Total cell delay = 0.309 ns ( 37.09 % )
            Info: Total interconnect delay = 0.524 ns ( 62.91 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "FPGA_PIN29" to destination register is 8.785 ns
                Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_29; Fanout = 1; CLK Node = 'FPGA_PIN29'
                Info: 2: + IC(1.647 ns) + CELL(0.292 ns) = 3.414 ns; Loc. = LC_X8_Y4_N4; Fanout = 1; COMB Node = 'inst33~0'
                Info: 3: + IC(0.438 ns) + CELL(0.292 ns) = 4.144 ns; Loc. = LC_X8_Y4_N6; Fanout = 2; COMB Node = 'inst33'
                Info: 4: + IC(3.930 ns) + CELL(0.711 ns) = 8.785 ns; Loc. = LC_X21_Y1_N0; Fanout = 3; REG Node = '7474:inst|10'
                Info: Total cell delay = 2.770 ns ( 31.53 % )
                Info: Total interconnect delay = 6.015 ns ( 68.47 % )
            Info: - Longest clock path from clock "FPGA_PIN29" to source register is 8.785 ns
                Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_29; Fanout = 1; CLK Node = 'FPGA_PIN29'
                Info: 2: + IC(1.647 ns) + CELL(0.292 ns) = 3.414 ns; Loc. = LC_X8_Y4_N4; Fanout = 1; COMB Node = 'inst33~0'
                Info: 3: + IC(0.438 ns) + CELL(0.292 ns) = 4.144 ns; Loc. = LC_X8_Y4_N6; Fanout = 2; COMB Node = 'inst33'
                Info: 4: + IC(3.930 ns) + CELL(0.711 ns) = 8.785 ns; Loc. = LC_X21_Y1_N5; Fanout = 3; REG Node = '7474:inst|9'
                Info: Total cell delay = 2.770 ns ( 31.53 % )
                Info: Total interconnect delay = 6.015 ns ( 68.47 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: Clock "FPGA_PIN37" Internal fmax is restricted to 275.03 MHz between source register "7474:inst|9" and destination register "7474:inst|10"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.833 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y1_N5; Fanout = 3; REG Node = '7474:inst|9'
            Info: 2: + IC(0.524 ns) + CELL(0.309 ns) = 0.833 ns; Loc. = LC_X21_Y1_N0; Fanout = 3; REG Node = '7474:inst|10'
            Info: Total cell delay = 0.309 ns ( 37.09 % )
            Info: Total interconnect delay = 0.524 ns ( 62.91 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "FPGA_PIN37" to destination register is 8.143 ns
                Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_37; Fanout = 1; CLK Node = 'FPGA_PIN37'
                Info: 2: + IC(1.585 ns) + CELL(0.442 ns) = 3.502 ns; Loc. = LC_X8_Y4_N6; Fanout = 2; COMB Node = 'inst33'
                Info: 3: + IC(3.930 ns) + CELL(0.711 ns) = 8.143 ns; Loc. = LC_X21_Y1_N0; Fanout = 3; REG Node = '7474:inst|10'
                Info: Total cell delay = 2.628 ns ( 32.27 % )
                Info: Total interconnect delay = 5.515 ns ( 67.73 % )
            Info: - Longest clock path from clock "FPGA_PIN37" to source register is 8.143 ns
                Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_37; Fanout = 1; CLK Node = 'FPGA_PIN37'
                Info: 2: + IC(1.585 ns) + CELL(0.442 ns) = 3.502 ns; Loc. = LC_X8_Y4_N6; Fanout = 2; COMB Node = 'inst33'
                Info: 3: + IC(3.930 ns) + CELL(0.711 ns) = 8.143 ns; Loc. = LC_X21_Y1_N5; Fanout = 3; REG Node = '7474:inst|9'
                Info: Total cell delay = 2.628 ns ( 32.27 % )
                Info: Total interconnect delay = 5.515 ns ( 67.73 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock "FPGA_PIN10" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "7474:inst|9" and destination pin or register "7474:inst|10" for clock "FPGA_PIN10" (Hold time is 3.076 ns)
    Info: + Largest clock skew is 4.118 ns
        Info: + Longest clock path from clock "FPGA_PIN10" to destination register is 17.649 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 150; CLK Node = 'FPGA_PIN10'
            Info: 2: + IC(0.602 ns) + CELL(0.935 ns) = 3.006 ns; Loc. = LC_X16_Y6_N3; Fanout = 4; REG Node = 'divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[8]'
            Info: 3: + IC(1.311 ns) + CELL(0.590 ns) = 4.907 ns; Loc. = LC_X16_Y7_N3; Fanout = 1; COMB Node = 'divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2'
            Info: 4: + IC(0.417 ns) + CELL(0.442 ns) = 5.766 ns; Loc. = LC_X16_Y7_N4; Fanout = 1; COMB Node = 'divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~4'
            Info: 5: + IC(1.241 ns) + CELL(0.114 ns) = 7.121 ns; Loc. = LC_X16_Y4_N6; Fanout = 1; COMB Node = 'divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]'
            Info: 6: + IC(0.427 ns) + CELL(0.114 ns) = 7.662 ns; Loc. = LC_X16_Y4_N5; Fanout = 31; COMB Node = 'divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|modulus_trigger'
            Info: 7: + IC(1.250 ns) + CELL(0.935 ns) = 9.847 ns; Loc. = LC_X15_Y3_N5; Fanout = 2; REG Node = 'inst25'
            Info: 8: + IC(2.040 ns) + CELL(0.590 ns) = 12.477 ns; Loc. = LC_X8_Y4_N1; Fanout = 1; COMB Node = 'inst33~1'
            Info: 9: + IC(0.417 ns) + CELL(0.114 ns) = 13.008 ns; Loc. = LC_X8_Y4_N6; Fanout = 2; COMB Node = 'inst33'
            Info: 10: + IC(3.930 ns) + CELL(0.711 ns) = 17.649 ns; Loc. = LC_X21_Y1_N0; Fanout = 3; REG Node = '7474:inst|10'
            Info: Total cell delay = 6.014 ns ( 34.08 % )
            Info: Total interconnect delay = 11.635 ns ( 65.92 % )
        Info: - Shortest clock path from clock "FPGA_PIN10" to source register is 13.531 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 150; CLK Node = 'FPGA_PIN10'
            Info: 2: + IC(0.550 ns) + CELL(0.935 ns) = 2.954 ns; Loc. = LC_X10_Y3_N4; Fanout = 3; REG Node = 'divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[29]'
            Info: 3: + IC(0.519 ns) + CELL(0.583 ns) = 4.056 ns; Loc. = LC_X10_Y3_N4; Fanout = 1; COMB Node = 'divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella29~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.621 ns) = 4.677 ns; Loc. = LC_X10_Y3_N5; Fanout = 31; COMB Node = 'divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|modulus_trigger'
            Info: 5: + IC(1.591 ns) + CELL(0.935 ns) = 7.203 ns; Loc. = LC_X8_Y4_N5; Fanout = 2; REG Node = 'inst21'
            Info: 6: + IC(0.515 ns) + CELL(0.442 ns) = 8.160 ns; Loc. = LC_X8_Y4_N4; Fanout = 1; COMB Node = 'inst33~0'
            Info: 7: + IC(0.438 ns) + CELL(0.292 ns) = 8.890 ns; Loc. = LC_X8_Y4_N6; Fanout = 2; COMB Node = 'inst33'
            Info: 8: + IC(3.930 ns) + CELL(0.711 ns) = 13.531 ns; Loc. = LC_X21_Y1_N5; Fanout = 3; REG Node = '7474:inst|9'
            Info: Total cell delay = 5.988 ns ( 44.25 % )
            Info: Total interconnect delay = 7.543 ns ( 55.75 % )
    Info: - Micro clock to output delay of source is 0.224 ns
    Info: - Shortest register to register delay is 0.833 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y1_N5; Fanout = 3; REG Node = '7474:inst|9'
        Info: 2: + IC(0.524 ns) + CELL(0.309 ns) = 0.833 ns; Loc. = LC_X21_Y1_N0; Fanout = 3; REG Node = '7474:inst|10'
        Info: Total cell delay = 0.309 ns ( 37.09 % )
        Info: Total interconnect delay = 0.524 ns ( 62.91 % )
    Info: + Micro hold delay of destination is 0.015 ns
Info: tsu for register "7474:inst|9" (data pin = "FPGA_PIN41", clock pin = "FPGA_PIN37") is -1.102 ns
    Info: + Longest pin to register delay is 7.004 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_41; Fanout = 2; PIN Node = 'FPGA_PIN41'
        Info: 2: + IC(5.051 ns) + CELL(0.478 ns) = 7.004 ns; Loc. = LC_X21_Y1_N5; Fanout = 3; REG Node = '7474:inst|9'
        Info: Total cell delay = 1.953 ns ( 27.88 % )
        Info: Total interconnect delay = 5.051 ns ( 72.12 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "FPGA_PIN37" to destination register is 8.143 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_37; Fanout = 1; CLK Node = 'FPGA_PIN37'
        Info: 2: + IC(1.585 ns) + CELL(0.442 ns) = 3.502 ns; Loc. = LC_X8_Y4_N6; Fanout = 2; COMB Node = 'inst33'
        Info: 3: + IC(3.930 ns) + CELL(0.711 ns) = 8.143 ns; Loc. = LC_X21_Y1_N5; Fanout = 3; REG Node = '7474:inst|9'
        Info: Total cell delay = 2.628 ns ( 32.27 % )
        Info: Total interconnect delay = 5.515 ns ( 67.73 % )
Info: tco from clock "FPGA_PIN10" to destination pin "Z1_PIN65" through register "7474:inst|9" is 22.651 ns
    Info: + Longest clock path from clock "FPGA_PIN10" to source register is 17.649 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 150; CLK Node = 'FPGA_PIN10'
        Info: 2: + IC(0.602 ns) + CELL(0.935 ns) = 3.006 ns; Loc. = LC_X16_Y6_N3; Fanout = 4; REG Node = 'divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[8]'
        Info: 3: + IC(1.311 ns) + CELL(0.590 ns) = 4.907 ns; Loc. = LC_X16_Y7_N3; Fanout = 1; COMB Node = 'divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2'
        Info: 4: + IC(0.417 ns) + CELL(0.442 ns) = 5.766 ns; Loc. = LC_X16_Y7_N4; Fanout = 1; COMB Node = 'divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~4'
        Info: 5: + IC(1.241 ns) + CELL(0.114 ns) = 7.121 ns; Loc. = LC_X16_Y4_N6; Fanout = 1; COMB Node = 'divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]'
        Info: 6: + IC(0.427 ns) + CELL(0.114 ns) = 7.662 ns; Loc. = LC_X16_Y4_N5; Fanout = 31; COMB Node = 'divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|modulus_trigger'
        Info: 7: + IC(1.250 ns) + CELL(0.935 ns) = 9.847 ns; Loc. = LC_X15_Y3_N5; Fanout = 2; REG Node = 'inst25'
        Info: 8: + IC(2.040 ns) + CELL(0.590 ns) = 12.477 ns; Loc. = LC_X8_Y4_N1; Fanout = 1; COMB Node = 'inst33~1'
        Info: 9: + IC(0.417 ns) + CELL(0.114 ns) = 13.008 ns; Loc. = LC_X8_Y4_N6; Fanout = 2; COMB Node = 'inst33'
        Info: 10: + IC(3.930 ns) + CELL(0.711 ns) = 17.649 ns; Loc. = LC_X21_Y1_N5; Fanout = 3; REG Node = '7474:inst|9'
        Info: Total cell delay = 6.014 ns ( 34.08 % )
        Info: Total interconnect delay = 11.635 ns ( 65.92 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 4.778 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y1_N5; Fanout = 3; REG Node = '7474:inst|9'
        Info: 2: + IC(2.654 ns) + CELL(2.124 ns) = 4.778 ns; Loc. = PIN_65; Fanout = 0; PIN Node = 'Z1_PIN65'
        Info: Total cell delay = 2.124 ns ( 44.45 % )
        Info: Total interconnect delay = 2.654 ns ( 55.55 % )
Info: th for register "7474:inst|10" (data pin = "FPGA_PIN41", clock pin = "FPGA_PIN10") is 10.666 ns
    Info: + Longest clock path from clock "FPGA_PIN10" to destination register is 17.649 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 150; CLK Node = 'FPGA_PIN10'
        Info: 2: + IC(0.602 ns) + CELL(0.935 ns) = 3.006 ns; Loc. = LC_X16_Y6_N3; Fanout = 4; REG Node = 'divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[8]'
        Info: 3: + IC(1.311 ns) + CELL(0.590 ns) = 4.907 ns; Loc. = LC_X16_Y7_N3; Fanout = 1; COMB Node = 'divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2'
        Info: 4: + IC(0.417 ns) + CELL(0.442 ns) = 5.766 ns; Loc. = LC_X16_Y7_N4; Fanout = 1; COMB Node = 'divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~4'
        Info: 5: + IC(1.241 ns) + CELL(0.114 ns) = 7.121 ns; Loc. = LC_X16_Y4_N6; Fanout = 1; COMB Node = 'divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]'
        Info: 6: + IC(0.427 ns) + CELL(0.114 ns) = 7.662 ns; Loc. = LC_X16_Y4_N5; Fanout = 31; COMB Node = 'divisor100:inst24|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|modulus_trigger'
        Info: 7: + IC(1.250 ns) + CELL(0.935 ns) = 9.847 ns; Loc. = LC_X15_Y3_N5; Fanout = 2; REG Node = 'inst25'
        Info: 8: + IC(2.040 ns) + CELL(0.590 ns) = 12.477 ns; Loc. = LC_X8_Y4_N1; Fanout = 1; COMB Node = 'inst33~1'
        Info: 9: + IC(0.417 ns) + CELL(0.114 ns) = 13.008 ns; Loc. = LC_X8_Y4_N6; Fanout = 2; COMB Node = 'inst33'
        Info: 10: + IC(3.930 ns) + CELL(0.711 ns) = 17.649 ns; Loc. = LC_X21_Y1_N0; Fanout = 3; REG Node = '7474:inst|10'
        Info: Total cell delay = 6.014 ns ( 34.08 % )
        Info: Total interconnect delay = 11.635 ns ( 65.92 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 6.998 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_41; Fanout = 2; PIN Node = 'FPGA_PIN41'
        Info: 2: + IC(5.045 ns) + CELL(0.478 ns) = 6.998 ns; Loc. = LC_X21_Y1_N0; Fanout = 3; REG Node = '7474:inst|10'
        Info: Total cell delay = 1.953 ns ( 27.91 % )
        Info: Total interconnect delay = 5.045 ns ( 72.09 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 149 megabytes
    Info: Processing ended: Fri Oct 03 16:10:40 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


