// Seed: 3099318835
module module_0 (
    output tri1  id_0,
    input  wand  id_1,
    input  uwire id_2,
    output wor   id_3,
    output wor   id_4,
    output tri   id_5,
    input  wire  id_6,
    output wor   id_7,
    output tri1  id_8,
    input  tri1  id_9,
    input  wor   id_10,
    output tri0  id_11
);
  logic id_13;
  ;
  assign module_1.id_11 = 0;
endmodule
module module_1 #(
    parameter id_2  = 32'd50,
    parameter id_31 = 32'd48
) (
    output wire id_0,
    input tri id_1,
    input tri1 _id_2,
    input wor id_3,
    input uwire id_4,
    output tri id_5,
    input tri1 id_6,
    output supply1 id_7,
    input wand id_8,
    output wor id_9,
    input wor id_10,
    output supply1 id_11,
    input wor id_12,
    output supply1 id_13,
    output uwire id_14,
    input tri id_15,
    input tri id_16,
    input supply0 id_17,
    input wire id_18
    , id_33,
    input uwire id_19,
    input tri0 id_20,
    output supply1 id_21,
    input wire id_22,
    input wire id_23,
    input wand id_24,
    input wor id_25,
    input tri1 id_26
    , id_34,
    output tri1 id_27,
    output wor id_28,
    input tri id_29,
    input wand id_30
    , id_35,
    output supply0 _id_31
);
  logic [id_2 : id_31] id_36;
  module_0 modCall_1 (
      id_14,
      id_19,
      id_29,
      id_14,
      id_14,
      id_0,
      id_30,
      id_14,
      id_14,
      id_17,
      id_8,
      id_5
  );
  wire id_37;
endmodule
