<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Timing Report Max Delay Analysis
</title>
<text>SmartTime Version 11.8.0.26</text>
<text>Microsemi Corporation - Microsemi Libero Software Release v11.8 (Version 11.8.0.26)</text>
<text>Date: Fri Aug 11 12:30:14 2017
</text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>m2s010_som</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>M2S060T</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>325 FCSBGA</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>-40 - 100 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>1.14 - 1.26 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Design State</cell>
 <cell>Post-Layout</cell>
</row>
<row>
 <cell>Data source</cell>
 <cell>Production</cell>
</row>
<row>
 <cell>Min Operating Conditions</cell>
 <cell>BEST - 1.26 V - -40 C</cell>
</row>
<row>
 <cell>Max Operating Conditions</cell>
 <cell>WORST - 1.14 V - 100 C</cell>
</row>
<row>
 <cell>Scenario for Timing Analysis</cell>
 <cell>Primary</cell>
</row>
</table>
<text></text>
<section>
<name>Summary</name>
<table>
<header>
 <cell>Clock Domain</cell>
 <cell>Period (ns)</cell>
 <cell>Frequency (MHz)</cell>
 <cell>Required Period (ns)</cell>
 <cell>Required Frequency (MHz)</cell>
 <cell>External Setup (ns)</cell>
 <cell>External Hold (ns)</cell>
 <cell>Min Clock-To-Out (ns)</cell>
 <cell>Max Clock-To-Out (ns)</cell>
</header>
<row>
 <cell>GL0_163MHz</cell>
 <cell>5.963</cell>
 <cell>167.701</cell>
 <cell>6.061</cell>
 <cell>164.989</cell>
 <cell>5.769</cell>
 <cell>-2.828</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>1.777</cell>
 <cell>562.746</cell>
 <cell>50.000</cell>
 <cell>20.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>6.410</cell>
 <cell>12.572</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>9.281</cell>
 <cell>107.747</cell>
 <cell>200.000</cell>
 <cell>5.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>6.044</cell>
 <cell>12.567</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/overflow_r:Q</cell>
 <cell>0.156</cell>
 <cell>6410.256</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/underflow_r:Q</cell>
 <cell>0.166</cell>
 <cell>6024.096</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/overflow_r:Q</cell>
 <cell>0.162</cell>
 <cell>6172.840</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/underflow_r:Q</cell>
 <cell>0.204</cell>
 <cell>4901.961</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error:Q</cell>
 <cell>0.194</cell>
 <cell>5154.639</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt:Q</cell>
 <cell>0.156</cell>
 <cell>6410.256</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_collision_detect:Q</cell>
 <cell>0.164</cell>
 <cell>6097.561</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/long_reset:Q</cell>
 <cell>1.820</cell>
 <cell>549.451</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>7.370</cell>
 <cell>14.143</cell>
</row>
<row>
 <cell>MAC_MII_RX_CLK</cell>
 <cell>1.640</cell>
 <cell>609.756</cell>
 <cell>20.000</cell>
 <cell>50.000</cell>
 <cell>1.180</cell>
 <cell>0.241</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>MAC_MII_TX_CLK</cell>
 <cell>2.239</cell>
 <cell>446.628</cell>
 <cell>20.000</cell>
 <cell>50.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>10.675</cell>
 <cell>21.413</cell>
</row>
<row>
 <cell>SPI_1_CLK[0]</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>5.391</cell>
 <cell>-0.369</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>GL0_71MHz</cell>
 <cell>7.524</cell>
 <cell>132.908</cell>
 <cell>14.085</cell>
 <cell>70.998</cell>
 <cell>4.910</cell>
 <cell>-1.682</cell>
 <cell>3.075</cell>
 <cell>12.397</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>5.377</cell>
 <cell>185.977</cell>
 <cell>20.000</cell>
 <cell>50.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_XTLOSC:CLKOUT</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>50.000</cell>
 <cell>20.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>GL1_20MHz</cell>
 <cell>1.777</cell>
 <cell>562.746</cell>
 <cell>50.000</cell>
 <cell>20.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>4.530</cell>
 <cell>9.184</cell>
</row>
<row>
 <cell>BIT_CLK</cell>
 <cell>2.941</cell>
 <cell>340.020</cell>
 <cell>200.000</cell>
 <cell>5.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
</table>
<text></text>
<table>
<header>
 <cell></cell>
 <cell>Min Delay (ns)</cell>
 <cell>Max Delay (ns)</cell>
</header>
<row>
 <cell>Input to Output</cell>
 <cell>6.007</cell>
 <cell>11.931</cell>
</row>
</table>
</section>
<section>
<name>Clock Domain GL0_163MHz</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[1]:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen:D</cell>
 <cell>5.616</cell>
 <cell>0.098</cell>
 <cell>7.668</cell>
 <cell>7.766</cell>
 <cell>0.296</cell>
 <cell>5.963</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[2]:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen:D</cell>
 <cell>5.310</cell>
 <cell>0.404</cell>
 <cell>7.362</cell>
 <cell>7.766</cell>
 <cell>0.296</cell>
 <cell>5.657</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[1]:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[5]:D</cell>
 <cell>5.272</cell>
 <cell>0.482</cell>
 <cell>7.324</cell>
 <cell>7.806</cell>
 <cell>0.296</cell>
 <cell>5.579</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[2]:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[5]:D</cell>
 <cell>5.113</cell>
 <cell>0.641</cell>
 <cell>7.165</cell>
 <cell>7.806</cell>
 <cell>0.296</cell>
 <cell>5.420</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[4]:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen:D</cell>
 <cell>5.044</cell>
 <cell>0.655</cell>
 <cell>7.111</cell>
 <cell>7.766</cell>
 <cell>0.296</cell>
 <cell>5.406</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.766</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.668</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.098</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_163MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.216</cell>
 <cell>0.216</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.208</cell>
 <cell>0.424</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB7:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.642</cell>
 <cell>1.066</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB7:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>1.435</cell>
 <cell>49</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[1]:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB7_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.617</cell>
 <cell>2.052</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.101</cell>
 <cell>2.153</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0:B</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.214</cell>
 <cell>3.367</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0:P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.207</cell>
 <cell>3.574</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:P[0]</cell>
 <cell>net</cell>
 <cell>NET_CC_CONFIG236</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.574</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0:CC[8]</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CC_CONFIG</cell>
 <cell>+</cell>
 <cell>0.863</cell>
 <cell>4.437</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_8:CC</cell>
 <cell>net</cell>
 <cell>NET_CC_CONFIG262</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.437</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_8:S</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.063</cell>
 <cell>4.500</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un67_sm_advance_i_cry_9:B</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_8_S</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.719</cell>
 <cell>5.219</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un67_sm_advance_i_cry_9:UB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.350</cell>
 <cell>5.569</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_1:UB[6]</cell>
 <cell>net</cell>
 <cell>NET_CC_CONFIG699</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>5.569</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_1:CC[9]</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CC_CONFIG</cell>
 <cell>+</cell>
 <cell>0.764</cell>
 <cell>6.333</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_11_FCINST1:CC</cell>
 <cell>net</cell>
 <cell>NET_CC_CONFIG709</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>6.333</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_11_FCINST1:CO</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:FCEND_BUFF_CC</cell>
 <cell>+</cell>
 <cell>0.085</cell>
 <cell>6.418</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_15_0_a2:C</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un67_sm_advance_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.600</cell>
 <cell>7.018</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_15_0_a2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.368</cell>
 <cell>7.386</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_15_0_0:C</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/N_417</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>7.496</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_15_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.087</cell>
 <cell>7.583</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen:D</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_15</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.085</cell>
 <cell>7.668</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.668</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_163MHz</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.061</cell>
 <cell>6.061</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>6.061</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.216</cell>
 <cell>6.277</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.208</cell>
 <cell>6.485</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB8:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.641</cell>
 <cell>7.126</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB8:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>7.495</cell>
 <cell>17</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB8_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.567</cell>
 <cell>8.062</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.296</cell>
 <cell>7.766</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.766</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>External Setup (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>MANCHESTER_IN</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[0]:D</cell>
 <cell>7.463</cell>
 <cell></cell>
 <cell>7.463</cell>
 <cell></cell>
 <cell>0.296</cell>
 <cell>5.769</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: MANCHESTER_IN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.463</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MANCHESTER_IN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MANCHESTER_IN_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>MANCHESTER_IN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MANCHESTER_IN_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>2.643</cell>
 <cell>2.643</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MANCHESTER_IN_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>MANCHESTER_IN_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.205</cell>
 <cell>2.848</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MANCHESTER_IN_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.106</cell>
 <cell>2.954</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_manches_in[0]:B</cell>
 <cell>net</cell>
 <cell>MANCHESTER_IN_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.512</cell>
 <cell>6.466</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_manches_in[0]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.172</cell>
 <cell>6.638</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[0]:D</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_manches_in[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.825</cell>
 <cell>7.463</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.463</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_163MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.210</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.202</cell>
 <cell>N/C</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB6:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.626</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB6:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.358</cell>
 <cell>N/C</cell>
 <cell>79</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[0]:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB6_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.594</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[0]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.296</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/RX_FIFO_RST:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:ALn</cell>
 <cell>5.355</cell>
 <cell>0.284</cell>
 <cell>7.375</cell>
 <cell>7.659</cell>
 <cell>0.412</cell>
 <cell>5.777</cell>
 <cell>0.010</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/RX_FIFO_RST:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:ALn</cell>
 <cell>5.356</cell>
 <cell>0.285</cell>
 <cell>7.376</cell>
 <cell>7.661</cell>
 <cell>0.412</cell>
 <cell>5.776</cell>
 <cell>0.008</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CommsFPGA_top_0/RX_FIFO_RST:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:ALn</cell>
 <cell>5.355</cell>
 <cell>0.313</cell>
 <cell>7.375</cell>
 <cell>7.688</cell>
 <cell>0.412</cell>
 <cell>5.748</cell>
 <cell>-0.019</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CommsFPGA_top_0/RX_FIFO_RST:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray[13]:ALn</cell>
 <cell>5.355</cell>
 <cell>0.313</cell>
 <cell>7.375</cell>
 <cell>7.688</cell>
 <cell>0.412</cell>
 <cell>5.748</cell>
 <cell>-0.019</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CommsFPGA_top_0/RX_FIFO_RST:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int[12]:ALn</cell>
 <cell>5.355</cell>
 <cell>0.313</cell>
 <cell>7.375</cell>
 <cell>7.688</cell>
 <cell>0.412</cell>
 <cell>5.748</cell>
 <cell>-0.019</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/RX_FIFO_RST:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.659</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.375</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.284</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_163MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.216</cell>
 <cell>0.216</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.208</cell>
 <cell>0.424</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB4:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.644</cell>
 <cell>1.068</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB4:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>1.437</cell>
 <cell>24</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/RX_FIFO_RST:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB4_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.583</cell>
 <cell>2.020</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/RX_FIFO_RST:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.126</cell>
 <cell>2.146</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst:B</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/RX_FIFO_RST</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.415</cell>
 <cell>2.561</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.116</cell>
 <cell>2.677</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.593</cell>
 <cell>5.270</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.438</cell>
 <cell>5.708</cell>
 <cell>6</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1_RGB2:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.645</cell>
 <cell>6.353</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1_RGB2:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>6.722</cell>
 <cell>52</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:ALn</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1_RGB2_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.653</cell>
 <cell>7.375</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.375</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_163MHz</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.061</cell>
 <cell>6.061</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>6.061</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.216</cell>
 <cell>6.277</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.208</cell>
 <cell>6.485</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB3:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.647</cell>
 <cell>7.132</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB3:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>7.501</cell>
 <cell>30</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB3_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.570</cell>
 <cell>8.071</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.412</cell>
 <cell>7.659</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.659</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1 to GL0_163MHz</name>
<text>No Path</text>
</section>
<section>
<name>SET CommsFPGA_top_0/BIT_CLK:Q to GL0_163MHz</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[2]:ALn</cell>
 <cell>8.836</cell>
 <cell>-5.645</cell>
 <cell>13.321</cell>
 <cell>7.676</cell>
 <cell></cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[6]:ALn</cell>
 <cell>8.836</cell>
 <cell>-5.645</cell>
 <cell>13.321</cell>
 <cell>7.676</cell>
 <cell></cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[3]:ALn</cell>
 <cell>8.836</cell>
 <cell>-5.645</cell>
 <cell>13.321</cell>
 <cell>7.676</cell>
 <cell></cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[6]:ALn</cell>
 <cell>8.834</cell>
 <cell>-5.643</cell>
 <cell>13.319</cell>
 <cell>7.676</cell>
 <cell></cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[2]:ALn</cell>
 <cell>8.834</cell>
 <cell>-5.643</cell>
 <cell>13.319</cell>
 <cell>7.676</cell>
 <cell></cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/long_reset:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[2]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.676</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>13.321</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-5.645</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.375</cell>
 <cell>2.375</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.438</cell>
 <cell>2.813</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB1:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.685</cell>
 <cell>3.498</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>3.867</cell>
 <cell>10</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB1_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.618</cell>
 <cell>4.485</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/long_reset:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.126</cell>
 <cell>4.611</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2:B</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/long_reset_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.275</cell>
 <cell>5.886</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.244</cell>
 <cell>6.130</cell>
 <cell>18</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIR1VT[1]:C</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.277</cell>
 <cell>7.407</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIR1VT[1]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.192</cell>
 <cell>7.599</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1[1]:C</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/N_6_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.264</cell>
 <cell>7.863</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1[1]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.172</cell>
 <cell>8.035</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0[1]:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.196</cell>
 <cell>11.231</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0[1]:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.438</cell>
 <cell>11.669</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0[1]/U0_RGB1_RGB1:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0[1]/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.641</cell>
 <cell>12.310</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0[1]/U0_RGB1_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>12.679</cell>
 <cell>20</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[2]:ALn</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0[1]/U0_RGB1_RGB1_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.642</cell>
 <cell>13.321</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13.321</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_163MHz</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.061</cell>
 <cell>6.061</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>6.061</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.216</cell>
 <cell>6.277</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.208</cell>
 <cell>6.485</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB7:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.642</cell>
 <cell>7.127</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB7:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>7.496</cell>
 <cell>49</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[2]:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB7_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.592</cell>
 <cell>8.088</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[2]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.412</cell>
 <cell>7.676</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.676</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET GL0_71MHz to GL0_163MHz</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[4]:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[2]:ALn</cell>
 <cell>6.345</cell>
 <cell>-6.662</cell>
 <cell>8.449</cell>
 <cell>1.787</cell>
 <cell></cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[4]:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare[6]:ALn</cell>
 <cell>6.345</cell>
 <cell>-6.662</cell>
 <cell>8.449</cell>
 <cell>1.787</cell>
 <cell></cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[4]:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[3]:ALn</cell>
 <cell>6.345</cell>
 <cell>-6.662</cell>
 <cell>8.449</cell>
 <cell>1.787</cell>
 <cell></cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[4]:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[6]:ALn</cell>
 <cell>6.343</cell>
 <cell>-6.660</cell>
 <cell>8.447</cell>
 <cell>1.787</cell>
 <cell></cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[4]:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1[2]:ALn</cell>
 <cell>6.343</cell>
 <cell>-6.660</cell>
 <cell>8.447</cell>
 <cell>1.787</cell>
 <cell></cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[4]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[2]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.787</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>8.449</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-6.662</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_71MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.220</cell>
 <cell>0.220</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.208</cell>
 <cell>0.428</cell>
 <cell>13</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.684</cell>
 <cell>1.112</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>1.481</cell>
 <cell>31</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[4]:CLK</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.623</cell>
 <cell>2.104</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[4]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.126</cell>
 <cell>2.230</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIR1VT[1]:A</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/internal_loopback</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.395</cell>
 <cell>2.625</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIR1VT[1]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>2.727</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1[1]:C</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/N_6_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.264</cell>
 <cell>2.991</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1[1]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.172</cell>
 <cell>3.163</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0[1]:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.196</cell>
 <cell>6.359</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0[1]:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.438</cell>
 <cell>6.797</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0[1]/U0_RGB1_RGB1:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0[1]/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.641</cell>
 <cell>7.438</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0[1]/U0_RGB1_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>7.807</cell>
 <cell>20</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[2]:ALn</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0[1]/U0_RGB1_RGB1_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.642</cell>
 <cell>8.449</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.449</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_163MHz</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.172</cell>
 <cell>0.172</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.172</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.216</cell>
 <cell>0.388</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.208</cell>
 <cell>0.596</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB7:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.642</cell>
 <cell>1.238</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB7:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>1.607</cell>
 <cell>49</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[2]:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB7_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.592</cell>
 <cell>2.199</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX[2]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.412</cell>
 <cell>1.787</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.787</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET GL1_20MHz to GL0_163MHz</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>1.464</cell>
 <cell>48.223</cell>
 <cell>5.422</cell>
 <cell>53.645</cell>
 <cell>0.296</cell>
 <cell>1.777</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell>CommsFPGA_top_0/BIT_CLK:D</cell>
 <cell>0.696</cell>
 <cell>49.008</cell>
 <cell>4.654</cell>
 <cell>53.662</cell>
 <cell>0.296</cell>
 <cell>0.992</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>53.645</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>5.422</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>48.223</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.939</cell>
 <cell>1.939</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.220</cell>
 <cell>2.159</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.208</cell>
 <cell>2.367</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.652</cell>
 <cell>3.019</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>3.388</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0_GL1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.570</cell>
 <cell>3.958</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.126</cell>
 <cell>4.084</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_1:D</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.452</cell>
 <cell>4.536</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.192</cell>
 <cell>4.728</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0:C</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.240</cell>
 <cell>4.968</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.368</cell>
 <cell>5.336</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_OUT_5</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.086</cell>
 <cell>5.422</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.422</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>50.000</cell>
 <cell>50.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>50.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.939</cell>
 <cell>51.939</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.220</cell>
 <cell>52.159</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.208</cell>
 <cell>52.367</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.652</cell>
 <cell>53.019</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>53.388</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0_GL1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.553</cell>
 <cell>53.941</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.296</cell>
 <cell>53.645</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>53.645</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:CLK</cell>
 <cell>MANCH_OUT_N</cell>
 <cell>8.614</cell>
 <cell></cell>
 <cell>12.572</cell>
 <cell></cell>
 <cell>12.572</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:CLK</cell>
 <cell>MANCH_OUT_P</cell>
 <cell>8.366</cell>
 <cell></cell>
 <cell>12.324</cell>
 <cell></cell>
 <cell>12.324</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MANCH_OUT_N</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>12.572</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.939</cell>
 <cell>1.939</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.220</cell>
 <cell>2.159</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.208</cell>
 <cell>2.367</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.652</cell>
 <cell>3.019</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>3.388</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0_GL1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.570</cell>
 <cell>3.958</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.101</cell>
 <cell>4.059</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT_RNI19ND:A</cell>
 <cell>net</cell>
 <cell>MANCH_OUT_P_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.077</cell>
 <cell>8.136</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT_RNI19ND:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.117</cell>
 <cell>8.253</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MANCH_OUT_N_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>MANCH_OUT_P_c_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.768</cell>
 <cell>9.021</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MANCH_OUT_N_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.401</cell>
 <cell>9.422</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MANCH_OUT_N_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>MANCH_OUT_N_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.327</cell>
 <cell>9.749</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MANCH_OUT_N_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>2.823</cell>
 <cell>12.572</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MANCH_OUT_N</cell>
 <cell>net</cell>
 <cell>MANCH_OUT_N</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>12.572</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12.572</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.939</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MANCH_OUT_N</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET GL0_71MHz to CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell>CommsFPGA_top_0/BIT_CLK:ALn</cell>
 <cell>5.352</cell>
 <cell>-3.402</cell>
 <cell>7.616</cell>
 <cell>4.214</cell>
 <cell></cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/BIT_CLK:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.214</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.616</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-3.402</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_71MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.220</cell>
 <cell>0.220</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.208</cell>
 <cell>0.428</cell>
 <cell>13</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.689</cell>
 <cell>1.117</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>1.486</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.485</cell>
 <cell>1.971</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.244</cell>
 <cell>2.215</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/CLK_BASE_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.049</cell>
 <cell>2.264</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_RXD_MGPIO28B_H2F_B</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:MSS_060_IP</cell>
 <cell>+</cell>
 <cell>1.227</cell>
 <cell>3.491</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/bd_reset:A</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0_GPIO_28_SW_RESET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.639</cell>
 <cell>5.130</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/bd_reset:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.116</cell>
 <cell>5.246</cell>
 <cell>14</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:ALn</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/bd_reset</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.370</cell>
 <cell>7.616</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.616</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.685</cell>
 <cell>0.685</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.685</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.939</cell>
 <cell>2.624</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.220</cell>
 <cell>2.844</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.208</cell>
 <cell>3.052</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.652</cell>
 <cell>3.704</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>4.073</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0_GL1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.553</cell>
 <cell>4.626</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.412</cell>
 <cell>4.214</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.214</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET CommsFPGA_top_0/BIT_CLK:Q to CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:ALn</cell>
 <cell>6.983</cell>
 <cell>42.061</cell>
 <cell>11.468</cell>
 <cell>53.529</cell>
 <cell></cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_DataEn:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>2.084</cell>
 <cell>47.076</cell>
 <cell>6.569</cell>
 <cell>53.645</cell>
 <cell>0.296</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_preamble_pat_en:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>2.079</cell>
 <cell>47.080</cell>
 <cell>6.565</cell>
 <cell>53.645</cell>
 <cell>0.296</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[7]:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>2.036</cell>
 <cell>47.166</cell>
 <cell>6.479</cell>
 <cell>53.645</cell>
 <cell>0.296</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_PreAmble:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>1.841</cell>
 <cell>47.329</cell>
 <cell>6.316</cell>
 <cell>53.645</cell>
 <cell>0.296</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/long_reset:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>53.529</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>11.468</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>42.061</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.375</cell>
 <cell>2.375</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.438</cell>
 <cell>2.813</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB1:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.685</cell>
 <cell>3.498</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>3.867</cell>
 <cell>10</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB1_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.618</cell>
 <cell>4.485</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/long_reset:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.126</cell>
 <cell>4.611</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2:B</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/long_reset_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.275</cell>
 <cell>5.886</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.244</cell>
 <cell>6.130</cell>
 <cell>18</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.296</cell>
 <cell>9.426</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.449</cell>
 <cell>9.875</cell>
 <cell>15</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB4:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.667</cell>
 <cell>10.542</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB4:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.290</cell>
 <cell>10.832</cell>
 <cell>12</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:ALn</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB4_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.636</cell>
 <cell>11.468</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11.468</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>50.000</cell>
 <cell>50.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>50.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.939</cell>
 <cell>51.939</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.220</cell>
 <cell>52.159</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.208</cell>
 <cell>52.367</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.652</cell>
 <cell>53.019</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>53.388</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0_GL1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.553</cell>
 <cell>53.941</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.412</cell>
 <cell>53.529</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>53.529</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET GL1_20MHz to CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>1.464</cell>
 <cell>51.611</cell>
 <cell>2.034</cell>
 <cell>53.645</cell>
 <cell>0.296</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell>CommsFPGA_top_0/BIT_CLK:D</cell>
 <cell>0.696</cell>
 <cell>52.379</cell>
 <cell>1.266</cell>
 <cell>53.645</cell>
 <cell>0.296</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>53.645</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.034</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>51.611</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL1_20MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:YL</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0_GL1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.570</cell>
 <cell>0.570</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.126</cell>
 <cell>0.696</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_1:D</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.452</cell>
 <cell>1.148</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.192</cell>
 <cell>1.340</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0:C</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.240</cell>
 <cell>1.580</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.368</cell>
 <cell>1.948</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_OUT_5</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.086</cell>
 <cell>2.034</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.034</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>50.000</cell>
 <cell>50.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>50.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.939</cell>
 <cell>51.939</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.220</cell>
 <cell>52.159</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.208</cell>
 <cell>52.367</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.652</cell>
 <cell>53.019</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>53.388</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0_GL1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.553</cell>
 <cell>53.941</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.296</cell>
 <cell>53.645</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>53.645</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain CommsFPGA_top_0/BIT_CLK:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[15]:D</cell>
 <cell>7.964</cell>
 <cell>191.591</cell>
 <cell>12.561</cell>
 <cell>204.152</cell>
 <cell>0.296</cell>
 <cell>8.409</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[0]:D</cell>
 <cell>7.962</cell>
 <cell>191.605</cell>
 <cell>12.559</cell>
 <cell>204.164</cell>
 <cell>0.296</cell>
 <cell>8.395</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[2]:D</cell>
 <cell>7.684</cell>
 <cell>191.846</cell>
 <cell>12.281</cell>
 <cell>204.127</cell>
 <cell>0.296</cell>
 <cell>8.154</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[1]:D</cell>
 <cell>7.579</cell>
 <cell>191.976</cell>
 <cell>12.176</cell>
 <cell>204.152</cell>
 <cell>0.296</cell>
 <cell>8.024</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[3]:D</cell>
 <cell>7.279</cell>
 <cell>192.251</cell>
 <cell>11.876</cell>
 <cell>204.127</cell>
 <cell>0.296</cell>
 <cell>7.749</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[15]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>204.152</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>12.561</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>191.591</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.375</cell>
 <cell>2.375</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.438</cell>
 <cell>2.813</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.689</cell>
 <cell>3.502</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>3.871</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_0:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.567</cell>
 <cell>4.438</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_0:IPCLKn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE_IP_CLK</cell>
 <cell>+</cell>
 <cell>0.069</cell>
 <cell>4.507</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/A_CLK_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.090</cell>
 <cell>4.597</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[2]</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RAM1K18_IP</cell>
 <cell>+</cell>
 <cell>2.557</cell>
 <cell>7.154</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[2]_CFG1C_TEST:A</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_int[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.807</cell>
 <cell>7.961</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[2]_CFG1C_TEST:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1C_TEST</cell>
 <cell>+</cell>
 <cell>0.235</cell>
 <cell>8.196</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[2]:C</cell>
 <cell>net</cell>
 <cell>mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[2]_CFG1C_TEST_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.862</cell>
 <cell>9.058</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[2]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.381</cell>
 <cell>9.439</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[3]:C</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/N_518</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.056</cell>
 <cell>10.495</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[3]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.404</cell>
 <cell>10.899</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[1]:B</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/N_200_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.801</cell>
 <cell>11.700</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[1]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.377</cell>
 <cell>12.077</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[15]:B</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.281</cell>
 <cell>12.358</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[15]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.116</cell>
 <cell>12.474</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[15]:D</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c[15]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.087</cell>
 <cell>12.561</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12.561</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>200.000</cell>
 <cell>200.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>200.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.375</cell>
 <cell>202.375</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.438</cell>
 <cell>202.813</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB4:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.683</cell>
 <cell>203.496</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB4:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>203.865</cell>
 <cell>21</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[15]:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB4_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.583</cell>
 <cell>204.448</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[15]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.296</cell>
 <cell>204.152</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>204.152</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/N_480_set:CLK</cell>
 <cell>DEBOUNCE_OUT_1</cell>
 <cell>8.145</cell>
 <cell></cell>
 <cell>12.567</cell>
 <cell></cell>
 <cell>12.567</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_Enable:CLK</cell>
 <cell>DRVR_EN</cell>
 <cell>7.965</cell>
 <cell></cell>
 <cell>12.429</cell>
 <cell></cell>
 <cell>12.429</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CommsFPGA_top_0/N_480_set:CLK</cell>
 <cell>DEBOUNCE_OUT_2</cell>
 <cell>7.658</cell>
 <cell></cell>
 <cell>12.080</cell>
 <cell></cell>
 <cell>12.080</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out:CLK</cell>
 <cell>DEBOUNCE_OUT_1</cell>
 <cell>7.342</cell>
 <cell></cell>
 <cell>11.809</cell>
 <cell></cell>
 <cell>11.809</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out:CLK</cell>
 <cell>DEBOUNCE_OUT_2</cell>
 <cell>7.106</cell>
 <cell></cell>
 <cell>11.569</cell>
 <cell></cell>
 <cell>11.569</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/N_480_set:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: DEBOUNCE_OUT_1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>12.567</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.375</cell>
 <cell>2.375</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.438</cell>
 <cell>2.813</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB9:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.686</cell>
 <cell>3.499</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB9:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>3.868</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/N_480_set:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB9_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.554</cell>
 <cell>4.422</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/N_480_set:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.126</cell>
 <cell>4.548</cell>
 <cell>21</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out_RNICMQR:C</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/N_480_set</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.319</cell>
 <cell>5.867</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out_RNICMQR:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>5.969</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DEBOUNCE_OUT_1_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>DEBOUNCE_OUT_1_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.212</cell>
 <cell>9.181</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DEBOUNCE_OUT_1_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.401</cell>
 <cell>9.582</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DEBOUNCE_OUT_1_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>DEBOUNCE_OUT_1_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.162</cell>
 <cell>9.744</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DEBOUNCE_OUT_1_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>2.823</cell>
 <cell>12.567</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DEBOUNCE_OUT_1</cell>
 <cell>net</cell>
 <cell>DEBOUNCE_OUT_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>12.567</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12.567</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DEBOUNCE_OUT_1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[5]:ALn</cell>
 <cell>8.842</cell>
 <cell>190.719</cell>
 <cell>13.327</cell>
 <cell>204.046</cell>
 <cell>0.412</cell>
 <cell>9.281</cell>
 <cell>0.027</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[7]:ALn</cell>
 <cell>8.842</cell>
 <cell>190.719</cell>
 <cell>13.327</cell>
 <cell>204.046</cell>
 <cell>0.412</cell>
 <cell>9.281</cell>
 <cell>0.027</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[5]:ALn</cell>
 <cell>8.841</cell>
 <cell>190.720</cell>
 <cell>13.326</cell>
 <cell>204.046</cell>
 <cell>0.412</cell>
 <cell>9.280</cell>
 <cell>0.027</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[0]:ALn</cell>
 <cell>8.841</cell>
 <cell>190.720</cell>
 <cell>13.326</cell>
 <cell>204.046</cell>
 <cell>0.412</cell>
 <cell>9.280</cell>
 <cell>0.027</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[2]:ALn</cell>
 <cell>8.841</cell>
 <cell>190.720</cell>
 <cell>13.326</cell>
 <cell>204.046</cell>
 <cell>0.412</cell>
 <cell>9.280</cell>
 <cell>0.027</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/long_reset:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[5]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>204.046</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>13.327</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>190.719</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.375</cell>
 <cell>2.375</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.438</cell>
 <cell>2.813</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB1:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.685</cell>
 <cell>3.498</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>3.867</cell>
 <cell>10</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB1_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.618</cell>
 <cell>4.485</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/long_reset:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.126</cell>
 <cell>4.611</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2:B</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/long_reset_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.275</cell>
 <cell>5.886</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.244</cell>
 <cell>6.130</cell>
 <cell>18</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIR1VT[1]:C</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.277</cell>
 <cell>7.407</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIR1VT[1]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.192</cell>
 <cell>7.599</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1[1]:C</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/N_6_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.264</cell>
 <cell>7.863</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1[1]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.172</cell>
 <cell>8.035</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0[1]:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.196</cell>
 <cell>11.231</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0[1]:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.438</cell>
 <cell>11.669</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0[1]/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0[1]/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.647</cell>
 <cell>12.316</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0[1]/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>12.685</cell>
 <cell>17</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[5]:ALn</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0[1]/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.642</cell>
 <cell>13.327</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13.327</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>200.000</cell>
 <cell>200.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>200.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.375</cell>
 <cell>202.375</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.438</cell>
 <cell>202.813</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB6:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.682</cell>
 <cell>203.495</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB6:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>203.864</cell>
 <cell>12</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[5]:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB6_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.594</cell>
 <cell>204.458</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[5]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.412</cell>
 <cell>204.046</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>204.046</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>External Recovery (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>DEBOUNCE_IN[1]</cell>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[14]:ALn</cell>
 <cell>8.362</cell>
 <cell></cell>
 <cell>8.362</cell>
 <cell></cell>
 <cell>0.412</cell>
 <cell>4.451</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>DEBOUNCE_IN[1]</cell>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out:ALn</cell>
 <cell>8.363</cell>
 <cell></cell>
 <cell>8.363</cell>
 <cell></cell>
 <cell>0.412</cell>
 <cell>4.442</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>DEBOUNCE_IN[1]</cell>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[15]:ALn</cell>
 <cell>8.362</cell>
 <cell></cell>
 <cell>8.362</cell>
 <cell></cell>
 <cell>0.412</cell>
 <cell>4.441</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>DEBOUNCE_IN[2]</cell>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[14]:ALn</cell>
 <cell>7.721</cell>
 <cell></cell>
 <cell>7.721</cell>
 <cell></cell>
 <cell>0.412</cell>
 <cell>3.815</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>DEBOUNCE_IN[2]</cell>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out:ALn</cell>
 <cell>7.722</cell>
 <cell></cell>
 <cell>7.722</cell>
 <cell></cell>
 <cell>0.412</cell>
 <cell>3.805</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: DEBOUNCE_IN[1]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[14]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>8.362</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DEBOUNCE_IN[1]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DEBOUNCE_IN_ibuf[1]/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>DEBOUNCE_IN[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DEBOUNCE_IN_ibuf[1]/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>2.608</cell>
 <cell>2.608</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DEBOUNCE_IN_ibuf[1]/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>DEBOUNCE_IN_ibuf[1]/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.099</cell>
 <cell>2.707</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DEBOUNCE_IN_ibuf[1]/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.097</cell>
 <cell>2.804</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un3_debounce_in:B</cell>
 <cell>net</cell>
 <cell>DEBOUNCE_IN_c[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.351</cell>
 <cell>6.155</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un3_debounce_in:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.185</cell>
 <cell>6.340</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[14]:ALn</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_in_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.022</cell>
 <cell>8.362</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.362</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.304</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.425</cell>
 <cell>N/C</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB12:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.671</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB12:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.358</cell>
 <cell>N/C</cell>
 <cell>17</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[14]:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB12_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.565</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[14]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.412</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET GL0_163MHz to CommsFPGA_top_0/BIT_CLK:Q</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s:D</cell>
 <cell>2.903</cell>
 <cell>5.255</cell>
 <cell>4.955</cell>
 <cell>10.210</cell>
 <cell>0.296</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.210</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>4.955</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.255</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_163MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.216</cell>
 <cell>0.216</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.208</cell>
 <cell>0.424</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB5:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.644</cell>
 <cell>1.068</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB5:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>1.437</cell>
 <cell>69</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB5_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.615</cell>
 <cell>2.052</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.101</cell>
 <cell>2.153</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s_CFG1C_TEST1:A</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.729</cell>
 <cell>2.882</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s_CFG1C_TEST1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1C_TEST</cell>
 <cell>+</cell>
 <cell>0.235</cell>
 <cell>3.117</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s_CFG1C_TEST0:A</cell>
 <cell>net</cell>
 <cell>mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s_CFG1C_TEST_net1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.274</cell>
 <cell>3.391</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s_CFG1C_TEST0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1C_TEST</cell>
 <cell>+</cell>
 <cell>0.235</cell>
 <cell>3.626</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s_CFG1C_TEST:A</cell>
 <cell>net</cell>
 <cell>mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s_CFG1C_TEST_net0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.274</cell>
 <cell>3.900</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s_CFG1C_TEST:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1C_TEST</cell>
 <cell>+</cell>
 <cell>0.235</cell>
 <cell>4.135</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s:D</cell>
 <cell>net</cell>
 <cell>mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s_CFG1C_TEST_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.820</cell>
 <cell>4.955</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.955</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.048</cell>
 <cell>6.048</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>6.048</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.375</cell>
 <cell>8.423</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.438</cell>
 <cell>8.861</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB5:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.685</cell>
 <cell>9.546</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB5:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>9.915</cell>
 <cell>10</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB5_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.591</cell>
 <cell>10.506</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.296</cell>
 <cell>10.210</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.210</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET GL0_71MHz to CommsFPGA_top_0/BIT_CLK:Q</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[4]:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[5]:ALn</cell>
 <cell>6.351</cell>
 <cell>-1.599</cell>
 <cell>8.455</cell>
 <cell>6.856</cell>
 <cell></cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[4]:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[7]:ALn</cell>
 <cell>6.351</cell>
 <cell>-1.599</cell>
 <cell>8.455</cell>
 <cell>6.856</cell>
 <cell></cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[4]:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[5]:ALn</cell>
 <cell>6.350</cell>
 <cell>-1.598</cell>
 <cell>8.454</cell>
 <cell>6.856</cell>
 <cell></cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[4]:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[0]:ALn</cell>
 <cell>6.350</cell>
 <cell>-1.598</cell>
 <cell>8.454</cell>
 <cell>6.856</cell>
 <cell></cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[4]:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[2]:ALn</cell>
 <cell>6.350</cell>
 <cell>-1.598</cell>
 <cell>8.454</cell>
 <cell>6.856</cell>
 <cell></cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[4]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[5]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.856</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>8.455</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-1.599</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_71MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.220</cell>
 <cell>0.220</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.208</cell>
 <cell>0.428</cell>
 <cell>13</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.684</cell>
 <cell>1.112</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>1.481</cell>
 <cell>31</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[4]:CLK</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.623</cell>
 <cell>2.104</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[4]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.126</cell>
 <cell>2.230</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIR1VT[1]:A</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/internal_loopback</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.395</cell>
 <cell>2.625</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIR1VT[1]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>2.727</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1[1]:C</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/N_6_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.264</cell>
 <cell>2.991</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1[1]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.172</cell>
 <cell>3.163</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0[1]:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.196</cell>
 <cell>6.359</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0[1]:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.438</cell>
 <cell>6.797</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0[1]/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0[1]/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.647</cell>
 <cell>7.444</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0[1]/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>7.813</cell>
 <cell>17</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[5]:ALn</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0[1]/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.642</cell>
 <cell>8.455</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.455</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.810</cell>
 <cell>2.810</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.810</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.375</cell>
 <cell>5.185</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.438</cell>
 <cell>5.623</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB6:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.682</cell>
 <cell>6.305</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB6:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>6.674</cell>
 <cell>12</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[5]:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB6_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.594</cell>
 <cell>7.268</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[5]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.412</cell>
 <cell>6.856</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.856</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET BIT_CLK to CommsFPGA_top_0/BIT_CLK:Q</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[15]:D</cell>
 <cell>7.964</cell>
 <cell>195.462</cell>
 <cell>8.690</cell>
 <cell>204.152</cell>
 <cell>0.296</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[0]:D</cell>
 <cell>7.962</cell>
 <cell>195.476</cell>
 <cell>8.688</cell>
 <cell>204.164</cell>
 <cell>0.296</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[2]:D</cell>
 <cell>7.684</cell>
 <cell>195.717</cell>
 <cell>8.410</cell>
 <cell>204.127</cell>
 <cell>0.296</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[1]:D</cell>
 <cell>7.579</cell>
 <cell>195.847</cell>
 <cell>8.305</cell>
 <cell>204.152</cell>
 <cell>0.296</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[3]:D</cell>
 <cell>7.279</cell>
 <cell>196.122</cell>
 <cell>8.005</cell>
 <cell>204.127</cell>
 <cell>0.296</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[15]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>204.152</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>8.690</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>195.462</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>BIT_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1:YL</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_0:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.567</cell>
 <cell>0.567</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_0:IPCLKn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE_IP_CLK</cell>
 <cell>+</cell>
 <cell>0.069</cell>
 <cell>0.636</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/A_CLK_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.090</cell>
 <cell>0.726</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[2]</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RAM1K18_IP</cell>
 <cell>+</cell>
 <cell>2.557</cell>
 <cell>3.283</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[2]_CFG1C_TEST:A</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_int[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.807</cell>
 <cell>4.090</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[2]_CFG1C_TEST:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1C_TEST</cell>
 <cell>+</cell>
 <cell>0.235</cell>
 <cell>4.325</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[2]:C</cell>
 <cell>net</cell>
 <cell>mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[2]_CFG1C_TEST_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.862</cell>
 <cell>5.187</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[2]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.381</cell>
 <cell>5.568</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[3]:C</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/N_518</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.056</cell>
 <cell>6.624</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[3]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.404</cell>
 <cell>7.028</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[1]:B</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/N_200_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.801</cell>
 <cell>7.829</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[1]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.377</cell>
 <cell>8.206</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[15]:B</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.281</cell>
 <cell>8.487</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[15]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.116</cell>
 <cell>8.603</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[15]:D</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c[15]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.087</cell>
 <cell>8.690</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.690</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>200.000</cell>
 <cell>200.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>200.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.375</cell>
 <cell>202.375</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.438</cell>
 <cell>202.813</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB4:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.683</cell>
 <cell>203.496</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB4:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>203.865</cell>
 <cell>21</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[15]:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB4_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.583</cell>
 <cell>204.448</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[15]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.296</cell>
 <cell>204.152</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>204.152</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/overflow_r:Q</name>
<text>Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CommsFPGA_top_0/N_480_rs_4:CLK</text>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/underflow_r:Q</name>
<text>Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CommsFPGA_top_0/N_480_rs_3:CLK</text>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/overflow_r:Q</name>
<text>Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CommsFPGA_top_0/N_480_rs_2:CLK</text>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/underflow_r:Q</name>
<text>Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CommsFPGA_top_0/N_480_rs_1:CLK</text>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error:Q</name>
<text>Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CommsFPGA_top_0/N_480_rs:CLK</text>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt:Q</name>
<text>Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR.un15_apb3_reset_rs:CLK</text>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_collision_detect:Q</name>
<text>Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/hold_collision:CLK</text>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain CommsFPGA_top_0/long_reset:Q</name>
<text>Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB11:An</text>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un3_debounce_in_rs:CLK</cell>
 <cell>DEBOUNCE_OUT_1</cell>
 <cell>7.319</cell>
 <cell></cell>
 <cell>14.143</cell>
 <cell></cell>
 <cell>14.143</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un3_debounce_in_rs:CLK</cell>
 <cell>DEBOUNCE_OUT_2</cell>
 <cell>7.212</cell>
 <cell></cell>
 <cell>14.020</cell>
 <cell></cell>
 <cell>14.020</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un3_debounce_in_rs:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: DEBOUNCE_OUT_1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>14.143</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/long_reset:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/long_reset:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2:B</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/long_reset_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.275</cell>
 <cell>1.275</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.244</cell>
 <cell>1.519</cell>
 <cell>18</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.296</cell>
 <cell>4.815</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.449</cell>
 <cell>5.264</cell>
 <cell>15</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB13:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.672</cell>
 <cell>5.936</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB13:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.290</cell>
 <cell>6.226</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un3_debounce_in_rs:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB13_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.598</cell>
 <cell>6.824</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un3_debounce_in_rs:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.125</cell>
 <cell>6.949</cell>
 <cell>7</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out_RNICMQR:B</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_in_rs_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.404</cell>
 <cell>7.353</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out_RNICMQR:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.192</cell>
 <cell>7.545</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DEBOUNCE_OUT_1_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>DEBOUNCE_OUT_1_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.212</cell>
 <cell>10.757</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DEBOUNCE_OUT_1_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.401</cell>
 <cell>11.158</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DEBOUNCE_OUT_1_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>DEBOUNCE_OUT_1_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.162</cell>
 <cell>11.320</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DEBOUNCE_OUT_1_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>2.823</cell>
 <cell>14.143</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DEBOUNCE_OUT_1</cell>
 <cell>net</cell>
 <cell>DEBOUNCE_OUT_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>14.143</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14.143</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/long_reset:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/long_reset:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DEBOUNCE_OUT_1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain MAC_MII_RX_CLK</name>
<text>Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin MAC_MII_RX_CLK_ibuf/U0/U_IOPAD:PAD</text>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>External Setup (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>MAC_MII_RX_ER</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RX_ERRF</cell>
 <cell>9.220</cell>
 <cell></cell>
 <cell>9.220</cell>
 <cell></cell>
 <cell>0.103</cell>
 <cell>1.180</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>MAC_MII_RXD[3]</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RXDF[3]</cell>
 <cell>8.906</cell>
 <cell></cell>
 <cell>8.906</cell>
 <cell></cell>
 <cell>0.052</cell>
 <cell>0.815</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>MAC_MII_RXD[1]</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RXDF[1]</cell>
 <cell>8.907</cell>
 <cell></cell>
 <cell>8.907</cell>
 <cell></cell>
 <cell>0.045</cell>
 <cell>0.809</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>MAC_MII_RXD[2]</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RXDF[2]</cell>
 <cell>8.865</cell>
 <cell></cell>
 <cell>8.865</cell>
 <cell></cell>
 <cell>0.054</cell>
 <cell>0.776</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>MAC_MII_RXD[0]</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RXDF[0]</cell>
 <cell>8.894</cell>
 <cell></cell>
 <cell>8.894</cell>
 <cell></cell>
 <cell>-0.032</cell>
 <cell>0.719</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: MAC_MII_RX_ER</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RX_ERRF</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>9.220</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MAC_MII_RX_ER</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MAC_MII_RX_ER_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>MAC_MII_RX_ER</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MAC_MII_RX_ER_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>2.643</cell>
 <cell>2.643</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MAC_MII_RX_ER_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>MAC_MII_RX_ER_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.027</cell>
 <cell>2.670</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MAC_MII_RX_ER_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.106</cell>
 <cell>2.776</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:B</cell>
 <cell>net</cell>
 <cell>MAC_MII_RX_ER_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>6.139</cell>
 <cell>8.915</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:IPB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.262</cell>
 <cell>9.177</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RX_ERRF</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/RX_ERRF_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.043</cell>
 <cell>9.220</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9.220</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MAC_MII_RX_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MAC_MII_RX_CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MAC_MII_RX_CLK_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>MAC_MII_RX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MAC_MII_RX_CLK_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>2.537</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MAC_MII_RX_CLK_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>MAC_MII_RX_CLK_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.009</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MAC_MII_RX_CLK_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.094</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:A</cell>
 <cell>net</cell>
 <cell>MAC_MII_RX_CLK_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>5.186</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:IPA</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.219</cell>
 <cell>N/C</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RX_CLKPF</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/RX_CLKPF_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.098</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RX_ERRF</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:MSS_060_IP</cell>
 <cell>-</cell>
 <cell>0.103</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain MAC_MII_TX_CLK</name>
<text>Info: The maximum frequency of this clock domain is limited by the period of pin m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:TX_CLKPF</text>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:TX_CLKPF</cell>
 <cell>MAC_MII_TXD[2]</cell>
 <cell>12.347</cell>
 <cell></cell>
 <cell>21.413</cell>
 <cell></cell>
 <cell>21.413</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:TX_CLKPF</cell>
 <cell>MAC_MII_TXD[3]</cell>
 <cell>12.062</cell>
 <cell></cell>
 <cell>21.128</cell>
 <cell></cell>
 <cell>21.128</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:TX_CLKPF</cell>
 <cell>MAC_MII_TXD[1]</cell>
 <cell>11.811</cell>
 <cell></cell>
 <cell>20.877</cell>
 <cell></cell>
 <cell>20.877</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:TX_CLKPF</cell>
 <cell>MAC_MII_TX_EN</cell>
 <cell>11.798</cell>
 <cell></cell>
 <cell>20.864</cell>
 <cell></cell>
 <cell>20.864</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:TX_CLKPF</cell>
 <cell>MAC_MII_TXD[0]</cell>
 <cell>11.634</cell>
 <cell></cell>
 <cell>20.700</cell>
 <cell></cell>
 <cell>20.700</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:TX_CLKPF</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MAC_MII_TXD[2]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>21.413</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MAC_MII_TX_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MAC_MII_TX_CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MAC_MII_TX_CLK_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>MAC_MII_TX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MAC_MII_TX_CLK_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>2.615</cell>
 <cell>2.615</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MAC_MII_TX_CLK_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>MAC_MII_TX_CLK_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.008</cell>
 <cell>2.623</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MAC_MII_TX_CLK_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.097</cell>
 <cell>2.720</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:A</cell>
 <cell>net</cell>
 <cell>MAC_MII_TX_CLK_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>6.057</cell>
 <cell>8.777</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:IPA</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.226</cell>
 <cell>9.003</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:TX_CLKPF</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/TX_CLKPF_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.063</cell>
 <cell>9.066</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:TXDF[2]</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:MSS_060_IP</cell>
 <cell>+</cell>
 <cell>2.087</cell>
 <cell>11.153</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MAC_MII_TXD_obuf[2]/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>MAC_MII_TXD_c[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>6.993</cell>
 <cell>18.146</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MAC_MII_TXD_obuf[2]/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.401</cell>
 <cell>18.547</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MAC_MII_TXD_obuf[2]/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>MAC_MII_TXD_obuf[2]/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.043</cell>
 <cell>18.590</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MAC_MII_TXD_obuf[2]/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>2.823</cell>
 <cell>21.413</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MAC_MII_TXD[2]</cell>
 <cell>net</cell>
 <cell>MAC_MII_TXD[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>21.413</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>21.413</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MAC_MII_TX_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MAC_MII_TX_CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MAC_MII_TXD[2]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain SPI_1_CLK[0]</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>External Setup (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>SPI_1_DI_CAM</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SDI_F2H_SCP</cell>
 <cell>11.061</cell>
 <cell></cell>
 <cell>11.061</cell>
 <cell></cell>
 <cell>-0.018</cell>
 <cell>5.391</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>SPI_1_SS0_CAM[0]</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS0_F2H_SCP</cell>
 <cell>9.154</cell>
 <cell></cell>
 <cell>9.154</cell>
 <cell></cell>
 <cell>0.576</cell>
 <cell>4.078</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>ID_RES[2]</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS0_F2H_SCP</cell>
 <cell>7.778</cell>
 <cell></cell>
 <cell>7.778</cell>
 <cell></cell>
 <cell>0.636</cell>
 <cell>2.762</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>ID_RES[1]</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS0_F2H_SCP</cell>
 <cell>7.727</cell>
 <cell></cell>
 <cell>7.727</cell>
 <cell></cell>
 <cell>0.636</cell>
 <cell>2.711</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>ID_RES[3]</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS0_F2H_SCP</cell>
 <cell>7.260</cell>
 <cell></cell>
 <cell>7.260</cell>
 <cell></cell>
 <cell>0.636</cell>
 <cell>2.244</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: SPI_1_DI_CAM</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SDI_F2H_SCP</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>11.061</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SPI_1_DI_CAM</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>SPI_1_DI_CAM_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>SPI_1_DI_CAM</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>SPI_1_DI_CAM_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>2.643</cell>
 <cell>2.643</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>SPI_1_DI_CAM_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>SPI_1_DI_CAM_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.021</cell>
 <cell>2.664</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>SPI_1_DI_CAM_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.106</cell>
 <cell>2.770</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/SPI_1_DI_MX:B</cell>
 <cell>net</cell>
 <cell>SPI_1_DI_CAM_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>5.856</cell>
 <cell>8.626</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/SPI_1_DI_MX:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>8.728</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:A</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/SPI_1_DI</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.035</cell>
 <cell>10.763</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:IPA</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.232</cell>
 <cell>10.995</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SDI_F2H_SCP</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/SPI1_SDI_F2H_SCP_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.066</cell>
 <cell>11.061</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11.061</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SPI_1_CLK[0]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SPI_1_CLK[0]</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CAM_SPI_1_CLK/U0_0/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>SPI_1_CLK[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CAM_SPI_1_CLK/U0_0/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_BI</cell>
 <cell>+</cell>
 <cell>2.530</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CAM_SPI_1_CLK/U0_0/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CAM_SPI_1_CLK/U0_0/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.160</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CAM_SPI_1_CLK/U0_0/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.094</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:B</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CAM_SPI_1_CLK_Y[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.554</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:IPB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.237</cell>
 <cell>N/C</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_CLK_IN</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/SPI1_CLK_IN_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.077</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SDI_F2H_SCP</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:MSS_060_IP</cell>
 <cell>-</cell>
 <cell>-0.018</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain GL0_71MHz</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en:EN</cell>
 <cell>6.928</cell>
 <cell>6.561</cell>
 <cell>9.192</cell>
 <cell>15.753</cell>
 <cell>0.391</cell>
 <cell>7.524</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg_en:EN</cell>
 <cell>6.147</cell>
 <cell>7.333</cell>
 <cell>8.411</cell>
 <cell>15.744</cell>
 <cell>0.391</cell>
 <cell>6.752</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell>CommsFPGA_top_0/TX_FIFO_OVERFLOW_set:EN</cell>
 <cell>5.978</cell>
 <cell>7.494</cell>
 <cell>8.242</cell>
 <cell>15.736</cell>
 <cell>0.391</cell>
 <cell>6.591</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[1]</cell>
 <cell>5.963</cell>
 <cell>7.502</cell>
 <cell>8.227</cell>
 <cell>15.729</cell>
 <cell>0.620</cell>
 <cell>6.583</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_FIFO_UNDERRUN_int:EN</cell>
 <cell>5.964</cell>
 <cell>7.535</cell>
 <cell>8.228</cell>
 <cell>15.763</cell>
 <cell>0.391</cell>
 <cell>6.550</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en:EN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>15.753</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>9.192</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.561</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_71MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.220</cell>
 <cell>0.220</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.208</cell>
 <cell>0.428</cell>
 <cell>13</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.689</cell>
 <cell>1.117</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>1.486</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.485</cell>
 <cell>1.971</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.244</cell>
 <cell>2.215</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/CLK_BASE_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.049</cell>
 <cell>2.264</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_ADDR[5]</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:MSS_060_IP</cell>
 <cell>+</cell>
 <cell>0.822</cell>
 <cell>3.086</cell>
 <cell>18</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un5_apb3_addr_0_a2_0:B</cell>
 <cell>net</cell>
 <cell>CoreAPB3_0_APBmslave0_PADDR[5]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.286</cell>
 <cell>6.372</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un5_apb3_addr_0_a2_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.381</cell>
 <cell>6.753</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un5_apb3_addr_0_a2:B</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_243</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.405</cell>
 <cell>7.158</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un5_apb3_addr_0_a2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>7.260</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en:EN</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un5_apb3_addr</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.932</cell>
 <cell>9.192</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9.192</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_71MHz</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14.085</cell>
 <cell>14.085</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>14.085</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.220</cell>
 <cell>14.305</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.208</cell>
 <cell>14.513</cell>
 <cell>13</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.684</cell>
 <cell>15.197</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>15.566</cell>
 <cell>31</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en:CLK</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.578</cell>
 <cell>16.144</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en:EN</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.391</cell>
 <cell>15.753</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>15.753</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>External Setup (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>ID_RES[2]</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO2A_F2H_GPIN</cell>
 <cell>6.158</cell>
 <cell></cell>
 <cell>6.158</cell>
 <cell></cell>
 <cell>0.948</cell>
 <cell>4.910</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>ID_RES[1]</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO19B_F2H_GPIN</cell>
 <cell>6.242</cell>
 <cell></cell>
 <cell>6.242</cell>
 <cell></cell>
 <cell>0.732</cell>
 <cell>4.778</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>ID_RES[0]</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO9A_F2H_GPIN</cell>
 <cell>5.971</cell>
 <cell></cell>
 <cell>5.971</cell>
 <cell></cell>
 <cell>0.923</cell>
 <cell>4.698</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>ID_RES[3]</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO10A_F2H_GPIN</cell>
 <cell>5.775</cell>
 <cell></cell>
 <cell>5.775</cell>
 <cell></cell>
 <cell>0.758</cell>
 <cell>4.337</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>GPIO_7_PADI[0]</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO7A_F2H_GPIN</cell>
 <cell>5.243</cell>
 <cell></cell>
 <cell>5.243</cell>
 <cell></cell>
 <cell>1.040</cell>
 <cell>4.087</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: ID_RES[2]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO2A_F2H_GPIN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>6.158</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ID_RES[2]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ID_RES_0/U0_2/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>ID_RES[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ID_RES_0/U0_2/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>2.615</cell>
 <cell>2.615</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ID_RES_0/U0_2/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>ID_RES_0/U0_2/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.199</cell>
 <cell>2.814</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ID_RES_0/U0_2/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.097</cell>
 <cell>2.911</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:A</cell>
 <cell>net</cell>
 <cell>Y_net_0[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.964</cell>
 <cell>5.875</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:IPA</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.226</cell>
 <cell>6.101</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO2A_F2H_GPIN</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/MGPIO2A_F2H_GPIN_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.057</cell>
 <cell>6.158</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.158</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_71MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.202</cell>
 <cell>N/C</cell>
 <cell>13</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.668</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.358</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.470</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.237</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/CLK_BASE_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.048</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO2A_F2H_GPIN</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:MSS_060_IP</cell>
 <cell>-</cell>
 <cell>0.948</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell>GPIO_7_PADI[0]</cell>
 <cell>10.133</cell>
 <cell></cell>
 <cell>12.397</cell>
 <cell></cell>
 <cell>12.397</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell>GPIO_6_PAD[0]</cell>
 <cell>9.450</cell>
 <cell></cell>
 <cell>11.714</cell>
 <cell></cell>
 <cell>11.714</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell>I2C_1_SCL</cell>
 <cell>7.847</cell>
 <cell></cell>
 <cell>10.111</cell>
 <cell></cell>
 <cell>10.111</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell>GPIO_21_M2F</cell>
 <cell>7.839</cell>
 <cell></cell>
 <cell>10.103</cell>
 <cell></cell>
 <cell>10.103</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell>GPIO_4_BI</cell>
 <cell>7.724</cell>
 <cell></cell>
 <cell>9.988</cell>
 <cell></cell>
 <cell>9.988</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: GPIO_7_PADI[0]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>12.397</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_71MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.220</cell>
 <cell>0.220</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.208</cell>
 <cell>0.428</cell>
 <cell>13</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.689</cell>
 <cell>1.117</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>1.486</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.485</cell>
 <cell>1.971</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.244</cell>
 <cell>2.215</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/CLK_BASE_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.049</cell>
 <cell>2.264</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS0_MGPIO7A_H2F_A</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:MSS_060_IP</cell>
 <cell>+</cell>
 <cell>1.286</cell>
 <cell>3.550</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/GPIO_7/U0_0/U0/U_IOENFF:A</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0_GPIO_7_M2F_OE</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.320</cell>
 <cell>5.870</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/GPIO_7/U0_0/U0/U_IOENFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOENFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.401</cell>
 <cell>6.271</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/GPIO_7/U0_0/U0/U_IOPAD:E</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/GPIO_7/U0_0/U0/EOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.487</cell>
 <cell>6.758</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/GPIO_7/U0_0/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_BI</cell>
 <cell>+</cell>
 <cell>5.639</cell>
 <cell>12.397</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>GPIO_7_PADI[0]</cell>
 <cell>net</cell>
 <cell>GPIO_7_PADI[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>12.397</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12.397</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_71MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>GPIO_7_PADI[0]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg_en:ALn</cell>
 <cell>6.279</cell>
 <cell>7.170</cell>
 <cell>8.543</cell>
 <cell>15.713</cell>
 <cell>0.412</cell>
 <cell>6.915</cell>
 <cell>0.224</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg_en:ALn</cell>
 <cell>6.279</cell>
 <cell>7.170</cell>
 <cell>8.543</cell>
 <cell>15.713</cell>
 <cell>0.412</cell>
 <cell>6.915</cell>
 <cell>0.224</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg_en:ALn</cell>
 <cell>6.278</cell>
 <cell>7.171</cell>
 <cell>8.542</cell>
 <cell>15.713</cell>
 <cell>0.412</cell>
 <cell>6.914</cell>
 <cell>0.224</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg_en:ALn</cell>
 <cell>6.279</cell>
 <cell>7.180</cell>
 <cell>8.543</cell>
 <cell>15.723</cell>
 <cell>0.412</cell>
 <cell>6.905</cell>
 <cell>0.214</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[7]:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2[10]:ALn</cell>
 <cell>5.967</cell>
 <cell>7.698</cell>
 <cell>8.064</cell>
 <cell>15.762</cell>
 <cell>0.412</cell>
 <cell>6.387</cell>
 <cell>0.008</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg_en:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>15.713</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>8.543</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.170</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_71MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.220</cell>
 <cell>0.220</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.208</cell>
 <cell>0.428</cell>
 <cell>13</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.689</cell>
 <cell>1.117</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>1.486</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.485</cell>
 <cell>1.971</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.244</cell>
 <cell>2.215</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/CLK_BASE_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.049</cell>
 <cell>2.264</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_ADDR[14]</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:MSS_060_IP</cell>
 <cell>+</cell>
 <cell>0.852</cell>
 <cell>3.116</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreAPB3_0/iPSELS_raw_1[0]:B</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[14]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.845</cell>
 <cell>3.961</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreAPB3_0/iPSELS_raw_1[0]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.172</cell>
 <cell>4.133</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreAPB3_0/iPSELS_raw[0]:B</cell>
 <cell>net</cell>
 <cell>CoreAPB3_0/iPSELS_raw_1[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.107</cell>
 <cell>4.240</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreAPB3_0/iPSELS_raw[0]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.087</cell>
 <cell>4.327</cell>
 <cell>12</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_209_i:B</cell>
 <cell>net</cell>
 <cell>CoreAPB3_0_APBmslave0_PSELx</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.695</cell>
 <cell>6.022</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_209_i:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.087</cell>
 <cell>6.109</cell>
 <cell>13</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg_en:ALn</cell>
 <cell>net</cell>
 <cell>N_209_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.434</cell>
 <cell>8.543</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.543</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_71MHz</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14.085</cell>
 <cell>14.085</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>14.085</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.220</cell>
 <cell>14.305</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.208</cell>
 <cell>14.513</cell>
 <cell>13</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB7:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.688</cell>
 <cell>15.201</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB7:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>15.570</cell>
 <cell>46</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg_en:CLK</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB7_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.555</cell>
 <cell>16.125</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg_en:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.412</cell>
 <cell>15.713</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>15.713</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET GL0_163MHz to GL0_71MHz</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/RX_FIFO_RST:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:ALn</cell>
 <cell>5.354</cell>
 <cell>-5.510</cell>
 <cell>7.374</cell>
 <cell>1.864</cell>
 <cell></cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/RX_FIFO_RST:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray[12]:ALn</cell>
 <cell>5.355</cell>
 <cell>-5.496</cell>
 <cell>7.375</cell>
 <cell>1.879</cell>
 <cell></cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CommsFPGA_top_0/RX_FIFO_RST:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[13]:ALn</cell>
 <cell>5.355</cell>
 <cell>-5.495</cell>
 <cell>7.375</cell>
 <cell>1.880</cell>
 <cell></cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CommsFPGA_top_0/RX_FIFO_RST:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray[0]:ALn</cell>
 <cell>5.356</cell>
 <cell>-5.469</cell>
 <cell>7.376</cell>
 <cell>1.907</cell>
 <cell></cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CommsFPGA_top_0/RX_FIFO_RST:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr[12]:ALn</cell>
 <cell>5.355</cell>
 <cell>-5.468</cell>
 <cell>7.375</cell>
 <cell>1.907</cell>
 <cell></cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/RX_FIFO_RST:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.864</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.374</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-5.510</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_163MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.216</cell>
 <cell>0.216</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.208</cell>
 <cell>0.424</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB4:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.644</cell>
 <cell>1.068</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB4:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>1.437</cell>
 <cell>24</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/RX_FIFO_RST:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB4_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.583</cell>
 <cell>2.020</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/RX_FIFO_RST:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.126</cell>
 <cell>2.146</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst:B</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/RX_FIFO_RST</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.415</cell>
 <cell>2.561</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.116</cell>
 <cell>2.677</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.593</cell>
 <cell>5.270</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.438</cell>
 <cell>5.708</cell>
 <cell>6</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1_RGB4:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.644</cell>
 <cell>6.352</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1_RGB4:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>6.721</cell>
 <cell>46</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:ALn</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1_RGB4_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.653</cell>
 <cell>7.374</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.374</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_71MHz</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.243</cell>
 <cell>0.243</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.243</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.220</cell>
 <cell>0.463</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.208</cell>
 <cell>0.671</cell>
 <cell>13</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB8:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.687</cell>
 <cell>1.358</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB8:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>1.727</cell>
 <cell>24</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:CLK</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB8_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.549</cell>
 <cell>2.276</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.412</cell>
 <cell>1.864</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.864</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET CommsFPGA_top_0/BIT_CLK:Q to GL0_71MHz</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:ALn</cell>
 <cell>7.259</cell>
 <cell>-7.278</cell>
 <cell>11.744</cell>
 <cell>4.466</cell>
 <cell></cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray[12]:ALn</cell>
 <cell>7.260</cell>
 <cell>-7.264</cell>
 <cell>11.745</cell>
 <cell>4.481</cell>
 <cell></cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[13]:ALn</cell>
 <cell>7.260</cell>
 <cell>-7.263</cell>
 <cell>11.745</cell>
 <cell>4.482</cell>
 <cell></cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray[0]:ALn</cell>
 <cell>7.261</cell>
 <cell>-7.237</cell>
 <cell>11.746</cell>
 <cell>4.509</cell>
 <cell></cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr[12]:ALn</cell>
 <cell>7.260</cell>
 <cell>-7.236</cell>
 <cell>11.745</cell>
 <cell>4.509</cell>
 <cell></cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/long_reset:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.466</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>11.744</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-7.278</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.375</cell>
 <cell>2.375</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.438</cell>
 <cell>2.813</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB1:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.685</cell>
 <cell>3.498</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>3.867</cell>
 <cell>10</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB1_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.618</cell>
 <cell>4.485</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/long_reset:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.126</cell>
 <cell>4.611</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2:B</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/long_reset_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.275</cell>
 <cell>5.886</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.244</cell>
 <cell>6.130</cell>
 <cell>18</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst:A</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.745</cell>
 <cell>6.875</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.172</cell>
 <cell>7.047</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.593</cell>
 <cell>9.640</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.438</cell>
 <cell>10.078</cell>
 <cell>6</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1_RGB4:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.644</cell>
 <cell>10.722</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1_RGB4:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>11.091</cell>
 <cell>46</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:ALn</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1_RGB4_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.653</cell>
 <cell>11.744</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11.744</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_71MHz</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.845</cell>
 <cell>2.845</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.845</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.220</cell>
 <cell>3.065</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.208</cell>
 <cell>3.273</cell>
 <cell>13</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB8:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.687</cell>
 <cell>3.960</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB8:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>4.329</cell>
 <cell>24</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:CLK</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB8_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.549</cell>
 <cell>4.878</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.412</cell>
 <cell>4.466</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.466</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT to GL0_71MHz</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/count_ddr[3]:CLK</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/ddr_settled:EN</cell>
 <cell>2.539</cell>
 <cell>17.030</cell>
 <cell>9.486</cell>
 <cell>26.516</cell>
 <cell>0.391</cell>
 <cell>2.970</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/count_ddr[13]:CLK</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/ddr_settled:EN</cell>
 <cell>2.440</cell>
 <cell>17.139</cell>
 <cell>9.377</cell>
 <cell>26.516</cell>
 <cell>0.391</cell>
 <cell>2.861</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/count_ddr[10]:CLK</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/ddr_settled:EN</cell>
 <cell>2.295</cell>
 <cell>17.273</cell>
 <cell>9.243</cell>
 <cell>26.516</cell>
 <cell>0.391</cell>
 <cell>2.727</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/count_ddr[4]:CLK</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/ddr_settled:EN</cell>
 <cell>2.275</cell>
 <cell>17.283</cell>
 <cell>9.233</cell>
 <cell>26.516</cell>
 <cell>0.391</cell>
 <cell>2.717</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/count_ddr[6]:CLK</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/ddr_settled:EN</cell>
 <cell>2.220</cell>
 <cell>17.338</cell>
 <cell>9.178</cell>
 <cell>26.516</cell>
 <cell>0.391</cell>
 <cell>2.662</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: m2s010_som_sb_0/CORERESETP_0/count_ddr[3]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: m2s010_som_sb_0/CORERESETP_0/ddr_settled:EN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>26.516</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>9.486</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>17.030</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.167</cell>
 <cell>1.167</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RCOSC_25_50MHZ_FAB</cell>
 <cell>+</cell>
 <cell>0.178</cell>
 <cell>1.345</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.509</cell>
 <cell>4.854</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.438</cell>
 <cell>5.292</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.674</cell>
 <cell>5.966</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>6.335</cell>
 <cell>18</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CORERESETP_0/count_ddr[3]:CLK</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.612</cell>
 <cell>6.947</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CORERESETP_0/count_ddr[3]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.101</cell>
 <cell>7.048</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_9:D</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/count_ddr[3]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.624</cell>
 <cell>7.672</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_9:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.381</cell>
 <cell>8.053</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CORERESETP_0/un14_count_ddr:D</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_9</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.238</cell>
 <cell>8.291</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CORERESETP_0/un14_count_ddr:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.336</cell>
 <cell>8.627</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CORERESETP_0/ddr_settled:EN</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/un14_count_ddr</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.859</cell>
 <cell>9.486</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9.486</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>20.000</cell>
 <cell>20.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>20.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.167</cell>
 <cell>21.167</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RCOSC_25_50MHZ_FAB</cell>
 <cell>+</cell>
 <cell>0.178</cell>
 <cell>21.345</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.509</cell>
 <cell>24.854</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.438</cell>
 <cell>25.292</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.674</cell>
 <cell>25.966</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>26.335</cell>
 <cell>18</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CORERESETP_0/ddr_settled:CLK</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.572</cell>
 <cell>26.907</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CORERESETP_0/ddr_settled:EN</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.391</cell>
 <cell>26.516</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>26.516</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/count_ddr[11]:ALn</cell>
 <cell>4.955</cell>
 <cell>14.623</cell>
 <cell>11.884</cell>
 <cell>26.507</cell>
 <cell>0.412</cell>
 <cell>5.377</cell>
 <cell>0.010</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/count_ddr[9]:ALn</cell>
 <cell>4.955</cell>
 <cell>14.623</cell>
 <cell>11.884</cell>
 <cell>26.507</cell>
 <cell>0.412</cell>
 <cell>5.377</cell>
 <cell>0.010</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/count_ddr[13]:ALn</cell>
 <cell>4.954</cell>
 <cell>14.624</cell>
 <cell>11.883</cell>
 <cell>26.507</cell>
 <cell>0.412</cell>
 <cell>5.376</cell>
 <cell>0.010</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/ddr_settled:ALn</cell>
 <cell>4.938</cell>
 <cell>14.628</cell>
 <cell>11.867</cell>
 <cell>26.495</cell>
 <cell>0.412</cell>
 <cell>5.372</cell>
 <cell>0.022</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/count_ddr[5]:ALn</cell>
 <cell>4.960</cell>
 <cell>14.628</cell>
 <cell>11.889</cell>
 <cell>26.517</cell>
 <cell>0.412</cell>
 <cell>5.372</cell>
 <cell>0.000</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: m2s010_som_sb_0/CORERESETP_0/count_ddr[11]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>26.507</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>11.884</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14.623</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.167</cell>
 <cell>1.167</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RCOSC_25_50MHZ_FAB</cell>
 <cell>+</cell>
 <cell>0.178</cell>
 <cell>1.345</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.509</cell>
 <cell>4.854</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.438</cell>
 <cell>5.292</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.685</cell>
 <cell>5.977</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>6.346</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.583</cell>
 <cell>6.929</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.107</cell>
 <cell>7.036</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.769</cell>
 <cell>9.805</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.438</cell>
 <cell>10.243</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.648</cell>
 <cell>10.891</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>11.260</cell>
 <cell>18</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CORERESETP_0/count_ddr[11]:ALn</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.624</cell>
 <cell>11.884</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11.884</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>20.000</cell>
 <cell>20.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>20.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.167</cell>
 <cell>21.167</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RCOSC_25_50MHZ_FAB</cell>
 <cell>+</cell>
 <cell>0.178</cell>
 <cell>21.345</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.509</cell>
 <cell>24.854</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.438</cell>
 <cell>25.292</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.674</cell>
 <cell>25.966</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>26.335</cell>
 <cell>18</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CORERESETP_0/count_ddr[11]:CLK</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.584</cell>
 <cell>26.919</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CORERESETP_0/count_ddr[11]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.412</cell>
 <cell>26.507</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>26.507</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET GL0_71MHz to m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain m2s010_som_sb_0/FABOSC_0/I_XTLOSC:CLKOUT</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain GL1_20MHz</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>1.464</cell>
 <cell>48.223</cell>
 <cell>2.034</cell>
 <cell>50.257</cell>
 <cell>0.296</cell>
 <cell>1.777</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell>CommsFPGA_top_0/BIT_CLK:D</cell>
 <cell>0.696</cell>
 <cell>49.008</cell>
 <cell>1.266</cell>
 <cell>50.274</cell>
 <cell>0.296</cell>
 <cell>0.992</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>50.257</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.034</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>48.223</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL1_20MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:YL</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0_GL1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.570</cell>
 <cell>0.570</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.126</cell>
 <cell>0.696</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_1:D</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.452</cell>
 <cell>1.148</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.192</cell>
 <cell>1.340</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0:C</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.240</cell>
 <cell>1.580</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.368</cell>
 <cell>1.948</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_OUT_5</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.086</cell>
 <cell>2.034</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.034</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL1_20MHz</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>50.000</cell>
 <cell>50.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:YL</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>50.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0_GL1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.553</cell>
 <cell>50.553</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.296</cell>
 <cell>50.257</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>50.257</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:CLK</cell>
 <cell>MANCH_OUT_N</cell>
 <cell>8.614</cell>
 <cell></cell>
 <cell>9.184</cell>
 <cell></cell>
 <cell>9.184</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:CLK</cell>
 <cell>MANCH_OUT_P</cell>
 <cell>8.366</cell>
 <cell></cell>
 <cell>8.936</cell>
 <cell></cell>
 <cell>8.936</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MANCH_OUT_N</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>9.184</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL1_20MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:YL</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0_GL1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.570</cell>
 <cell>0.570</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.101</cell>
 <cell>0.671</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT_RNI19ND:A</cell>
 <cell>net</cell>
 <cell>MANCH_OUT_P_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.077</cell>
 <cell>4.748</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT_RNI19ND:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.117</cell>
 <cell>4.865</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MANCH_OUT_N_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>MANCH_OUT_P_c_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.768</cell>
 <cell>5.633</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MANCH_OUT_N_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.401</cell>
 <cell>6.034</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MANCH_OUT_N_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>MANCH_OUT_N_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.327</cell>
 <cell>6.361</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MANCH_OUT_N_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>2.823</cell>
 <cell>9.184</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MANCH_OUT_N</cell>
 <cell>net</cell>
 <cell>MANCH_OUT_N</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>9.184</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9.184</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL1_20MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:YL</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MANCH_OUT_N</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET GL0_71MHz to GL1_20MHz</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell>CommsFPGA_top_0/BIT_CLK:ALn</cell>
 <cell>5.352</cell>
 <cell>-6.790</cell>
 <cell>7.616</cell>
 <cell>0.826</cell>
 <cell></cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/BIT_CLK:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.826</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.616</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-6.790</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL0_71MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.220</cell>
 <cell>0.220</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.208</cell>
 <cell>0.428</cell>
 <cell>13</cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.689</cell>
 <cell>1.117</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>1.486</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.485</cell>
 <cell>1.971</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.244</cell>
 <cell>2.215</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/CLK_BASE_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.049</cell>
 <cell>2.264</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_RXD_MGPIO28B_H2F_B</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:MSS_060_IP</cell>
 <cell>+</cell>
 <cell>1.227</cell>
 <cell>3.491</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/bd_reset:A</cell>
 <cell>net</cell>
 <cell>m2s010_som_sb_0_GPIO_28_SW_RESET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.639</cell>
 <cell>5.130</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/bd_reset:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.116</cell>
 <cell>5.246</cell>
 <cell>14</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:ALn</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/bd_reset</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.370</cell>
 <cell>7.616</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.616</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL1_20MHz</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.685</cell>
 <cell>0.685</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:YL</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.685</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0_GL1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.553</cell>
 <cell>1.238</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.412</cell>
 <cell>0.826</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.826</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1 to GL1_20MHz</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>1.464</cell>
 <cell>44.835</cell>
 <cell>5.422</cell>
 <cell>50.257</cell>
 <cell>0.296</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell>CommsFPGA_top_0/BIT_CLK:D</cell>
 <cell>0.696</cell>
 <cell>45.603</cell>
 <cell>4.654</cell>
 <cell>50.257</cell>
 <cell>0.296</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>50.257</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>5.422</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>44.835</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.939</cell>
 <cell>1.939</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.220</cell>
 <cell>2.159</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.208</cell>
 <cell>2.367</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.652</cell>
 <cell>3.019</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>3.388</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0_GL1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.570</cell>
 <cell>3.958</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.126</cell>
 <cell>4.084</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_1:D</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.452</cell>
 <cell>4.536</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.192</cell>
 <cell>4.728</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0:C</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.240</cell>
 <cell>4.968</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.368</cell>
 <cell>5.336</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_OUT_5</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.086</cell>
 <cell>5.422</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.422</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL1_20MHz</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>50.000</cell>
 <cell>50.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:YL</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>50.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0_GL1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.553</cell>
 <cell>50.553</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.296</cell>
 <cell>50.257</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>50.257</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET CommsFPGA_top_0/BIT_CLK:Q to GL1_20MHz</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:ALn</cell>
 <cell>6.983</cell>
 <cell>38.673</cell>
 <cell>11.468</cell>
 <cell>50.141</cell>
 <cell></cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_DataEn:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>2.084</cell>
 <cell>43.688</cell>
 <cell>6.569</cell>
 <cell>50.257</cell>
 <cell>0.296</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_preamble_pat_en:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>2.079</cell>
 <cell>43.692</cell>
 <cell>6.565</cell>
 <cell>50.257</cell>
 <cell>0.296</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[7]:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>2.036</cell>
 <cell>43.778</cell>
 <cell>6.479</cell>
 <cell>50.257</cell>
 <cell>0.296</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_PreAmble:CLK</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D</cell>
 <cell>1.841</cell>
 <cell>43.941</cell>
 <cell>6.316</cell>
 <cell>50.257</cell>
 <cell>0.296</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/long_reset:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>50.141</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>11.468</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>38.673</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.375</cell>
 <cell>2.375</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.438</cell>
 <cell>2.813</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB1:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.685</cell>
 <cell>3.498</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>3.867</cell>
 <cell>10</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/long_reset:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB1_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.618</cell>
 <cell>4.485</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/long_reset:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.126</cell>
 <cell>4.611</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2:B</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/long_reset_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.275</cell>
 <cell>5.886</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.244</cell>
 <cell>6.130</cell>
 <cell>18</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.296</cell>
 <cell>9.426</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.449</cell>
 <cell>9.875</cell>
 <cell>15</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB4:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.667</cell>
 <cell>10.542</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB4:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.290</cell>
 <cell>10.832</cell>
 <cell>12</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:ALn</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB4_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.636</cell>
 <cell>11.468</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11.468</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GL1_20MHz</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>50.000</cell>
 <cell>50.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/GL1_INST/U0_RGB1:YL</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>50.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_CCC_0_GL1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.553</cell>
 <cell>50.553</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.412</cell>
 <cell>50.141</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>50.141</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain BIT_CLK</name>
<text>Info: The maximum frequency of this clock domain is limited by the period of pin CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK</text>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET CommsFPGA_top_0/BIT_CLK:Q to BIT_CLK</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CommsFPGA_top_0/byte_clk_en:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_BLK[2]</cell>
 <cell>3.391</cell>
 <cell>192.670</cell>
 <cell>7.864</cell>
 <cell>200.534</cell>
 <cell>0.189</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/empty_r:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_BLK[2]</cell>
 <cell>2.953</cell>
 <cell>193.099</cell>
 <cell>7.435</cell>
 <cell>200.534</cell>
 <cell>0.189</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_BLK[2]</cell>
 <cell>2.449</cell>
 <cell>193.599</cell>
 <cell>6.935</cell>
 <cell>200.534</cell>
 <cell>0.189</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r[8]:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[11]</cell>
 <cell>1.600</cell>
 <cell>194.469</cell>
 <cell>6.077</cell>
 <cell>200.546</cell>
 <cell>0.177</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r[0]:CLK</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[3]</cell>
 <cell>1.190</cell>
 <cell>194.511</cell>
 <cell>5.682</cell>
 <cell>200.193</cell>
 <cell>0.530</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CommsFPGA_top_0/byte_clk_en:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_BLK[2]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>200.534</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.864</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>192.670</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.375</cell>
 <cell>2.375</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.438</cell>
 <cell>2.813</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB1:An</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.685</cell>
 <cell>3.498</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>3.867</cell>
 <cell>10</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/byte_clk_en:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB1_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.606</cell>
 <cell>4.473</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/byte_clk_en:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.126</cell>
 <cell>4.599</cell>
 <cell>58</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m1:A</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/byte_clk_en</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.605</cell>
 <cell>6.204</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.244</cell>
 <cell>6.448</cell>
 <cell>26</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_11:EN</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/fifo_MEMRE</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.282</cell>
 <cell>7.730</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_11:IPENn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE_IP_EN</cell>
 <cell>+</cell>
 <cell>0.060</cell>
 <cell>7.790</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_BLK[2]</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/A_BLK_net[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.074</cell>
 <cell>7.864</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.864</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>BIT_CLK</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>200.000</cell>
 <cell>200.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1:YL</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>200.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_0:CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/BIT_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.567</cell>
 <cell>200.567</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_0:IPCLKn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE_IP_CLK</cell>
 <cell>+</cell>
 <cell>0.069</cell>
 <cell>200.636</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK</cell>
 <cell>net</cell>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/A_CLK_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.087</cell>
 <cell>200.723</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_BLK[2]</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:RAM1K18_IP</cell>
 <cell>-</cell>
 <cell>0.189</cell>
 <cell>200.534</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>200.534</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
</section>
<section>
<name>Path Set Pin to Pin</name>
<section>
<name>SET Input to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>PULLDOWN_R9</cell>
 <cell>Data_FAIL</cell>
 <cell>11.931</cell>
 <cell></cell>
 <cell>11.931</cell>
 <cell></cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: PULLDOWN_R9</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_FAIL</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>11.931</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PULLDOWN_R9</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>PULLDOWN_R9_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>PULLDOWN_R9</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>PULLDOWN_R9_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>2.643</cell>
 <cell>2.643</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>PULLDOWN_R9_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>PULLDOWN_R9_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>2.727</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>PULLDOWN_R9_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.106</cell>
 <cell>2.833</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_FAIL_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>Data_FAIL_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>5.779</cell>
 <cell>8.612</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_FAIL_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.401</cell>
 <cell>9.013</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_FAIL_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>Data_FAIL_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.056</cell>
 <cell>9.069</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_FAIL_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>2.862</cell>
 <cell>11.931</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_FAIL</cell>
 <cell>net</cell>
 <cell>Data_FAIL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>11.931</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11.931</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PULLDOWN_R9</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_FAIL</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
</section>
<section>
<name>Path Set User Sets</name>
</section>
</doc>
