$date
	Wed Mar 30 02:42:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Full_Substractor_test $end
$scope module Comb $end
$var wire 1 ! B $end
$var wire 1 " D $end
$var wire 1 # X $end
$var wire 1 $ Y $end
$var wire 1 % Z $end
$var wire 1 & D2 $end
$var wire 1 ' D1 $end
$var wire 1 ( B2 $end
$var wire 1 ) B1 $end
$scope module HS1 $end
$var wire 1 ) B $end
$var wire 1 ' D $end
$var wire 1 # X $end
$var wire 1 $ Y $end
$upscope $end
$scope module HS2 $end
$var wire 1 ( B $end
$var wire 1 & D $end
$var wire 1 ' X $end
$var wire 1 % Y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1!
1"
1&
1(
1%
#10
0(
1'
1)
0%
1$
#15
0"
0&
1%
#20
0!
1"
1&
0)
0%
0$
1#
#25
0"
0&
1%
#30
0'
0%
1$
#35
1!
1"
1&
1(
1%
#40
