
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.883648                       # Number of seconds simulated
sim_ticks                                1883647680500                       # Number of ticks simulated
final_tick                               1883647680500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  38556                       # Simulator instruction rate (inst/s)
host_op_rate                                    64586                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               11573496                       # Simulator tick rate (ticks/s)
host_mem_usage                                 649200                       # Number of bytes of host memory used
host_seconds                                162755.29                       # Real time elapsed on the host
sim_insts                                  6275264777                       # Number of instructions simulated
sim_ops                                   10511739054                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 1883647680500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            32448                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data            13440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               45888                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        32448                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          32448                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst               507                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data               210                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  717                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst               17226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data                7135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                  24361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst          17226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total             17226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst              17226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data               7135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                 24361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                          718                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        718                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   45952                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    45952                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 84                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 78                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 29                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 27                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 65                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 41                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 80                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 35                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 76                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                69                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                 5                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                 8                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                40                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                20                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                61                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                   1883647657500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    718                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      385                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      222                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       81                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       25                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          151                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     293.721854                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    182.724344                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    299.300343                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            53     35.10%     35.10% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           41     27.15%     62.25% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           14      9.27%     71.52% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           13      8.61%     80.13% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            6      3.97%     84.11% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            4      2.65%     86.75% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            6      3.97%     90.73% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            2      1.32%     92.05% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           12      7.95%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           151                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                      14257750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 27720250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     3590000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      19857.59                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 38607.59                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.00                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.00                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       558                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  77.72                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                   2623464704.04                       # Average gap between requests
system.mem_ctrl.pageHitRate                     77.72                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    649740                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    326370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2884560                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               5290170                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                319200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         13603050                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          6203040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy      452062527780                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy            452097335670                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             240.011622                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime          1883635155000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        569500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        2352000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF  1883589263250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     16154500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT        9514000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     29827250                       # Time in different power states
system.mem_ctrl_1.actEnergy                    492660                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    246675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  2241960                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          9834240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               5061030                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               1651680                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         20319360                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         14496000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy      452054202060                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy            452108545665                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             240.017574                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime          1883632275750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       3904500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        4184000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF  1883549970500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     37749000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        7316250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     44556250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1883647680500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               784684823                       # Number of BP lookups
system.cpu.branchPred.condPredicted         784684823                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              6637                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            313910801                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS               156897299                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 52                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups       313910801                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits          313910608                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              193                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          150                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1883647680500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                  1255271050                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   784539026                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           163                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            37                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1883647680500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1883647680500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   941489767                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            92                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    88                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1883647680500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3767295362                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          943487647                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                     6276297192                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   784684823                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          470807907                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                    2823695506                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   62928                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   84                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           268                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          169                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 941489718                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 14283                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples         3767215150                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.790790                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.324165                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0               1747078173     46.38%     46.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                294129625      7.81%     54.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                333363537      8.85%     63.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 78431365      2.08%     65.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 78451396      2.08%     67.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                235341527      6.25%     73.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 58822406      1.56%     75.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 58870781      1.56%     76.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                882726340     23.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total           3767215150                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.208289                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.665996                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                414279231                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles            2038383624                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 334567071                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles             979953760                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  31464                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts            10513194975                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  31464                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                708293290                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               196122669                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3343                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                1020497453                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles            1842266931                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts            10513064454                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    32                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents             1705072137                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   7901                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands          9885848797                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups           26518339164                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       6593317541                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups       13333258637                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps            9884592877                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1255920                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                116                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            113                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                4174574347                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads           1255319507                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           784587471                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads         784206774                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores        627217458                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                10512884754                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 362                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued               10512432792                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               425                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1146061                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1625494                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            274                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples    3767215150                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.790505                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.686692                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           295972366      7.86%      7.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           392432357     10.42%     18.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2          1176297172     31.22%     49.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           823599842     21.86%     71.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           588302206     15.62%     86.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5           215936074      5.73%     92.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            78627857      2.09%     94.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7           176427979      4.68%     99.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8            19619297      0.52%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      3767215150                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   15912     98.33%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     98.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    12      0.07%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     87      0.54%     98.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    96      0.59%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 1      0.01%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               74      0.46%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             13035      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            6433475351     61.20%     61.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    6      0.00%     61.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    30      0.00%     61.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd          2039118010     19.40%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            157265783      1.50%     82.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           157169844      1.50%     83.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead      1098019960     10.44%     94.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite      627370773      5.97%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total            10512432792                       # Type of FU issued
system.cpu.iq.rate                           2.790446                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       16182                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000002                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads        10361703545                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        3297781198                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses   3297200556                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads         14430393796                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes         7216274774                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses   7215144831                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             3297235069                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses              7215200870                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads        627368625                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       170272                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          292                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        24796                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        78662                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  31464                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  127241                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   199                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts         10512885116                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               688                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts            1255319507                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts            784587471                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                196                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      3                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   194                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          24796                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2347                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         4798                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 7145                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts           10512375314                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts            1255271037                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             57478                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                   2039810063                       # number of memory reference insts executed
system.cpu.iew.exec_branches                784592806                       # Number of branches executed
system.cpu.iew.exec_stores                  784539026                       # Number of stores executed
system.cpu.iew.exec_rate                     2.790430                       # Inst execution rate
system.cpu.iew.wb_sent                    10512356478                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                   10512345387                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                7119164705                       # num instructions producing a value
system.cpu.iew.wb_consumers               13374548583                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.790422                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.532292                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1146061                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              88                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              6670                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples   3767056457                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.790438                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.871805                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0   1099736614     29.19%     29.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    470797851     12.50%     41.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2    627553723     16.66%     58.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3    627563373     16.66%     75.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        88679      0.00%     75.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5    156920696      4.17%     79.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        57000      0.00%     79.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7    156864726      4.16%     83.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8    627473795     16.66%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total   3767056457                       # Number of insts commited each cycle
system.cpu.commit.committedInsts           6275264777                       # Number of instructions committed
system.cpu.commit.committedOps            10511739054                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                     2039658044                       # Number of memory references committed
system.cpu.commit.loads                    1255149235                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                  784548749                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                 7214891080                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                5022143754                       # Number of committed integer instructions.
system.cpu.commit.function_calls            156869865                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        12280      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu       6432973018     61.20%     61.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               5      0.00%     61.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               28      0.00%     61.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd     2039095679     19.40%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       157233778      1.50%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite      157140599      1.49%     83.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead   1097915457     10.44%     94.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite    627368210      5.97%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total       10511739054                       # Class of committed instruction
system.cpu.commit.bw_lim_events             627473795                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                  13652467777                       # The number of ROB reads
system.cpu.rob.rob_writes                 21025929076                       # The number of ROB writes
system.cpu.timesIdled                           18105                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           80212                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                  6275264777                       # Number of Instructions Simulated
system.cpu.committedOps                   10511739054                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.600340                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.600340                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.665721                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.665721                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               6592871637                       # number of integer regfile reads
system.cpu.int_regfile_writes              2355447439                       # number of integer regfile writes
system.cpu.fp_regfile_reads               13332230081                       # number of floating regfile reads
system.cpu.fp_regfile_writes               6274083730                       # number of floating regfile writes
system.cpu.cc_regfile_reads                2982163848                       # number of cc regfile reads
system.cpu.cc_regfile_writes               1255667518                       # number of cc regfile writes
system.cpu.misc_regfile_reads              3609049939                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1883647680500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           193.998278                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1412410775                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               211                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          6693889.928910                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            169500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   193.998278                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.189451                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.189451                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          211                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          194                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.206055                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2824822373                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2824822373                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1883647680500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    627902079                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       627902079                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    784508696                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      784508696                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data    1412410775                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1412410775                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data   1412410775                       # number of overall hits
system.cpu.dcache.overall_hits::total      1412410775                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          193                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           193                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          113                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          113                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          306                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            306                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          306                       # number of overall misses
system.cpu.dcache.overall_misses::total           306                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     14545000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14545000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      9589000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9589000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     24134000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     24134000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     24134000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     24134000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    627902272                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    627902272                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    784508809                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    784508809                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data   1412411081                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1412411081                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data   1412411081                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1412411081                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 75362.694301                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75362.694301                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 84858.407080                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84858.407080                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 78869.281046                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78869.281046                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 78869.281046                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78869.281046                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          149                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    74.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           91                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           91                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           95                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           95                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           95                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           95                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          102                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          102                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          109                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          109                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          211                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          211                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          211                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          211                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      8951500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8951500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      9303500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9303500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     18255000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     18255000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     18255000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     18255000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000000                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000000                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 87759.803922                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87759.803922                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 85353.211009                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85353.211009                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 86516.587678                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86516.587678                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 86516.587678                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86516.587678                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1883647680500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             85569                       # number of replacements
system.cpu.icache.tags.tagsinuse           251.997747                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           941401101                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             85822                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10969.228182                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   251.997747                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.984366                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.984366                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          253                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          207                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1883065256                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1883065256                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1883647680500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    941401101                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       941401101                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     941401101                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        941401101                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    941401101                       # number of overall hits
system.cpu.icache.overall_hits::total       941401101                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        88616                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         88616                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        88616                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          88616                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        88616                       # number of overall misses
system.cpu.icache.overall_misses::total         88616                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1176573498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1176573498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1176573498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1176573498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1176573498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1176573498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    941489717                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    941489717                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    941489717                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    941489717                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    941489717                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    941489717                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000094                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000094                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000094                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000094                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000094                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000094                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13277.212896                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13277.212896                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13277.212896                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13277.212896                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13277.212896                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13277.212896                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1094                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.578947                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2792                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2792                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         2792                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2792                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         2792                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2792                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        85824                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        85824                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        85824                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        85824                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        85824                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        85824                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1067147499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1067147499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1067147499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1067147499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1067147499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1067147499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000091                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000091                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000091                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000091                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12434.138458                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12434.138458                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12434.138458                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12434.138458                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12434.138458                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12434.138458                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests         171604                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        85572                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 1883647680500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               85924                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             85569                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                109                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               109                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          85926                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side       257215                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          422                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  257637                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      5492608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        13504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  5506112                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              86035                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000035                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.005905                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    86032    100.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                        3      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                86035                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             85802000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy           128733000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              317997                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1883647680500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    0                       # number of replacements
system.l2cache.tags.tagsinuse              663.983268                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 170884                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  717                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs               238.331939                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                71500                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   470.984974                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data   192.998294                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.114987                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.047119                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.162105                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          717                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          664                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.175049                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1373549                       # Number of tag accesses
system.l2cache.tags.data_accesses             1373549                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 1883647680500                       # Cumulative time (in ticks) in various power states
system.l2cache.ReadSharedReq_hits::cpu.inst        85315                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        85315                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            85315                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               85315                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           85315                       # number of overall hits
system.l2cache.overall_hits::total              85315                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data          109                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            109                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          509                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          102                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          611                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            509                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            211                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               720                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           509                       # number of overall misses
system.l2cache.overall_misses::cpu.data           211                       # number of overall misses
system.l2cache.overall_misses::total              720                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data      9139500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      9139500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     42601500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data      8794000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     51395500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     42601500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     17933500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     60535000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     42601500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     17933500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     60535000                       # number of overall miss cycles
system.l2cache.ReadExReq_accesses::cpu.data          109                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          109                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        85824                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data          102                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        85926                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        85824                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data          211                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           86035                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        85824                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data          211                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          86035                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.005931                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.007111                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.005931                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.008369                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.005931                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.008369                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 83848.623853                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 83848.623853                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 83696.463654                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 86215.686275                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 84117.021277                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 83696.463654                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 84992.890995                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 84076.388889                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 83696.463654                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 84992.890995                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 84076.388889                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadSharedReq_mshr_hits::cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.demand_mshr_hits::cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.ReadExReq_mshr_misses::cpu.data          109                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          109                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          509                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          101                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          610                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          509                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          210                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          719                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          509                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          210                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          719                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data      8049500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      8049500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     37531500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data      7724000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     45255500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     37531500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     15773500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     53305000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     37531500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     15773500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     53305000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.005931                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.990196                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.007099                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.005931                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.995261                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.008357                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.005931                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.995261                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.008357                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 73848.623853                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 73848.623853                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 73735.756385                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 76475.247525                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 74189.344262                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 73735.756385                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 75111.904762                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 74137.691238                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 73735.756385                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 75111.904762                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 74137.691238                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           718                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1883647680500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                608                       # Transaction distribution
system.membus.trans_dist::ReadExReq               109                       # Transaction distribution
system.membus.trans_dist::ReadExResp              109                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           609                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1435                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1435                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1435                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        45888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        45888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   45888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               718                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     718    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 718                       # Request fanout histogram
system.membus.reqLayer2.occupancy              359000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1948500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
