$date
  Sun Jan 19 14:16:22 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module reg8_tb $end
$var reg 1 ! d0 $end
$var reg 1 " d1 $end
$var reg 1 # d2 $end
$var reg 1 $ d3 $end
$var reg 1 % d4 $end
$var reg 1 & d5 $end
$var reg 1 ' d6 $end
$var reg 1 ( d7 $end
$var reg 1 ) q0 $end
$var reg 1 * q1 $end
$var reg 1 + q2 $end
$var reg 1 , q3 $end
$var reg 1 - q4 $end
$var reg 1 . q5 $end
$var reg 1 / q6 $end
$var reg 1 0 q7 $end
$var reg 1 1 clk $end
$scope module mapping $end
$var reg 1 2 d0 $end
$var reg 1 3 d1 $end
$var reg 1 4 d2 $end
$var reg 1 5 d3 $end
$var reg 1 6 d4 $end
$var reg 1 7 d5 $end
$var reg 1 8 d6 $end
$var reg 1 9 d7 $end
$var reg 1 : clk $end
$var reg 1 ; q0 $end
$var reg 1 < q1 $end
$var reg 1 = q2 $end
$var reg 1 > q3 $end
$var reg 1 ? q4 $end
$var reg 1 @ q5 $end
$var reg 1 A q6 $end
$var reg 1 B q7 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
1%
1&
1'
1(
0)
0*
0+
0,
0-
0.
0/
00
11
02
03
04
05
16
17
18
19
1:
0;
0<
0=
0>
0?
0@
0A
0B
#1000000
01
0:
#2000000
1!
1"
1#
0%
0&
0'
0(
1)
1*
1+
11
12
13
14
06
07
08
09
1:
1;
1<
1=
#3000000
01
0:
#4000000
