# FPGA_DAC_LCD_Project
SeoulTech FPGA DAC + 7Segment + LCD Experiment (E Assignment)
# FPGA DAC + 7-Segment + LCD Experiment (E Assignment)

##  Experiment Objective
ë³¸ ì‹¤í—˜ì˜ ëª©ì ì€ FPGA ë³´ë“œì™€ 8ë¹„íŠ¸ DAC(AD7302)ë¥¼ ì´ìš©í•˜ì—¬  
ë””ì§€í„¸ ì‹ í˜¸ë¥¼ ì•„ë‚ ë¡œê·¸ ì‹ í˜¸ë¡œ ë³€í™˜í•˜ê³ ,  
ë²„íŠ¼ ì…ë ¥ì— ë”°ë¼ DAC ì…ë ¥ê°’ì„ ë³€ê²½í•˜ë©°  
7-Segmentì™€ Text LCDì— í•´ë‹¹ ê°’ì„ ì‹¤ì‹œê°„ìœ¼ë¡œ í‘œì‹œí•˜ëŠ” ê²ƒì´ë‹¤.

##  Functions Implemented
- 1, 3, 4, 6, 7, 9ë²ˆ ë²„íŠ¼ì„ ì´ìš©í•œ DAC ì…ë ¥ ì¦ê°
- 7-Segmentë¥¼ í†µí•œ DAC ê°’ì˜ 10ì§„ìˆ˜ í‘œì‹œ
- Text LCDì— `"DAC IN = XX"` ì¶œë ¥
- DAC ì¶œë ¥ ì „ì••ì˜ ì‹¤ì‹œê°„ ë³€í™” í™•ì¸

##  Files in this Repository
| File | Description |
|------|--------------|
| `DAC_7SEG_LCD_XCS75.v` | Main top module |
| `seg7_decoder.v` | 7-Segment decoder |
| `lcd_display.v` | LCD display controller |
| `oneshot_universal.v` | One-shot trigger for button |
| `DAC_LCD_top.xdc` | FPGA pin constraint file |
| `result_report.pdf` | Experiment report |
| `photo1.png`, `photo2.png` | Hardware test results |

## ğŸ§  Notes
- Board: XCS75FGGA484-1 (SeoulTech FPGA Board)  
- DAC: AD7302  
- Tool: Vivado 2025.1  
- Language: Verilog HDL  

