{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 4245, "design__instance__area": 27737.9, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 39, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.003035289468243718, "power__switching__total": 0.0029309347737580538, "power__leakage__total": 2.7539305946788772e-08, "power__total": 0.005966251716017723, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.46004459877038356, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.45960894724319956, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.31336667481200314, "timing__setup__ws__corner:nom_tt_025C_1v80": 11.409714385126831, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.313367, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 14.99165, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 14, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 39, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.6131449965744068, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.6108477230268811, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8861718276680686, "timing__setup__ws__corner:nom_ss_100C_1v60": 6.980367592633404, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.886172, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 8.919626, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 39, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.3937665305274148, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.3939568782703702, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.10732059988904431, "timing__setup__ws__corner:nom_ff_n40C_1v95": 13.152558525685954, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.107321, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 16.841797, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 35, "design__max_fanout_violation__count": 39, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.3886310550038919, "clock__skew__worst_setup": 0.3885180342967886, "timing__hold__ws": 0.10546919192081801, "timing__setup__ws": 6.662746098981493, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.105469, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 8.645956, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 285.625 296.345", "design__core__bbox": "5.52 10.88 279.68 282.88", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 106, "design__die__area": 84643.5, "design__core__area": 74571.5, "design__instance__count__stdcell": 4245, "design__instance__area__stdcell": 27737.9, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.371963, "design__instance__utilization__stdcell": 0.371963, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 11464290, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 97661.9, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 124, "antenna__violating__nets": 2, "antenna__violating__pins": 3, "route__antenna_violation__count": 2, "route__net": 3206, "route__net__special": 2, "route__drc_errors__iter:1": 2475, "route__wirelength__iter:1": 107463, "route__drc_errors__iter:2": 1336, "route__wirelength__iter:2": 106415, "route__drc_errors__iter:3": 1129, "route__wirelength__iter:3": 106289, "route__drc_errors__iter:4": 263, "route__wirelength__iter:4": 106139, "route__drc_errors__iter:5": 4, "route__wirelength__iter:5": 106130, "route__drc_errors__iter:6": 3, "route__wirelength__iter:6": 106126, "route__drc_errors__iter:7": 0, "route__wirelength__iter:7": 106128, "route__drc_errors": 0, "route__wirelength": 106128, "route__vias": 23383, "route__vias__singlecut": 23383, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 342.91, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 29, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 29, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 29, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 39, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.45313479251429883, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.4521583513365254, "timing__hold__ws__corner:min_tt_025C_1v80": 0.31103670519547755, "timing__setup__ws__corner:min_tt_025C_1v80": 11.588232923464886, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.311037, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 15.114885, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 29, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 5, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 39, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.6024590996601719, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.5999485522635838, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8784816456259044, "timing__setup__ws__corner:min_ss_100C_1v60": 7.318276858321882, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.878482, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 9.197999, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 29, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 39, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.3886310550038919, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.3885180342967886, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10546919192081801, "timing__setup__ws__corner:min_ff_n40C_1v95": 13.264806517542246, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.105469, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 16.930838, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 29, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 39, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.46893168453367134, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.46919203184030905, "timing__hold__ws__corner:max_tt_025C_1v80": 0.31686798526378734, "timing__setup__ws__corner:max_tt_025C_1v80": 11.239953286254694, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.316868, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 14.844803, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 29, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 35, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 39, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.6272414987167487, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.626162917017821, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8920030522252256, "timing__setup__ws__corner:max_ss_100C_1v60": 6.662746098981493, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.892003, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 8.645956, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 29, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 39, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.4019004132139192, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.402163536078197, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.10975337616055779, "timing__setup__ws__corner:max_ff_n40C_1v95": 13.046161853424133, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.109753, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 16.737854, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 29, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 29, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79863, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79979, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00136863, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00126382, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000203277, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00126382, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000209, "ir__drop__worst": 0.00137, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}