# SystemVerilog
**systemverilog for verification**

1. Implement examples from books
2. Execute on EDA Playground
3. Use Synopsys VCS 2021.09 as simulator in ch2-ch8
4. Use Mentor Questa 2021.03 as simulator in ch9-ch11 (for coverage report)
