library ieee;
use ieee.std_logic_1164.all;

package finalComponents is
    entity Datapath_RISC is
        port (
            M2,M3,M6,M7,M8,M9,M14,
            PCWr,PCTempWr,IREn,MemWr,T1En,T2En,T3En,T4En,RegWr,CEn,ZEn: in std_logic;
            M1,M4,M5,M10,M11,M12,M13,Alu_OP: in std_logic_vector(1 downto 0);
            C,Z,PE_V,comp: out std_logic;
            IRVal: out std_logic_vector(15 downto 0);
            clk: in std_logic );
    end entity;
end package;