/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	model = "Qualcomm Technologies, Inc. SDM450 + PMI8950 SOC";
	compatible = "qcom,sdm450";
	qcom,msm-id = <0x152 0x0>;
	qcom,msm-name = "SDM450";
	interrupt-parent = <0x1>;
	qcom,pmic-id = <0x10016 0x10011 0x0 0x0>;
	qcom,pmic-name = "PMI8950";

	cpus {
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x2>;
				};

				core1 {
					cpu = <0x3>;
				};

				core2 {
					cpu = <0x4>;
				};

				core3 {
					cpu = <0x5>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x6>;
				};

				core1 {
					cpu = <0x7>;
				};

				core2 {
					cpu = <0x8>;
				};

				core3 {
					cpu = <0x9>;
				};
			};
		};

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a53", "arm,armv8";
			reg = <0x0>;
			enable-method = "psci";
			efficiency = <0x400>;
			sched-energy-costs = <0xa 0xb>;
			next-level-cache = <0xc>;
			#cooling-cells = <0x2>;
			phandle = <0x2>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x2>;
				qcom,dump-size = <0x0>;
				phandle = <0xc>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x51>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x59>;
			};
		};

		cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a53", "arm,armv8";
			enable-method = "psci";
			reg = <0x1>;
			efficiency = <0x400>;
			sched-energy-costs = <0xa 0xb>;
			next-level-cache = <0xc>;
			#cooling-cells = <0x2>;
			phandle = <0x3>;

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x52>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x5a>;
			};
		};

		cpu@2 {
			device_type = "cpu";
			compatible = "arm,cortex-a53", "arm,armv8";
			enable-method = "psci";
			reg = <0x2>;
			efficiency = <0x400>;
			sched-energy-costs = <0xa 0xb>;
			next-level-cache = <0xc>;
			#cooling-cells = <0x2>;
			phandle = <0x4>;

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x53>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x5b>;
			};
		};

		cpu@3 {
			device_type = "cpu";
			compatible = "arm,cortex-a53", "arm,armv8";
			enable-method = "psci";
			reg = <0x3>;
			efficiency = <0x400>;
			sched-energy-costs = <0xa 0xb>;
			next-level-cache = <0xc>;
			#cooling-cells = <0x2>;
			phandle = <0x5>;

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x54>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x5c>;
			};
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a53", "arm,armv8";
			enable-method = "psci";
			reg = <0x100>;
			efficiency = <0x400>;
			sched-energy-costs = <0xa 0xd>;
			next-level-cache = <0xe>;
			#cooling-cells = <0x2>;
			phandle = <0x6>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x2>;
				qcom,dump-size = <0x0>;
				phandle = <0xe>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x55>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x5d>;
			};
		};

		cpu@101 {
			device_type = "cpu";
			compatible = "arm,cortex-a53", "arm,armv8";
			enable-method = "psci";
			reg = <0x101>;
			efficiency = <0x400>;
			sched-energy-costs = <0xa 0xd>;
			next-level-cache = <0xe>;
			#cooling-cells = <0x2>;
			phandle = <0x7>;

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x56>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x5e>;
			};
		};

		cpu@102 {
			device_type = "cpu";
			compatible = "arm,cortex-a53", "arm,armv8";
			enable-method = "psci";
			reg = <0x102>;
			efficiency = <0x400>;
			sched-energy-costs = <0xa 0xd>;
			next-level-cache = <0xe>;
			#cooling-cells = <0x2>;
			phandle = <0x8>;

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x57>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x5f>;
			};
		};

		cpu@103 {
			device_type = "cpu";
			compatible = "arm,cortex-a53", "arm,armv8";
			enable-method = "psci";
			reg = <0x103>;
			efficiency = <0x400>;
			sched-energy-costs = <0xa 0xd>;
			next-level-cache = <0xe>;
			#cooling-cells = <0x2>;
			phandle = <0x9>;

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x58>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x60>;
			};
		};
	};

	soc {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges = <0x0 0x0 0x0 0xffffffff>;
		compatible = "simple-bus";
		phandle = <0x191>;

		qcom,smem@86300000 {
			compatible = "qcom,smem";
			reg = <0x86300000 0x100000 0xb011008 0x4 0x60000 0x8000 0x193d000 0x8>;
			reg-names = "smem", "irq-reg-base", "aux-mem1", "smem_targ_info_reg";
			qcom,mpu-enabled;
			phandle = <0x192>;

			qcom,smd-modem {
				compatible = "qcom,smd";
				qcom,smd-edge = <0x0>;
				qcom,smd-irq-offset = <0x0>;
				qcom,smd-irq-bitmask = <0x1000>;
				interrupts = <0x0 0x19 0x1>;
				label = "modem";
				qcom,not-loadable;
			};

			qcom,smsm-modem {
				compatible = "qcom,smsm";
				qcom,smsm-edge = <0x0>;
				qcom,smsm-irq-offset = <0x0>;
				qcom,smsm-irq-bitmask = <0x2000>;
				interrupts = <0x0 0x1a 0x1>;
			};

			qcom,smd-wcnss {
				compatible = "qcom,smd";
				qcom,smd-edge = <0x6>;
				qcom,smd-irq-offset = <0x0>;
				qcom,smd-irq-bitmask = <0x20000>;
				interrupts = <0x0 0x8e 0x1>;
				label = "wcnss";
			};

			qcom,smsm-wcnss {
				compatible = "qcom,smsm";
				qcom,smsm-edge = <0x6>;
				qcom,smsm-irq-offset = <0x0>;
				qcom,smsm-irq-bitmask = <0x80000>;
				interrupts = <0x0 0x90 0x1>;
			};

			qcom,smd-adsp {
				compatible = "qcom,smd";
				qcom,smd-edge = <0x1>;
				qcom,smd-irq-offset = <0x0>;
				qcom,smd-irq-bitmask = <0x100>;
				interrupts = <0x0 0x121 0x1>;
				label = "adsp";
			};

			qcom,smsm-adsp {
				compatible = "qcom,smsm";
				qcom,smsm-edge = <0x1>;
				qcom,smsm-irq-offset = <0x0>;
				qcom,smsm-irq-bitmask = <0x200>;
				interrupts = <0x0 0x122 0x1>;
			};

			qcom,smd-rpm {
				compatible = "qcom,smd";
				qcom,smd-edge = <0xf>;
				qcom,smd-irq-offset = <0x0>;
				qcom,smd-irq-bitmask = <0x1>;
				interrupts = <0x0 0xa8 0x1>;
				label = "rpm";
				qcom,irq-no-suspend;
				qcom,not-loadable;
			};
		};

		qcom,rpm-smd {
			compatible = "qcom,rpm-smd";
			rpm-channel-name = "rpm_requests";
			rpm-channel-type = <0xf>;
			phandle = <0x193>;

			rpm-regulator-smpa1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpa";
				qcom,resource-id = <0x1>;
				qcom,regulator-type = <0x1>;
				qcom,hpm-min-load = <0x186a0>;
				status = "okay";

				regulator-s1 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8953_s1";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x180>;
					qcom,use-voltage-level;
					phandle = <0x11b>;
				};
			};

			rpm-regulator-smpa2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpa";
				qcom,resource-id = <0x2>;
				qcom,regulator-type = <0x1>;
				qcom,hpm-min-load = <0x186a0>;
				status = "okay";

				regulator-s2 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8953_s2";
					qcom,set = <0x3>;
					status = "disabled";
				};

				regulator-s2-level {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8953_s2_level";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x180>;
					qcom,use-voltage-level;
					phandle = <0x10>;
				};

				regulator-s2-floor-level {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8953_s2_floor_level";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x180>;
					qcom,use-voltage-floor-level;
					qcom,always-send-voltage;
					phandle = <0xf>;
				};

				regulator-s2-level-ao {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8953_s2_level_ao";
					qcom,set = <0x1>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x180>;
					qcom,use-voltage-level;
					phandle = <0x194>;
				};

				regulator-cx-cdev {
					compatible = "qcom,regulator-cooling-device";
					regulator-cdev-supply = <0xf>;
					regulator-levels = <0x100 0x10>;
					#cooling-cells = <0x2>;
					phandle = <0xd2>;
				};
			};

			rpm-regulator-smpa3 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpa";
				qcom,resource-id = <0x3>;
				qcom,regulator-type = <0x1>;
				qcom,hpm-min-load = <0x186a0>;
				status = "okay";

				regulator-s3 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8953_s3";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x12b128>;
					regulator-max-microvolt = <0x12b128>;
					qcom,init-voltage = <0x12b128>;
					phandle = <0xab>;
				};
			};

			rpm-regulator-smpa4 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpa";
				qcom,resource-id = <0x4>;
				qcom,regulator-type = <0x1>;
				qcom,hpm-min-load = <0x186a0>;
				status = "okay";

				regulator-s4 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8953_s4";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x1cfde0>;
					regulator-max-microvolt = <0x1f47d0>;
					qcom,init-voltage = <0x1cfde0>;
					phandle = <0x110>;
				};
			};

			rpm-regulator-smpa7 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpa";
				qcom,resource-id = <0x7>;
				qcom,regulator-type = <0x1>;
				qcom,hpm-min-load = <0x186a0>;
				status = "okay";

				regulator-s7 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8953_s7";
					qcom,set = <0x3>;
					status = "disabled";
				};

				regulator-s7-level {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8953_s7_level";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x180>;
					qcom,init-voltage-level = <0x10>;
					qcom,use-voltage-level;
					qcom,always-send-voltage;
					phandle = <0x195>;
				};

				regulator-s7-level-ao {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8953_s7_level_ao";
					qcom,set = <0x1>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x180>;
					qcom,use-voltage-level;
					qcom,always-send-voltage;
					phandle = <0x109>;
				};

				regulator-s7-level-so {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8953_s7_level_so";
					qcom,set = <0x2>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x180>;
					qcom,init-voltage-level = <0x10>;
					qcom,use-voltage-level;
					phandle = <0x196>;
				};
			};

			rpm-regulator-ldoa1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x1>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l1 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8953_l1";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0xf4240>;
					regulator-max-microvolt = <0x10c8e0>;
					qcom,init-voltage = <0xf4240>;
					phandle = <0x197>;
				};
			};

			rpm-regulator-ldoa2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x2>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l2 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8953_l2";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0xee098>;
					regulator-max-microvolt = <0x12b128>;
					qcom,init-voltage = <0x124f80>;
					phandle = <0x198>;
				};
			};

			rpm-regulator-ldoa3 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x3>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l3 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8953_l3";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0xe1d48>;
					regulator-max-microvolt = <0xe1d48>;
					qcom,init-voltage = <0xe1d48>;
					phandle = <0xac>;
				};
			};

			rpm-regulator-ldoa5 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x5>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l5 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8953_l5";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					phandle = <0x111>;
				};
			};

			rpm-regulator-ldoa6 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x6>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l6 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8953_l6";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					phandle = <0xb1>;
				};
			};

			rpm-regulator-ldoa7 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x7>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l7 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8953_l7";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1cfde0>;
					qcom,init-voltage = <0x1b7740>;
					phandle = <0x11a>;
				};

				regulator-l7-ao {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8953_l7_ao";
					qcom,set = <0x1>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1cfde0>;
					qcom,init-voltage = <0x1b7740>;
					phandle = <0x199>;
				};
			};

			rpm-regulator-ldoa8 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x8>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l8 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8953_l8";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x2c4020>;
					regulator-max-microvolt = <0x2c4020>;
					qcom,init-voltage = <0x2c4020>;
					phandle = <0x19a>;
				};
			};

			rpm-regulator-ldoa9 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x9>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l9 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8953_l9";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-max-microvolt = <0x325aa0>;
					qcom,init-voltage = <0x2dc6c0>;
					phandle = <0x127>;
				};
			};

			rpm-regulator-ldoa10 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0xa>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l10 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8953_l10";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x2b7cd0>;
					regulator-max-microvolt = <0x2b7cd0>;
					qcom,init-voltage = <0x2b7cd0>;
					phandle = <0x19b>;
				};
			};

			rpm-regulator-ldoa11 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0xb>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l11 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8953_l11";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x2d0370>;
					regulator-max-microvolt = <0x2d0370>;
					qcom,init-voltage = <0x2d0370>;
					phandle = <0x19c>;
				};
			};

			rpm-regulator-ldoa12 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0xc>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l12 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8953_l12";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x2d0370>;
					qcom,init-voltage = <0x1b7740>;
					phandle = <0x19d>;
				};
			};

			rpm-regulator-ldoa13 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0xd>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x1388>;
				status = "okay";

				regulator-l13 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8953_l13";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x2faf08>;
					regulator-max-microvolt = <0x2faf08>;
					qcom,init-voltage = <0x2faf08>;
					phandle = <0x107>;
				};
			};

			rpm-regulator-ldoa16 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x10>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x1388>;
				status = "okay";

				regulator-l16 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8953_l16";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					phandle = <0x19e>;
				};
			};

			rpm-regulator-ldoa17 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x11>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l17 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8953_l17";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x2b7cd0>;
					regulator-max-microvolt = <0x2b7cd0>;
					qcom,init-voltage = <0x2b7cd0>;
					phandle = <0xb0>;
				};
			};

			rpm-regulator-ldoa19 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x13>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l19 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8953_l19";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x149970>;
					qcom,init-voltage = <0x124f80>;
					phandle = <0x126>;
				};
			};

			rpm-regulator-ldoa22 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x16>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l22 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8953_l22";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2b7cd0>;
					qcom,init-voltage = <0x2ab980>;
					phandle = <0x19f>;
				};
			};

			rpm-regulator-ldoa23 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x17>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l23 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8953_l23";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0xee098>;
					regulator-max-microvolt = <0x12b128>;
					qcom,init-voltage = <0xee098>;
					phandle = <0x1a0>;
				};
			};

			rpm-regulator-clk0 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "clk0";
				qcom,resource-id = <0x3>;
				qcom,regulator-type = <0x1>;
				status = "disabled";

				regulator-clk0 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "rpm_apc";
					qcom,set = <0x3>;
					status = "disabled";
				};
			};
		};

		qcom,gcc@1800000 {
			compatible = "qcom,gcc-8953";
			reg = <0x1800000 0x80000 0xa4124 0x8>;
			reg-names = "cc_base", "efuse";
			vdd_dig-supply = <0x10>;
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x11>;
		};

		ad-hoc-bus@580000 {
			compatible = "qcom,msm-bus-device";
			reg = <0x580000 0x16080 0x580000 0x16080 0x400000 0x5a000 0x500000 0x12080>;
			reg-names = "snoc-base", "snoc-mm-base", "bimc-base", "pcnoc-base";
			phandle = <0x1a1>;

			fab-bimc {
				cell-id = <0x0>;
				label = "fab-bimc";
				qcom,fab-dev;
				qcom,base-name = "bimc-base";
				qcom,bus-type = <0x2>;
				qcom,util-fact = <0x99>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0x11 0xd212feea 0x11 0x71d1a499>;
				phandle = <0x14>;
			};

			fab-pcnoc {
				cell-id = <0x1000>;
				label = "fab-pcnoc";
				qcom,fab-dev;
				qcom,base-name = "pcnoc-base";
				qcom,base-offset = <0x7000>;
				qcom,qos-off = <0x1000>;
				qcom,bus-type = <0x1>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0x11 0x2b53b688 0x11 0x9753a54f>;
				phandle = <0x16>;

				qcom,node-qos-clks {
					clock-names = "pcnoc-usb3-axi-no-rate";
					clocks = <0x11 0xf7f4b314>;
				};
			};

			fab-snoc {
				cell-id = <0x400>;
				label = "fab-snoc";
				qcom,fab-dev;
				qcom,base-name = "snoc-base";
				qcom,base-offset = <0x7000>;
				qcom,qos-off = <0x1000>;
				qcom,bus-type = <0x1>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0x11 0xe6900bb6 0x11 0x5d4683bd>;
				phandle = <0x1b>;
			};

			fab-snoc-mm {
				cell-id = <0x800>;
				label = "fab-snoc-mm";
				qcom,fab-dev;
				qcom,base-name = "snoc-mm-base";
				qcom,base-offset = <0x7000>;
				qcom,qos-off = <0x1000>;
				qcom,bus-type = <0x1>;
				qcom,util-fact = <0x99>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0x11 0xd61e5721 0x11 0x50600f1b>;
				phandle = <0x20>;
			};

			mas-apps-proc {
				cell-id = <0x1>;
				label = "mas-apps-proc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x0>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x12 0x13>;
				qcom,prio-lvl = <0x0>;
				qcom,prio-rd = <0x0>;
				qcom,prio-wr = <0x0>;
				qcom,bus-dev = <0x14>;
				qcom,mas-rpm-id = <0x0>;
				phandle = <0x1a2>;
			};

			mas-oxili {
				cell-id = <0x1a>;
				label = "mas-oxili";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x2>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x12 0x13>;
				qcom,prio-lvl = <0x0>;
				qcom,prio-rd = <0x0>;
				qcom,prio-wr = <0x0>;
				qcom,bus-dev = <0x14>;
				qcom,mas-rpm-id = <0x6>;
				phandle = <0x1a3>;
			};

			mas-snoc-bimc-0 {
				cell-id = <0x2717>;
				label = "mas-snoc-bimc-0";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x3>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x12 0x13>;
				qcom,bus-dev = <0x14>;
				qcom,mas-rpm-id = <0x3>;
				phandle = <0x4b>;
			};

			mas-snoc-bimc-2 {
				cell-id = <0x273d>;
				label = "mas-snoc-bimc-2";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x4>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x12 0x13>;
				qcom,bus-dev = <0x14>;
				qcom,mas-rpm-id = <0x6c>;
				phandle = <0x4d>;
			};

			mas-snoc-bimc-1 {
				cell-id = <0x2718>;
				label = "mas-snoc-bimc-1";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x5>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x12>;
				qcom,bus-dev = <0x14>;
				qcom,mas-rpm-id = <0x4c>;
				phandle = <0x4c>;
			};

			mas-tcu-0 {
				cell-id = <0x68>;
				label = "mas-tcu-0";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x6>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x12 0x13>;
				qcom,prio-lvl = <0x2>;
				qcom,prio-rd = <0x2>;
				qcom,bus-dev = <0x14>;
				qcom,mas-rpm-id = <0x66>;
				phandle = <0x1a4>;
			};

			mas-spdm {
				cell-id = <0x24>;
				label = "mas-spdm";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,connections = <0x15>;
				qcom,bus-dev = <0x16>;
				qcom,mas-rpm-id = <0x32>;
				phandle = <0x1a5>;
			};

			mas-blsp-1 {
				cell-id = <0x56>;
				label = "mas-blsp-1";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x17>;
				qcom,bus-dev = <0x16>;
				qcom,mas-rpm-id = <0x29>;
				phandle = <0x1a6>;
			};

			mas-blsp-2 {
				cell-id = <0x54>;
				label = "mas-blsp-2";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x17>;
				qcom,bus-dev = <0x16>;
				qcom,mas-rpm-id = <0x27>;
				phandle = <0x1a7>;
			};

			mas-usb3 {
				cell-id = <0x3d>;
				label = "mas-usb3";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0xb>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x18>;
				qcom,prio1 = <0x1>;
				qcom,prio0 = <0x1>;
				qcom,bus-dev = <0x16>;
				qcom,mas-rpm-id = <0x20>;
				phandle = <0x1a8>;
			};

			mas-crypto {
				cell-id = <0x37>;
				label = "mas-crypto";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x0>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x18>;
				qcom,prio1 = <0x1>;
				qcom,prio0 = <0x1>;
				qcom,bus-dev = <0x16>;
				qcom,mas-rpm-id = <0x17>;
				phandle = <0xa4>;
			};

			mas-sdcc-1 {
				cell-id = <0x4e>;
				label = "mas-sdcc-1";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x7>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x18>;
				qcom,bus-dev = <0x16>;
				qcom,mas-rpm-id = <0x21>;
				phandle = <0x1a9>;
			};

			mas-sdcc-2 {
				cell-id = <0x51>;
				label = "mas-sdcc-2";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x8>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x18>;
				qcom,bus-dev = <0x16>;
				qcom,mas-rpm-id = <0x23>;
				phandle = <0x1aa>;
			};

			mas-snoc-pcnoc {
				cell-id = <0x2739>;
				label = "mas-snoc-pcnoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x9>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x19>;
				qcom,bus-dev = <0x16>;
				qcom,mas-rpm-id = <0x4d>;
				phandle = <0x4e>;
			};

			mas-qdss-bam {
				cell-id = <0x35>;
				label = "mas-qdss-bam";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0xb>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x1a>;
				qcom,prio1 = <0x1>;
				qcom,prio0 = <0x1>;
				qcom,bus-dev = <0x1b>;
				qcom,mas-rpm-id = <0x13>;
				phandle = <0x1ab>;
			};

			mas-bimc-snoc {
				cell-id = <0x2720>;
				label = "mas-bimc-snoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x1c 0x1d 0x1e>;
				qcom,bus-dev = <0x1b>;
				qcom,mas-rpm-id = <0x15>;
				phandle = <0x49>;
			};

			mas-jpeg {
				cell-id = <0x3e>;
				label = "mas-jpeg";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x6>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x1f>;
				qcom,bus-dev = <0x20>;
				qcom,mas-rpm-id = <0x7>;
				phandle = <0x1ac>;
			};

			mas-mdp {
				cell-id = <0x16>;
				label = "mas-mdp";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x7>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x21>;
				qcom,bus-dev = <0x20>;
				qcom,mas-rpm-id = <0x8>;
				phandle = <0x1ad>;
			};

			mas-pcnoc-snoc {
				cell-id = <0x271a>;
				label = "mas-pcnoc-snoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x5>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x1c 0x1d 0x22>;
				qcom,bus-dev = <0x1b>;
				qcom,mas-rpm-id = <0x1d>;
				qcom,blacklist = <0x23>;
				phandle = <0x4a>;
			};

			mas-venus {
				cell-id = <0x3f>;
				label = "mas-venus";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x8>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x1f>;
				qcom,bus-dev = <0x20>;
				qcom,mas-rpm-id = <0x9>;
				phandle = <0x1ae>;
			};

			mas-vfe0 {
				cell-id = <0x1d>;
				label = "mas-vfe0";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x9>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x21>;
				qcom,bus-dev = <0x20>;
				qcom,mas-rpm-id = <0xb>;
				phandle = <0x1af>;
			};

			mas-vfe1 {
				cell-id = <0x6d>;
				label = "mas-vfe1";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0xd>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x21>;
				qcom,bus-dev = <0x20>;
				qcom,mas-rpm-id = <0x85>;
				phandle = <0x1b0>;
			};

			mas-cpp {
				cell-id = <0x6a>;
				label = "mas-cpp";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0xc>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x1f>;
				qcom,bus-dev = <0x20>;
				qcom,mas-rpm-id = <0x73>;
				phandle = <0x1b1>;
			};

			mas-ipa {
				cell-id = <0x5a>;
				label = "mas-ipa";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0xe>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x1c 0x1d 0x22>;
				qcom,prio1 = <0x0>;
				qcom,prio0 = <0x0>;
				qcom,bus-dev = <0x1b>;
				qcom,mas-rpm-id = <0x3b>;
				phandle = <0x1b2>;
			};

			mas-qdss-etr {
				cell-id = <0x3c>;
				label = "mas-qdss-etr";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0xa>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x1a>;
				qcom,prio1 = <0x1>;
				qcom,prio0 = <0x1>;
				qcom,bus-dev = <0x1b>;
				qcom,mas-rpm-id = <0x1f>;
				phandle = <0x1b3>;
			};

			pcnoc-m-0 {
				cell-id = <0x271e>;
				label = "pcnoc-m-0";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x5>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x18>;
				qcom,prio1 = <0x1>;
				qcom,prio0 = <0x1>;
				qcom,bus-dev = <0x16>;
				qcom,mas-rpm-id = <0x57>;
				qcom,slv-rpm-id = <0x74>;
				phandle = <0x15>;
			};

			pcnoc-m-1 {
				cell-id = <0x271f>;
				label = "pcnoc-m-1";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x6>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x18>;
				qcom,bus-dev = <0x16>;
				qcom,mas-rpm-id = <0x58>;
				qcom,slv-rpm-id = <0x75>;
				phandle = <0x17>;
			};

			pcnoc-int-1 {
				cell-id = <0x271d>;
				label = "pcnoc-int-1";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x19 0x24>;
				qcom,bus-dev = <0x16>;
				qcom,mas-rpm-id = <0x56>;
				qcom,slv-rpm-id = <0x73>;
				phandle = <0x18>;
			};

			pcnoc-int-2 {
				cell-id = <0x2741>;
				label = "pcnoc-int-2";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x25 0x26 0x27 0x28 0x29 0x2a 0x2b 0x2c 0x2d 0x2e 0x2f>;
				qcom,bus-dev = <0x16>;
				qcom,mas-rpm-id = <0x7c>;
				qcom,slv-rpm-id = <0xb8>;
				phandle = <0x19>;
			};

			pcnoc-s-0 {
				cell-id = <0x2722>;
				label = "pcnoc-s-0";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x30 0x31>;
				qcom,bus-dev = <0x16>;
				qcom,mas-rpm-id = <0x59>;
				qcom,slv-rpm-id = <0x76>;
				phandle = <0x27>;
			};

			pcnoc-s-1 {
				cell-id = <0x2723>;
				label = "pcnoc-s-1";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x32>;
				qcom,bus-dev = <0x16>;
				qcom,mas-rpm-id = <0x5a>;
				qcom,slv-rpm-id = <0x77>;
				phandle = <0x25>;
			};

			pcnoc-s-2 {
				cell-id = <0x2724>;
				label = "pcnoc-s-2";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x33>;
				qcom,bus-dev = <0x16>;
				qcom,mas-rpm-id = <0x5b>;
				qcom,slv-rpm-id = <0x78>;
				phandle = <0x26>;
			};

			pcnoc-s-3 {
				cell-id = <0x2725>;
				label = "pcnoc-s-3";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x34 0x35 0x36 0x37 0x38>;
				qcom,bus-dev = <0x16>;
				qcom,mas-rpm-id = <0x5c>;
				qcom,slv-rpm-id = <0x79>;
				phandle = <0x2f>;
			};

			pcnoc-s-4 {
				cell-id = <0x2726>;
				label = "pcnoc-s-4";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,connections = <0x39 0x3a 0x3b>;
				qcom,bus-dev = <0x16>;
				qcom,mas-rpm-id = <0x5d>;
				qcom,slv-rpm-id = <0x7a>;
				phandle = <0x28>;
			};

			pcnoc-s-6 {
				cell-id = <0x2d1>;
				label = "pcnoc-s-6";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x3c 0x3d 0x3e>;
				qcom,bus-dev = <0x16>;
				qcom,mas-rpm-id = <0x5e>;
				qcom,slv-rpm-id = <0x7b>;
				phandle = <0x29>;
			};

			pcnoc-s-7 {
				cell-id = <0x2740>;
				label = "pcnoc-s-7";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x3f>;
				qcom,bus-dev = <0x16>;
				qcom,mas-rpm-id = <0x5f>;
				qcom,slv-rpm-id = <0x7c>;
				phandle = <0x2a>;
			};

			pcnoc-s-8 {
				cell-id = <0x2727>;
				label = "pcnoc-s-8";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,connections = <0x40>;
				qcom,bus-dev = <0x16>;
				qcom,mas-rpm-id = <0x60>;
				qcom,slv-rpm-id = <0x7d>;
				phandle = <0x2b>;
			};

			pcnoc-s-9 {
				cell-id = <0x2728>;
				label = "pcnoc-s-9";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,connections = <0x41>;
				qcom,bus-dev = <0x16>;
				qcom,mas-rpm-id = <0x61>;
				qcom,slv-rpm-id = <0x7e>;
				phandle = <0x2c>;
			};

			qdss-int {
				cell-id = <0x2719>;
				label = "qdss-int";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,connections = <0x1d 0x22>;
				qcom,bus-dev = <0x1b>;
				qcom,mas-rpm-id = <0x62>;
				qcom,slv-rpm-id = <0x80>;
				phandle = <0x1a>;
			};

			snoc-int-0 {
				cell-id = <0x2714>;
				label = "snoc-int-0";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,connections = <0x42 0x43 0x44>;
				qcom,bus-dev = <0x1b>;
				qcom,mas-rpm-id = <0x63>;
				qcom,slv-rpm-id = <0x82>;
				phandle = <0x1c>;
			};

			snoc-int-1 {
				cell-id = <0x2715>;
				label = "snoc-int-1";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x45 0x46 0x23>;
				qcom,bus-dev = <0x1b>;
				qcom,mas-rpm-id = <0x64>;
				qcom,slv-rpm-id = <0x83>;
				phandle = <0x1d>;
			};

			snoc-int-2 {
				cell-id = <0x2752>;
				label = "snoc-int-2";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,connections = <0x47 0x48>;
				qcom,bus-dev = <0x1b>;
				qcom,mas-rpm-id = <0x86>;
				qcom,slv-rpm-id = <0xc5>;
				phandle = <0x1e>;
			};

			slv-ebi {
				cell-id = <0x200>;
				label = "slv-ebi";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x14>;
				qcom,slv-rpm-id = <0x0>;
				phandle = <0x12>;
			};

			slv-bimc-snoc {
				cell-id = <0x2721>;
				label = "slv-bimc-snoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x14>;
				qcom,connections = <0x49>;
				qcom,slv-rpm-id = <0x2>;
				phandle = <0x13>;
			};

			slv-spdm {
				cell-id = <0x279>;
				label = "slv-spdm";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x16>;
				qcom,slv-rpm-id = <0x3c>;
				phandle = <0x31>;
			};

			slv-pdm {
				cell-id = <0x267>;
				label = "slv-pdm";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x16>;
				qcom,slv-rpm-id = <0x29>;
				phandle = <0x30>;
			};

			slv-tcsr {
				cell-id = <0x26f>;
				label = "slv-tcsr";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x16>;
				qcom,slv-rpm-id = <0x32>;
				phandle = <0x32>;
			};

			slv-snoc-cfg {
				cell-id = <0x282>;
				label = "slv-snoc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x16>;
				qcom,slv-rpm-id = <0x46>;
				phandle = <0x33>;
			};

			slv-tlmm {
				cell-id = <0x270>;
				label = "slv-tlmm";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x16>;
				qcom,slv-rpm-id = <0x33>;
				phandle = <0x34>;
			};

			slv-message-ram {
				cell-id = <0x274>;
				label = "slv-message-ram";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x16>;
				qcom,slv-rpm-id = <0x37>;
				phandle = <0x38>;
			};

			slv-blsp-1 {
				cell-id = <0x265>;
				label = "slv-blsp-1";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x16>;
				qcom,slv-rpm-id = <0x27>;
				phandle = <0x36>;
			};

			slv-blsp-2 {
				cell-id = <0x263>;
				label = "slv-blsp-2";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x16>;
				qcom,slv-rpm-id = <0x25>;
				phandle = <0x37>;
			};

			slv-prng {
				cell-id = <0x26a>;
				label = "slv-prng";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x16>;
				qcom,slv-rpm-id = <0x2c>;
				phandle = <0x35>;
			};

			slv-camera-ss-cfg {
				cell-id = <0x24d>;
				label = "slv-camera-ss-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x16>;
				qcom,slv-rpm-id = <0x3>;
				phandle = <0x39>;
			};

			slv-disp-ss-cfg {
				cell-id = <0x24e>;
				label = "slv-disp-ss-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x16>;
				qcom,slv-rpm-id = <0x4>;
				phandle = <0x3a>;
			};

			slv-venus-cfg {
				cell-id = <0x254>;
				label = "slv-venus-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x16>;
				qcom,slv-rpm-id = <0xa>;
				phandle = <0x3b>;
			};

			slv-gpu-cfg {
				cell-id = <0x256>;
				label = "slv-gpu-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x16>;
				qcom,slv-rpm-id = <0xb>;
				phandle = <0x2e>;
			};

			slv-sdcc-1 {
				cell-id = <0x25e>;
				label = "slv-sdcc-1";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x16>;
				qcom,slv-rpm-id = <0x1f>;
				phandle = <0x3e>;
			};

			slv-sdcc-2 {
				cell-id = <0x260>;
				label = "slv-sdcc-2";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x16>;
				qcom,slv-rpm-id = <0x21>;
				phandle = <0x3d>;
			};

			slv-crypto-0-cfg {
				cell-id = <0x271>;
				label = "slv-crypto-0-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x16>;
				qcom,slv-rpm-id = <0x34>;
				phandle = <0x3c>;
			};

			slv-pmic-arb {
				cell-id = <0x278>;
				label = "slv-pmic-arb";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x16>;
				qcom,slv-rpm-id = <0x3b>;
				phandle = <0x3f>;
			};

			slv-usb3 {
				cell-id = <0x247>;
				label = "slv-usb3";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x16>;
				qcom,slv-rpm-id = <0x16>;
				phandle = <0x40>;
			};

			slv-ipa-cfg {
				cell-id = <0x2a4>;
				label = "slv-ipa-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x16>;
				qcom,slv-rpm-id = <0xb7>;
				phandle = <0x41>;
			};

			slv-tcu {
				cell-id = <0x2a0>;
				label = "slv-tcu";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x16>;
				qcom,slv-rpm-id = <0x85>;
				phandle = <0x2d>;
			};

			slv-pcnoc-snoc {
				cell-id = <0x271b>;
				label = "slv-pcnoc-snoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x16>;
				qcom,connections = <0x4a>;
				qcom,slv-rpm-id = <0x2d>;
				phandle = <0x24>;
			};

			slv-kpss-ahb {
				cell-id = <0x2a1>;
				label = "slv-kpss-ahb";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x1b>;
				qcom,slv-rpm-id = <0x14>;
				phandle = <0x44>;
			};

			slv-wcss {
				cell-id = <0x248>;
				label = "slv-wcss";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x1b>;
				qcom,slv-rpm-id = <0x17>;
				phandle = <0x43>;
			};

			slv-snoc-bimc-0 {
				cell-id = <0x2729>;
				label = "slv-snoc-bimc-0";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x20>;
				qcom,connections = <0x4b>;
				qcom,slv-rpm-id = <0x18>;
				phandle = <0x21>;
			};

			slv-snoc-bimc-1 {
				cell-id = <0x272a>;
				label = "slv-snoc-bimc-1";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1b>;
				qcom,connections = <0x4c>;
				qcom,slv-rpm-id = <0x68>;
				phandle = <0x22>;
			};

			slv-snoc-bimc-2 {
				cell-id = <0x273e>;
				label = "slv-snoc-bimc-2";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x20>;
				qcom,connections = <0x4d>;
				qcom,slv-rpm-id = <0x89>;
				phandle = <0x1f>;
			};

			slv-imem {
				cell-id = <0x249>;
				label = "slv-imem";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1b>;
				qcom,slv-rpm-id = <0x1a>;
				phandle = <0x46>;
			};

			slv-snoc-pcnoc {
				cell-id = <0x273a>;
				label = "slv-snoc-pcnoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1b>;
				qcom,connections = <0x4e>;
				qcom,slv-rpm-id = <0x1c>;
				phandle = <0x23>;
			};

			slv-qdss-stm {
				cell-id = <0x24c>;
				label = "slv-qdss-stm";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x1b>;
				qcom,slv-rpm-id = <0x1e>;
				phandle = <0x45>;
			};

			slv-cats-0 {
				cell-id = <0x297>;
				label = "slv-cats-0";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x20>;
				qcom,slv-rpm-id = <0x6a>;
				phandle = <0x47>;
			};

			slv-cats-1 {
				cell-id = <0x298>;
				label = "slv-cats-1";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x1b>;
				qcom,slv-rpm-id = <0x6b>;
				phandle = <0x48>;
			};

			slv-lpass {
				cell-id = <0x20a>;
				label = "slv-lpass";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x1b>;
				qcom,slv-rpm-id = <0x15>;
				phandle = <0x42>;
			};
		};

		pinctrl@1000000 {
			compatible = "qcom,msm8953-pinctrl";
			reg = <0x1000000 0x300000>;
			reg-names = "pinctrl_regs";
			interrupts = <0x0 0xd0 0x0>;
			interrupts-extended = <0x1 0x0 0xd0 0x0>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			interrupt-parent = <0x4f>;
			#interrupt-cells = <0x2>;
			phandle = <0xe5>;

			pmx-uartconsole {

				uart_console_active {
					phandle = <0x1b4>;

					mux {
						pins = "gpio4", "gpio5";
						function = "blsp_uart2";
					};

					config {
						pins = "gpio4", "gpio5";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				uart_console_sleep {
					phandle = <0x1b5>;

					mux {
						pins = "gpio4", "gpio5";
						function = "blsp_uart2";
					};

					config {
						pins = "gpio4", "gpio5";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				uart1_console_active {
					phandle = <0x1b6>;

					mux {
						pins = "gpio20", "gpio21";
						function = "blsp_uart6";
					};

					config {
						pins = "gpio20", "gpio21";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				uart1_console_sleep {
					phandle = <0x1b7>;

					mux {
						pins = "gpio20", "gpio21";
						function = "blsp_uart6";
					};

					config {
						pins = "gpio20", "gpio21";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			cci {

				cci0_active {
					phandle = <0x137>;

					mux {
						pins = "gpio29", "gpio30";
						function = "cci_i2c";
					};

					config {
						pins = "gpio29", "gpio30";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				cci0_suspend {
					phandle = <0x139>;

					mux {
						pins = "gpio29", "gpio30";
						function = "cci_i2c";
					};

					config {
						pins = "gpio29", "gpio30";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				cci1_active {
					phandle = <0x138>;

					mux {
						pins = "gpio31", "gpio32";
						function = "cci_i2c";
					};

					config {
						pins = "gpio31", "gpio32";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				cci1_suspend {
					phandle = <0x13a>;

					mux {
						pins = "gpio31", "gpio32";
						function = "cci_i2c";
					};

					config {
						pins = "gpio31", "gpio32";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			cam_sensor_mclk0_default {
				phandle = <0x1b8>;

				mux {
					pins = "gpio26";
					function = "cam_mclk";
				};

				config {
					pins = "gpio26";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk0_sleep {
				phandle = <0x1b9>;

				mux {
					pins = "gpio26";
					function = "cam_mclk";
				};

				config {
					pins = "gpio26";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_rear_default {
				phandle = <0x1ba>;

				mux {
					pins = "gpio40", "gpio39";
					function = "gpio";
				};

				config {
					pins = "gpio40", "gpio39";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_rear_sleep {
				phandle = <0x1bb>;

				mux {
					pins = "gpio40", "gpio39";
					function = "gpio";
				};

				config {
					pins = "gpio40", "gpio39";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_ir_cut_default {
				phandle = <0x1bc>;

				mux {
					pins = "gpio38", "gpio39";
					function = "gpio";
				};

				config {
					pins = "gpio38", "gpio39";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_ir_cut_sleep {
				phandle = <0x1bd>;

				mux {
					pins = "gpio38", "gpio39";
					function = "gpio";
				};

				config {
					pins = "gpio38", "gpio39";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_rear_vdig {
				phandle = <0x1be>;

				mux {
					pins = "gpio134";
					function = "gpio";
				};

				config {
					pins = "gpio134";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_rear_vdig_sleep {
				phandle = <0x1bf>;

				mux {
					pins = "gpio134";
					function = "gpio";
				};

				config {
					pins = "gpio134";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk1_default {
				phandle = <0x1c0>;

				mux {
					pins = "gpio27";
					function = "cam_mclk";
				};

				config {
					pins = "gpio27";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk1_sleep {
				phandle = <0x1c1>;

				mux {
					pins = "gpio27";
					function = "cam_mclk";
				};

				config {
					pins = "gpio27";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_front_default {
				phandle = <0x1c2>;

				mux {
					pins = "gpio131", "gpio132";
					function = "gpio";
				};

				config {
					pins = "gpio131", "gpio132";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_front_sleep {
				phandle = <0x1c3>;

				mux {
					pins = "gpio131", "gpio132";
					function = "gpio";
				};

				config {
					pins = "gpio131", "gpio132";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk2_default {
				phandle = <0x1c4>;

				mux {
					pins = "gpio28";
					function = "cam_mclk";
				};

				config {
					pins = "gpio28";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk2_sleep {
				phandle = <0x1c5>;

				mux {
					pins = "gpio28";
					function = "cam_mclk";
				};

				config {
					pins = "gpio28";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_front1_default {
				phandle = <0x1c6>;

				mux {
					pins = "gpio129", "gpio130";
					function = "gpio";
				};

				config {
					pins = "gpio129", "gpio130";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_front1_sleep {
				phandle = <0x1c7>;

				mux {
					pins = "gpio129", "gpio130";
					function = "gpio";
				};

				config {
					pins = "gpio129", "gpio130";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			pmx_adv7533_int {
				phandle = <0x1c8>;

				adv7533_int_active {
					phandle = <0x1c9>;

					mux {
						pins = "gpio90";
						function = "gpio";
					};

					config {
						pins = "gpio90";
						drive-strength = <0x10>;
						bias-disable;
					};
				};

				adv7533_int_suspend {
					phandle = <0x1ca>;

					mux {
						pins = "gpio90";
						function = "gpio";
					};

					config {
						pins = "gpio90";
						drive-strength = <0x10>;
						bias-disable;
					};
				};
			};

			pmx_mdss {
				phandle = <0x1cb>;

				mdss_dsi_active {
					phandle = <0x1cc>;

					mux {
						pins = "gpio61", "gpio59";
						function = "gpio";
					};

					config {
						pins = "gpio61", "gpio59";
						drive-strength = <0x8>;
						bias-disable = <0x0>;
						output-high;
					};
				};

				mdss_dsi_suspend {
					phandle = <0x1cd>;

					mux {
						pins = "gpio61", "gpio59";
						function = "gpio";
					};

					config {
						pins = "gpio61", "gpio59";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				mdss_dsi_gpio {
					phandle = <0x1ce>;

					mux {
						pins = "gpio141";
						function = "gpio";
					};

					config {
						pins = "gpio141";
						drive-strength = <0x8>;
						bias-pull-down;
						output-low;
					};
				};
			};

			pmx_mdss_te {

				mdss_te_active {
					phandle = <0x1cf>;

					mux {
						pins = "gpio24";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio24";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				mdss_te_suspend {
					phandle = <0x1d0>;

					mux {
						pins = "gpio24";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio24";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			ext_amp_ctrl {
				label = "ext_amp_ctrl";

				ext_amp_ctrl_active {
					phandle = <0x1d1>;

					mux {
						pins = "gpio68";
						function = "gpio";
					};

					config {
						pins = "gpio68";
						drive-strength = <0x8>;
						bias-pull-up;
						output-high;
					};
				};

				ext_amp_ctrl_sleep {
					phandle = <0x1d2>;

					mux {
						pins = "gpio68";
						function = "gpio";
					};

					configs {
						pins = "gpio68";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			cdc_dmic0_clk_act_default {
				phandle = <0x1d3>;

				mux {
					pins = "gpio89";
					function = "dmic0_clk";
				};

				config {
					pins = "gpio89";
					drive-strength = <0x8>;
				};
			};

			cdc_dmic0_clk_sus_sleep {
				phandle = <0x1d4>;

				mux {
					pins = "gpio89";
					function = "gpio";
				};

				config {
					pins = "gpio89";
					drive-strength = <0x2>;
					bias-disable;
				};
			};

			cdc_dmic0_data_act_default {
				phandle = <0x1d5>;

				mux {
					pins = "gpio90";
					function = "dmic0_data";
				};

				config {
					pins = "gpio90";
					drive-strength = <0x8>;
				};
			};

			cdc_dmic0_data_sus_sleep {
				phandle = <0x1d6>;

				mux {
					pins = "gpio90";
					function = "gpio";
				};

				config {
					pins = "gpio90";
					drive-strength = <0x2>;
					bias-disable;
				};
			};

			sec-tlmm-lines {

				sec_tlmm_lines_act {
					phandle = <0x1d7>;

					mux {
						pins = "gpio135", "gpio136", "gpio137", "gpio138";
						function = "sec_mi2s";
					};

					config {
						pins = "gpio135", "gpio136", "gpio137", "gpio138";
						drive-strength = <0x8>;
					};
				};

				sec_tlmm_lines_sus {
					phandle = <0x1d8>;

					mux {
						pins = "gpio135", "gpio136", "gpio137", "gpio138";
						function = "sec_mi2s";
					};

					config {
						pins = "gpio135", "gpio136", "gpio137", "gpio138";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			default {
				phandle = <0xe7>;

				mux {
					pins = "gpio12", "gpio13", "gpio14", "gpio15";
					function = "blsp_uart4";
				};

				config {
					pins = "gpio12", "gpio13", "gpio14", "gpio15";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			sleep {
				phandle = <0xe6>;

				mux {
					pins = "gpio12", "gpio13", "gpio14", "gpio15";
					function = "gpio";
				};

				config {
					pins = "gpio12", "gpio13", "gpio14", "gpio15";
					drive-strength = <0x2>;
					bias-disable;
				};
			};

			blsp2_uart0_active {
				phandle = <0xea>;

				mux {
					pins = "gpio16", "gpio17", "gpio18", "gpio19";
					function = "blsp_uart5";
				};

				config {
					pins = "gpio16", "gpio17", "gpio18", "gpio19";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			blsp2_uart0_sleep {
				phandle = <0xe9>;

				mux {
					pins = "gpio16", "gpio17", "gpio18", "gpio19";
					function = "gpio";
				};

				config {
					pins = "gpio16", "gpio17", "gpio18", "gpio19";
					drive-strength = <0x2>;
					bias-disable;
				};
			};

			blsp2_uart1_active {
				phandle = <0xed>;

				mux {
					pins = "gpio20", "gpio21", "gpio22", "gpio23";
					function = "blsp_uart6";
				};

				config {
					pins = "gpio20", "gpio21", "gpio22", "gpio23";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			blsp2_uart1_sleep {
				phandle = <0xec>;

				mux {
					pins = "gpio20", "gpio21", "gpio22", "gpio23";
					function = "gpio";
				};

				config {
					pins = "gpio20", "gpio21", "gpio22", "gpio23";
					drive-strength = <0x2>;
					bias-disable;
				};
			};

			sdc1_clk_on {
				phandle = <0x1d9>;

				config {
					pins = "sdc1_clk";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sdc1_clk_off {
				phandle = <0x1da>;

				config {
					pins = "sdc1_clk";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			sdc1_cmd_on {
				phandle = <0x1db>;

				config {
					pins = "sdc1_cmd";
					bias-pull-up;
					drive-strength = <0xa>;
				};
			};

			sdc1_cmd_off {
				phandle = <0x1dc>;

				config {
					pins = "sdc1_cmd";
					num-grp-pins = <0x1>;
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			sdc1_data_on {
				phandle = <0x1dd>;

				config {
					pins = "sdc1_data";
					bias-pull-up;
					drive-strength = <0xa>;
				};
			};

			sdc1_data_off {
				phandle = <0x1de>;

				config {
					pins = "sdc1_data";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			sdc1_rclk_on {
				phandle = <0x1df>;

				config {
					pins = "sdc1_rclk";
					bias-pull-down;
				};
			};

			sdc1_rclk_off {
				phandle = <0x1e0>;

				config {
					pins = "sdc1_rclk";
					bias-pull-down;
				};
			};

			sdc2_clk_on {
				phandle = <0x1e1>;

				config {
					pins = "sdc2_clk";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			sdc2_clk_off {
				phandle = <0x1e2>;

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			sdc2_cmd_on {
				phandle = <0x1e3>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0xa>;
				};
			};

			sdc2_cmd_off {
				phandle = <0x1e4>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			sdc2_data_on {
				phandle = <0x1e5>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0xa>;
				};
			};

			sdc2_data_off {
				phandle = <0x1e6>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			cd_on {
				phandle = <0x1e7>;

				mux {
					pins = "gpio133";
					function = "gpio";
				};

				config {
					pins = "gpio133";
					drive-strength = <0x2>;
					bias-pull-up;
				};
			};

			cd_off {
				phandle = <0x1e8>;

				mux {
					pins = "gpio133";
					function = "gpio";
				};

				config {
					pins = "gpio133";
					drive-strength = <0x2>;
					bias-disable;
				};
			};

			i2c_1 {

				i2c_1_active {
					phandle = <0xf6>;

					mux {
						pins = "gpio2", "gpio3";
						function = "blsp_i2c1";
					};

					config {
						pins = "gpio2", "gpio3";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				i2c_1_sleep {
					phandle = <0xf7>;

					mux {
						pins = "gpio2", "gpio3";
						function = "blsp_i2c1";
					};

					config {
						pins = "gpio2", "gpio3";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			i2c_2 {

				i2c_2_active {
					phandle = <0xf9>;

					mux {
						pins = "gpio6", "gpio7";
						function = "blsp_i2c2";
					};

					config {
						pins = "gpio6", "gpio7";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				i2c_2_sleep {
					phandle = <0xfa>;

					mux {
						pins = "gpio6", "gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio6", "gpio7";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			i2c_3 {

				i2c_3_active {
					phandle = <0xfe>;

					mux {
						pins = "gpio10", "gpio11";
						function = "blsp_i2c3";
					};

					config {
						pins = "gpio10", "gpio11";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				i2c_3_sleep {
					phandle = <0xff>;

					mux {
						pins = "gpio10", "gpio11";
						function = "gpio";
					};

					config {
						pins = "gpio10", "gpio11";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			i2c_5 {

				i2c_5_active {
					phandle = <0x100>;

					mux {
						pins = "gpio18", "gpio19";
						function = "blsp_i2c5";
					};

					config {
						pins = "gpio18", "gpio19";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				i2c_5_sleep {
					phandle = <0x101>;

					mux {
						pins = "gpio18", "gpio19";
						function = "gpio";
					};

					config {
						pins = "gpio18", "gpio19";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			nfc {

				nfc_int_active {
					phandle = <0x1e9>;

					mux {
						pins = "gpio17";
						function = "gpio";
					};

					config {
						pins = "gpio17";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				nfc_int_suspend {
					phandle = <0x1ea>;

					mux {
						pins = "gpio17";
						function = "gpio";
					};

					config {
						pins = "gpio17";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				nfc_disable_active {
					phandle = <0x1eb>;

					mux {
						pins = "gpio16", "gpio62", "gpio141";
						function = "gpio";
					};

					config {
						pins = "gpio16", "gpio62", "gpio141";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				nfc_disable_suspend {
					phandle = <0x1ec>;

					mux {
						pins = "gpio16", "gpio62", "gpio141";
						function = "gpio";
					};

					config {
						pins = "gpio16", "gpio62", "gpio141";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			wcnss_pmux_5wire {

				wcnss_default {
					phandle = <0x128>;

					wcss_wlan2 {
						pins = "gpio76";
						function = "wcss_wlan2";
					};

					wcss_wlan1 {
						pins = "gpio77";
						function = "wcss_wlan1";
					};

					wcss_wlan0 {
						pins = "gpio78";
						function = "wcss_wlan0";
					};

					wcss_wlan {
						pins = "gpio79", "gpio80";
						function = "wcss_wlan";
					};

					config {
						pins = "gpio76", "gpio77", "gpio78", "gpio79", "gpio80";
						drive-strength = <0x6>;
						bias-pull-up;
					};
				};

				wcnss_sleep {
					phandle = <0x129>;

					wcss_wlan2 {
						pins = "gpio76";
						function = "wcss_wlan2";
					};

					wcss_wlan1 {
						pins = "gpio77";
						function = "wcss_wlan1";
					};

					wcss_wlan0 {
						pins = "gpio78";
						function = "wcss_wlan0";
					};

					wcss_wlan {
						pins = "gpio79", "gpio80";
						function = "wcss_wlan";
					};

					config {
						pins = "gpio76", "gpio77", "gpio78", "gpio79", "gpio80";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			wcnss_pmux_gpio {
				phandle = <0x1ed>;

				wcnss_gpio_default {
					phandle = <0x12a>;

					mux {
						pins = "gpio76", "gpio77", "gpio78", "gpio79", "gpio80";
						function = "gpio";
					};

					config {
						pins = "gpio76", "gpio77", "gpio78", "gpio79", "gpio80";
						drive-strength = <0x6>;
						bias-pull-up;
					};
				};
			};

			wcd9xxx_intr {

				wcd_intr_default {
					phandle = <0x188>;

					mux {
						pins = "gpio73";
						function = "gpio";
					};

					config {
						pins = "gpio73";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			cdc_reset_ctrl {

				cdc_reset_sleep {
					phandle = <0x18b>;

					mux {
						pins = "gpio67";
						function = "gpio";
					};

					config {
						pins = "gpio67";
						drive-strength = <0x10>;
						bias-disable;
						output-low;
					};
				};

				cdc_reset_active {
					phandle = <0x18a>;

					mux {
						pins = "gpio67";
						function = "gpio";
					};

					config {
						pins = "gpio67";
						drive-strength = <0x10>;
						bias-pull-down;
						output-high;
					};
				};
			};

			cdc_mclk2_pin {

				cdc_mclk2_sleep {
					phandle = <0x1ee>;

					mux {
						pins = "gpio66";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio66";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				cdc_mclk2_active {
					phandle = <0x1ef>;

					mux {
						pins = "gpio66";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio66";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			cdc-pdm-2-lines {

				pdm_lines_2_on {
					phandle = <0x16f>;

					mux {
						pins = "gpio70", "gpio71", "gpio72";
						function = "cdc_pdm0";
					};

					config {
						pins = "gpio70", "gpio71", "gpio72";
						drive-strength = <0x8>;
					};
				};

				pdm_lines_2_off {
					phandle = <0x171>;

					mux {
						pins = "gpio70", "gpio71", "gpio72";
						function = "cdc_pdm0";
					};

					config {
						pins = "gpio70", "gpio71", "gpio72";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			cdc-pdm-lines {

				pdm_lines_on {
					phandle = <0x16e>;

					mux {
						pins = "gpio69", "gpio73", "gpio74";
						function = "cdc_pdm0";
					};

					config {
						pins = "gpio69", "gpio73", "gpio74";
						drive-strength = <0x8>;
					};
				};

				pdm_lines_off {
					phandle = <0x170>;

					mux {
						pins = "gpio69", "gpio73", "gpio74";
						function = "cdc_pdm0";
					};

					config {
						pins = "gpio69", "gpio73", "gpio74";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			cdc-pdm-comp-lines {

				pdm_comp_lines_on {
					phandle = <0x16c>;

					mux {
						pins = "gpio67", "gpio68";
						function = "cdc_pdm0";
					};

					config {
						pins = "gpio67", "gpio68";
						drive-strength = <0x8>;
					};
				};

				pdm_comp_lines_off {
					phandle = <0x16d>;

					mux {
						pins = "gpio67", "gpio68";
						function = "cdc_pdm0";
					};

					config {
						pins = "gpio67", "gpio68";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			cross-conn-det {

				lines_on {
					phandle = <0x16a>;

					mux {
						pins = "gpio63";
						function = "gpio";
					};

					config {
						pins = "gpio63";
						drive-strength = <0x8>;
						output-low;
						bias-pull-down;
					};
				};

				lines_off {
					phandle = <0x16b>;

					mux {
						pins = "gpio63";
						function = "gpio";
					};

					config {
						pins = "gpio63";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			wsa-vi {

				wsa_vi_on {
					phandle = <0x176>;

					mux {
						pins = "gpio94", "gpio95";
						function = "wsa_io";
					};

					config {
						pins = "gpio94", "gpio95";
						drive-strength = <0x8>;
						bias-disable;
					};
				};

				wsa_vi_off {
					phandle = <0x177>;

					mux {
						pins = "gpio94", "gpio95";
						function = "wsa_io";
					};

					config {
						pins = "gpio94", "gpio95";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			wsa_reset {

				wsa_reset_on {
					phandle = <0x17a>;

					mux {
						pins = "gpio96";
						function = "gpio";
					};

					config {
						pins = "gpio96";
						drive-strength = <0x2>;
						output-high;
					};
				};

				wsa_reset_off {
					phandle = <0x17b>;

					mux {
						pins = "gpio96";
						function = "gpio";
					};

					config {
						pins = "gpio96";
						drive-strength = <0x2>;
						output-low;
					};
				};
			};

			wsa_clk {

				wsa_clk_on {
					phandle = <0x178>;

					mux {
						pins = "gpio25";
						function = "pri_mi2s_mclk_a";
					};

					config {
						pins = "gpio25";
						drive-strength = <0x8>;
						output-high;
					};
				};

				wsa_clk_off {
					phandle = <0x179>;

					mux {
						pins = "gpio25";
						function = "pri_mi2s_mclk_a";
					};

					config {
						pins = "gpio25";
						drive-strength = <0x2>;
						output-low;
						bias-pull-down;
					};
				};
			};

			pri-tlmm-lines {

				pri_tlmm_lines_act {
					phandle = <0x172>;

					mux {
						pins = "gpio91", "gpio93";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio91", "gpio93";
						drive-strength = <0x8>;
					};
				};

				pri_tlmm_lines_sus {
					phandle = <0x174>;

					mux {
						pins = "gpio91", "gpio93";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio91", "gpio93";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			pri-tlmm-ws-lines {

				pri_tlmm_ws_act {
					phandle = <0x173>;

					mux {
						pins = "gpio92";
						function = "pri_mi2s_ws";
					};

					config {
						pins = "gpio92";
						drive-strength = <0x8>;
					};
				};

				pri_tlmm_ws_sus {
					phandle = <0x175>;

					mux {
						pins = "gpio92";
						function = "pri_mi2s_ws";
					};

					config {
						pins = "gpio92";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			spi3 {

				spi3_default {
					phandle = <0xee>;

					mux {
						pins = "gpio8", "gpio9", "gpio11";
						function = "blsp_spi3";
					};

					config {
						pins = "gpio8", "gpio9", "gpio11";
						drive-strength = <0xc>;
						bias-disable = <0x0>;
					};
				};

				spi3_sleep {
					phandle = <0xf0>;

					mux {
						pins = "gpio8", "gpio9", "gpio11";
						function = "gpio";
					};

					config {
						pins = "gpio8", "gpio9", "gpio11";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				cs0_active {
					phandle = <0xef>;

					mux {
						pins = "gpio10";
						function = "blsp_spi3";
					};

					config {
						pins = "gpio10";
						drive-strength = <0x2>;
						bias-disable = <0x0>;
					};
				};

				cs0_sleep {
					phandle = <0xf1>;

					mux {
						pins = "gpio10";
						function = "gpio";
					};

					config {
						pins = "gpio10";
						drive-strength = <0x2>;
						bias-disable = <0x0>;
					};
				};
			};

			spi6 {

				spi6_default {
					phandle = <0xf2>;

					mux {
						pins = "gpio20", "gpio21", "gpio23";
						function = "blsp_spi6";
					};

					config {
						pins = "gpio20", "gpio21", "gpio23";
						drive-strength = <0xc>;
						bias-disable = <0x0>;
					};
				};

				spi6_sleep {
					phandle = <0xf4>;

					mux {
						pins = "gpio20", "gpio21", "gpio23";
						function = "gpio";
					};

					config {
						pins = "gpio20", "gpio21", "gpio23";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				cs0_active {
					phandle = <0xf3>;

					mux {
						pins = "gpio22";
						function = "blsp_spi6";
					};

					config {
						pins = "gpio22";
						drive-strength = <0x2>;
						bias-disable = <0x0>;
					};
				};

				cs0_sleep {
					phandle = <0xf5>;

					mux {
						pins = "gpio22";
						function = "gpio";
					};

					config {
						pins = "gpio22";
						drive-strength = <0x2>;
						bias-disable = <0x0>;
					};
				};
			};

			ts_int_default {
				phandle = <0x1f0>;

				mux {
					pins = "gpio65";
					function = "gpio";
				};

				config {
					pins = "gpio65";
					drive-strength = <0x10>;
					input-enable;
					bias-disable;
				};
			};

			ts_int_output_high {
				phandle = <0x1f1>;

				mux {
					pins = "gpio65";
					function = "gpio";
				};

				config {
					pins = "gpio65";
					output-high;
				};
			};

			ts_int_output_low {
				phandle = <0x1f2>;

				mux {
					pins = "gpio65";
					function = "gpio";
				};

				config {
					pins = "gpio65";
					output-low;
				};
			};

			ts_int_input {
				phandle = <0x1f3>;

				mux {
					pins = "gpio65";
					function = "gpio";
				};

				config {
					pins = "gpio65";
					input-enable;
					bias-disable;
				};
			};

			ts_rst_default {
				phandle = <0x1f4>;

				mux {
					pins = "gpio64";
					function = "gpio";
				};

				config {
					pins = "gpio64";
					drive-strength = <0x10>;
					input-enable;
					bias-disable;
				};
			};

			ts_rst_output_high {
				phandle = <0x1f5>;

				mux {
					pins = "gpio64";
					function = "gpio";
				};

				config {
					pins = "gpio64";
					output-high;
				};
			};

			ts_rst_output_low {
				phandle = <0x1f6>;

				mux {
					pins = "gpio64";
					function = "gpio";
				};

				config {
					pins = "gpio64";
					output-low;
				};
			};

			ts_rst_input {
				phandle = <0x1f7>;

				mux {
					pins = "gpio64";
					function = "gpio";
				};

				config {
					pins = "gpio64";
					input-enable;
					bias-disable;
				};
			};

			pmx_ts_int_active {

				ts_int_active {
					phandle = <0x1f8>;

					mux {
						pins = "gpio65";
						function = "gpio";
					};

					config {
						pins = "gpio65";
						drive-strength = <0x8>;
						bias-pull-up;
					};
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend {
					phandle = <0x1f9>;

					mux {
						pins = "gpio65";
						function = "gpio";
					};

					config {
						pins = "gpio65";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_reset_active {

				ts_reset_active {
					phandle = <0x1fa>;

					mux {
						pins = "gpio64";
						function = "gpio";
					};

					config {
						pins = "gpio64";
						drive-strength = <0x8>;
						bias-pull-up;
					};
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend {
					phandle = <0x1fb>;

					mux {
						pins = "gpio64";
						function = "gpio";
					};

					config {
						pins = "gpio64";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_release {

				ts_release {
					phandle = <0x1fc>;

					mux {
						pins = "gpio65", "gpio64";
						function = "gpio";
					};

					config {
						pins = "gpio65", "gpio64";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			tlmm_gpio_key {

				gpio_key_active {
					phandle = <0x1fd>;

					mux {
						pins = "gpio85";
						function = "gpio";
					};

					config {
						pins = "gpio85";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				gpio_key_suspend {
					phandle = <0x1fe>;

					mux {
						pins = "gpio85";
						function = "gpio";
					};

					config {
						pins = "gpio85";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			pmx_qdsd_clk {

				clk_sdcard {
					phandle = <0x1ff>;

					config {
						pins = "qdsd_clk";
						bias-disable;
						drive-strength = <0x10>;
					};
				};

				clk_trace {
					phandle = <0x200>;

					config {
						pins = "qdsd_clk";
						bias-pull-down;
						drive-strength = <0x2>;
					};
				};

				clk_swdtrc {
					phandle = <0x201>;

					config {
						pins = "qdsd_clk";
						bias-pull-down;
						drive-strength = <0x2>;
					};
				};

				clk_spmi {
					phandle = <0x202>;

					config {
						pins = "qdsd_clk";
						bias-pull-down;
						drive-strength = <0x2>;
					};
				};
			};

			pmx_qdsd_cmd {

				cmd_sdcard {
					phandle = <0x203>;

					config {
						pins = "qdsd_cmd";
						bias-pull-down;
						drive-strength = <0x8>;
					};
				};

				cmd_trace {
					phandle = <0x204>;

					config {
						pins = "qdsd_cmd";
						bias-pull-down;
						drive-strength = <0x2>;
					};
				};

				cmd_uart {
					phandle = <0x205>;

					config {
						pins = "qdsd_cmd";
						bias-pull-up;
						drive-strength = <0x2>;
					};
				};

				cmd_swdtrc {
					phandle = <0x206>;

					config {
						pins = "qdsd_cmd";
						bias-pull-up;
						drive-strength = <0x2>;
					};
				};

				cmd_jtag {
					phandle = <0x207>;

					config {
						pins = "qdsd_cmd";
						bias-disable;
						drive-strength = <0x8>;
					};
				};

				cmd_spmi {
					phandle = <0x208>;

					config {
						pins = "qdsd_cmd";
						bias-pull-down;
						drive-strength = <0xa>;
					};
				};
			};

			pmx_qdsd_data0 {

				data0_sdcard {
					phandle = <0x209>;

					config {
						pins = "qdsd_data0";
						bias-pull-down;
						drive-strength = <0x8>;
					};
				};

				data0_trace {
					phandle = <0x20a>;

					config {
						pins = "qdsd_data0";
						bias-pull-down;
						drive-strength = <0x8>;
					};
				};

				data0_uart {
					phandle = <0x20b>;

					config {
						pins = "qdsd_data0";
						bias-pull-down;
						drive-strength = <0x2>;
					};
				};

				data0_swdtrc {
					phandle = <0x20c>;

					config {
						pins = "qdsd_data0";
						bias-pull-down;
						drive-strength = <0x2>;
					};
				};

				data0_jtag {
					phandle = <0x20d>;

					config {
						pins = "qdsd_data0";
						bias-pull-up;
						drive-strength = <0x2>;
					};
				};

				data0_spmi {
					phandle = <0x20e>;

					config {
						pins = "qdsd_data0";
						bias-pull-down;
						drive-strength = <0x2>;
					};
				};
			};

			pmx_qdsd_data1 {

				data1_sdcard {
					phandle = <0x20f>;

					config {
						pins = "qdsd_data1";
						bias-pull-down;
						drive-strength = <0x8>;
					};
				};

				data1_trace {
					phandle = <0x210>;

					config {
						pins = "qdsd_data1";
						bias-pull-down;
						drive-strength = <0x8>;
					};
				};

				data1_uart {
					phandle = <0x211>;

					config {
						pins = "qdsd_data1";
						bias-pull-down;
						drive-strength = <0x2>;
					};
				};

				data1_swdtrc {
					phandle = <0x212>;

					config {
						pins = "qdsd_data1";
						bias-pull-down;
						drive-strength = <0x2>;
					};
				};

				data1_jtag {
					phandle = <0x213>;

					config {
						pins = "qdsd_data1";
						bias-pull-down;
						drive-strength = <0x2>;
					};
				};
			};

			pmx_qdsd_data2 {

				data2_sdcard {
					phandle = <0x214>;

					config {
						pins = "qdsd_data2";
						bias-pull-down;
						drive-strength = <0x8>;
					};
				};

				data2_trace {
					phandle = <0x215>;

					config {
						pins = "qdsd_data2";
						bias-pull-down;
						drive-strength = <0x8>;
					};
				};

				data2_uart {
					phandle = <0x216>;

					config {
						pins = "qdsd_data2";
						bias-pull-down;
						drive-strength = <0x2>;
					};
				};

				data2_swdtrc {
					phandle = <0x217>;

					config {
						pins = "qdsd_data2";
						bias-pull-down;
						drive-strength = <0x2>;
					};
				};

				data2_jtag {
					phandle = <0x218>;

					config {
						pins = "qdsd_data2";
						bias-pull-up;
						drive-strength = <0x8>;
					};
				};
			};

			pmx_qdsd_data3 {

				data3_sdcard {
					phandle = <0x219>;

					config {
						pins = "qdsd_data3";
						bias-pull-down;
						drive-strength = <0x8>;
					};
				};

				data3_trace {
					phandle = <0x21a>;

					config {
						pins = "qdsd_data3";
						bias-pull-down;
						drive-strength = <0x8>;
					};
				};

				data3_uart {
					phandle = <0x21b>;

					config {
						pins = "qdsd_data3";
						bias-pull-up;
						drive-strength = <0x2>;
					};
				};

				data3_swdtrc {
					phandle = <0x21c>;

					config {
						pins = "qdsd_data3";
						bias-pull-up;
						drive-strength = <0x2>;
					};
				};

				data3_jtag {
					phandle = <0x21d>;

					config {
						pins = "qdsd_data3";
						bias-pull-up;
						drive-strength = <0x2>;
					};
				};

				data3_spmi {
					phandle = <0x21e>;

					config {
						pins = "qdsd_data3";
						bias-pull-down;
						drive-strength = <0x8>;
					};
				};
			};

			typec_ssmux_config {
				phandle = <0x21f>;

				mux {
					pins = "gpio139";
					function = "gpio";
				};

				config {
					pins = "gpio139";
					drive-strength = <0x2>;
					bias-disable;
				};
			};

			ssusb_mode_sel {
				phandle = <0x220>;

				mux {
					pins = "gpio12";
					function = "gpio";
				};

				config {
					pins = "gpio12";
					drive-strength = <0x2>;
					bias-disable;
					input-disable;
				};
			};
		};

		sdhci@7824900 {
			compatible = "qcom,sdhci-msm";
			reg = <0x7824900 0x500 0x7824000 0x800 0x7824e00 0x200 0x119d000 0x4>;
			reg-names = "hc_mem", "core_mem", "cmdq_mem", "tlmm_mem";
			interrupts = <0x0 0x7b 0x0 0x0 0x8a 0x0>;
			interrupt-names = "hc_irq", "pwr_irq";
			sdhc-msm-crypto = <0x50>;
			qcom,bus-width = <0x8>;
			qcom,devfreq,freq-table = <0x2faf080 0xbebc200>;
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-irq-latency = <0x2 0xd5>;
			qcom,pm-qos-cpu-groups = <0xf 0xf0>;
			qcom,pm-qos-cmdq-latency-us = <0x2 0xd5 0x2 0xd5>;
			qcom,pm-qos-legacy-latency-us = <0x2 0xd5 0x2 0xd5>;
			qcom,msm-bus,name = "sdhc1";
			qcom,msm-bus,num-cases = <0x9>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x4e 0x200 0x0 0x0 0x4e 0x200 0x416 0xc80 0x4e 0x200 0xcc3e 0x27100 0x4e 0x200 0xff50 0x30d40 0x4e 0x200 0x1fe9e 0x61a80 0x4e 0x200 0x1fe9e 0x61a80 0x4e 0x200 0x3fd3e 0xc3500 0x4e 0x200 0x3fd3e 0xc3500 0x4e 0x200 0x146cc2 0x3e8000>;
			qcom,bus-bw-vectors-bps = <0x0 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xbebc200 0x17d78400 0xffffffff>;
			clocks = <0x11 0x691e0caa 0x11 0x9ad6fb96 0x11 0xfd5680a>;
			clock-names = "iface_clk", "core_clk", "ice_core_clk";
			qcom,ice-clk-rates = <0x1017df80 0x9896800>;
			qcom,large-address-bus;
			status = "disabled";
			phandle = <0x221>;
		};

		cpuss_dump {
			compatible = "qcom,cpuss-dump";
			phandle = <0x222>;

			qcom,l2_dump0 {
				qcom,dump-node = <0xc>;
				qcom,dump-id = <0xc0>;
			};

			qcom,l2_dump1 {
				qcom,dump-node = <0xe>;
				qcom,dump-id = <0xc1>;
			};

			qcom,l1_i_cache0 {
				qcom,dump-node = <0x51>;
				qcom,dump-id = <0x60>;
			};

			qcom,l1_i_cache1 {
				qcom,dump-node = <0x52>;
				qcom,dump-id = <0x61>;
			};

			qcom,l1_i_cache2 {
				qcom,dump-node = <0x53>;
				qcom,dump-id = <0x62>;
			};

			qcom,l1_i_cache3 {
				qcom,dump-node = <0x54>;
				qcom,dump-id = <0x63>;
			};

			qcom,l1_i_cache100 {
				qcom,dump-node = <0x55>;
				qcom,dump-id = <0x64>;
			};

			qcom,l1_i_cache101 {
				qcom,dump-node = <0x56>;
				qcom,dump-id = <0x65>;
			};

			qcom,l1_i_cache102 {
				qcom,dump-node = <0x57>;
				qcom,dump-id = <0x66>;
			};

			qcom,l1_i_cache103 {
				qcom,dump-node = <0x58>;
				qcom,dump-id = <0x67>;
			};

			qcom,l1_d_cache0 {
				qcom,dump-node = <0x59>;
				qcom,dump-id = <0x80>;
			};

			qcom,l1_d_cache1 {
				qcom,dump-node = <0x5a>;
				qcom,dump-id = <0x81>;
			};

			qcom,l1_d_cache2 {
				qcom,dump-node = <0x5b>;
				qcom,dump-id = <0x82>;
			};

			qcom,l1_d_cache3 {
				qcom,dump-node = <0x5c>;
				qcom,dump-id = <0x83>;
			};

			qcom,l1_d_cache100 {
				qcom,dump-node = <0x5d>;
				qcom,dump-id = <0x84>;
			};

			qcom,l1_d_cache101 {
				qcom,dump-node = <0x5e>;
				qcom,dump-id = <0x85>;
			};

			qcom,l1_d_cache102 {
				qcom,dump-node = <0x5f>;
				qcom,dump-id = <0x86>;
			};

			qcom,l1_d_cache103 {
				qcom,dump-node = <0x60>;
				qcom,dump-id = <0x87>;
			};
		};

		qcom,spm@b1d2000 {
			compatible = "qcom,spm-v2";
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			reg = <0xb1d2000 0x1000>;
			reg-names = "saw-base";
			qcom,name = "system-cci";
			qcom,saw2-ver-reg = <0xfd0>;
			qcom,saw2-cfg = <0x14>;
			qcom,saw2-spm-dly = <0x3c102800>;
			qcom,saw2-spm-ctl = <0xe>;
			qcom,saw2-avs-ctl = <0x10>;
			qcom,cpu-vctl-list = <0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
			qcom,vctl-timeout-us = <0x1f4>;
			qcom,vctl-port = <0x0>;
			qcom,phase-port = <0x1>;
			qcom,pfm-port = <0x2>;
		};

		qcom,lpm-levels {
			compatible = "qcom,lpm-levels";
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			qcom,pm-cluster@0 {
				reg = <0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				label = "system";
				qcom,psci-mode-shift = <0x8>;
				qcom,psci-mode-mask = <0xf>;

				qcom,pm-cluster-level@0 {
					reg = <0x0>;
					label = "system-active";
					qcom,psci-mode = <0x0>;
					qcom,latency-us = <0x1a7>;
					qcom,ss-power = <0x15d>;
					qcom,energy-overhead = <0x49066>;
					qcom,time-overhead = <0x2cf>;
				};

				qcom,pm-cluster-level@1 {
					reg = <0x1>;
					label = "system-wfi";
					qcom,psci-mode = <0x1>;
					qcom,latency-us = <0x1e0>;
					qcom,ss-power = <0x15c>;
					qcom,energy-overhead = <0x4ca85>;
					qcom,time-overhead = <0x2f1>;
					qcom,min-child-idx = <0x3>;
				};

				qcom,pm-cluster-level@2 {
					reg = <0x2>;
					label = "system-pc";
					qcom,psci-mode = <0x3>;
					qcom,latency-us = <0x2b13>;
					qcom,ss-power = <0x154>;
					qcom,energy-overhead = <0x96663>;
					qcom,time-overhead = <0x5d7>;
					qcom,min-child-idx = <0x3>;
					qcom,notify-rpm;
					qcom,is-reset;
					qcom,reset-level = <0x3>;
				};

				qcom,pm-cluster@0 {
					reg = <0x0>;
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					label = "pwr";
					qcom,psci-mode-shift = <0x4>;
					qcom,psci-mode-mask = <0xf>;

					qcom,pm-cluster-level@0 {
						reg = <0x0>;
						label = "pwr-l2-wfi";
						qcom,psci-mode = <0x1>;
						qcom,latency-us = <0xb4>;
						qcom,ss-power = <0x169>;
						qcom,energy-overhead = <0x1ba3f>;
						qcom,time-overhead = <0x10e>;
					};

					qcom,pm-cluster-level@1 {
						reg = <0x1>;
						label = "pwr-l2-retention";
						qcom,psci-mode = <0x3>;
						qcom,latency-us = <0xbc>;
						qcom,ss-power = <0x168>;
						qcom,energy-overhead = <0x1d9b7>;
						qcom,time-overhead = <0x133>;
						qcom,min-child-idx = <0x1>;
						qcom,reset-level = <0x1>;
					};

					qcom,pm-cluster-level@2 {
						reg = <0x2>;
						label = "pwr-l2-gdhs";
						qcom,psci-mode = <0x4>;
						qcom,latency-us = <0xd4>;
						qcom,ss-power = <0x162>;
						qcom,energy-overhead = <0x24cdc>;
						qcom,time-overhead = <0x16b>;
						qcom,min-child-idx = <0x1>;
						qcom,reset-level = <0x2>;
					};

					qcom,pm-cluster-level@3 {
						reg = <0x3>;
						label = "pwr-l2-pc";
						qcom,psci-mode = <0x5>;
						qcom,latency-us = <0x1a5>;
						qcom,ss-power = <0x15e>;
						qcom,energy-overhead = <0x43be7>;
						qcom,time-overhead = <0x2b2>;
						qcom,min-child-idx = <0x1>;
						qcom,is-reset;
						qcom,reset-level = <0x3>;
					};

					qcom,pm-cpu {
						#address-cells = <0x1>;
						#size-cells = <0x0>;
						qcom,psci-mode-shift = <0x0>;
						qcom,psci-mode-mask = <0xf>;
						qcom,use-prediction;
						qcom,cpu = <0x2 0x3 0x4 0x5>;

						qcom,pm-cpu-level@0 {
							reg = <0x0>;
							label = "wfi";
							qcom,psci-cpu-mode = <0x1>;
							qcom,latency-us = <0x1>;
							qcom,ss-power = <0x18b>;
							qcom,energy-overhead = <0x76d8>;
							qcom,time-overhead = <0x3d>;
						};

						qcom,pm-cpu-level@1 {
							reg = <0x1>;
							label = "pc";
							qcom,psci-cpu-mode = <0x3>;
							qcom,latency-us = <0xb4>;
							qcom,ss-power = <0x169>;
							qcom,energy-overhead = <0x1ba3f>;
							qcom,time-overhead = <0x10e>;
							qcom,use-broadcast-timer;
							qcom,is-reset;
							qcom,reset-level = <0x3>;
						};
					};
				};

				qcom,pm-cluster@1 {
					reg = <0x1>;
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					label = "perf";
					qcom,psci-mode-shift = <0x4>;
					qcom,psci-mode-mask = <0xf>;

					qcom,pm-cluster-level@0 {
						reg = <0x0>;
						label = "perf-l2-wfi";
						qcom,psci-mode = <0x1>;
						qcom,latency-us = <0xb3>;
						qcom,ss-power = <0x16a>;
						qcom,energy-overhead = <0x1ba5a>;
						qcom,time-overhead = <0x10c>;
					};

					qcom,pm-cluster-level@1 {
						reg = <0x1>;
						label = "perf-l2-retention";
						qcom,psci-mode = <0x3>;
						qcom,latency-us = <0xba>;
						qcom,ss-power = <0x169>;
						qcom,energy-overhead = <0x1ec1e>;
						qcom,time-overhead = <0x132>;
						qcom,min-child-idx = <0x1>;
						qcom,reset-level = <0x1>;
					};

					qcom,pm-cluster-level@2 {
						reg = <0x2>;
						label = "perf-l2-gdhs";
						qcom,psci-mode = <0x4>;
						qcom,latency-us = <0xd2>;
						qcom,ss-power = <0x163>;
						qcom,energy-overhead = <0x26050>;
						qcom,time-overhead = <0x169>;
						qcom,min-child-idx = <0x1>;
						qcom,reset-level = <0x2>;
					};

					qcom,pm-cluster-level@3 {
						reg = <0x3>;
						label = "perf-l2-pc";
						qcom,psci-mode = <0x5>;
						qcom,latency-us = <0x1a7>;
						qcom,ss-power = <0x15d>;
						qcom,energy-overhead = <0x49066>;
						qcom,time-overhead = <0x2cf>;
						qcom,min-child-idx = <0x1>;
						qcom,is-reset;
						qcom,reset-level = <0x3>;
					};

					qcom,pm-cpu {
						#address-cells = <0x1>;
						#size-cells = <0x0>;
						qcom,psci-mode-shift = <0x0>;
						qcom,psci-mode-mask = <0xf>;
						qcom,use-prediction;
						qcom,cpu = <0x6 0x7 0x8 0x9>;

						qcom,pm-cpu-level@0 {
							reg = <0x0>;
							label = "wfi";
							qcom,psci-cpu-mode = <0x1>;
							qcom,latency-us = <0x1>;
							qcom,ss-power = <0x18d>;
							qcom,energy-overhead = <0x76d8>;
							qcom,time-overhead = <0x3d>;
						};

						qcom,pm-cpu-level@1 {
							reg = <0x1>;
							label = "pc";
							qcom,psci-cpu-mode = <0x3>;
							qcom,latency-us = <0xb3>;
							qcom,ss-power = <0x16a>;
							qcom,energy-overhead = <0x1ba5a>;
							qcom,time-overhead = <0x10c>;
							qcom,use-broadcast-timer;
							qcom,is-reset;
							qcom,reset-level = <0x3>;
						};
					};
				};
			};
		};

		qcom,rpm-stats@200000 {
			compatible = "qcom,rpm-stats";
			reg = <0x200000 0x1000 0x290014 0x4 0x29001c 0x4>;
			reg-names = "phys_addr_base", "offset_addr";
		};

		qcom,rpm-master-stats@60150 {
			compatible = "qcom,rpm-master-stats";
			reg = <0x60150 0x5000>;
			qcom,masters = "APSS", "MPSS", "PRONTO", "TZ", "LPASS";
			qcom,master-stats-version = <0x2>;
			qcom,master-offset = <0x1000>;
		};

		devfreq_spdm_cpu {
			compatible = "qcom,devfreq_spdm";
			qcom,msm-bus,name = "devfreq_spdm";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x200 0x0 0x0 0x1 0x200 0x0 0x0>;
			qcom,msm-bus,active-only;
			qcom,spdm-client = <0x0>;
			clock-names = "cci_clk";
			clocks = <0x61 0x96854074>;
			qcom,bw-upstep = <0x190>;
			qcom,bw-dwnstep = <0x1068>;
			qcom,max-vote = <0x1068>;
			qcom,up-step-multp = <0x2>;
			qcom,spdm-interval = <0x1e>;
			qcom,ports = <0xb>;
			qcom,alpha-up = <0x8>;
			qcom,alpha-down = <0xf>;
			qcom,bucket-size = <0x8>;
			qcom,pl-freqs = <0x38270 0xbbfd0>;
			qcom,reject-rate = <0x1388 0x1388 0x1388 0x1388 0x1388 0x1388>;
			qcom,response-time-us = <0x1770 0x1770 0xfa0 0xfa0 0x7d0 0x7d0>;
			qcom,cci-response-time-us = <0xfa0 0xfa0 0xbb8 0xbb8 0x7d0 0x7d0>;
			qcom,max-cci-freq = <0xd4670>;
		};

		devfreq_spdm_gov {
			compatible = "qcom,gov_spdm_hyp";
			interrupt-names = "spdm-irq";
			interrupts = <0x0 0xc0 0x0>;
		};

		tmc@6028000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b961>;
			reg = <0x6028000 0x1000 0x6044000 0x15000>;
			reg-names = "tmc-base", "bam-base";
			interrupts = <0x0 0xa6 0x0>;
			interrupt-names = "byte-cntr-irq";
			arm,buffer-size = <0x100000>;
			arm,sg-enable;
			qcom,force-reg-dump;
			coresight-name = "coresight-tmc-etr";
			coresight-csr = <0x62>;
			coresight-ctis = <0x63 0x64>;
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x223>;

			port {

				endpoint {
					slave-mode;
					remote-endpoint = <0x65>;
					phandle = <0x68>;
				};
			};
		};

		tmc@6027000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b961>;
			reg = <0x6027000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etf";
			coresight-csr = <0x62>;
			arm,default-sink;
			qcom,force-reg-dump;
			coresight-ctis = <0x63 0x64>;
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x224>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {

					endpoint {
						remote-endpoint = <0x66>;
						phandle = <0x69>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x67>;
						phandle = <0x6a>;
					};
				};
			};
		};

		replicator@6026000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b909>;
			reg = <0x6026000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x225>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {

					endpoint {
						remote-endpoint = <0x68>;
						phandle = <0x65>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x69>;
						phandle = <0x66>;
					};
				};
			};
		};

		funnel@6021000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6021000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in0";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x226>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {

					endpoint {
						remote-endpoint = <0x6a>;
						phandle = <0x67>;
					};
				};

				port@1 {
					reg = <0x7>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x6b>;
						phandle = <0x90>;
					};
				};

				port@2 {
					reg = <0x6>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x6c>;
						phandle = <0x97>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x6d>;
						phandle = <0x70>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x6e>;
						phandle = <0x73>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x6f>;
						phandle = <0x77>;
					};
				};
			};
		};

		funnel@6100000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6100000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-center";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x227>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {

					endpoint {
						remote-endpoint = <0x70>;
						phandle = <0x6d>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x71>;
						phandle = <0x92>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x72>;
						phandle = <0x96>;
					};
				};
			};
		};

		funnel@6120000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6120000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-right";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x228>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {

					endpoint {
						remote-endpoint = <0x73>;
						phandle = <0x6e>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x74>;
						phandle = <0x95>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x75>;
						phandle = <0x94>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x76>;
						phandle = <0x7d>;
					};
				};
			};
		};

		funnel@6130000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6130000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-mm";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x229>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {

					endpoint {
						remote-endpoint = <0x77>;
						phandle = <0x6f>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x78>;
						phandle = <0x91>;
					};
				};

				port@2 {
					reg = <0x4>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x79>;
						phandle = <0x7c>;
					};
				};

				port@3 {
					reg = <0x5>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x7a>;
						phandle = <0x93>;
					};
				};

				port@4 {
					reg = <0x6>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x7b>;
						phandle = <0xa7>;
					};
				};
			};
		};

		funnel@6132000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6132000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-cam";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x22a>;

			port {

				endpoint {
					remote-endpoint = <0x7c>;
					phandle = <0x79>;
				};
			};
		};

		funnel@61d0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x61d0000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss1";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x22b>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {

					endpoint {
						remote-endpoint = <0x7d>;
						phandle = <0x76>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x7e>;
						phandle = <0x7f>;
					};
				};
			};
		};

		funnel@61a1000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x61a1000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss0";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x22c>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {

					endpoint {
						remote-endpoint = <0x7f>;
						phandle = <0x7e>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x80>;
						phandle = <0x88>;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x81>;
						phandle = <0x89>;
					};
				};

				port@3 {
					reg = <0x2>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x82>;
						phandle = <0x8a>;
					};
				};

				port@4 {
					reg = <0x3>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x83>;
						phandle = <0x8b>;
					};
				};

				port@5 {
					reg = <0x4>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x84>;
						phandle = <0x8c>;
					};
				};

				port@6 {
					reg = <0x5>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x85>;
						phandle = <0x8d>;
					};
				};

				port@7 {
					reg = <0x6>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x86>;
						phandle = <0x8e>;
					};
				};

				port@8 {
					reg = <0x7>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x87>;
						phandle = <0x8f>;
					};
				};
			};
		};

		etm@619c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x619c000 0x1000>;
			cpu = <0x2>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm0";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x22d>;

			port {

				endpoint {
					remote-endpoint = <0x88>;
					phandle = <0x80>;
				};
			};
		};

		etm@619d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x619d000 0x1000>;
			cpu = <0x3>;
			coresight-name = "coresight-etm1";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x22e>;

			port {

				endpoint {
					remote-endpoint = <0x89>;
					phandle = <0x81>;
				};
			};
		};

		etm@619e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x619e000 0x1000>;
			cpu = <0x4>;
			coresight-name = "coresight-etm2";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x22f>;

			port {

				endpoint {
					remote-endpoint = <0x8a>;
					phandle = <0x82>;
				};
			};
		};

		etm@619f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x619f000 0x1000>;
			cpu = <0x5>;
			coresight-name = "coresight-etm3";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x230>;

			port {

				endpoint {
					remote-endpoint = <0x8b>;
					phandle = <0x83>;
				};
			};
		};

		etm@61bc000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x61bc000 0x1000>;
			cpu = <0x6>;
			coresight-name = "coresight-etm4";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x231>;

			port {

				endpoint {
					remote-endpoint = <0x8c>;
					phandle = <0x84>;
				};
			};
		};

		etm@61bd000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x61bd000 0x1000>;
			cpu = <0x7>;
			coresight-name = "coresight-etm5";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x232>;

			port {

				endpoint {
					remote-endpoint = <0x8d>;
					phandle = <0x85>;
				};
			};
		};

		etm@61be000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x61be000 0x1000>;
			cpu = <0x8>;
			coresight-name = "coresight-etm6";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x233>;

			port {

				endpoint {
					remote-endpoint = <0x8e>;
					phandle = <0x86>;
				};
			};
		};

		etm@61bf000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x61bf000 0x1000>;
			coresight-name = "coresight-etm7";
			cpu = <0x9>;
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x234>;

			port {

				endpoint {
					remote-endpoint = <0x8f>;
					phandle = <0x87>;
				};
			};
		};

		stm@6002000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b962>;
			reg = <0x6002000 0x1000 0x9280000 0x180000>;
			reg-names = "stm-base", "stm-stimulus-base";
			coresight-name = "coresight-stm";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x235>;

			port {

				endpoint {
					remote-endpoint = <0x90>;
					phandle = <0x6b>;
				};
			};
		};

		cti@6010000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6010000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti0";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x63>;
		};

		cti@6011000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6011000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti1";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x236>;
		};

		cti@6012000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6012000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti2";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x237>;
		};

		cti@6013000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6013000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti3";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x238>;
		};

		cti@6014000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6014000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti4";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x239>;
		};

		cti@6015000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6015000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti5";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x23a>;
		};

		cti@6016000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6016000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti6";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x23b>;
		};

		cti@6017000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6017000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti7";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x23c>;
		};

		cti@6018000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6018000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti8";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x64>;
		};

		cti@6019000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6019000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti9";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x23d>;
		};

		cti@601a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti10";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x23e>;
		};

		cti@601b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti11";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x23f>;
		};

		cti@601c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601c000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti12";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x240>;
		};

		cti@601d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601d000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti13";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x241>;
		};

		cti@601e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601e000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti14";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x242>;
		};

		cti@601f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601f000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti15";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x243>;
		};

		cti@6198000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6198000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu0";
			cpu = <0x2>;
			qcom,cit-save;
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x244>;
		};

		cti@6199000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6199000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu1";
			cpu = <0x3>;
			qcom,cit-save;
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x245>;
		};

		cti@619a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x619a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu2";
			cpu = <0x4>;
			qcom,cit-save;
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x246>;
		};

		cti@619b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x619b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu3";
			cpu = <0x5>;
			qcom,cit-save;
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x247>;
		};

		cti@61b8000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x61b8000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu4";
			cpu = <0x6>;
			qcom,cit-save;
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x248>;
		};

		cti@61b9000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x61b9000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu5";
			cpu = <0x7>;
			qcom,cit-save;
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x249>;
		};

		cti@61ba000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x61ba000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu6";
			cpu = <0x8>;
			qcom,cit-save;
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x24a>;
		};

		cti@61bb000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x61bb000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu7";
			cpu = <0x9>;
			qcom,cit-save;
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x24b>;
		};

		cti@6128000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6128000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-modem-cpu0";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x24c>;
		};

		cti@6124000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6124000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-modem-cpu1";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x24d>;
		};

		cti@6134000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6134000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-video-cpu0";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x24e>;
		};

		cti@6139000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6139000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-wcn-cpu0";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x24f>;
		};

		cti@613c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x613c000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-audio-cpu0";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x250>;
		};

		cti@610c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x610c000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-rpm-cpu0";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x251>;
		};

		wcn_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-wcn-etm0";
			qcom,inst-id = <0x3>;

			port {

				endpoint {
					remote-endpoint = <0x91>;
					phandle = <0x78>;
				};
			};
		};

		rpm_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-rpm-etm0";
			qcom,inst-id = <0x4>;

			port {

				endpoint {
					remote-endpoint = <0x92>;
					phandle = <0x71>;
				};
			};
		};

		audio_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			qcom,inst-id = <0x5>;

			port {

				endpoint {
					remote-endpoint = <0x93>;
					phandle = <0x7a>;
				};
			};
		};

		modem_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			qcom,inst-id = <0xb>;

			port {

				endpoint {
					remote-endpoint = <0x94>;
					phandle = <0x75>;
				};
			};
		};

		modem_etm1 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm1";
			qcom,inst-id = <0x2>;

			port {

				endpoint {
					remote-endpoint = <0x95>;
					phandle = <0x74>;
				};
			};
		};

		csr@6001000 {
			compatible = "qcom,coresight-csr";
			reg = <0x6001000 0x1000>;
			reg-names = "csr-base";
			coresight-name = "coresight-csr";
			qcom,usb-bam-support;
			qcom,hwctrl-set-support;
			qcom,set-byte-cntr-support;
			qcom,blk-size = <0x1>;
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x62>;
		};

		dbgui@6108000 {
			compatible = "qcom,coresight-dbgui";
			reg = <0x6108000 0x1000>;
			reg-names = "dbgui-base";
			coresight-name = "coresight-dbgui";
			qcom,dbgui-addr-offset = <0x30>;
			qcom,dbgui-data-offset = <0x130>;
			qcom,dbgui-size = <0x40>;
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x252>;

			port {

				endpoint {
					remote-endpoint = <0x96>;
					phandle = <0x72>;
				};
			};
		};

		tpda@6003000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6003000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda";
			qcom,tpda-atid = <0x40>;
			qcom,cmb-elem-size = <0x0 0x20>;
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x253>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {

					endpoint {
						remote-endpoint = <0x97>;
						phandle = <0x6c>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x98>;
						phandle = <0x99>;
					};
				};
			};
		};

		tpdm@6110000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6110000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dcc";
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x254>;

			port {

				endpoint {
					remote-endpoint = <0x99>;
					phandle = <0x98>;
				};
			};
		};

		hwevent@6101000 {
			compatible = "qcom,coresight-hwevent";
			reg = <0x6101000 0x148 0x6101fb0 0x4 0x6121000 0x148 0x6121fb0 0x4 0x6131000 0x148 0x6131fb0 0x4 0x7105010 0x4 0x7885010 0x4>;
			reg-names = "center-wrapper-mux", "center-wrapper-lockaccess", "right-wrapper-mux", "right-wrapper-lockaccess", "mm-wrapper-mux", "mm-wrapper-lockaccess", "usbbam-mux", "blsp-mux";
			coresight-name = "coresight-hwevent";
			coresight-csr = <0x62>;
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "apb_pclk";
			phandle = <0x255>;
		};

		qcom,ion {
			compatible = "qcom,msm-ion";
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			qcom,ion-heap@25 {
				reg = <0x19>;
				qcom,ion-heap-type = "SYSTEM";
			};

			qcom,ion-heap@8 {
				reg = <0x8>;
				memory-region = <0x9a>;
				qcom,ion-heap-type = "SECURE_DMA";
			};

			qcom,ion-heap@27 {
				reg = <0x1b>;
				memory-region = <0x9b>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@19 {
				reg = <0x13>;
				memory-region = <0x9c>;
				qcom,ion-heap-type = "DMA";
			};
		};

		arm,smmu-kgsl@1c40000 {
			status = "ok";
			compatible = "qcom,smmu-v2";
			qcom,tz-device-id = "GPU";
			reg = <0x1c40000 0x10000>;
			#iommu-cells = <0x1>;
			#global-interrupts = <0x0>;
			interrupts = <0x0 0xe1 0x4 0x0 0xe8 0x4 0x0 0xe9 0x4 0x0 0xea 0x4>;
			qcom,dynamic;
			qcom,use-3-lvl-tables;
			qcom,enable-static-cb;
			qcom,enable-smmu-halt;
			qcom,skip-init;
			vdd-supply = <0x9d>;
			qcom,regulator-names = "vdd";
			clocks = <0x9e 0xd15c8a00 0x9e 0x3edd69ad>;
			clock-names = "gpu_ahb_clk", "gcc_bimc_gfx_clk";
			attach-impl-defs = <0x6000 0x270 0x6060 0x1055 0x6800 0x6 0x6900 0x3ff 0x6924 0x204 0x6928 0x10800 0x6930 0x400 0x6960 0xffffffff 0x6b64 0xa0000 0x6b68 0xaaab92a>;
			phandle = <0x9f>;
		};

		kgsl_iommu_test_device0 {
			status = "disabled";
			compatible = "iommu-debug-test";
			iommus = <0x9f 0x0>;
		};

		qcom,iommu@1e00000 {
			status = "okay";
			compatible = "qcom,qsmmu-v500";
			reg = <0x1e00000 0x40000 0x1ee2000 0x20>;
			reg-names = "base", "tcu-base";
			#iommu-cells = <0x2>;
			qcom,tz-device-id = "APPS";
			qcom,skip-init;
			qcom,enable-static-cb;
			qcom,use-3-lvl-tables;
			qcom,disable-atos;
			#global-interrupts = <0x0>;
			#size-cells = <0x1>;
			#address-cells = <0x1>;
			ranges;
			interrupts = <0x0 0xfd 0x4 0x0 0xfe 0x4 0x0 0xff 0x4 0x0 0x35 0x4 0x0 0x36 0x4 0x0 0x3a 0x4 0x0 0x3c 0x4 0x0 0x3d 0x4 0x0 0x4c 0x4 0x0 0x4d 0x4 0x0 0x50 0x4 0x0 0x5e 0x4 0x0 0x65 0x4 0x0 0x66 0x4 0x0 0x67 0x4 0x0 0x68 0x4 0x0 0x69 0x4 0x0 0x6a 0x4 0x0 0x6d 0x4 0x0 0x6e 0x4 0x0 0x6f 0x4 0x0 0x70 0x4 0x0 0x71 0x4 0x0 0x72 0x4 0x0 0x73 0x4 0x0 0x74 0x4 0x0 0x75 0x4 0x0 0x76 0x4 0x0 0x77 0x4 0x0 0x78 0x4 0x0 0x79 0x4 0x0 0x7a 0x4>;
			clocks = <0x11 0x75eaefa5 0x11 0x8fbc51da>;
			clock-names = "iface_clk", "core_clk";
			phandle = <0xa2>;
		};

		qcom,vidc@1d00000 {
			compatible = "qcom,msm-vidc";
			reg = <0x1d00000 0xff000 0xa4124 0x4 0xa0164 0x4>;
			reg-names = "vidc", "efuse", "efuse2";
			qcom,platform-version = <0x180000 0x13>;
			qcom,capability-version = <0x2000 0xd>;
			interrupts = <0x0 0x2c 0x0>;
			venus-supply = <0xa0>;
			venus-core0-supply = <0xa1>;
			clocks = <0x11 0xf76a02bb 0x11 0x83a7f549 0x11 0x8d778c6 0x11 0xcdf4c8f6>;
			clock-names = "core_clk", "core0_clk", "iface_clk", "bus_clk";
			qcom,clock-configs = <0x1 0x0 0x0 0x0 0x0>;
			qcom,hfi = "venus";
			qcom,hfi-version = "3xx";
			qcom,reg-presets = <0xe0020 0x5555556 0xe0024 0x5555556 0x80124 0x3>;
			qcom,qdss-presets = <0x825000 0x1000 0x826000 0x1000 0x821000 0x1000 0x802000 0x1000 0x9180000 0x1000 0x9181000 0x1000>;
			qcom,max-hw-load = <0xff000>;
			qcom,slave-side-cp;
			qcom,sw-power-collapse;
			qcom,firmware-name = "venus";
			qcom,pm-qos-latency-us = <0xd5>;
			qcom,dcvs-tbl = <0xc7380 0xc7380 0xef100 0x3f00000c 0xd0bd8 0xc876c 0xef100 0x4000004 0xc7380 0xafc80 0xcc000 0x4000004>;
			qcom,dcvs-limit = <0x7080 0x18 0x7e90 0x18>;
			qcom,allowed-clock-rates = <0x1bb75640 0x17d78400 0x15752a00 0x127a3980 0xd9fb390 0x6cfed50>;

			qcom,clock-freq-tbl {

				qcom,profile-enc {
					qcom,codec-mask = <0x55555555>;
					qcom,cycles-per-mb = <0x35f>;
					qcom,low-power-mode-factor = <0x8b20>;
				};

				qcom,profile-dec {
					qcom,codec-mask = <0xf3ffffff>;
					qcom,cycles-per-mb = <0x163>;
				};

				qcom,profile-hevcdec {
					qcom,codec-mask = <0xc000000>;
					qcom,cycles-per-mb = <0x190>;
				};
			};

			non_secure_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_ns";
				iommus = <0xa2 0x800 0x1 0xa2 0x807 0x0 0xa2 0x808 0x7 0xa2 0x810 0x1 0xa2 0x828 0x1 0xa2 0x82c 0x1 0xa2 0x821 0x10>;
				buffer-types = <0xfff>;
				virtual-addr-pool = <0x79000000 0x50000000 0xa1000000 0xc9000000>;
			};

			secure_bitstream_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_bitstream";
				iommus = <0xa2 0x900 0x0 0xa2 0x902 0x8 0xa2 0x909 0x2 0xa2 0x90e 0x0 0xa2 0x926 0x0 0xa2 0x929 0x2>;
				buffer-types = <0x241>;
				virtual-addr-pool = <0x51000000 0x28000000>;
				qcom,secure-context-bank;
			};

			secure_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_pixel";
				iommus = <0xa2 0x904 0x8 0xa2 0x910 0x0 0xa2 0x92c 0x0>;
				buffer-types = <0x106>;
				virtual-addr-pool = <0x29000000 0x28000000>;
				qcom,secure-context-bank;
			};

			secure_non_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_non_pixel";
				iommus = <0xa2 0x908 0x0 0xa2 0x905 0xa 0xa2 0x925 0x8 0xa2 0x928 0x0>;
				buffer-types = <0x480>;
				virtual-addr-pool = <0x1000000 0x28000000>;
				qcom,secure-context-bank;
			};

			venus_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x200>;
				qcom,bus-governor = "venus-ddr-gov";
				qcom,bus-range-kbps = <0x3e8 0x241648>;
			};

			arm9_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-arm9-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x200>;
				qcom,bus-governor = "performance";
				qcom,bus-range-kbps = <0x1 0x1>;
			};
		};

		venus-ddr-gov {
			compatible = "qcom,msm-vidc,governor,table";
			status = "ok";

			qcom,bus-freq-table {

				qcom,profile-enc {
					qcom,codec-mask = <0x55555555>;
					qcom,load-busfreq-tbl = <0xef100 0xfee20 0xd2f00 0xd88d8 0x77880 0xa2990 0x69780 0x8d1d0 0x3bc40 0x54790 0x34bc0 0x47888 0x1a5e0 0x24dd8 0x0 0x0>;
				};

				qcom,profile-dec {
					qcom,codec-mask = <0xffffffff>;
					qcom,load-busfreq-tbl = <0xef100 0x241648 0xd2f00 0x1e2e90 0x77880 0x1149c8 0x69780 0xf2ad0 0x3bc40 0x8d9a0 0x34bc0 0x7a508 0x1a5e0 0x3e418 0x0 0x0>;
				};

				qcom,profile-dec-ubwc {
					qcom,codec-mask = <0xffffffff>;
					qcom,ubwc-mode;
					qcom,load-busfreq-tbl = <0xef100 0x1cdea0 0xd2f00 0x17b650 0x77880 0xda818 0x69780 0xbeac8 0x3bc40 0x704e0 0x34bc0 0x497c8 0x1a5e0 0x31510 0x0 0x0>;
				};
			};
		};

		qcom,kgsl-hyp {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <0xd>;
			qcom,firmware-name = "a506_zap";
			memory-region = <0xa3>;
			qcom,mas-crypto = <0xa4>;
			clocks = <0x11 0xd390d2 0x11 0x94de4919 0x11 0xd4415c9b 0x11 0x37a21414>;
			clock-names = "scm_core_clk", "scm_iface_clk", "scm_bus_clk", "scm_core_clk_src";
			qcom,proxy-clock-names = "scm_core_clk", "scm_iface_clk", "scm_bus_clk", "scm_core_clk_src";
			qcom,scm_core_clk_src-freq = <0x4c4b400>;
			phandle = <0x256>;
		};

		qcom,kgsl-busmon {
			label = "kgsl-busmon";
			compatible = "qcom,kgsl-busmon";
			phandle = <0x257>;
		};

		qcom,gpubw {
			compatible = "qcom,devbw";
			governor = "bw_vbif";
			qcom,src-dst-ports = <0x1a 0x200>;
			qcom,active-only;
			qcom,bw-tbl = <0x0 0x64b 0x84c 0xb71 0xc96 0x1098 0x1406 0x16e3 0x1808 0x192d 0x1bc0>;
			phandle = <0xa5>;
		};

		qcom,kgsl-3d0@1c00000 {
			label = "kgsl-3d0";
			compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
			status = "ok";
			reg = <0x1c00000 0x40000>;
			reg-names = "kgsl_3d0_reg_memory";
			interrupts = <0x0 0x21 0x0>;
			interrupt-names = "kgsl_3d0_irq";
			qcom,id = <0x0>;
			qcom,chipid = <0x5000600>;
			qcom,initial-pwrlevel = <0x4>;
			qcom,idle-timeout = <0x50>;
			qcom,deep-nap-timeout = <0x64>;
			qcom,strtstp-sleepwake;
			qcom,highest-bank-bit = <0xe>;
			qcom,snapshot-size = <0x100000>;
			clocks = <0x9e 0x49a51fd9 0x9e 0xd15c8a00 0x9e 0x3edd69ad 0x9e 0x19922503 0x9e 0x1180db06 0x9e 0xae18e54d>;
			clock-names = "core_clk", "iface_clk", "mem_iface_clk", "alt_mem_iface_clk", "rbbmtimer_clk", "alwayson_clk";
			qcom,gpubw-dev = <0xa5>;
			qcom,bus-control;
			qcom,bus-width = <0x10>;
			qcom,msm-bus,name = "grp3d";
			qcom,msm-bus,num-cases = <0xb>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x200 0x0 0x0 0x1a 0x200 0x0 0x19c800 0x1a 0x200 0x0 0x21fc00 0x1a 0x200 0x0 0x2ee000 0x1a 0x200 0x0 0x339000 0x1a 0x200 0x0 0x43f800 0x1a 0x200 0x0 0x520800 0x1a 0x200 0x0 0x5dc000 0x1a 0x200 0x0 0x627000 0x1a 0x200 0x0 0x672000 0x1a 0x200 0x0 0x71ac00>;
			regulator-names = "vddcx", "vdd";
			vddcx-supply = <0x9d>;
			vdd-supply = <0xa6>;
			qcom,pm-qos-active-latency = <0xd5>;
			qcom,pm-qos-wakeup-latency = <0xd5>;
			qcom,gpu-quirk-two-pass-use-wfi;
			qcom,gpu-quirk-dp2clockgating-disable;
			qcom,gpu-quirk-lmloadkill-disable;
			qcom,enable-ca-jump;
			qcom,ca-busy-penalty = <0x2ee0>;
			qcom,ca-target-pwrlevel = <0x3>;
			#cooling-cells = <0x2>;
			phandle = <0xc6>;

			qcom,gpu-mempools {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-mempools";
				qcom,mempool-max-pages = <0x8000>;

				qcom,gpu-mempool@0 {
					reg = <0x0>;
					qcom,mempool-page-size = <0x1000>;
				};

				qcom,gpu-mempool@1 {
					reg = <0x1>;
					qcom,mempool-page-size = <0x10000>;
				};
			};

			qcom,gpu-coresights {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-coresight";

				qcom,gpu-coresight@0 {
					reg = <0x0>;
					coresight-name = "coresight-gfx";
					coresight-atid = <0x43>;

					port {

						endpoint {
							remote-endpoint = <0xa7>;
							phandle = <0x7b>;
						};
					};
				};
			};

			qcom,gpu-pwrlevels {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-pwrlevels";

				qcom,gpu-pwrlevel@0 {
					reg = <0x0>;
					qcom,gpu-freq = <0x23c34600>;
					qcom,bus-freq = <0xa>;
					qcom,bus-min = <0xa>;
					qcom,bus-max = <0xa>;
				};

				qcom,gpu-pwrlevel@1 {
					reg = <0x1>;
					qcom,gpu-freq = <0x2160ec00>;
					qcom,bus-freq = <0xa>;
					qcom,bus-min = <0x8>;
					qcom,bus-max = <0xa>;
				};

				qcom,gpu-pwrlevel@2 {
					reg = <0x2>;
					qcom,gpu-freq = <0x1e65fb80>;
					qcom,bus-freq = <0x9>;
					qcom,bus-min = <0x6>;
					qcom,bus-max = <0xa>;
				};

				qcom,gpu-pwrlevel@3 {
					reg = <0x3>;
					qcom,gpu-freq = <0x17d78400>;
					qcom,bus-freq = <0x7>;
					qcom,bus-min = <0x5>;
					qcom,bus-max = <0x8>;
				};

				qcom,gpu-pwrlevel@4 {
					reg = <0x4>;
					qcom,gpu-freq = <0x1312d000>;
					qcom,bus-freq = <0x4>;
					qcom,bus-min = <0x2>;
					qcom,bus-max = <0x6>;
				};

				qcom,gpu-pwrlevel@5 {
					reg = <0x5>;
					qcom,gpu-freq = <0xcdfe600>;
					qcom,bus-freq = <0x1>;
					qcom,bus-min = <0x1>;
					qcom,bus-max = <0x4>;
				};

				qcom,gpu-pwrlevel@6 {
					reg = <0x6>;
					qcom,gpu-freq = <0x7f1ff20>;
					qcom,bus-freq = <0x1>;
					qcom,bus-min = <0x1>;
					qcom,bus-max = <0x4>;
				};

				qcom,gpu-pwrlevel@7 {
					reg = <0x7>;
					qcom,gpu-freq = <0x124f800>;
					qcom,bus-freq = <0x0>;
					qcom,bus-min = <0x0>;
					qcom,bus-max = <0x0>;
				};
			};
		};

		qcom,kgsl-iommu@1c40000 {
			compatible = "qcom,kgsl-smmu-v2";
			reg = <0x1c40000 0x10000>;
			qcom,protect = <0x40000 0x10000>;
			qcom,micro-mmu-control = <0x6000>;
			clocks = <0x9e 0xd15c8a00 0x9e 0x3edd69ad>;
			clock-names = "gpu_ahb_clk", "gcc_bimc_gfx_clk";
			qcom,secure_align_mask = <0xfff>;
			qcom,retention;
			phandle = <0x258>;

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				label = "gfx3d_user";
				iommus = <0x9f 0x0>;
				qcom,gpu-offset = <0x48000>;
				phandle = <0x259>;
			};

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x9f 0x2>;
				memory-region = <0x9a>;
				phandle = <0x25a>;
			};
		};

		qcom,mdss_mdp@1a00000 {
			compatible = "qcom,mdss_mdp";
			reg = <0x1a00000 0x90000 0x1ab0000 0x1040>;
			reg-names = "mdp_phys", "vbif_phys";
			interrupts = <0x0 0x48 0x0>;
			vdd-supply = <0xa8>;
			qcom,msm-bus,name = "mdss_mdp";
			qcom,msm-bus,num-cases = <0x3>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x16 0x200 0x0 0x0 0x16 0x200 0x0 0x61a800 0x16 0x200 0x0 0x61a800>;
			qcom,mdss-ab-factor = <0x1 0x1>;
			qcom,mdss-ib-factor = <0x1 0x1>;
			qcom,mdss-clk-factor = <0x69 0x64>;
			qcom,max-mixer-width = <0x800>;
			qcom,max-pipe-width = <0x800>;
			qcom,mdss-vbif-qos-rt-setting = <0x1 0x2 0x2 0x2>;
			qcom,mdss-vbif-qos-nrt-setting = <0x1 0x1 0x1 0x1>;
			qcom,mdss-has-panic-ctrl;
			qcom,mdss-per-pipe-panic-luts = <0xf 0xffff 0xfffc 0xff00>;
			qcom,mdss-mdp-reg-offset = <0x1000>;
			qcom,max-bandwidth-low-kbps = <0x33e140>;
			qcom,max-bandwidth-high-kbps = <0x33e140>;
			qcom,max-bandwidth-per-pipe-kbps = <0x231860>;
			qcom,max-clk-rate = <0x17d78400>;
			qcom,mdss-default-ot-rd-limit = <0x20>;
			qcom,mdss-default-ot-wr-limit = <0x10>;
			qcom,max-bw-settings = <0x1 0x33e140 0x2 0x2f4d60>;
			qcom,mdss-pipe-vig-off = <0x5000>;
			qcom,mdss-pipe-rgb-off = <0x15000 0x17000>;
			qcom,mdss-pipe-dma-off = <0x25000>;
			qcom,mdss-pipe-cursor-off = <0x35000>;
			qcom,mdss-pipe-vig-xin-id = <0x0>;
			qcom,mdss-pipe-rgb-xin-id = <0x1 0x5>;
			qcom,mdss-pipe-dma-xin-id = <0x2>;
			qcom,mdss-pipe-cursor-xin-id = <0x7>;
			qcom,mdss-pipe-vig-clk-ctrl-offsets = <0x2ac 0x0 0x0>;
			qcom,mdss-pipe-rgb-clk-ctrl-offsets = <0x2ac 0x4 0x8 0x2b4 0x4 0x8>;
			qcom,mdss-pipe-dma-clk-ctrl-offsets = <0x2ac 0x8 0xc>;
			qcom,mdss-pipe-cursor-clk-ctrl-offsets = <0x3a8 0x10 0xf>;
			qcom,mdss-ctl-off = <0x2000 0x2200 0x2400>;
			qcom,mdss-mixer-intf-off = <0x45000 0x46000>;
			qcom,mdss-dspp-off = <0x55000>;
			qcom,mdss-wb-off = <0x65000 0x66000>;
			qcom,mdss-intf-off = <0x6b000 0x6b800 0x6c000>;
			qcom,mdss-pingpong-off = <0x71000 0x71800>;
			qcom,mdss-slave-pingpong-off = <0x73000>;
			qcom,mdss-cdm-off = <0x7a200>;
			qcom,mdss-wfd-mode = "intf";
			qcom,mdss-highest-bank-bit = <0x1>;
			qcom,mdss-has-decimation;
			qcom,mdss-has-non-scalar-rgb;
			qcom,mdss-has-rotator-downscale;
			qcom,mdss-rot-downscale-min = <0x2>;
			qcom,mdss-rot-downscale-max = <0x10>;
			qcom,mdss-idle-power-collapse-enabled;
			qcom,mdss-rot-block-size = <0x40>;
			qcom,mdss-ppb-off = <0x330>;
			qcom,mdss-has-pingpong-split;
			clocks = <0x11 0xbfb92ed3 0x11 0x668f51de 0x11 0x6dc1f8f1 0xa9 0x588460a4 0x11 0x32a09f1f>;
			clock-names = "iface_clk", "bus_clk", "core_clk_src", "core_clk", "vsync_clk";
			qcom,mdp-settings = <0x506c 0x0 0x1506c 0x0 0x1706c 0x0 0x2506c 0x0>;
			qcom,vbif-settings = <0xd0 0x10>;
			qcom,regs-dump-mdp = <0x1000 0x1454 0x2000 0x2064 0x2200 0x2264 0x2400 0x2464 0x5000 0x5150 0x5200 0x5230 0x15000 0x15150 0x17000 0x17150 0x25000 0x25150 0x35000 0x35150 0x45000 0x452bc 0x46000 0x462bc 0x55000 0x5522c 0x65000 0x652c0 0x66000 0x662c0 0x6b800 0x6ba68 0x6c000 0x6c268 0x71000 0x710d4 0x71800 0x718d4>;
			qcom,regs-dump-names-mdp = "MDP", "CTL_0", "CTL_1", "CTL_2", "VIG0_SSPP", "VIG0", "RGB0_SSPP", "RGB1_SSPP", "DMA0_SSPP", "CURSOR0_SSPP", "LAYER_0", "LAYER_1", "DSPP_0", "WB_0", "WB_2", "INTF_1", "INTF_2", "PP_0", "PP_1";
			qcom,mdss-prefill-outstanding-buffer-bytes = <0x0>;
			qcom,mdss-prefill-y-buffer-bytes = <0x0>;
			qcom,mdss-prefill-scaler-buffer-lines-bilinear = <0x2>;
			qcom,mdss-prefill-scaler-buffer-lines-caf = <0x4>;
			qcom,mdss-prefill-post-scaler-buffer-pixels = <0x800>;
			qcom,mdss-prefill-pingpong-buffer-pixels = <0x1000>;
			phandle = <0xaf>;

			qcom,mdss-pp-offsets {
				qcom,mdss-sspp-mdss-igc-lut-off = <0x2000>;
				qcom,mdss-sspp-vig-pcc-off = <0x1780>;
				qcom,mdss-sspp-rgb-pcc-off = <0x380>;
				qcom,mdss-sspp-dma-pcc-off = <0x380>;
				qcom,mdss-lm-pgc-off = <0x3c0>;
				qcom,mdss-dspp-pcc-off = <0x1700>;
				qcom,mdss-dspp-pgc-off = <0x17c0>;
			};

			qcom,mdss-reg-bus {
				qcom,msm-bus,name = "mdss_reg";
				qcom,msm-bus,num-cases = <0x4>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,vectors-KBps = <0x1 0x24e 0x0 0x0 0x1 0x24e 0x0 0x12c00 0x1 0x24e 0x0 0x27100 0x1 0x24e 0x0 0x4e200>;
			};

			qcom,mdss-hw-rt-bus {
				qcom,msm-bus,name = "mdss_hw_rt";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x16 0x200 0x0 0x0 0x16 0x200 0x0 0x3e8>;
			};

			qcom,smmu_mdp_unsec_cb {
				compatible = "qcom,smmu_mdp_unsec";
				iommus = <0xa2 0xc00 0x0>;
				phandle = <0x25b>;
			};

			qcom,smmu_mdp_sec_cb {
				compatible = "qcom,smmu_mdp_sec";
				iommus = <0xa2 0xc01 0x0>;
				phandle = <0x25c>;
			};

			qcom,mdss_fb_primary {
				cell-index = <0x0>;
				compatible = "qcom,mdss-fb";
				phandle = <0xad>;

				qcom,cont-splash-memory {
					linux,contiguous-region = <0xaa>;
				};
			};

			qcom,mdss_fb_wfd {
				cell-index = <0x1>;
				compatible = "qcom,mdss-fb";
				phandle = <0xb6>;
			};

			qcom,mdss_fb_secondary {
				cell-index = <0x2>;
				compatible = "qcom,mdss-fb";
				phandle = <0xae>;
			};
		};

		qcom,mdss_dsi@0 {
			compatible = "qcom,mdss-dsi";
			hw-config = "single_dsi";
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			gdsc-supply = <0xa8>;
			vdda-supply = <0xab>;
			vcca-supply = <0xac>;
			qcom,msm-bus,name = "mdss_dsi";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x16 0x200 0x0 0x0 0x16 0x200 0x0 0x3e8>;
			ranges = <0x1a94000 0x1a94000 0x400 0x1a94400 0x1a94400 0x588 0x193e000 0x193e000 0x30 0x1a96000 0x1a96000 0x400 0x1a96400 0x1a96400 0x588 0x193e000 0x193e000 0x30>;
			clocks = <0xa9 0x588460a4 0x11 0xbfb92ed3 0x11 0x668f51de 0xa9 0xfb32f31e 0xa9 0x585ef6d4 0xa9 0x87c1612 0xa9 0x8067c5a3>;
			clock-names = "mdp_core_clk", "iface_clk", "bus_clk", "ext_byte0_clk", "ext_byte1_clk", "ext_pixel0_clk", "ext_pixel1_clk";
			qcom,mmss-ulp-clamp-ctrl-offset = <0x20>;
			qcom,mmss-phyreset-ctrl-offset = <0x24>;
			qcom,mdss-fb-map-prim = <0xad>;
			qcom,mdss-fb-map-sec = <0xae>;
			phandle = <0x25d>;

			qcom,core-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,core-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "vdda";
					qcom,supply-min-voltage = <0x12b128>;
					qcom,supply-max-voltage = <0x12b128>;
					qcom,supply-enable-load = <0x46f0>;
					qcom,supply-disable-load = <0x1>;
				};
			};

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "vcca";
					qcom,supply-min-voltage = <0xe1d48>;
					qcom,supply-max-voltage = <0xe1d48>;
					qcom,supply-enable-load = <0x4268>;
					qcom,supply-disable-load = <0x20>;
				};
			};

			qcom,mdss_dsi_ctrl0@1a94000 {
				compatible = "qcom,mdss-dsi-ctrl";
				label = "MDSS DSI CTRL->0";
				cell-index = <0x0>;
				reg = <0x1a94000 0x400 0x1a94400 0x580 0x193e000 0x30>;
				reg-names = "dsi_ctrl", "dsi_phy", "mmss_misc_phys";
				qcom,timing-db-mode;
				qcom,mdss-mdp = <0xaf>;
				vdd-supply = <0xb0>;
				vddio-supply = <0xb1>;
				clocks = <0xa9 0x35da7862 0xa9 0xcc5c5c77 0x11 0xaec5cb25 0xa9 0x75cc885b 0xa9 0xccac1f35 0xb2 0x60e83f06 0xb2 0x792379e1 0xb2 0xbbaa30be 0xb2 0x45b3260f 0xb2 0x177c029c 0xb2 0x98ae3c92>;
				clock-names = "byte_clk", "pixel_clk", "core_clk", "byte_clk_rcg", "pixel_clk_rcg", "pll_byte_clk_mux", "pll_pixel_clk_mux", "pll_byte_clk_src", "pll_pixel_clk_src", "pll_shadow_byte_clk_src", "pll_shadow_pixel_clk_src";
				qcom,platform-strength-ctrl = [ff 06 ff 06 ff 06 ff 06 ff 00];
				qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
				qcom,platform-lane-config = <0x100f 0x100f 0x100f 0x100f 0x108f>;
				lab-supply = <0xb3>;
				ibb-supply = <0xb4>;
				phandle = <0x25e>;
			};

			qcom,mdss_dsi_ctrl1@1a96000 {
				compatible = "qcom,mdss-dsi-ctrl";
				label = "MDSS DSI CTRL->1";
				cell-index = <0x1>;
				reg = <0x1a96000 0x400 0x1a96400 0x588 0x193e000 0x30>;
				reg-names = "dsi_ctrl", "dsi_phy", "mmss_misc_phys";
				qcom,mdss-mdp = <0xaf>;
				vdd-supply = <0xb0>;
				vddio-supply = <0xb1>;
				clocks = <0xa9 0x41f97fd8 0xa9 0x9a9c430d 0x11 0x34653cc7 0xa9 0x63c2c955 0xa9 0x90f68ac 0xb5 0xb5a42b7b 0xb5 0x36458019 0xb5 0x63930a8f 0xb5 0xe4c9b56 0xb5 0xfc021ce5 0xb5 0xdcca3ffc>;
				clock-names = "byte_clk", "pixel_clk", "core_clk", "byte_clk_rcg", "pixel_clk_rcg", "pll_byte_clk_mux", "pll_pixel_clk_mux", "pll_byte_clk_src", "pll_pixel_clk_src", "pll_shadow_byte_clk_src", "pll_shadow_pixel_clk_src";
				qcom,timing-db-mode;
				qcom,platform-strength-ctrl = [ff 06 ff 06 ff 06 ff 06 ff 00];
				qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
				qcom,platform-lane-config = <0x100f 0x100f 0x100f 0x100f 0x108f>;
				lab-supply = <0xb3>;
				ibb-supply = <0xb4>;
				phandle = <0x25f>;
			};
		};

		qcom,mdss_wb_panel {
			compatible = "qcom,mdss_wb";
			qcom,mdss_pan_res = <0x280 0x280>;
			qcom,mdss_pan_bpp = <0x18>;
			qcom,mdss-fb-map = <0xb6>;
		};

		qcom,mdss_rotator {
			compatible = "qcom,mdss_rotator";
			qcom,mdss-wb-count = <0x1>;
			qcom,mdss-has-downscale;
			qcom,mdss-has-ubwc;
			qcom,msm-bus,name = "mdss_rotator";
			qcom,msm-bus,num-cases = <0x3>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x16 0x200 0x0 0x0 0x16 0x200 0x0 0x61a800 0x16 0x200 0x0 0x61a800>;
			rot-vdd-supply = <0xa8>;
			qcom,supply-names = "rot-vdd";
			qcom,mdss-has-reg-bus;
			clocks = <0x11 0xbfb92ed3 0xa9 0x5b1f675e>;
			clock-names = "iface_clk", "rot_core_clk";
			phandle = <0x260>;

			qcom,mdss-rot-reg-bus {
				qcom,msm-bus,name = "mdss_rot_reg";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,vectors-KBps = <0x1 0x24e 0x0 0x0 0x1 0x24e 0x0 0x12c00>;
			};
		};

		qcom,mdss_dsi_pll@994400 {
			compatible = "qcom,mdss_dsi_pll_8953";
			label = "MDSS DSI 0 PLL";
			cell-index = <0x0>;
			#clock-cells = <0x1>;
			reg = <0x1a94400 0x588 0x184d074 0x8 0x1a94200 0x98>;
			reg-names = "pll_base", "gdsc_base", "dynamic_pll_base";
			gdsc-supply = <0xa8>;
			clocks = <0x11 0xbfb92ed3>;
			clock-names = "iface_clk";
			clock-rate = <0x0>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			memory-region = <0xb7>;
			phandle = <0xb2>;

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_pll@996400 {
			compatible = "qcom,mdss_dsi_pll_8953";
			label = "MDSS DSI 1 PLL";
			cell-index = <0x1>;
			#clock-cells = <0x1>;
			reg = <0x1a96400 0x588 0x184d074 0x8 0x1a96200 0x98>;
			reg-names = "pll_base", "gdsc_base", "dynamic_pll_base";
			gdsc-supply = <0xa8>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			clocks = <0x11 0xbfb92ed3>;
			clock-names = "iface_clk";
			clock-rate = <0x0>;
			phandle = <0xb5>;

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		qcom,smp2p-modem@0x0b011008 {
			compatible = "qcom,smp2p";
			reg = <0xb011008 0x4>;
			qcom,remote-pid = <0x1>;
			qcom,irq-bitmask = <0x4000>;
			interrupts = <0x0 0x1b 0x1>;
		};

		qcom,smp2p-wcnss@0x0b011008 {
			compatible = "qcom,smp2p";
			reg = <0xb011008 0x4>;
			qcom,remote-pid = <0x4>;
			qcom,irq-bitmask = <0x40000>;
			interrupts = <0x0 0x8f 0x1>;
		};

		qcom,smp2p-adsp@0x0b011008 {
			compatible = "qcom,smp2p";
			reg = <0xb011008 0x4>;
			qcom,remote-pid = <0x2>;
			qcom,irq-bitmask = <0x400>;
			interrupts = <0x0 0x123 0x1>;
		};

		qcom,smp2pgpio-smp2p-15-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0xf>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0xb8>;
		};

		qcom,smp2pgpio_test_smp2p_15_in {
			compatible = "qcom,smp2pgpio_test_smp2p_15_in";
			gpios = <0xb8 0x0 0x0>;
		};

		qcom,smp2pgpio-smp2p-15-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0xf>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0xb9>;
		};

		qcom,smp2pgpio_test_smp2p_15_out {
			compatible = "qcom,smp2pgpio_test_smp2p_15_out";
			gpios = <0xb9 0x0 0x0>;
		};

		qcom,smp2pgpio-smp2p-1-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x1>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0xba>;
		};

		qcom,smp2pgpio_test_smp2p_1_in {
			compatible = "qcom,smp2pgpio_test_smp2p_1_in";
			gpios = <0xba 0x0 0x0>;
		};

		qcom,smp2pgpio-smp2p-1-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x1>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0xbb>;
		};

		qcom,smp2pgpio_test_smp2p_1_out {
			compatible = "qcom,smp2pgpio_test_smp2p_1_out";
			gpios = <0xbb 0x0 0x0>;
		};

		qcom,smp2pgpio-smp2p-4-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x4>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0xbc>;
		};

		qcom,smp2pgpio_test_smp2p_4_in {
			compatible = "qcom,smp2pgpio_test_smp2p_4_in";
			gpios = <0xbc 0x0 0x0>;
		};

		qcom,smp2pgpio-smp2p-4-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x4>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0xbd>;
		};

		qcom,smp2pgpio_test_smp2p_4_out {
			compatible = "qcom,smp2pgpio_test_smp2p_4_out";
			gpios = <0xbd 0x0 0x0>;
		};

		qcom,smp2pgpio-smp2p-2-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x2>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0xbe>;
		};

		qcom,smp2pgpio_test_smp2p_2_in {
			compatible = "qcom,smp2pgpio_test_smp2p_2_in";
			gpios = <0xbe 0x0 0x0>;
		};

		qcom,smp2pgpio-smp2p-2-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x2>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0xbf>;
		};

		qcom,smp2pgpio_test_smp2p_2_out {
			compatible = "qcom,smp2pgpio_test_smp2p_2_out";
			gpios = <0xbf 0x0 0x0>;
		};

		qcom,smp2pgpio-ssr-smp2p-1-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "slave-kernel";
			qcom,remote-pid = <0x1>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x11c>;
		};

		qcom,smp2pgpio-ssr-smp2p-1-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "master-kernel";
			qcom,remote-pid = <0x1>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x11d>;
		};

		qcom,smp2pgpio-ssr-smp2p-2-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "slave-kernel";
			qcom,remote-pid = <0x2>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x11f>;
		};

		qcom,smp2pgpio-ssr-smp2p-2-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "master-kernel";
			qcom,remote-pid = <0x2>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x120>;
		};

		qcom,smp2pgpio-ssr-smp2p-4-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "slave-kernel";
			qcom,remote-pid = <0x4>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x122>;
		};

		qcom,smp2pgpio-ssr-smp2p-4-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "master-kernel";
			qcom,remote-pid = <0x4>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x123>;
		};

		dcc@b3000 {
			compatible = "qcom,dcc";
			reg = <0xb3000 0x1000 0xb4000 0x800>;
			reg-names = "dcc-base", "dcc-ram-base";
			clocks = <0x11 0xd1000c50>;
			clock-names = "apb_pclk";
			qcom,save-reg;
			phandle = <0x261>;
		};

		apm@b111000 {
			compatible = "qcom,msm8953-apm";
			reg = <0xb111000 0x1000>;
			reg-names = "pm-apcc-glb";
			qcom,apm-post-halt-delay = <0x2>;
			qcom,apm-halt-clk-delay = <0x11>;
			qcom,apm-resume-clk-delay = <0x10>;
			qcom,apm-sel-switch-delay = <0x1>;
			phandle = <0x12c>;
		};

		interrupt-controller@b000000 {
			compatible = "qcom,msm-qgic2";
			interrupt-controller;
			interrupt-parent = <0xc0>;
			#interrupt-cells = <0x3>;
			reg = <0xb000000 0x1000 0xb002000 0x1000>;
			phandle = <0xc0>;
		};

		wake-gic@601d4 {
			compatible = "qcom,mpm-gic-msm8953", "qcom,mpm-gic";
			interrupts = <0x0 0xab 0x1>;
			reg = <0x601d4 0x1000 0xb011008 0x4>;
			reg-names = "vmpm", "ipc";
			qcom,num-mpm-irqs = <0x60>;
			interrupt-controller;
			interrupt-parent = <0xc0>;
			#interrupt-cells = <0x3>;
			phandle = <0x1>;
		};

		wake-gpio {
			compatible = "qcom,mpm-gpio-msm8953", "qcom,mpm-gpio";
			interrupt-controller;
			interrupt-parent = <0xc0>;
			#interrupt-cells = <0x2>;
			phandle = <0x4f>;
		};

		qcom,msm-gladiator@b1c0000 {
			compatible = "qcom,msm-gladiator";
			reg = <0xb1c0000 0x4000>;
			reg-names = "gladiator_base";
			interrupts = <0x0 0x16 0x0>;
		};

		timer {
			compatible = "arm,armv8-timer";
			interrupts = <0x1 0x2 0xff08 0x1 0x3 0xff08 0x1 0x4 0xff08 0x1 0x1 0xff08>;
			clock-frequency = <0x124f800>;
		};

		timer@b120000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;
			compatible = "arm,armv7-timer-mem";
			reg = <0xb120000 0x1000>;
			clock-frequency = <0x124f800>;

			frame@b121000 {
				frame-number = <0x0>;
				interrupts = <0x0 0x8 0x4 0x0 0x7 0x4>;
				reg = <0xb121000 0x1000 0xb122000 0x1000>;
			};

			frame@b123000 {
				frame-number = <0x1>;
				interrupts = <0x0 0x9 0x4>;
				reg = <0xb123000 0x1000>;
				status = "disabled";
			};

			frame@b124000 {
				frame-number = <0x2>;
				interrupts = <0x0 0xa 0x4>;
				reg = <0xb124000 0x1000>;
				status = "disabled";
			};

			frame@b125000 {
				frame-number = <0x3>;
				interrupts = <0x0 0xb 0x4>;
				reg = <0xb125000 0x1000>;
				status = "disabled";
			};

			frame@b126000 {
				frame-number = <0x4>;
				interrupts = <0x0 0xc 0x4>;
				reg = <0xb126000 0x1000>;
				status = "disabled";
			};

			frame@b127000 {
				frame-number = <0x5>;
				interrupts = <0x0 0xd 0x4>;
				reg = <0xb127000 0x1000>;
				status = "disabled";
			};

			frame@b128000 {
				frame-number = <0x6>;
				interrupts = <0x0 0xe 0x4>;
				reg = <0xb128000 0x1000>;
				status = "disabled";
			};
		};

		qcom,rmtfs_sharedmem@00000000 {
			compatible = "qcom,sharedmem-uio";
			reg = <0x0 0x180000>;
			reg-names = "rmtfs";
			qcom,client-id = <0x1>;
		};

		restart@4ab000 {
			compatible = "qcom,pshold";
			reg = <0x4ab000 0x4 0x193d100 0x4>;
			reg-names = "pshold-base", "tcsr-boot-misc-detect";
		};

		qcom,mpm2-sleep-counter@4a3000 {
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0x4a3000 0x1000>;
			clock-frequency = <0x8000>;
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			interrupts = <0x1 0x7 0xff00>;
		};

		qcom,sps {
			compatible = "qcom,msm_sps_4k";
			qcom,pipe-attr-ee;
		};

		thermal-zones {
			phandle = <0x262>;

			xo-therm-adc {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc1 0x32>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0xfde8>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			xo-therm-buf-adc {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc2 0x3c>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0xfde8>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			pm8953_tz {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc3>;
				wake-capable-sensor;

				trips {

					pm8953-trip0 {
						temperature = <0x19a28>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x263>;
					};

					pm8953-trip1 {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x264>;
					};

					pm8953-trip2 {
						temperature = <0x23668>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x265>;
					};
				};
			};

			mdm-core-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xc4 0x1>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			qdsp-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xc4 0x2>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			camera-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xc4 0x3>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			apc1-cpu0-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc4 0x4>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			apc1-cpu1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc4 0x5>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			apc1-cpu2-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc4 0x6>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			apc1-cpu3-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc4 0x7>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			apc1-l2-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc4 0x8>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			apc0-cpu0-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc4 0x9>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			apc0-cpu1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc4 0xa>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			apc0-cpu2-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc4 0xb>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			apc0-cpu3-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc4 0xc>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			apc0-l2-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc4 0xd>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			gpu0-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc4 0xe>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			gpu1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc4 0xf>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			gpu1-step {
				polling-delay-passive = <0xfa>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc4 0xf>;
				thermal-governor = "step_wise";

				trips {

					gpu-trip0 {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0xc5>;
					};
				};

				cooling-maps {

					gpu_cdev0 {
						trip = <0xc5>;
						cooling-device = <0xc6 0xffffffff 0xffffffff>;
					};
				};
			};

			deca-cpu-max-step {
				polling-delay-passive = <0x32>;
				polling-delay = <0x64>;
				thermal-governor = "step_wise";

				trips {

					cpu-trip {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0xc7>;
					};
				};

				cooling-maps {

					cpu0_cdev {
						trip = <0xc7>;
						cooling-device = <0x2 0xffffffff 0xfffffffd>;
					};

					cpu1_cdev {
						trip = <0xc7>;
						cooling-device = <0x3 0xffffffff 0xfffffffd>;
					};

					cpu2_cdev {
						trip = <0xc7>;
						cooling-device = <0x4 0xffffffff 0xfffffffd>;
					};

					cpu3_cdev {
						trip = <0xc7>;
						cooling-device = <0x5 0xffffffff 0xfffffffd>;
					};

					cpu4_cdev {
						trip = <0xc7>;
						cooling-device = <0x6 0xffffffff 0xfffffffd>;
					};

					cpu5_cdev {
						trip = <0xc7>;
						cooling-device = <0x7 0xffffffff 0xfffffffd>;
					};

					cpu6_cdev {
						trip = <0xc7>;
						cooling-device = <0x8 0xffffffff 0xfffffffd>;
					};

					cpu7_cdev {
						trip = <0xc7>;
						cooling-device = <0x9 0xffffffff 0xfffffffd>;
					};
				};
			};

			pop-mem-step {
				polling-delay-passive = <0xfa>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc4 0x2>;
				thermal-governor = "step_wise";

				trips {

					pop-trip {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0xc8>;
					};
				};

				cooling-maps {

					pop_cdev0 {
						trip = <0xc8>;
						cooling-device = <0x2 0xffffffff 0xfffffffd>;
					};

					pop_cdev1 {
						trip = <0xc8>;
						cooling-device = <0x3 0xffffffff 0xfffffffd>;
					};

					pop_cdev2 {
						trip = <0xc8>;
						cooling-device = <0x4 0xffffffff 0xfffffffd>;
					};

					pop_cdev3 {
						trip = <0xc8>;
						cooling-device = <0x5 0xffffffff 0xfffffffd>;
					};

					pop_cdev4 {
						trip = <0xc8>;
						cooling-device = <0x6 0xffffffff 0xfffffffd>;
					};

					pop_cdev5 {
						trip = <0xc8>;
						cooling-device = <0x7 0xffffffff 0xfffffffd>;
					};

					pop_cdev6 {
						trip = <0xc8>;
						cooling-device = <0x8 0xffffffff 0xfffffffd>;
					};

					pop_cdev7 {
						trip = <0xc8>;
						cooling-device = <0x9 0xffffffff 0xfffffffd>;
					};
				};
			};

			apc1-cpu0-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc4 0x4>;
				thermal-governor = "step_wise";

				trips {

					apc1-cpu0-trip {
						temperature = <0x19a28>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0xc9>;
					};
				};

				cooling-maps {

					cpu4_cdev {
						trip = <0xc9>;
						cooling-device = <0x6 0xfffffffe 0xfffffffe>;
					};
				};
			};

			apc1-cpu1-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc4 0x5>;
				thermal-governor = "step_wise";

				trips {

					apc1-cpu1-trip {
						temperature = <0x19a28>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0xca>;
					};
				};

				cooling-maps {

					cpu5_cdev {
						trip = <0xca>;
						cooling-device = <0x7 0xfffffffe 0xfffffffe>;
					};
				};
			};

			apc1-cpu2-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc4 0x6>;
				thermal-governor = "step_wise";

				trips {

					apc1-cpu2-trip {
						temperature = <0x19a28>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0xcb>;
					};
				};

				cooling-maps {

					cpu6_cdev {
						trip = <0xcb>;
						cooling-device = <0x8 0xfffffffe 0xfffffffe>;
					};
				};
			};

			apc1-cpu3-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc4 0x7>;
				thermal-governor = "step_wise";

				trips {

					apc1-cpu3-trip {
						temperature = <0x19a28>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0xcc>;
					};
				};

				cooling-maps {

					cpu7_cdev {
						trip = <0xcc>;
						cooling-device = <0x9 0xfffffffe 0xfffffffe>;
					};
				};
			};

			apc0-cpu0-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc4 0x9>;
				thermal-governor = "step_wise";

				trips {

					apc0-cpu0-trip {
						temperature = <0x19a28>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0xcd>;
					};
				};

				cooling-maps {

					cpu0_cdev {
						trip = <0xcd>;
						cooling-device = <0x2 0xfffffffe 0xfffffffe>;
					};
				};
			};

			apc0-cpu1-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc4 0xa>;
				thermal-governor = "step_wise";

				trips {

					apc0-cpu1-trip {
						temperature = <0x19a28>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0xce>;
					};
				};

				cooling-maps {

					cpu1_cdev {
						trip = <0xce>;
						cooling-device = <0x3 0xfffffffe 0xfffffffe>;
					};
				};
			};

			apc0-cpu2-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc4 0xb>;
				thermal-governor = "step_wise";

				trips {

					apc0-cpu2-trip {
						temperature = <0x19a28>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0xcf>;
					};
				};

				cooling-maps {

					cpu2_cdev {
						trip = <0xcf>;
						cooling-device = <0x4 0xfffffffe 0xfffffffe>;
					};
				};
			};

			apc0-cpu3-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc4 0xc>;
				thermal-governor = "step_wise";

				trips {

					apc0-cpu3-trip {
						temperature = <0x19a28>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0xd0>;
					};
				};

				cooling-maps {

					cpu3_cdev {
						trip = <0xd0>;
						cooling-device = <0x5 0xfffffffe 0xfffffffe>;
					};
				};
			};

			mdm-core-lowf {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xc4 0x1>;
				tracks-low;

				trips {

					mdm-core-trip {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xd1>;
					};
				};

				cooling-maps {

					cpu0_vdd_cdev {
						trip = <0xd1>;
						cooling-device = <0x2 0xfffffffa 0xfffffffa>;
					};

					gpu_vdd_cdev {
						trip = <0xd1>;
						cooling-device = <0xc6 0x2 0x2>;
					};

					cx_vdd_cdev {
						trip = <0xd1>;
						cooling-device = <0xd2 0x0 0x0>;
					};

					modem_vdd_cdev {
						trip = <0xd1>;
						cooling-device = <0xd3 0x0 0x0>;
					};
				};
			};

			qdsp-lowf {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xc4 0x2>;
				tracks-low;

				trips {

					qdsp-trip {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xd4>;
					};
				};

				cooling-maps {

					cpu0_vdd_cdev {
						trip = <0xd4>;
						cooling-device = <0x2 0xfffffffa 0xfffffffa>;
					};

					gpu_vdd_cdev {
						trip = <0xd4>;
						cooling-device = <0xc6 0x2 0x2>;
					};

					cx_vdd_cdev {
						trip = <0xd4>;
						cooling-device = <0xd2 0x0 0x0>;
					};

					modem_vdd_cdev {
						trip = <0xd4>;
						cooling-device = <0xd3 0x0 0x0>;
					};
				};
			};

			camera-lowf {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xc4 0x3>;
				tracks-low;

				trips {

					camera-trip {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xd5>;
					};
				};

				cooling-maps {

					cpu0_vdd_cdev {
						trip = <0xd5>;
						cooling-device = <0x2 0xfffffffa 0xfffffffa>;
					};

					gpu_vdd_cdev {
						trip = <0xd5>;
						cooling-device = <0xc6 0x2 0x2>;
					};

					cx_vdd_cdev {
						trip = <0xd5>;
						cooling-device = <0xd2 0x0 0x0>;
					};

					modem_vdd_cdev {
						trip = <0xd5>;
						cooling-device = <0xd3 0x0 0x0>;
					};
				};
			};

			apc1-cpu0-lowf {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xc4 0x4>;
				tracks-low;

				trips {

					apc1-cpu0-trip {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xd6>;
					};
				};

				cooling-maps {

					cpu0_vdd_cdev {
						trip = <0xd6>;
						cooling-device = <0x2 0xfffffffa 0xfffffffa>;
					};

					gpu_vdd_cdev {
						trip = <0xd6>;
						cooling-device = <0xc6 0x2 0x2>;
					};

					cx_vdd_cdev {
						trip = <0xd6>;
						cooling-device = <0xd2 0x0 0x0>;
					};

					modem_vdd_cdev {
						trip = <0xd6>;
						cooling-device = <0xd3 0x0 0x0>;
					};
				};
			};

			apc1-cpu1-lowf {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xc4 0x5>;
				tracks-low;

				trips {

					apc1-cpu0-trip {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xd7>;
					};
				};

				cooling-maps {

					cpu0_vdd_cdev {
						trip = <0xd7>;
						cooling-device = <0x2 0xfffffffa 0xfffffffa>;
					};

					gpu_vdd_cdev {
						trip = <0xd7>;
						cooling-device = <0xc6 0x2 0x2>;
					};

					cx_vdd_cdev {
						trip = <0xd7>;
						cooling-device = <0xd2 0x0 0x0>;
					};

					modem_vdd_cdev {
						trip = <0xd7>;
						cooling-device = <0xd3 0x0 0x0>;
					};
				};
			};

			apc1-cpu2-lowf {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xc4 0x6>;
				tracks-low;

				trips {

					apc1-cpu2-trip {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xd8>;
					};
				};

				cooling-maps {

					cpu0_vdd_cdev {
						trip = <0xd8>;
						cooling-device = <0x2 0xfffffffa 0xfffffffa>;
					};

					gpu_vdd_cdev {
						trip = <0xd8>;
						cooling-device = <0xc6 0x2 0x2>;
					};

					cx_vdd_cdev {
						trip = <0xd8>;
						cooling-device = <0xd2 0x0 0x0>;
					};

					modem_vdd_cdev {
						trip = <0xd8>;
						cooling-device = <0xd3 0x0 0x0>;
					};
				};
			};

			apc1-cpu3-lowf {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xc4 0x7>;
				tracks-low;

				trips {

					apc1-cpu3-trip {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xd9>;
					};
				};

				cooling-maps {

					cpu0_vdd_cdev {
						trip = <0xd9>;
						cooling-device = <0x2 0xfffffffa 0xfffffffa>;
					};

					gpu_vdd_cdev {
						trip = <0xd9>;
						cooling-device = <0xc6 0x2 0x2>;
					};

					cx_vdd_cdev {
						trip = <0xd9>;
						cooling-device = <0xd2 0x0 0x0>;
					};

					modem_vdd_cdev {
						trip = <0xd9>;
						cooling-device = <0xd3 0x0 0x0>;
					};
				};
			};

			apc1-l2-lowf {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xc4 0x8>;
				tracks-low;

				trips {

					apc1-l2-trip {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xda>;
					};
				};

				cooling-maps {

					cpu0_vdd_cdev {
						trip = <0xda>;
						cooling-device = <0x2 0xfffffffa 0xfffffffa>;
					};

					gpu_vdd_cdev {
						trip = <0xda>;
						cooling-device = <0xc6 0x2 0x2>;
					};

					cx_vdd_cdev {
						trip = <0xda>;
						cooling-device = <0xd2 0x0 0x0>;
					};

					modem_vdd_cdev {
						trip = <0xda>;
						cooling-device = <0xd3 0x0 0x0>;
					};
				};
			};

			apc0-cpu0-lowf {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xc4 0x9>;
				tracks-low;

				trips {

					apc0-cpu0-trip {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xdb>;
					};
				};

				cooling-maps {

					cpu0_vdd_cdev {
						trip = <0xdb>;
						cooling-device = <0x2 0xfffffffa 0xfffffffa>;
					};

					gpu_vdd_cdev {
						trip = <0xdb>;
						cooling-device = <0xc6 0x2 0x2>;
					};

					cx_vdd_cdev {
						trip = <0xdb>;
						cooling-device = <0xd2 0x0 0x0>;
					};

					modem_vdd_cdev {
						trip = <0xdb>;
						cooling-device = <0xd3 0x0 0x0>;
					};
				};
			};

			apc0-cpu1-lowf {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xc4 0xa>;
				tracks-low;

				trips {

					apc0-cpu1-trip {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xdc>;
					};
				};

				cooling-maps {

					cpu0_vdd_cdev {
						trip = <0xdc>;
						cooling-device = <0x2 0xfffffffa 0xfffffffa>;
					};

					gpu_vdd_cdev {
						trip = <0xdc>;
						cooling-device = <0xc6 0x2 0x2>;
					};

					cx_vdd_cdev {
						trip = <0xdc>;
						cooling-device = <0xd2 0x0 0x0>;
					};

					modem_vdd_cdev {
						trip = <0xdc>;
						cooling-device = <0xd3 0x0 0x0>;
					};
				};
			};

			apc0-cpu2-lowf {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xc4 0xb>;
				tracks-low;

				trips {

					apc0-cpu2-trip {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xdd>;
					};
				};

				cooling-maps {

					cpu0_vdd_cdev {
						trip = <0xdd>;
						cooling-device = <0x2 0xfffffffa 0xfffffffa>;
					};

					gpu_vdd_cdev {
						trip = <0xdd>;
						cooling-device = <0xc6 0x2 0x2>;
					};

					cx_vdd_cdev {
						trip = <0xdd>;
						cooling-device = <0xd2 0x0 0x0>;
					};

					modem_vdd_cdev {
						trip = <0xdd>;
						cooling-device = <0xd3 0x0 0x0>;
					};
				};
			};

			apc0-cpu3-lowf {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xc4 0xc>;
				tracks-low;

				trips {

					apc0-cpu3-trip {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xde>;
					};
				};

				cooling-maps {

					cpu0_vdd_cdev {
						trip = <0xde>;
						cooling-device = <0x2 0xfffffffa 0xfffffffa>;
					};

					gpu_vdd_cdev {
						trip = <0xde>;
						cooling-device = <0xc6 0x2 0x2>;
					};

					cx_vdd_cdev {
						trip = <0xde>;
						cooling-device = <0xd2 0x0 0x0>;
					};

					modem_vdd_cdev {
						trip = <0xde>;
						cooling-device = <0xd3 0x0 0x0>;
					};
				};
			};

			apc0-l2-lowf {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xc4 0xd>;
				tracks-low;

				trips {

					apc0-l2-trip {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xdf>;
					};
				};

				cooling-maps {

					cpu0_vdd_cdev {
						trip = <0xdf>;
						cooling-device = <0x2 0xfffffffa 0xfffffffa>;
					};

					gpu_vdd_cdev {
						trip = <0xdf>;
						cooling-device = <0xc6 0x2 0x2>;
					};

					cx_vdd_cdev {
						trip = <0xdf>;
						cooling-device = <0xd2 0x0 0x0>;
					};

					modem_vdd_cdev {
						trip = <0xdf>;
						cooling-device = <0xd3 0x0 0x0>;
					};
				};
			};

			gpu0-lowf {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xc4 0xe>;
				tracks-low;

				trips {

					gpu0-trip {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xe0>;
					};
				};

				cooling-maps {

					cpu0_vdd_cdev {
						trip = <0xe0>;
						cooling-device = <0x2 0xfffffffa 0xfffffffa>;
					};

					gpu_vdd_cdev {
						trip = <0xe0>;
						cooling-device = <0xc6 0x2 0x2>;
					};

					cx_vdd_cdev {
						trip = <0xe0>;
						cooling-device = <0xd2 0x0 0x0>;
					};

					modem_vdd_cdev {
						trip = <0xe0>;
						cooling-device = <0xd3 0x0 0x0>;
					};
				};
			};

			gpu1-lowf {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xc4 0xf>;
				tracks-low;

				trips {

					gpu1-trip {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xe1>;
					};
				};

				cooling-maps {

					cpu0_vdd_cdev {
						trip = <0xe1>;
						cooling-device = <0x2 0xfffffffa 0xfffffffa>;
					};

					gpu_vdd_cdev {
						trip = <0xe1>;
						cooling-device = <0xc6 0x2 0x2>;
					};

					cx_vdd_cdev {
						trip = <0xe1>;
						cooling-device = <0xd2 0x0 0x0>;
					};

					modem_vdd_cdev {
						trip = <0xe1>;
						cooling-device = <0xd3 0x0 0x0>;
					};
				};
			};

			pa-therm0 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xc1 0x36>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0xfde8>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			chg-temp-adc {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xe2 0xd>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0xfde8>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};
		};

		mem_dump {
			compatible = "qcom,mem-dump";
			memory-region = <0xe3>;

			rpm_sw_dump {
				qcom,dump-size = <0x28000>;
				qcom,dump-id = <0xea>;
			};

			pmic_dump {
				qcom,dump-size = <0x10000>;
				qcom,dump-id = <0xe4>;
			};

			vsense_dump {
				qcom,dump-size = <0x10000>;
				qcom,dump-id = <0xe9>;
			};

			tmc_etf_dump {
				qcom,dump-size = <0x10000>;
				qcom,dump-id = <0xf0>;
			};

			tmc_etr_reg_dump {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x100>;
			};

			tmc_etf_reg_dump {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x101>;
			};

			misc_data_dump {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0xe8>;
			};
		};

		tsens@4a8000 {
			compatible = "qcom,msm8953-tsens";
			reg = <0x4a8000 0x1000 0x4a9000 0x1000>;
			reg-names = "tsens_srot_physical", "tsens_tm_physical";
			interrupts = <0x0 0xb8 0x0 0x0 0x13a 0x0>;
			interrupt-names = "tsens-upper-lower", "tsens-critical";
			#thermal-sensor-cells = <0x1>;
			phandle = <0xc4>;
		};

		qseecom@84a00000 {
			compatible = "qcom,qseecom";
			reg = <0x84a00000 0x1900000>;
			reg-names = "secapp-region";
			qcom,hlos-num-ce-hw-instances = <0x1>;
			qcom,hlos-ce-hw-instance = <0x0>;
			qcom,qsee-ce-hw-instance = <0x0>;
			qcom,disk-encrypt-pipe-pair = <0x2>;
			qcom,support-fde;
			qcom,commonlib64-loaded-by-uefi;
			qcom,msm-bus,name = "qseecom-noc";
			qcom,msm-bus,num-cases = <0x4>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,support-bus-scaling;
			qcom,msm-bus,vectors-KBps = <0x37 0x200 0x0 0x0 0x37 0x200 0x0 0x0 0x37 0x200 0x1d4c0 0x124f80 0x37 0x200 0x60180 0x3c0f00>;
			clocks = <0x11 0x37a21414 0x11 0xd390d2 0x11 0x94de4919 0x11 0xd4415c9b>;
			clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
			qcom,ce-opp-freq = <0x5f5e100>;
			status = "okay";
			phandle = <0x266>;
		};

		tz-log@08600720 {
			compatible = "qcom,tz-log";
			reg = "\b`\a ", "", " ";
			status = "okay";
			phandle = <0x267>;
		};

		qrng@e3000 {
			compatible = "qcom,msm-rng";
			reg = <0xe3000 0x1000>;
			qcom,msm-rng-iface-clk;
			qcom,no-qrng-config;
			qcom,msm-bus,name = "msm-rng-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x26a 0x0 0x0 0x1 0x26a 0x0 0x320>;
			clocks = <0x11 0x397e7eaa>;
			clock-names = "iface_clk";
			status = "okay";
			phandle = <0x268>;
		};

		qcrypto@720000 {
			compatible = "qcom,qcrypto";
			reg = <0x720000 0x20000 0x704000 0x20000>;
			reg-names = "crypto-base", "crypto-bam-base";
			interrupts = <0x0 0xcf 0x0>;
			qcom,bam-pipe-pair = <0x2>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-device = <0x0>;
			qcom,ce-hw-shared;
			qcom,clk-mgmt-sus-res;
			qcom,msm-bus,name = "qcrypto-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x37 0x200 0x0 0x0 0x37 0x200 0x60180 0x60180>;
			clocks = <0x11 0x37a21414 0x11 0xd390d2 0x11 0x94de4919 0x11 0xd4415c9b>;
			clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,use-sw-aes-xts-algo;
			qcom,use-sw-aes-ccm-algo;
			qcom,use-sw-ahash-algo;
			qcom,use-sw-hmac-algo;
			qcom,use-sw-aead-algo;
			qcom,ce-opp-freq = <0x5f5e100>;
			status = "okay";
			phandle = <0x269>;
		};

		qcedev@720000 {
			compatible = "qcom,qcedev";
			reg = <0x720000 0x20000 0x704000 0x20000>;
			reg-names = "crypto-base", "crypto-bam-base";
			interrupts = <0x0 0xcf 0x0>;
			qcom,bam-pipe-pair = <0x1>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-device = <0x0>;
			qcom,ce-hw-shared;
			qcom,msm-bus,name = "qcedev-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x37 0x200 0x0 0x0 0x37 0x200 0x60180 0x60180>;
			clocks = <0x11 0x37a21414 0x11 0xd390d2 0x11 0x94de4919 0x11 0xd4415c9b>;
			clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
			qcom,ce-opp-freq = <0x5f5e100>;
			status = "okay";
			phandle = <0x26a>;
		};

		serial@78af000 {
			compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
			reg = <0x78af000 0x200>;
			interrupts = <0x0 0x6b 0x0>;
			clocks = <0x11 0xc7c62f90 0x11 0x8caa5b4f>;
			clock-names = "core", "iface";
			status = "disabled";
			phandle = <0x26b>;
		};

		uart@78b0000 {
			compatible = "qcom,msm-hsuart-v14";
			reg = <0x78b0000 0x200 0x7884000 0x1f000>;
			reg-names = "core_mem", "bam_mem";
			interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
			#address-cells = <0x0>;
			interrupt-parent = <0xe4>;
			interrupts = <0x0 0x1 0x2>;
			#interrupt-cells = <0x1>;
			interrupt-map-mask = <0xffffffff>;
			interrupt-map = <0x0 0xc0 0x0 0x6c 0x0 0x1 0xc0 0x0 0xee 0x0 0x2 0xe5 0xd 0x0>;
			qcom,inject-rx-on-wakeup;
			qcom,rx-char-to-inject = <0xfd>;
			qcom,master-id = <0x56>;
			clock-names = "core_clk", "iface_clk";
			clocks = <0x11 0xf8a61c96 0x11 0x8caa5b4f>;
			pinctrl-names = "sleep", "default";
			pinctrl-0 = <0xe6>;
			pinctrl-1 = <0xe7>;
			qcom,bam-tx-ep-pipe-index = <0x2>;
			qcom,bam-rx-ep-pipe-index = <0x3>;
			qcom,msm-bus,name = "blsp1_uart1";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x56 0x200 0x0 0x0 0x56 0x200 0x1f4 0x320>;
			status = "disabled";
			phandle = <0xe4>;
		};

		uart@7aef000 {
			compatible = "qcom,msm-hsuart-v14";
			reg = <0x7aef000 0x200 0x7ac4000 0x1f000>;
			reg-names = "core_mem", "bam_mem";
			interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
			#address-cells = <0x0>;
			interrupt-parent = <0xe8>;
			interrupts = <0x0 0x1 0x2>;
			#interrupt-cells = <0x1>;
			interrupt-map-mask = <0xffffffff>;
			interrupt-map = <0x0 0xc0 0x0 0x132 0x0 0x1 0xc0 0x0 0xef 0x0 0x2 0xe5 0x11 0x0>;
			qcom,inject-rx-on-wakeup;
			qcom,rx-char-to-inject = <0xfd>;
			qcom,master-id = <0x54>;
			clock-names = "core_clk", "iface_clk";
			clocks = <0x11 0x8c3512ff 0x11 0x8f283c1d>;
			pinctrl-names = "sleep", "default";
			pinctrl-0 = <0xe9>;
			pinctrl-1 = <0xea>;
			qcom,bam-tx-ep-pipe-index = <0x0>;
			qcom,bam-rx-ep-pipe-index = <0x1>;
			qcom,msm-bus,name = "blsp2_uart0";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x54 0x200 0x0 0x0 0x54 0x200 0x1f4 0x320>;
			status = "disabled";
			phandle = <0xe8>;
		};

		uart@7af0000 {
			compatible = "qcom,msm-hsuart-v14";
			reg = <0x7af0000 0x200 0x7ac4000 0x1f000>;
			reg-names = "core_mem", "bam_mem";
			interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
			#address-cells = <0x0>;
			interrupt-parent = <0xeb>;
			interrupts = <0x0 0x1 0x2>;
			#interrupt-cells = <0x1>;
			interrupt-map-mask = <0xffffffff>;
			interrupt-map = <0x0 0xc0 0x0 0x133 0x0 0x1 0xc0 0x0 0xef 0x0 0x2 0xe5 0x15 0x0>;
			qcom,inject-rx-on-wakeup;
			qcom,rx-char-to-inject = <0xfd>;
			qcom,master-id = <0x54>;
			clock-names = "core_clk", "iface_clk";
			clocks = <0x11 0x1e1965a3 0x11 0x8f283c1d>;
			pinctrl-names = "sleep", "default";
			pinctrl-0 = <0xec>;
			pinctrl-1 = <0xed>;
			qcom,bam-tx-ep-pipe-index = <0x2>;
			qcom,bam-rx-ep-pipe-index = <0x3>;
			qcom,msm-bus,name = "blsp2_uart1";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x54 0x200 0x0 0x0 0x54 0x200 0x1f4 0x320>;
			status = "disabled";
			phandle = <0xeb>;
		};

		serial@78b0000 {
			compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
			reg = <0x78b0000 0x200>;
			interrupts = <0x0 0x6c 0x0>;
			clocks = <0x11 0xf8a61c96 0x11 0x8caa5b4f>;
			clock-names = "core", "iface";
			status = "disabled";
			phandle = <0x26c>;
		};

		qcom,sps-dma@7884000 {
			#dma-cells = <0x4>;
			compatible = "qcom,sps-dma";
			reg = <0x7884000 0x1f000>;
			interrupts = <0x0 0xee 0x0>;
			qcom,summing-threshold = <0xa>;
			phandle = <0xf8>;
		};

		qcom,sps-dma@7ac4000 {
			#dma-cells = <0x4>;
			compatible = "qcom,sps-dma";
			reg = <0x7ac4000 0x1f000>;
			interrupts = <0x0 0xef 0x0>;
			qcom,summing-threshold = <0xa>;
			phandle = <0x102>;
		};

		spi@78b7000 {
			compatible = "qcom,spi-qup-v2";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg-names = "spi_physical", "spi_bam_physical";
			reg = <0x78b7000 0x600 0x7884000 0x1f000>;
			interrupt-names = "spi_irq", "spi_bam_irq";
			interrupts = <0x0 0x61 0x0 0x0 0xee 0x0>;
			spi-max-frequency = <0x124f800>;
			pinctrl-names = "spi_default", "spi_sleep";
			pinctrl-0 = <0xee 0xef>;
			pinctrl-1 = <0xf0 0xf1>;
			clocks = <0x11 0x8caa5b4f 0x11 0xfb978880>;
			clock-names = "iface_clk", "core_clk";
			qcom,infinite-mode = <0x0>;
			qcom,use-bam;
			qcom,use-pinctrl;
			qcom,ver-reg-exists;
			qcom,bam-consumer-pipe-index = <0x8>;
			qcom,bam-producer-pipe-index = <0x9>;
			qcom,master-id = <0x56>;
			status = "disabled";
			phandle = <0x26d>;
		};

		spi@7af6000 {
			compatible = "qcom,spi-qup-v2";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg-names = "spi_physical", "spi_bam_physical";
			reg = <0x7af6000 0x600 0x7ac4000 0x1f000>;
			interrupt-names = "spi_irq", "spi_bam_irq";
			interrupts = <0x0 0x12c 0x0 0x0 0xef 0x0>;
			spi-max-frequency = <0x124f800>;
			pinctrl-names = "spi_default", "spi_sleep";
			pinctrl-0 = <0xf2 0xf3>;
			pinctrl-1 = <0xf4 0xf5>;
			clocks = <0x11 0x8f283c1d 0x11 0xbf54ca6d>;
			clock-names = "iface_clk", "core_clk";
			qcom,infinite-mode = <0x0>;
			qcom,use-bam;
			qcom,use-pinctrl;
			qcom,ver-reg-exists;
			qcom,bam-consumer-pipe-index = <0x6>;
			qcom,bam-producer-pipe-index = <0x7>;
			qcom,master-id = <0x54>;
			status = "disabled";
			phandle = <0x26e>;
		};

		i2c@78b5000 {
			compatible = "qcom,i2c-msm-v2";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg-names = "qup_phys_addr";
			reg = <0x78b5000 0x600>;
			interrupt-names = "qup_irq";
			interrupts = <0x0 0x5f 0x0>;
			qcom,master-id = <0x56>;
			qcom,clk-freq-out = <0x186a0>;
			qcom,clk-freq-in = <0x124f800>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x11 0x8caa5b4f 0x11 0xc303fae9>;
			pinctrl-names = "i2c_active", "i2c_sleep";
			pinctrl-0 = <0xf6>;
			pinctrl-1 = <0xf7>;
			qcom,noise-rjct-scl = <0x0>;
			qcom,noise-rjct-sda = <0x0>;
			dmas = <0xf8 0x4 0x40 0x20000020 0x20 0xf8 0x5 0x20 0x20000020 0x20>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x26f>;
		};

		i2c@78b6000 {
			compatible = "qcom,i2c-msm-v2";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg-names = "qup_phys_addr";
			reg = <0x78b6000 0x600>;
			interrupt-names = "qup_irq";
			interrupts = <0x0 0x60 0x0>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,clk-freq-in = <0x124f800>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x11 0x8caa5b4f 0x11 0x1076f220>;
			pinctrl-names = "i2c_active", "i2c_sleep";
			pinctrl-0 = <0xf9>;
			pinctrl-1 = <0xfa>;
			qcom,noise-rjct-scl = <0x0>;
			qcom,noise-rjct-sda = <0x0>;
			qcom,master-id = <0x56>;
			dmas = <0xf8 0x6 0x40 0x20000020 0x20 0xf8 0x7 0x20 0x20000020 0x20>;
			dma-names = "tx", "rx";
			status = "okay";
			phandle = <0x270>;

			wsa881x-i2c-codec@f {
				status = "okay";
				compatible = "qcom,wsa881x-i2c-codec";
				reg = <0xf>;
				qcom,wsa-analog-vi-gpio = <0xfb>;
				qcom,wsa-analog-clk-gpio = <0xfc>;
				qcom,wsa-analog-reset-gpio = <0xfd>;
				phandle = <0x271>;
			};

			wsa881x-i2c-codec@45 {
				status = "okay";
				compatible = "qcom,wsa881x-i2c-codec";
				reg = <0x45>;
				phandle = <0x272>;
			};
		};

		i2c@78b7000 {
			compatible = "qcom,i2c-msm-v2";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg-names = "qup_phys_addr";
			reg = <0x78b7000 0x600>;
			interrupt-names = "qup_irq";
			interrupts = <0x0 0x61 0x0>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,clk-freq-in = <0x124f800>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x11 0x8caa5b4f 0x11 0x9e25ac82>;
			pinctrl-names = "i2c_active", "i2c_sleep";
			pinctrl-0 = <0xfe>;
			pinctrl-1 = <0xff>;
			qcom,noise-rjct-scl = <0x0>;
			qcom,noise-rjct-sda = <0x0>;
			qcom,master-id = <0x56>;
			dmas = <0xf8 0x8 0x40 0x20000020 0x20 0xf8 0x9 0x20 0x20000020 0x20>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x273>;
		};

		i2c@7af5000 {
			compatible = "qcom,i2c-msm-v2";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg-names = "qup_phys_addr";
			reg = <0x7af5000 0x600>;
			interrupt-names = "qup_irq";
			interrupts = <0x0 0x12b 0x0>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,clk-freq-in = <0x124f800>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x11 0x8f283c1d 0x11 0x9ace11dd>;
			pinctrl-names = "i2c_active", "i2c_sleep";
			pinctrl-0 = <0x100>;
			pinctrl-1 = <0x101>;
			qcom,noise-rjct-scl = <0x0>;
			qcom,noise-rjct-sda = <0x0>;
			qcom,master-id = <0x54>;
			dmas = <0x102 0x4 0x40 0x20000020 0x20 0x102 0x5 0x20 0x20000020 0x20>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x274>;
		};

		slim@c140000 {
			cell-index = <0x1>;
			compatible = "qcom,slim-ngd";
			reg = <0xc140000 0x2c000 0xc104000 0x2a000>;
			reg-names = "slimbus_physical", "slimbus_bam_physical";
			interrupts = <0x0 0xa3 0x0 0x0 0xb4 0x0>;
			interrupt-names = "slimbus_irq", "slimbus_bam_irq";
			qcom,apps-ch-pipes = <0x600000>;
			qcom,ea-pc = <0x200>;
			status = "disabled";
			phandle = <0x275>;

			tasha_codec {
				status = "disabled";
				compatible = "qcom,tasha-slim-pgd";
				elemental-addr = [00 01 a0 01 17 02];
				qcom,cdc-slim-ifd = "tasha-slim-ifd";
				qcom,cdc-slim-ifd-elemental-addr = [00 00 a0 01 17 02];
				interrupt-parent = <0x103>;
				interrupts = <0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xa 0xb 0xc 0xd 0xe 0xf 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e>;
				qcom,wcd-rst-gpio-node = <0x104>;
				clock-names = "wcd_clk", "wcd_native_clk";
				clocks = <0x105 0xb7ba2274 0x105 0xf0fbaf5b>;
				qcom,cdc-static-supplies = "cdc-vdd-buck", "cdc-buck-sido", "cdc-vdd-tx-h", "cdc-vdd-rx-h", "cdc-vdd-px";
				qcom,cdc-on-demand-supplies = "cdc-vdd-mic-bias";
				qcom,cdc-micbias1-mv = <0x708>;
				qcom,cdc-micbias2-mv = <0x708>;
				qcom,cdc-micbias3-mv = <0x708>;
				qcom,cdc-micbias4-mv = <0x708>;
				qcom,cdc-dmic-sample-rate = <0x249f00>;
				qcom,cdc-mclk-clk-rate = <0x927c00>;
				cdc-vdd-buck-supply = <0x106>;
				qcom,cdc-vdd-buck-voltage = <0x1b7740 0x1b7740>;
				qcom,cdc-vdd-buck-current = <0x9eb10>;
				cdc-buck-sido-supply = <0x106>;
				qcom,cdc-buck-sido-voltage = <0x1b7740 0x1b7740>;
				qcom,cdc-buck-sido-current = <0x249f0>;
				cdc-vdd-tx-h-supply = <0x106>;
				qcom,cdc-vdd-tx-h-voltage = <0x1b7740 0x1b7740>;
				qcom,cdc-vdd-tx-h-current = <0x61a8>;
				cdc-vdd-rx-h-supply = <0x106>;
				qcom,cdc-vdd-rx-h-voltage = <0x1b7740 0x1b7740>;
				qcom,cdc-vdd-rx-h-current = <0x61a8>;
				cdc-vdd-px-supply = <0x106>;
				qcom,cdc-vdd-px-voltage = <0x1b7740 0x1b7740>;
				qcom,cdc-vdd-px-current = <0x2710>;
				cdc-vdd-mic-bias-supply = <0x107>;
				qcom,cdc-vdd-mic-bias-voltage = <0x2faf08 0x2faf08>;
				qcom,cdc-vdd-mic-bias-current = <0x3a98>;
				phandle = <0x276>;

				swr_master {
					compatible = "qcom,swr-wcd";
					qcom,swr-num-dev = <0x2>;
					#address-cells = <0x2>;
					#size-cells = <0x0>;

					wsa881x@20170211 {
						compatible = "qcom,wsa881x";
						reg = <0x0 0x20170211>;
						qcom,spkr-sd-n-gpio = <0xe5 0x60 0x0>;
						phandle = <0x184>;
					};

					wsa881x@20170212 {
						compatible = "qcom,wsa881x";
						reg = <0x0 0x20170212>;
						qcom,spkr-sd-n-gpio = <0xe5 0x60 0x0>;
						phandle = <0x185>;
					};

					wsa881x@21170213 {
						compatible = "qcom,wsa881x";
						reg = <0x0 0x21170213>;
						qcom,spkr-sd-n-gpio = <0xe5 0x60 0x0>;
						phandle = <0x186>;
					};

					wsa881x@21170214 {
						compatible = "qcom,wsa881x";
						reg = <0x0 0x21170214>;
						qcom,spkr-sd-n-gpio = <0xe5 0x60 0x0>;
						phandle = <0x187>;
					};
				};
			};

			msm_dai_slim {
				status = "disabled";
				compatible = "qcom,msm-dai-slim";
				elemental-addr = [ff ff ff fe 17 02];
				phandle = <0x277>;
			};
		};

		qcom,gcc-mdss@1800000 {
			compatible = "qcom,gcc-mdss-8953";
			reg = <0x1800000 0x80000>;
			reg-names = "cc_base";
			clock-names = "pclk0_src", "pclk1_src", "byte0_src", "byte1_src";
			clocks = <0xb2 0x792379e1 0xb5 0x36458019 0xb2 0x60e83f06 0xb5 0xb5a42b7b>;
			#clock-cells = <0x1>;
			phandle = <0xa9>;
		};

		qcom,cc-debug@1874000 {
			compatible = "qcom,cc-debug-8953";
			reg = <0x1874000 0x4>;
			reg-names = "cc_base";
			clocks = <0x61 0x61a2945f>;
			clock-names = "debug_cpu_clk";
			#clock-cells = <0x1>;
			phandle = <0x12b>;
		};

		qcom,gcc-gfx@1800000 {
			compatible = "qcom,gcc-gfx-sdm450";
			reg = <0x1800000 0x80000>;
			reg-names = "cc_base";
			vdd_gfx-supply = <0x108>;
			clocks = <0x11 0x23f5649f>;
			clock-names = "xo";
			qcom,gcc_oxili_gfx3d_clk-opp-handle = <0xc6>;
			qcom,gfxfreq-corner = <0x0 0x0 0x7f27450 0x1 0xcdfe600 0x2 0x1312d000 0x3 0x17d78400 0x4 0x1e65fb80 0x5 0x2160ec00 0x6 0x23c34600 0x7>;
			#clock-cells = <0x1>;
			phandle = <0x9e>;
		};

		qcom,cpu-clock-8953@b116000 {
			compatible = "qcom,cpu-clock-8953";
			reg = <0xb114000 0x68 0xb014000 0x68 0xb116000 0x400 0xb111050 0x8 0xb011050 0x8 0xb1d1050 0x8 0xa4124 0x8>;
			reg-names = "rcgwr-c0-base", "rcgwr-c1-base", "c0-pll", "c0-mux", "c1-mux", "cci-mux", "efuse";
			vdd-mx-supply = <0x109>;
			vdd-cl-supply = <0x10a>;
			clocks = <0x11 0x2fdd2c7c>;
			clock-names = "xo_a";
			qcom,num-clusters = <0x2>;
			qcom,speed0-bin-v0-cl = <0x0 0x0 0x26e8f000 0x1 0x3dcc5000 0x2 0x538ab800 0x3 0x64b54000 0x4 0x6b931000 0x5 0x74bad000 0x6 0x7829b800 0x7>;
			qcom,speed0-bin-v0-cci = <0x0 0x0 0xf906000 0x1 0x18b82000 0x2 0x216ab000 0x3 0x28488000 0x4 0x2b07a000 0x5 0x2eb12000 0x6 0x3010b000 0x7>;
			qcom,speed2-bin-v0-cl = <0x0 0x0 0x26e8f000 0x1 0x3dcc5000 0x2 0x538ab800 0x3 0x64b54000 0x4 0x6b931000 0x5 0x74bad000 0x6 0x7829b800 0x7>;
			qcom,speed2-bin-v0-cci = <0x0 0x0 0xf906000 0x1 0x18b82000 0x2 0x216ab000 0x3 0x28488000 0x4 0x2b07a000 0x5 0x2eb12000 0x6 0x3010b000 0x7>;
			qcom,speed7-bin-v0-cl = <0x0 0x0 0x26e8f000 0x1 0x3dcc5000 0x2 0x538ab800 0x3 0x64b54000 0x4 0x6b931000 0x5 0x74bad000 0x6 0x7829b800 0x7 0x802c8000 0x8 0x839b6800 0x9>;
			qcom,speed7-bin-v0-cci = <0x0 0x0 0xf906000 0x1 0x18b82000 0x2 0x216ab000 0x3 0x28488000 0x4 0x2b07a000 0x5 0x2eb12000 0x6 0x3010b000 0x7 0x33450000 0x8 0x34a49000 0x9>;
			qcom,speed6-bin-v0-cl = <0x0 0x0 0x26e8f000 0x1 0x3dcc5000 0x2 0x538ab800 0x3 0x64b54000 0x4 0x6b931000 0x5>;
			qcom,speed6-bin-v0-cci = <0x0 0x0 0xf906000 0x1 0x18b82000 0x2 0x216ab000 0x3 0x28488000 0x4 0x2b07a000 0x5>;
			#clock-cells = <0x1>;
			phandle = <0x61>;
		};

		qcom,msm-cpufreq {
			compatible = "qcom,msm-cpufreq";
			clock-names = "l2_clk", "cpu0_clk", "cpu1_clk", "cpu2_clk", "cpu3_clk", "cpu4_clk", "cpu5_clk", "cpu6_clk", "cpu7_clk";
			clocks = <0x61 0x96854074 0x61 0x2e6af930 0x61 0x2e6af930 0x61 0x2e6af930 0x61 0x2e6af930 0x61 0x2e6af930 0x61 0x2e6af930 0x61 0x2e6af930 0x61 0x2e6af930>;
			qcom,cpufreq-table = <0x9f600 0xfd200 0x156300 0x19c800 0x1b8a00 0x1de200 0x1ec300 0x20d000 0x21b100>;
			phandle = <0x278>;
		};

		qcom,cpubw {
			compatible = "qcom,devbw";
			governor = "cpufreq";
			qcom,src-dst-ports = <0x1 0x200>;
			qcom,active-only;
			qcom,bw-tbl = <0x301 0x64b 0x84c 0xb71 0xc95 0x1098 0x1406 0x16e3 0x1808 0x192d 0x1bc0>;
			phandle = <0x10b>;
		};

		qcom,mincpubw {
			compatible = "qcom,devbw";
			governor = "cpufreq";
			qcom,src-dst-ports = <0x1 0x200>;
			qcom,active-only;
			qcom,bw-tbl = <0x301 0x64b 0x84c 0xb71 0xc95 0x1098 0x1406 0x16e3 0x1808 0x192d 0x1bc0>;
			phandle = <0x10c>;
		};

		qcom,cpu-bwmon {
			compatible = "qcom,bimc-bwmon2";
			reg = <0x408000 0x300 0x401000 0x200>;
			reg-names = "base", "global_base";
			interrupts = <0x0 0xb7 0x4>;
			qcom,mport = <0x0>;
			qcom,target-dev = <0x10b>;
		};

		devfreq-cpufreq {

			cpubw-cpufreq {
				target-dev = <0x10b>;
				cpu-to-dev-map = <0x9f600 0x64b 0xfd200 0xc95 0x156300 0x16e3 0x19c800 0x192d 0x1b8a00 0x1bc0 0x1de200 0x1bc0 0x21b100 0x1bc0>;
			};

			mincpubw-cpufreq {
				target-dev = <0x10c>;
				cpu-to-dev-map = <0x9f600 0x64b 0x156300 0xc95 0x21b100 0x16e3>;
			};
		};

		qcom,cpubw-compute {
			compatible = "qcom,arm-cpu-mon";
			qcom,cpulist = <0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
			qcom,target-dev = <0x10b>;
			qcom,core-dev-table = <0x9f600 0x64b 0xfd200 0xc95 0x156300 0x16e3 0x19c800 0x192d 0x1b8a00 0x1bc0 0x1de200 0x1bc0 0x21b100 0x1bc0>;
			phandle = <0x279>;
		};

		qcom,mincpubw-compute {
			compatible = "qcom,arm-cpu-mon";
			qcom,cpulist = <0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
			qcom,target-dev = <0x10c>;
			qcom,core-dev-table = <0x9f600 0x64b 0x156300 0xc95 0x21b100 0x16e3>;
			phandle = <0x27a>;
		};

		qcom,ipc-spinlock@1905000 {
			compatible = "qcom,ipc-spinlock-sfpb";
			reg = <0x1905000 0x8000>;
			qcom,num-locks = <0x8>;
		};

		qcom,smdtty {
			compatible = "qcom,smdtty";

			qcom,smdtty-ds {
				qcom,smdtty-remote = "modem";
				qcom,smdtty-port-name = "DS";
				phandle = <0x27b>;
			};

			qcom,smdtty-apps-fm {
				qcom,smdtty-remote = "wcnss";
				qcom,smdtty-port-name = "APPS_FM";
				phandle = <0x27c>;
			};

			smdtty-apps-riva-bt-acl {
				qcom,smdtty-remote = "wcnss";
				qcom,smdtty-port-name = "APPS_RIVA_BT_ACL";
				phandle = <0x27d>;
			};

			qcom,smdtty-apps-riva-bt-cmd {
				qcom,smdtty-remote = "wcnss";
				qcom,smdtty-port-name = "APPS_RIVA_BT_CMD";
				phandle = <0x27e>;
			};

			qcom,smdtty-mbalbridge {
				qcom,smdtty-remote = "modem";
				qcom,smdtty-port-name = "MBALBRIDGE";
				phandle = <0x27f>;
			};

			smdtty-apps-riva-ant-cmd {
				qcom,smdtty-remote = "wcnss";
				qcom,smdtty-port-name = "APPS_RIVA_ANT_CMD";
				phandle = <0x280>;
			};

			smdtty-apps-riva-ant-data {
				qcom,smdtty-remote = "wcnss";
				qcom,smdtty-port-name = "APPS_RIVA_ANT_DATA";
				phandle = <0x281>;
			};

			qcom,smdtty-data1 {
				qcom,smdtty-remote = "modem";
				qcom,smdtty-port-name = "DATA1";
				phandle = <0x282>;
			};

			qcom,smdtty-data4 {
				qcom,smdtty-remote = "modem";
				qcom,smdtty-port-name = "DATA4";
				phandle = <0x283>;
			};

			qcom,smdtty-data11 {
				qcom,smdtty-remote = "modem";
				qcom,smdtty-port-name = "DATA11";
				phandle = <0x284>;
			};

			qcom,smdtty-data21 {
				qcom,smdtty-remote = "modem";
				qcom,smdtty-port-name = "DATA21";
				phandle = <0x285>;
			};

			smdtty-loopback {
				qcom,smdtty-remote = "modem";
				qcom,smdtty-port-name = "LOOPBACK";
				qcom,smdtty-dev-name = "LOOPBACK_TTY";
				phandle = <0x286>;
			};
		};

		qcom,smdpkt {
			compatible = "qcom,smdpkt";

			qcom,smdpkt-data5-cntl {
				qcom,smdpkt-remote = "modem";
				qcom,smdpkt-port-name = "DATA5_CNTL";
				qcom,smdpkt-dev-name = "smdcntl0";
			};

			qcom,smdpkt-data22 {
				qcom,smdpkt-remote = "modem";
				qcom,smdpkt-port-name = "DATA22";
				qcom,smdpkt-dev-name = "smd22";
			};

			qcom,smdpkt-data40-cntl {
				qcom,smdpkt-remote = "modem";
				qcom,smdpkt-port-name = "DATA40_CNTL";
				qcom,smdpkt-dev-name = "smdcntl8";
			};

			qcom,smdpkt-data2 {
				qcom,smdpkt-remote = "modem";
				qcom,smdpkt-port-name = "DATA2";
				qcom,smdpkt-dev-name = "at_mdm0";
			};

			qcom,smdpkt-apr-apps2 {
				qcom,smdpkt-remote = "adsp";
				qcom,smdpkt-port-name = "apr_apps2";
				qcom,smdpkt-dev-name = "apr_apps2";
			};

			qcom,smdpkt-loopback {
				qcom,smdpkt-remote = "modem";
				qcom,smdpkt-port-name = "LOOPBACK";
				qcom,smdpkt-dev-name = "smd_pkt_loopback";
			};
		};

		qcom,iris-fm {
			compatible = "qcom,iris_fm";
		};

		qcom,wdt@b017000 {
			compatible = "qcom,msm-watchdog";
			reg = <0xb017000 0x1000>;
			reg-names = "wdt-base";
			interrupts = <0x0 0x3 0x0 0x0 0x4 0x0>;
			qcom,bark-time = <0x2af8>;
			qcom,pet-time = <0x2490>;
			qcom,ipi-ping;
			qcom,wakeup-enable;
			qcom,scandump-size = <0x40000>;
			phandle = <0x287>;
		};

		qcom,chd_silver {
			compatible = "qcom,core-hang-detect";
			label = "silver";
			qcom,threshold-arr = <0xb1880b0 0xb1980b0 0xb1a80b0 0xb1b80b0>;
			qcom,config-arr = <0xb1880b8 0xb1980b8 0xb1a80b8 0xb1b80b8>;
		};

		qcom,chd_gold {
			compatible = "qcom,core-hang-detect";
			label = "gold";
			qcom,threshold-arr = <0xb0880b0 0xb0980b0 0xb0a80b0 0xb0b80b0>;
			qcom,config-arr = <0xb0880b8 0xb0980b8 0xb0a80b8 0xb0b80b8>;
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		qcom,msm-imem@8600000 {
			compatible = "qcom,msm-imem";
			reg = <0x8600000 0x1000>;
			ranges = <0x0 0x8600000 0x1000>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x8>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x4>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x4>;
			};

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0xc>;
			};

			pil@94c {
				compatible = "qcom,msm-imem-pil";
				reg = <0x94c 0xc8>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x200000>;
				qcom,client-id = <0x0>;
				qcom,allocate-boot-time;
				label = "modem";
			};

			qcom,client_2 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x300000>;
				qcom,client-id = <0x2>;
				label = "modem";
			};

			qcom,client_3 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x500000>;
				qcom,client-id = <0x1>;
				qcom,allocate-boot-time;
				label = "modem";
			};
		};

		jtagmm@619c000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x619c000 0x1000>;
			reg-names = "etm-base";
			qcom,coresight-jtagmm-cpu = <0x2>;
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "core_clk";
			phandle = <0x288>;
		};

		jtagmm@619d000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x619d000 0x1000>;
			reg-names = "etm-base";
			qcom,coresight-jtagmm-cpu = <0x3>;
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "core_clk";
			phandle = <0x289>;
		};

		jtagmm@619e000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x619e000 0x1000>;
			reg-names = "etm-base";
			qcom,coresight-jtagmm-cpu = <0x4>;
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "core_clk";
			phandle = <0x28a>;
		};

		jtagmm@619f000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x619f000 0x1000>;
			reg-names = "etm-base";
			qcom,coresight-jtagmm-cpu = <0x5>;
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "core_clk";
			phandle = <0x28b>;
		};

		jtagmm@61bc000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x61bc000 0x1000>;
			reg-names = "etm-base";
			qcom,coresight-jtagmm-cpu = <0x6>;
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "core_clk";
			phandle = <0x28c>;
		};

		jtagmm@61bd000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x61bd000 0x1000>;
			reg-names = "etm-base";
			qcom,coresight-jtagmm-cpu = <0x7>;
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "core_clk";
			phandle = <0x28d>;
		};

		jtagmm@61be000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x61be000 0x1000>;
			reg-names = "etm-base";
			qcom,coresight-jtagmm-cpu = <0x8>;
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "core_clk";
			phandle = <0x28e>;
		};

		jtagmm@61bf000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x61bf000 0x1000>;
			reg-names = "etm-base";
			qcom,coresight-jtagmm-cpu = <0x9>;
			clocks = <0x11 0x1492202a 0x11 0xdd121669>;
			clock-names = "core_clk";
			phandle = <0x28f>;
		};

		sdcc1ice@7803000 {
			compatible = "qcom,ice";
			reg = <0x7803000 0x8000>;
			interrupt-names = "sdcc_ice_nonsec_level_irq", "sdcc_ice_sec_level_irq";
			interrupts = <0x0 0x138 0x0 0x0 0x139 0x0>;
			qcom,enable-ice-clk;
			clock-names = "ice_core_clk_src", "ice_core_clk", "bus_clk", "iface_clk";
			clocks = <0x11 0xfd6a4301 0x11 0xfd5680a 0x11 0x9ad6fb96 0x11 0x691e0caa>;
			qcom,op-freq-hz = <0x1017df80 0x0 0x0 0x0>;
			qcom,msm-bus,name = "sdcc_ice_noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x4e 0x200 0x0 0x0 0x4e 0x200 0x3e8 0x0>;
			qcom,bus-vector-names = "MIN", "MAX";
			qcom,instance-type = "sdcc";
			phandle = <0x50>;
		};

		sdhci@7864900 {
			compatible = "qcom,sdhci-msm";
			reg = <0x7864900 0x500 0x7864000 0x800>;
			reg-names = "hc_mem", "core_mem";
			interrupts = <0x0 0x7d 0x0 0x0 0xdd 0x0>;
			interrupt-names = "hc_irq", "pwr_irq";
			qcom,bus-width = <0x4>;
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-irq-latency = <0x2 0xd5>;
			qcom,pm-qos-cpu-groups = <0xf 0xf0>;
			qcom,pm-qos-legacy-latency-us = <0x2 0xd5 0x2 0xd5>;
			qcom,devfreq,freq-table = <0x2faf080 0xbebc200>;
			qcom,msm-bus,name = "sdhc2";
			qcom,msm-bus,num-cases = <0x8>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x51 0x200 0x0 0x0 0x51 0x200 0x416 0xc80 0x51 0x200 0xcc3e 0x27100 0x51 0x200 0xff50 0x30d40 0x51 0x200 0x1fe9e 0x61a80 0x51 0x200 0x3fd3e 0xc3500 0x51 0x200 0x3fd3e 0xc3500 0x51 0x200 0x146cc2 0x3e8000>;
			qcom,bus-bw-vectors-bps = <0x0 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xbebc200 0xffffffff>;
			clocks = <0x11 0x23d5727f 0x11 0x861b20ac>;
			clock-names = "iface_clk", "core_clk";
			qcom,large-address-bus;
			status = "disabled";
			phandle = <0x290>;
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0x10d>;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-legacy-compute";

			qcom,msm_fastrpc_compute_cb {
				compatible = "qcom,msm-fastrpc-legacy-compute-cb";
				label = "adsprpc-smd";
				iommus = <0xa2 0x2408 0x7>;
				sids = <0x8 0x9 0xa 0xb 0xc 0xd 0xe 0xf>;
			};
		};

		qcom,ipa@07900000 {
			compatible = "qcom,ipa";
			reg = <0x7900000 0x4effc 0x7904000 0x26934>;
			reg-names = "ipa-base", "bam-base";
			interrupts = <0x0 0xe4 0x0 0x0 0xe6 0x0>;
			interrupt-names = "ipa-irq", "bam-irq";
			qcom,ipa-hw-ver = <0x6>;
			qcom,ipa-hw-mode = <0x0>;
			qcom,wan-rx-ring-size = <0xc0>;
			qcom,lan-rx-ring-size = <0xc0>;
			clock-names = "core_clk";
			clocks = <0x11 0xfa685cda>;
			qcom,ee = <0x0>;
			qcom,use-ipa-tethering-bridge;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,msm-bus,name = "ipa";
			qcom,msm-bus,num-cases = <0x3>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x5a 0x200 0x0 0x0 0x5a 0x200 0x186a0 0xc3500 0x5a 0x200 0x186a0 0x124f80>;
			qcom,bus-vector-names = "MIN", "SVS", "PERF";
			phandle = <0x291>;
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa";
			qcom,rmnet-ipa-ssr;
			qcom,ipa-loaduC;
			qcom,ipa-advertise-sg-support;
		};

		qcom,spmi@200f000 {
			compatible = "qcom,spmi-pmic-arb";
			reg = <0x200f000 0x1000 0x2400000 0x800000 0x2c00000 0x800000 0x3800000 0x200000 0x200a000 0x2100>;
			reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
			interrupt-names = "periph_irq";
			interrupts = <0x0 0xbe 0x0>;
			qcom,ee = <0x0>;
			qcom,channel = <0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			interrupt-controller;
			#interrupt-cells = <0x4>;
			cell-index = <0x0>;
			phandle = <0x10f>;

			qcom,pm8953@0 {
				compatible = "qcom,spmi-pmic";
				reg = <0x0 0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x1>;

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100 0x100>;
					phandle = <0x292>;
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					reg = <0x800 0x100>;
					interrupts = <0x0 0x8 0x0 0x0 0x0 0x8 0x1 0x0 0x0 0x8 0x4 0x0 0x0 0x8 0x5 0x0>;
					interrupt-names = "kpdpwr", "resin", "resin-bark", "kpdpwr-resin-bark";
					qcom,pon-dbc-delay = <0x3d09>;
					qcom,system-reset;
					qcom,store-hard-reset-reason;

					qcom,pon_1 {
						qcom,pon-type = <0x0>;
						qcom,pull-up = <0x1>;
						linux,code = <0x74>;
					};

					qcom,pon_2 {
						qcom,pon-type = <0x1>;
						qcom,pull-up = <0x1>;
						linux,code = <0x72>;
					};
				};

				qcom,temp-alarm@2400 {
					compatible = "qcom,qpnp-temp-alarm";
					reg = <0x2400 0x100>;
					interrupts = <0x0 0x24 0x0 0x1>;
					label = "pm8953_tz";
					qcom,channel-num = <0x8>;
					qcom,threshold-set = <0x0>;
					qcom,temp_alarm-vadc = <0xc2>;
					#thermal-sensor-cells = <0x0>;
					phandle = <0xc3>;
				};

				qcom,coincell@2800 {
					compatible = "qcom,qpnp-coincell";
					reg = <0x2800 0x100>;
					phandle = <0x293>;
				};

				mpps {
					compatible = "qcom,spmi-mpp";
					reg = <0xa000 0x400>;
					interrupts = <0x0 0xa0 0x0 0x0 0x0 0xa1 0x0 0x0 0x0 0xa2 0x0 0x0 0x0 0xa3 0x0 0x0>;
					interrupt-names = "pm8953_mpp1", "pm8953_mpp2", "pm8953_mpp3", "pm8953_mpp4";
					gpio-controller;
					#gpio-cells = <0x2>;
					phandle = <0x294>;

					pa_therm1 {

						pa_therm1_default {
							pins = "mpp2";
							function = "analog";
							input-enable;
							qcom,amux-route = <0x1>;
							phandle = <0x10e>;
						};
					};
				};

				gpios {
					compatible = "qcom,spmi-gpio";
					reg = <0xc000 0x800>;
					interrupts = <0x0 0xc0 0x0 0x0 0x0 0xc1 0x0 0x0 0x0 0xc3 0x0 0x0 0x0 0xc4 0x0 0x0 0x0 0xc6 0x0 0x0 0x0 0xc7 0x0 0x0>;
					interrupt-names = "pm8953_gpio1", "pm8953_gpio2", "pm8953_gpio4", "pm8953_gpio5", "pm8953_gpio7", "pm8953_gpio8";
					gpio-controller;
					#gpio-cells = <0x2>;
					qcom,gpios-disallowed = <0x3 0x6>;
					phandle = <0x131>;

					gpio@c000 {
						status = "ok";
						qcom,mode = <0x1>;
						qcom,pull = <0x5>;
						qcom,vin-sel = <0x0>;
						qcom,src-sel = <0x2>;
						qcom,master-en = <0x1>;
						qcom,out-strength = <0x2>;
					};

					tasha_mclk {

						tasha_mclk_default {
							pins = "gpio1";
							function = "func1";
							qcom,drive-strength = <0x2>;
							power-source = <0x0>;
							bias-disable;
							output-low;
							phandle = <0x189>;
						};
					};
				};

				vadc@3100 {
					compatible = "qcom,qpnp-vadc";
					reg = <0x3100 0x100>;
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					interrupts = <0x0 0x31 0x0 0x1>;
					interrupt-names = "eoc-int-en-set";
					qcom,adc-bit-resolution = <0xf>;
					qcom,adc-vdd-reference = <0x708>;
					qcom,vadc-poll-eoc;
					#thermal-sensor-cells = <0x1>;
					pinctrl-names = "default";
					pinctrl-0 = <0x10e>;
					phandle = <0xc2>;

					chan@5 {
						label = "vcoin";
						reg = <0x5>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x1>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x0>;
						qcom,hw-settle-time = <0x0>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@7 {
						label = "vph_pwr";
						reg = <0x7>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x1>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x0>;
						qcom,hw-settle-time = <0x0>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@8 {
						label = "die_temp";
						reg = <0x8>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x3>;
						qcom,hw-settle-time = <0x0>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@9 {
						label = "ref_625mv";
						reg = <0x9>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x0>;
						qcom,hw-settle-time = <0x0>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@a {
						label = "ref_1250v";
						reg = <0xa>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x0>;
						qcom,hw-settle-time = <0x0>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@c {
						label = "ref_buf_625mv";
						reg = <0xc>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x0>;
						qcom,hw-settle-time = <0x0>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@36 {
						label = "pa_therm0";
						reg = <0x36>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x2>;
						qcom,hw-settle-time = <0x2>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@11 {
						label = "pa_therm1";
						reg = <0x11>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x2>;
						qcom,hw-settle-time = <0x2>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@32 {
						label = "xo_therm";
						reg = <0x32>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x4>;
						qcom,hw-settle-time = <0x2>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@3c {
						label = "xo_therm_buf";
						reg = <0x3c>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x4>;
						qcom,hw-settle-time = <0x2>;
						qcom,fast-avg-setup = <0x0>;
						qcom,vadc-thermal-node;
					};
				};

				vadc@3400 {
					compatible = "qcom,qpnp-adc-tm";
					reg = <0x3400 0x100>;
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					interrupts = <0x0 0x34 0x0 0x1 0x0 0x34 0x3 0x1 0x0 0x34 0x4 0x1>;
					interrupt-names = "eoc-int-en-set", "high-thr-en-set", "low-thr-en-set";
					qcom,adc-bit-resolution = <0xf>;
					qcom,adc-vdd-reference = <0x708>;
					qcom,adc_tm-vadc = <0xc2>;
					#thermal-sensor-cells = <0x1>;
					phandle = <0xc1>;

					chan@36 {
						label = "pa_therm0";
						reg = <0x36>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,decimation = <0x0>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x2>;
						qcom,hw-settle-time = <0x2>;
						qcom,btm-channel-number = <0x48>;
						qcom,fast-avg-setup = <0x0>;
						qcom,thermal-node;
					};
				};

				qcom,pm8953_rtc {
					spmi-dev-container;
					compatible = "qcom,qpnp-rtc";
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					qcom,qpnp-rtc-write = <0x0>;
					qcom,qpnp-rtc-alarm-pwrup = <0x0>;
					phandle = <0x295>;

					qcom,pm8953_rtc_rw@6000 {
						reg = <0x6000 0x100>;
					};

					qcom,pm8953_rtc_alarm@6100 {
						reg = <0x6100 0x100>;
						interrupts = <0x0 0x61 0x1 0x0>;
					};
				};

				qcom,pm8953_typec@bf00 {
					compatible = "qcom,qpnp-typec";
					reg = <0xbf00 0x100>;
					interrupts = <0x0 0xbf 0x0 0x1 0x0 0xbf 0x1 0x1 0x0 0xbf 0x2 0x1 0x0 0xbf 0x3 0x1 0x0 0xbf 0x4 0x1 0x0 0xbf 0x6 0x1 0x0 0xbf 0x7 0x1>;
					interrupt-names = "vrd-change", "ufp-detect", "ufp-detach", "dfp-detect", "dfp-detach", "vbus-err", "vconn-oc";
					phandle = <0x296>;
				};
			};

			qcom,pm8953@1 {
				compatible = "qcom,spmi-pmic";
				reg = <0x1 0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x1>;
				phandle = <0x297>;

				qcom,pwms@bc00 {
					status = "disabled";
					compatible = "qcom,pwm-lpg";
					reg = <0xbc00 0x100>;
					reg-names = "lpg-base";
					#pwm-cells = <0x2>;
					phandle = <0x298>;
				};

				spm-regulator@2000 {
					compatible = "qcom,spm-regulator";
					reg = <0x2000 0x100>;
					regulator-name = "pm8953_s5";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x116520>;
					phandle = <0x12d>;

					avs-limit-regulator {
						regulator-name = "pm8953_s5_avs_limit";
						regulator-min-microvolt = <0x61a80>;
						regulator-max-microvolt = <0x116520>;
						phandle = <0x12e>;
					};
				};

				analog-codec@f000 {
					status = "okay";
					compatible = "qcom,pmic-analog-codec";
					reg = <0xf000 0x200>;
					#address-cells = <0x2>;
					#size-cells = <0x0>;
					interrupt-parent = <0x10f>;
					interrupts = <0x1 0xf0 0x0 0x0 0x1 0xf0 0x1 0x0 0x1 0xf0 0x2 0x0 0x1 0xf0 0x3 0x0 0x1 0xf0 0x4 0x0 0x1 0xf0 0x5 0x0 0x1 0xf0 0x6 0x0 0x1 0xf0 0x7 0x0 0x1 0xf1 0x0 0x0 0x1 0xf1 0x1 0x0 0x1 0xf1 0x2 0x0 0x1 0xf1 0x3 0x0 0x1 0xf1 0x4 0x0 0x1 0xf1 0x5 0x0>;
					interrupt-names = "spk_cnp_int", "spk_clip_int", "spk_ocp_int", "ins_rem_det1", "but_rel_det", "but_press_det", "ins_rem_det", "mbhc_int", "ear_ocp_int", "hphr_ocp_int", "hphl_ocp_det", "ear_cnp_int", "hphr_cnp_int", "hphl_cnp_int";
					cdc-vdda-cp-supply = <0x110>;
					qcom,cdc-vdda-cp-voltage = <0x1cfde0 0x1f47d0>;
					qcom,cdc-vdda-cp-current = <0x7a120>;
					cdc-vdd-io-supply = <0x111>;
					qcom,cdc-vdd-io-voltage = <0x1b7740 0x1b7740>;
					qcom,cdc-vdd-io-current = <0x1388>;
					cdc-vdd-pa-supply = <0x110>;
					qcom,cdc-vdd-pa-voltage = <0x1cfde0 0x1f47d0>;
					qcom,cdc-vdd-pa-current = <0x3f7a0>;
					cdc-vdd-mic-bias-supply = <0x107>;
					qcom,cdc-vdd-mic-bias-voltage = <0x2faf08 0x2faf08>;
					qcom,cdc-vdd-mic-bias-current = <0x1388>;
					qcom,cdc-mclk-clk-rate = <0x927c00>;
					qcom,cdc-static-supplies = "cdc-vdd-io", "cdc-vdd-pa", "cdc-vdda-cp";
					qcom,cdc-on-demand-supplies = "cdc-vdd-mic-bias";
					phandle = <0x169>;

					msm-dig-codec {
						compatible = "qcom,msm-digital-codec";
						reg = <0xc0f0000 0x0>;
						phandle = <0x168>;
					};
				};
			};

			qcom,pmi8950@2 {
				compatible = "qcom,spmi-pmic";
				reg = <0x2 0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x1>;

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100 0x100>;
					phandle = <0x112>;
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					reg = <0x800 0x100>;
					qcom,secondary-pon-reset;
					qcom,hard-reset-poweroff-type = <0x4>;

					qcom,pon_perph_reg {
						regulator-name = "pon_spare_reg";
						qcom,pon-spare-reg-addr = <0x8c>;
						qcom,pon-spare-reg-bit = <0x1>;
						phandle = <0x114>;
					};
				};

				vadc@3100 {
					compatible = "qcom,qpnp-vadc";
					reg = <0x3100 0x100>;
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					interrupts = <0x2 0x31 0x0 0x1>;
					interrupt-names = "eoc-int-en-set";
					qcom,adc-bit-resolution = <0xf>;
					qcom,adc-vdd-reference = <0x708>;
					qcom,vadc-poll-eoc;
					#thermal-sensor-cells = <0x1>;
					phandle = <0xe2>;

					chan@0 {
						label = "usbin";
						reg = <0x0>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x4>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x0>;
						qcom,hw-settle-time = <0x0>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@1 {
						label = "dcin";
						reg = <0x1>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x4>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x0>;
						qcom,hw-settle-time = <0x0>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@3 {
						label = "vchg_sns";
						reg = <0x3>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x1>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x0>;
						qcom,hw-settle-time = <0x0>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@9 {
						label = "ref_625mv";
						reg = <0x9>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x0>;
						qcom,hw-settle-time = <0x0>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@a {
						label = "ref_1250v";
						reg = <0xa>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x0>;
						qcom,hw-settle-time = <0x0>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@d {
						label = "chg_temp";
						reg = <0xd>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x10>;
						qcom,hw-settle-time = <0x0>;
						qcom,fast-avg-setup = <0x0>;
						qcom,vadc-thermal-node;
					};

					chan@43 {
						label = "usb_dp";
						reg = <0x43>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x1>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x0>;
						qcom,hw-settle-time = <0x0>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@44 {
						label = "usb_dm";
						reg = <0x44>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x1>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x0>;
						qcom,hw-settle-time = <0x0>;
						qcom,fast-avg-setup = <0x0>;
					};
				};

				gpios {
					compatible = "qcom,spmi-gpio";
					reg = <0xc000 0x200>;
					interrupts = <0x2 0xc0 0x0 0x0 0x2 0xc1 0x0 0x0>;
					interrupt-names = "pmi8950_gpio1", "pmi8950_gpio2";
					gpio-controller;
					#gpio-cells = <0x2>;
					phandle = <0x299>;
				};

				mpps {
					compatible = "qcom,spmi-mpp";
					reg = <0xa000 0x400>;
					interrupts = <0x2 0xa0 0x0 0x0 0x2 0xa1 0x0 0x0 0x2 0xa2 0x0 0x0 0x2 0xa3 0x0 0x0>;
					interrupt-names = "pmi8950_mpp1", "pmi8950_mpp2", "pmi8950_mpp3", "pmi8950_mpp4";
					gpio-controller;
					#gpio-cells = <0x2>;
					phandle = <0x29a>;
				};

				qcom,qpnp-smbcharger {
					compatible = "qcom,qpnp-smbcharger";
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					qcom,iterm-ma = <0x64>;
					qcom,float-voltage-mv = <0x1068>;
					qcom,resume-delta-mv = <0xc8>;
					qcom,chg-inhibit-fg;
					qcom,rparasitic-uohm = <0x186a0>;
					qcom,bms-psy-name = "bms";
					qcom,thermal-mitigation = <0x5dc 0x2bc 0x258 0x0>;
					qcom,parallel-usb-min-current-ma = <0x578>;
					qcom,parallel-usb-9v-min-current-ma = <0x384>;
					qcom,parallel-allowed-lowering-ma = <0x1f4>;
					qcom,pmic-revid = <0x112>;
					qcom,force-aicl-rerun;
					qcom,aicl-rerun-period-s = <0xb4>;
					qcom,autoadjust-vfloat;
					dpdm-supply = <0x113>;
					qcom,external-typec;
					qcom,typec-psy-name = "typec";
					phandle = <0x118>;

					qcom,chgr@1000 {
						reg = <0x1000 0x100>;
						interrupts = <0x2 0x10 0x0 0x0 0x2 0x10 0x1 0x0 0x2 0x10 0x2 0x0 0x2 0x10 0x3 0x0 0x2 0x10 0x4 0x0 0x2 0x10 0x5 0x0 0x2 0x10 0x6 0x0 0x2 0x10 0x7 0x0>;
						interrupt-names = "chg-error", "chg-inhibit", "chg-prechg-sft", "chg-complete-chg-sft", "chg-p2f-thr", "chg-rechg-thr", "chg-taper-thr", "chg-tcc-thr";
					};

					qcom,otg@1100 {
						reg = <0x1100 0x100>;
						interrupts = <0x2 0x11 0x0 0x0 0x2 0x11 0x1 0x0 0x2 0x11 0x3 0x0>;
						interrupt-names = "otg-fail", "otg-oc", "usbid-change";
					};

					qcom,bat-if@1200 {
						reg = <0x1200 0x100>;
						interrupts = <0x2 0x12 0x0 0x0 0x2 0x12 0x1 0x0 0x2 0x12 0x2 0x0 0x2 0x12 0x3 0x0 0x2 0x12 0x4 0x0 0x2 0x12 0x5 0x0 0x2 0x12 0x6 0x0 0x2 0x12 0x7 0x0>;
						interrupt-names = "batt-hot", "batt-warm", "batt-cold", "batt-cool", "batt-ov", "batt-low", "batt-missing", "batt-term-missing";
					};

					qcom,usb-chgpth@1300 {
						reg = <0x1300 0x100>;
						interrupts = <0x2 0x13 0x0 0x0 0x2 0x13 0x1 0x0 0x2 0x13 0x2 0x0 0x2 0x13 0x5 0x0>;
						interrupt-names = "usbin-uv", "usbin-ov", "usbin-src-det", "aicl-done";
					};

					qcom,dc-chgpth@1400 {
						reg = <0x1400 0x100>;
						interrupts = <0x2 0x14 0x0 0x0 0x2 0x14 0x1 0x0>;
						interrupt-names = "dcin-uv", "dcin-ov";
					};

					qcom,chgr-misc@1600 {
						reg = <0x1600 0x100>;
						interrupts = <0x2 0x16 0x0 0x0 0x2 0x16 0x1 0x0 0x2 0x16 0x2 0x0 0x2 0x16 0x3 0x0 0x2 0x16 0x4 0x0 0x2 0x16 0x5 0x0>;
						interrupt-names = "power-ok", "temp-shutdown", "wdog-timeout", "flash-fail", "otst2", "otst3";
					};

					qcom,smbcharger-boost-otg {
						regulator-name = "smbcharger_charger_otg";
						phandle = <0x117>;
					};
				};

				qcom,fg {
					compatible = "qcom,qpnp-fg";
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					qcom,resume-soc = <0x5f>;
					status = "okay";
					qcom,bcl-lm-threshold-ma = <0x7f>;
					qcom,bcl-mh-threshold-ma = <0x195>;
					qcom,fg-iterm-ma = <0x96>;
					qcom,fg-chg-iterm-ma = <0x64>;
					qcom,pmic-revid = <0x112>;
					qcom,fg-cutoff-voltage-mv = <0xdac>;
					qcom,cycle-counter-en;
					qcom,capacity-learning-on;
					phandle = <0x29b>;

					qcom,fg-soc@4000 {
						status = "okay";
						reg = <0x4000 0x100>;
						interrupts = <0x2 0x40 0x0 0x0 0x2 0x40 0x1 0x0 0x2 0x40 0x2 0x0 0x2 0x40 0x3 0x0 0x2 0x40 0x4 0x0 0x2 0x40 0x5 0x0 0x2 0x40 0x6 0x0>;
						interrupt-names = "high-soc", "low-soc", "full-soc", "empty-soc", "delta-soc", "first-est-done", "update-soc";
					};

					qcom,fg-batt@4100 {
						reg = <0x4100 0x100>;
						interrupts = <0x2 0x41 0x0 0x0 0x2 0x41 0x1 0x0 0x2 0x41 0x2 0x0 0x2 0x41 0x3 0x0 0x2 0x41 0x4 0x0 0x2 0x41 0x5 0x0 0x2 0x41 0x6 0x0 0x2 0x41 0x7 0x0>;
						interrupt-names = "soft-cold", "soft-hot", "vbatt-low", "batt-ided", "batt-id-req", "batt-unknown", "batt-missing", "batt-match";
					};

					qcom,revid-tp-rev@1f1 {
						reg = <0x1f1 0x1>;
					};

					qcom,fg-memif@4400 {
						status = "okay";
						reg = <0x4400 0x100>;
						interrupts = <0x2 0x44 0x0 0x0 0x2 0x44 0x2 0x0>;
						interrupt-names = "mem-avail", "data-rcvry-sug";
					};
				};

				bcl@4200 {
					compatible = "qcom,msm-bcl";
					reg = <0x4200 0xff 0x88e 0x2>;
					reg-names = "fg_user_adc", "pon_spare";
					interrupts = <0x2 0x42 0x0 0x0 0x2 0x42 0x1 0x0>;
					interrupt-names = "bcl-high-ibat-int", "bcl-low-vbat-int";
					qcom,vbat-scaling-factor = <0x9858>;
					qcom,vbat-gain-numerator = <0x1>;
					qcom,vbat-gain-denominator = <0x80>;
					qcom,vbat-polling-delay-ms = <0x64>;
					qcom,ibat-scaling-factor = <0x9858>;
					qcom,ibat-gain-numerator = <0x1>;
					qcom,ibat-gain-denominator = <0x80>;
					qcom,ibat-offset-numerator = <0x4b0>;
					qcom,ibat-offset-denominator = <0x1>;
					qcom,ibat-polling-delay-ms = <0x64>;
					qcom,inhibit-derating-ua = <0x86470>;
				};

				qcom,leds@a100 {
					compatible = "qcom,leds-qpnp";
					reg = <0xa100 0x100>;
					label = "mpp";
				};
			};

			qcom,pmi8950@3 {
				compatible = "qcom,spmi-pmic";
				reg = <0x3 0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x1>;

				pwm@b000 {
					status = "disabled";
					compatible = "qcom,qpnp-pwm";
					reg = <0xb000 0x100>;
					reg-names = "qpnp-lpg-channel-base";
					qcom,channel-id = <0x0>;
					qcom,supported-sizes = <0x6 0x9>;
					#pwm-cells = <0x2>;
					phandle = <0x29c>;
				};

				qpnp-labibb-regulator {
					status = "ok";
					compatible = "qcom,qpnp-labibb-regulator";
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					qcom,pmic-revid = <0x112>;
					qcom,qpnp-labibb-mode = "lcd";
					qpnp,qpnp-labibb-mode = "lcd";
					phandle = <0x29d>;

					qcom,ibb@dc00 {
						reg = <0xdc00 0x100>;
						reg-names = "ibb_reg";
						regulator-name = "ibb_reg";
						regulator-min-microvolt = <0x4630c0>;
						regulator-max-microvolt = <0x5b8d80>;
						qcom,qpnp-ibb-min-voltage = <0x155cc0>;
						qcom,qpnp-ibb-step-size = <0x186a0>;
						qcom,qpnp-ibb-slew-rate = <0x1e8480>;
						qcom,qpnp-ibb-use-default-voltage;
						qcom,qpnp-ibb-init-voltage = <0x53ec60>;
						qcom,qpnp-ibb-init-amoled-voltage = <0x3d0900>;
						qcom,qpnp-ibb-init-lcd-voltage = <0x53ec60>;
						qcom,qpnp-ibb-soft-start = <0x3e8>;
						qcom,qpnp-ibb-discharge-resistor = <0x20>;
						qcom,qpnp-ibb-lab-pwrup-delay = <0x1f40>;
						qcom,qpnp-ibb-lab-pwrdn-delay = <0x1f40>;
						qcom,qpnp-ibb-en-discharge;
						qcom,qpnp-ibb-full-pull-down;
						qcom,qpnp-ibb-pull-down-enable;
						qcom,qpnp-ibb-switching-clock-frequency = <0x5c8>;
						qcom,qpnp-ibb-limit-maximum-current = <0x60e>;
						qcom,qpnp-ibb-debounce-cycle = <0x10>;
						qcom,qpnp-ibb-limit-max-current-enable;
						qcom,qpnp-ibb-ps-enable;
						phandle = <0xb4>;
					};

					qcom,lab@de00 {
						reg = <0xde00 0x100>;
						reg-names = "lab";
						regulator-name = "lab_reg";
						regulator-min-microvolt = <0x4630c0>;
						regulator-max-microvolt = <0x5b8d80>;
						qcom,qpnp-lab-min-voltage = <0x4630c0>;
						qcom,qpnp-lab-step-size = <0x186a0>;
						qcom,qpnp-lab-slew-rate = <0x1388>;
						qcom,qpnp-lab-use-default-voltage;
						qcom,qpnp-lab-init-voltage = <0x53ec60>;
						qcom,qpnp-lab-init-amoled-voltage = <0x4630c0>;
						qcom,qpnp-lab-init-lcd-voltage = <0x53ec60>;
						qcom,qpnp-lab-soft-start = <0x320>;
						qcom,qpnp-lab-full-pull-down;
						qcom,qpnp-lab-pull-down-enable;
						qcom,qpnp-lab-switching-clock-frequency = <0x640>;
						qcom,qpnp-lab-limit-maximum-current = <0x320>;
						qcom,qpnp-lab-limit-max-current-enable;
						qcom,qpnp-lab-ps-threshold = <0x28>;
						qcom,qpnp-lab-ps-enable;
						qcom,qpnp-lab-nfet-size = <0x64>;
						qcom,qpnp-lab-pfet-size = <0x64>;
						qcom,qpnp-lab-max-precharge-time = <0x1f4>;
						phandle = <0xb3>;
					};
				};

				qcom,leds@d800 {
					compatible = "qcom,qpnp-wled";
					reg = <0xd800 0x100 0xd900 0x100 0xdc00 0x100 0xde00 0x100>;
					reg-names = "qpnp-wled-ctrl-base", "qpnp-wled-sink-base", "qpnp-wled-ibb-base", "qpnp-wled-lab-base";
					interrupts = <0x3 0xd8 0x2 0x1>;
					interrupt-names = "sc-irq";
					status = "okay";
					linux,name = "wled";
					linux,default-trigger = "bkl-trigger";
					qcom,fdbk-output = "auto";
					qcom,vref-mv = <0x15e>;
					qcom,switch-freq-khz = <0x320>;
					qcom,ovp-mv = <0x733c>;
					qcom,ilim-ma = <0x3d4>;
					qcom,boost-duty-ns = <0x1a>;
					qcom,mod-freq-khz = <0x2580>;
					qcom,dim-mode = "hybrid";
					qcom,dim-method = "linear";
					qcom,hyb-thres = <0x271>;
					qcom,sync-dly-us = <0x320>;
					qcom,fs-curr-ua = <0x4e20>;
					qcom,led-strings-list = [00 01];
					qcom,en-ext-pfet-sc-pro;
					qcom,pmic-revid = <0x112>;
					qcom,cons-sync-write-delay-us = <0x3e8>;
					phandle = <0x29e>;
				};

				qcom,leds@d300 {
					compatible = "qcom,qpnp-flash-led";
					status = "okay";
					reg = <0xd300 0x100>;
					label = "flash";
					qcom,headroom = <0x1f4>;
					qcom,startup-dly = <0x80>;
					qcom,clamp-curr = <0xc8>;
					qcom,pmic-charger-support;
					qcom,self-check-enabled;
					qcom,thermal-derate-enabled;
					qcom,thermal-derate-threshold = <0x64>;
					qcom,thermal-derate-rate = "5_PERCENT";
					qcom,current-ramp-enabled;
					qcom,ramp_up_step = "6P7_US";
					qcom,ramp_dn_step = "6P7_US";
					qcom,vph-pwr-droop-enabled;
					qcom,vph-pwr-droop-threshold = <0xbb8>;
					qcom,vph-pwr-droop-debounce-time = <0xa>;
					qcom,headroom-sense-ch0-enabled;
					qcom,headroom-sense-ch1-enabled;
					qcom,pmic-revid = <0x112>;
					phandle = <0x29f>;

					qcom,flash_0 {
						label = "flash";
						qcom,led-name = "led:flash_0";
						qcom,default-led-trigger = "flash0_trigger";
						qcom,max-current = <0x3e8>;
						qcom,duration = <0x500>;
						qcom,id = <0x0>;
						qcom,current = <0x271>;
						phandle = <0x18c>;
					};

					qcom,flash_1 {
						label = "flash";
						qcom,led-name = "led:flash_1";
						qcom,default-led-trigger = "flash1_trigger";
						qcom,max-current = <0x3e8>;
						qcom,duration = <0x500>;
						qcom,id = <0x1>;
						qcom,current = <0x271>;
						phandle = <0x18d>;
					};

					qcom,torch_0 {
						label = "torch";
						qcom,led-name = "led:torch_0";
						qcom,default-led-trigger = "torch0_trigger";
						qcom,max-current = <0xc8>;
						qcom,id = <0x0>;
						qcom,current = <0x78>;
						phandle = <0x18e>;
					};

					qcom,torch_1 {
						label = "torch";
						qcom,led-name = "led:torch_1";
						qcom,default-led-trigger = "torch1_trigger";
						qcom,max-current = <0xc8>;
						qcom,id = <0x1>;
						qcom,current = <0x78>;
						phandle = <0x18f>;
					};

					qcom,switch {
						label = "switch";
						qcom,led-name = "led:switch";
						qcom,default-led-trigger = "switch_trigger";
						qcom,max-current = <0x3e8>;
						qcom,duration = <0x500>;
						qcom,id = <0x2>;
						qcom,current = <0x271>;
						phandle = <0x190>;

						reg0 {
							regulator-name = "pon_spare_reg";
						};
					};
				};

				qcom,haptics@c000 {
					compatible = "qcom,qpnp-haptics";
					reg = <0xc000 0x100>;
					interrupts = <0x3 0xc0 0x0 0x3 0x3 0xc0 0x1 0x3>;
					interrupt-names = "hap-sc-irq", "hap-play-irq";
					qcom,pmic-revid = <0x112>;
					vcc_pon-supply = <0x114>;
					qcom,int-pwm-freq-khz = <0x1f9>;
					qcom,play-mode = "direct";
					qcom,wave-play-rate-us = <0x148f>;
					qcom,actuator-type = <0x0>;
					qcom,wave-shape = "square";
					qcom,vmax-mv = <0x7d0>;
					qcom,ilim-ma = <0x320>;
					qcom,sc-deb-cycles = <0x8>;
					qcom,en-brake;
					qcom,brake-pattern = <0x3 0x3 0x0 0x0>;
					qcom,wave-samples = <0x3e 0x3e 0x3e 0x3e 0x3e 0x3e 0x3e 0x3e>;
					qcom,wave-rep-cnt = <0x1>;
					qcom,wave-samp-rep-cnt = <0x1>;
					phandle = <0x2a0>;
				};
			};
		};

		ssusb@7000000 {
			compatible = "qcom,dwc-usb3-msm";
			reg = <0x7000000 0xfc000 0x7e000 0x400>;
			reg-names = "core_base", "ahb2phy_base";
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;
			interrupts = <0x0 0x88 0x0 0x0 0xdc 0x0 0x0 0x86 0x0>;
			interrupt-names = "hs_phy_irq", "ss_phy_irq", "pwr_event_irq";
			USB3_GDSC-supply = <0x115>;
			qcom,usb-dbm = <0x116>;
			qcom,msm-bus,name = "usb3";
			qcom,msm-bus,num-cases = <0x3>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x3d 0x200 0x0 0x0 0x3d 0x200 0x3a980 0xc3500 0x3d 0x200 0x3a980 0xc3500>;
			qcom,pm-qos-latency = <0x2>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x5328>;
			clocks = <0x11 0xb3b4e2cb 0x11 0xf7f4b314 0x11 0xa800b65a 0x11 0xd0b65c92 0x11 0xfad488ce 0x11 0xccb7e26f>;
			clock-names = "core_clk", "iface_clk", "utmi_clk", "sleep_clk", "xo", "cfg_ahb_clk";
			qcom,core-clk-rate = <0x7f28155>;
			qcom,core-clk-rate-hs = <0x3938700>;
			resets = <0x11 0x3>;
			reset-names = "core_reset";
			vbus_dwc3-supply = <0x117>;
			extcon = <0x118>;
			phandle = <0x2a1>;

			dwc3@7000000 {
				compatible = "snps,dwc3";
				reg = <0x7000000 0xc8d0>;
				interrupt-parent = <0xc0>;
				interrupts = <0x0 0x8c 0x0>;
				usb-phy = <0x113 0x119>;
				tx-fifo-resize;
				snps,usb3-u1u2-disable;
				snps,is-utmi-l1-suspend;
				snps,usb2-l1-disable;
				snps,hird-threshold = [00];
			};

			qcom,usbbam@7104000 {
				compatible = "qcom,usb-bam-msm";
				reg = <0x7104000 0x1a934>;
				interrupt-parent = <0xc0>;
				interrupts = <0x0 0x87 0x0>;
				qcom,bam-type = <0x0>;
				qcom,usb-bam-fifo-baseaddr = "\b`P";
				qcom,usb-bam-num-pipes = <0x8>;
				qcom,ignore-core-reset-ack;
				qcom,disable-clk-gating;
				qcom,usb-bam-override-threshold = <0x4001>;
				qcom,usb-bam-max-mbps-highspeed = <0x190>;
				qcom,usb-bam-max-mbps-superspeed = <0xe10>;
				qcom,reset-bam-on-connect;

				qcom,pipe0 {
					label = "ssusb-ipa-out-0";
					qcom,usb-bam-mem-type = <0x1>;
					qcom,dir = <0x0>;
					qcom,pipe-num = <0x0>;
					qcom,peer-bam = <0x1>;
					qcom,src-bam-pipe-index = <0x1>;
					qcom,data-fifo-size = <0x8000>;
					qcom,descriptor-fifo-size = <0x2000>;
				};

				qcom,pipe1 {
					label = "ssusb-ipa-in-0";
					qcom,usb-bam-mem-type = <0x1>;
					qcom,dir = <0x1>;
					qcom,pipe-num = <0x0>;
					qcom,peer-bam = <0x1>;
					qcom,dst-bam-pipe-index = <0x0>;
					qcom,data-fifo-size = <0x8000>;
					qcom,descriptor-fifo-size = <0x2000>;
				};

				qcom,pipe2 {
					label = "ssusb-qdss-in-0";
					qcom,usb-bam-mem-type = <0x2>;
					qcom,dir = <0x1>;
					qcom,pipe-num = <0x0>;
					qcom,peer-bam = <0x0>;
					qcom,peer-bam-physical-address = <0x6044000>;
					qcom,src-bam-pipe-index = <0x0>;
					qcom,dst-bam-pipe-index = <0x2>;
					qcom,data-fifo-offset = <0x0>;
					qcom,data-fifo-size = <0xe00>;
					qcom,descriptor-fifo-offset = <0xe00>;
					qcom,descriptor-fifo-size = <0x200>;
				};

				qcom,pipe3 {
					label = "ssusb-dpl-ipa-in-1";
					qcom,usb-bam-mem-type = <0x1>;
					qcom,dir = <0x1>;
					qcom,pipe-num = <0x1>;
					qcom,peer-bam = <0x1>;
					qcom,dst-bam-pipe-index = <0x2>;
					qcom,data-fifo-size = <0x8000>;
					qcom,descriptor-fifo-size = <0x2000>;
				};
			};
		};

		qusb@79000 {
			compatible = "qcom,qusb2phy";
			reg = <0x79000 0x180 0x1841030 0x4 0x193f020 0x4>;
			reg-names = "qusb_phy_base", "ref_clk_addr", "tcsr_clamp_dig_n_1p8";
			USB3_GDSC-supply = <0x115>;
			vdd-supply = <0xac>;
			vdda18-supply = <0x11a>;
			vdda33-supply = <0x107>;
			qcom,vdd-voltage-level = <0x0 0xe1d48 0xe1d48>;
			qcom,qusb-phy-init-seq = <0xf8 0x80 0xb3 0x84 0x83 0x88 0xc0 0x8c 0x14 0x9c 0x30 0x8 0x79 0xc 0x21 0x10 0x0 0x90 0x9f 0x1c 0x0 0x18>;
			phy_type = "utmi";
			qcom,phy-clk-scheme = "cml";
			qcom,major-rev = <0x1>;
			clocks = <0x11 0xf5304268 0x11 0x16e35a90 0x11 0xccb7e26f 0x11 0xf7f4b314 0x11 0xb3b4e2cb>;
			clock-names = "ref_clk_src", "ref_clk", "cfg_ahb_clk", "iface_clk", "core_clk";
			resets = <0x11 0x0>;
			reset-names = "phy_reset";
			phandle = <0x113>;
		};

		ssphy@78000 {
			compatible = "qcom,usb-ssphy-qmp";
			reg = <0x78000 0x9f8 0x193f244 0x4>;
			reg-names = "qmp_phy_base", "vls_clamp_reg";
			qcom,qmp-phy-init-seq = <0xac 0x14 0x0 0x34 0x8 0x0 0x174 0x30 0x0 0x3c 0x6 0x0 0xb4 0x0 0x0 0xb8 0x8 0x0 0x194 0x6 0x3e8 0x19c 0x1 0x0 0x178 0x0 0x0 0xd0 0x82 0x0 0xdc 0x55 0x0 0xe0 0x55 0x0 0xe4 0x3 0x0 0x78 0xb 0x0 0x84 0x16 0x0 0x90 0x28 0x0 0x108 0x80 0x0 0x10c 0x0 0x0 0x184 0xa 0x0 0x4c 0x15 0x0 0x50 0x34 0x0 0x54 0x0 0x0 0xc8 0x0 0x0 0x18c 0x0 0x0 0xcc 0x0 0x0 0x128 0x0 0x0 0xc 0xa 0x0 0x10 0x1 0x0 0x1c 0x31 0x0 0x20 0x1 0x0 0x14 0x0 0x0 0x18 0x0 0x0 0x24 0xde 0x0 0x28 0x7 0x0 0x48 0xf 0x0 0x70 0xf 0x0 0x100 0x80 0x0 0x440 0xb 0x0 0x4d8 0x2 0x0 0x4dc 0x6c 0x0 0x4e0 0xbb 0x0 0x508 0x77 0x0 0x50c 0x80 0x0 0x514 0x3 0x0 0x51c 0x16 0x0 0x448 0x75 0x0 0x454 0x0 0x0 0x40c 0xa 0x0 0x41c 0x6 0x0 0x510 0x0 0x0 0x268 0x45 0x0 0x2ac 0x12 0x0 0x294 0x6 0x0 0x254 0x0 0x0 0x8c8 0x83 0x0 0x8c4 0x2 0x0 0x8cc 0x9 0x0 0x8d0 0xa2 0x0 0x8d4 0x85 0x0 0x880 0xd1 0x0 0x884 0x1f 0x0 0x888 0x47 0x0 0x80c 0x9f 0x0 0x824 0x17 0x0 0x828 0xf 0x0 0x8b8 0x75 0x0 0x8bc 0x13 0x0 0x8b0 0x86 0x0 0x8a0 0x4 0x0 0x88c 0x44 0x0 0x870 0xe7 0x0 0x874 0x3 0x0 0x878 0x40 0x0 0x87c 0x0 0x0 0x9d8 0x88 0x0 0xffffffff 0x0 0x0>;
			qcom,qmp-phy-reg-offset = <0x974 0x8d8 0x8dc 0x804 0x800 0x808>;
			vdd-supply = <0xac>;
			core-supply = <0x11a>;
			qcom,vdd-voltage-level = <0x0 0xe1d48 0xe1d48>;
			qcom,core-voltage-level = <0x0 0x1b7740 0x1b7740>;
			qcom,vbus-valid-override;
			clocks = <0x11 0x555d16b2 0x11 0x26f8a97a 0x11 0xccb7e26f 0x11 0xf5304268 0x11 0xb85dadfa>;
			clock-names = "aux_clk", "pipe_clk", "cfg_ahb_clk", "ref_clk_src", "ref_clk";
			resets = <0x11 0x1 0x11 0x2>;
			reset-names = "phy_reset", "phy_phy_reset";
			phandle = <0x119>;
		};

		usb-notifier {
			compatible = "samsung,usb-notifier";
			qcom,disable_control_en = <0x1>;
			qcom,unsupport_host_en = <0x0>;
			phandle = <0x2a2>;
		};

		dbm@70f8000 {
			compatible = "qcom,usb-dbm-1p5";
			reg = <0x70f8000 0x300>;
			qcom,reset-ep-after-lpm-resume;
			phandle = <0x116>;
		};

		qcom,mss@4080000 {
			compatible = "qcom,pil-q6v55-mss";
			reg = <0x4080000 0x100 0x194f000 0x10 0x1950000 0x8 0x1951000 0x8 0x4020000 0x40 0x1871000 0x4>;
			reg-names = "qdsp6_base", "halt_q6", "halt_modem", "halt_nc", "rmb_base", "restart_reg";
			interrupts = <0x0 0x18 0x1>;
			vdd_mss-supply = <0x11b>;
			vdd_cx-supply = <0x10>;
			vdd_cx-voltage = <0x180>;
			vdd_mx-supply = <0x109>;
			vdd_mx-uV = <0x180>;
			vdd_pll-supply = <0x11a>;
			qcom,vdd_pll = <0x1b7740>;
			vdd_mss-uV = <0x180>;
			clocks = <0x11 0xe97a8354 0x11 0x111cde81 0x11 0x67544d62 0x11 0xde2adeb1>;
			clock-names = "xo", "iface_clk", "bus_clk", "mem_clk";
			qcom,proxy-clock-names = "xo";
			qcom,active-clock-names = "iface_clk", "bus_clk", "mem_clk";
			qcom,pas-id = <0x5>;
			qcom,pil-mss-memsetup;
			qcom,firmware-name = "modem";
			qcom,pil-self-auth;
			qcom,sequential-fw-load;
			qcom,sysmon-id = <0x0>;
			qcom,ssctl-instance-id = <0x12>;
			qcom,qdsp6v56-1-10;
			qcom,reset-clk;
			qcom,gpio-err-fatal = <0x11c 0x0 0x0>;
			qcom,gpio-err-ready = <0x11c 0x1 0x0>;
			qcom,gpio-proxy-unvote = <0x11c 0x2 0x0>;
			qcom,gpio-stop-ack = <0x11c 0x3 0x0>;
			qcom,gpio-shutdown-ack = <0x11c 0x7 0x0>;
			qcom,gpio-force-stop = <0x11d 0x0 0x0>;
			memory-region = <0x11e>;
		};

		qcom,lpass@c200000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0xc200000 0x100>;
			interrupts = <0x0 0x125 0x1>;
			vdd_cx-supply = <0x10>;
			qcom,proxy-reg-names = "vdd_cx";
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			qcom,mas-crypto = <0xa4>;
			clocks = <0x11 0xb72aa4c9 0x11 0xd390d2 0x11 0x94de4919 0x11 0xd4415c9b 0x11 0x37a21414>;
			clock-names = "xo", "scm_core_clk", "scm_iface_clk", "scm_bus_clk", "scm_core_clk_src";
			qcom,proxy-clock-names = "xo", "scm_core_clk", "scm_iface_clk", "scm_bus_clk", "scm_core_clk_src";
			qcom,scm_core_clk_src-freq = <0x4c4b400>;
			qcom,pas-id = <0x1>;
			qcom,complete-ramdump;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x1a7>;
			qcom,sysmon-id = <0x1>;
			qcom,ssctl-instance-id = <0x14>;
			qcom,firmware-name = "adsp";
			qcom,gpio-err-fatal = <0x11f 0x0 0x0>;
			qcom,gpio-proxy-unvote = <0x11f 0x2 0x0>;
			qcom,gpio-err-ready = <0x11f 0x1 0x0>;
			qcom,gpio-stop-ack = <0x11f 0x3 0x0>;
			qcom,gpio-force-stop = <0x120 0x0 0x0>;
			memory-region = <0x121>;
		};

		qcom,pronto@a21b000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0xa21b000 0x3000>;
			interrupts = <0x0 0x95 0x1>;
			vdd_pronto_pll-supply = <0x11a>;
			proxy-reg-names = "vdd_pronto_pll";
			vdd_pronto_pll-uV-uA = <0x1b7740 0x4650>;
			qcom,mas-crypto = <0xa4>;
			clocks = <0x11 0x89dae6d0 0x11 0xd390d2 0x11 0x94de4919 0x11 0xd4415c9b 0x11 0x37a21414>;
			clock-names = "xo", "scm_core_clk", "scm_iface_clk", "scm_bus_clk", "scm_core_clk_src";
			qcom,proxy-clock-names = "xo", "scm_core_clk", "scm_iface_clk", "scm_bus_clk", "scm_core_clk_src";
			qcom,scm_core_clk_src = <0x4c4b400>;
			qcom,pas-id = <0x6>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x1a6>;
			qcom,sysmon-id = <0x6>;
			qcom,ssctl-instance-id = <0x13>;
			qcom,firmware-name = "wcnss";
			qcom,gpio-err-fatal = <0x122 0x0 0x0>;
			qcom,gpio-err-ready = <0x122 0x1 0x0>;
			qcom,gpio-proxy-unvote = <0x122 0x2 0x0>;
			qcom,gpio-stop-ack = <0x122 0x3 0x0>;
			qcom,gpio-force-stop = <0x123 0x0 0x0>;
			memory-region = <0x124>;
		};

		qcom,venus@1de0000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x1de0000 0x4000>;
			vdd-supply = <0xa0>;
			qcom,proxy-reg-names = "vdd";
			qcom,mas-crypto = <0xa4>;
			clocks = <0x11 0xf76a02bb 0x11 0x8d778c6 0x11 0xcdf4c8f6 0x11 0xd390d2 0x11 0x94de4919 0x11 0xd4415c9b 0x11 0x37a21414>;
			clock-names = "core_clk", "iface_clk", "bus_clk", "scm_core_clk", "scm_iface_clk", "scm_bus_clk", "scm_core_clk_src";
			qcom,proxy-clock-names = "core_clk", "iface_clk", "bus_clk", "scm_core_clk", "scm_iface_clk", "scm_bus_clk", "scm_core_clk_src";
			qcom,scm_core_clk_src-freq = <0x4c4b400>;
			qcom,msm-bus,name = "pil-venus";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x3f 0x200 0x0 0x0 0x3f 0x200 0x0 0x4a380>;
			qcom,pas-id = <0x9>;
			qcom,proxy-timeout-ms = <0x64>;
			qcom,firmware-name = "venus";
			memory-region = <0x125>;
		};

		qcom,wcnss-wlan@0a000000 {
			compatible = "qcom,wcnss_wlan";
			reg = <0xa000000 0x280000 0xb011008 0x4 0xa21b000 0x3000 0x3204000 0x100 0x3200800 0x200 0xa100400 0x200 0xa205050 0x200 0xa219000 0x20 0xa080488 0x8 0xa080fb0 0x8 0xa08040c 0x8 0xa0120a8 0x8 0xa012448 0x8 0xa080c00 0x1>;
			reg-names = "wcnss_mmio", "wcnss_fiq", "pronto_phy_base", "riva_phy_base", "riva_ccu_base", "pronto_a2xb_base", "pronto_ccpu_base", "pronto_saw2_base", "wlan_tx_phy_aborts", "wlan_brdg_err_source", "wlan_tx_status", "alarms_txctl", "alarms_tactl", "pronto_mcu_base";
			interrupts = <0x0 0x91 0x0 0x0 0x92 0x0>;
			interrupt-names = "wcnss_wlantx_irq", "wcnss_wlanrx_irq";
			qcom,pronto-vddmx-supply = <0x109>;
			qcom,pronto-vddcx-supply = <0x10>;
			qcom,pronto-vddpx-supply = <0x111>;
			qcom,iris-vddxo-supply = <0x11a>;
			qcom,iris-vddrfa-supply = <0x126>;
			qcom,iris-vddpa-supply = <0x127>;
			qcom,iris-vdddig-supply = <0x111>;
			qcom,iris-vddxo-voltage-level = <0x1b7740 0x0 0x1b7740>;
			qcom,iris-vddrfa-voltage-level = <0x13d620 0x0 0x13d620>;
			qcom,iris-vddpa-voltage-level = <0x325aa0 0x0 0x325aa0>;
			qcom,iris-vdddig-voltage-level = <0x1b7740 0x0 0x1b7740>;
			qcom,vddmx-voltage-level = <0x180 0x0 0x180>;
			qcom,vddcx-voltage-level = <0x100 0x0 0x180>;
			qcom,vddpx-voltage-level = <0x1b7740 0x0 0x1b7740>;
			qcom,iris-vddxo-current = <0x2710>;
			qcom,iris-vddrfa-current = <0x186a0>;
			qcom,iris-vddpa-current = <0x7dbb8>;
			qcom,iris-vdddig-current = <0x2710>;
			qcom,pronto-vddmx-current = <0x0>;
			qcom,pronto-vddcx-current = <0x0>;
			qcom,pronto-vddpx-current = <0x0>;
			pinctrl-names = "wcnss_default", "wcnss_sleep", "wcnss_gpio_default";
			pinctrl-0 = <0x128>;
			pinctrl-1 = <0x129>;
			pinctrl-2 = <0x12a>;
			gpios = <0xe5 0x4c 0x0 0xe5 0x4d 0x0 0xe5 0x4e 0x0 0xe5 0x4f 0x0 0xe5 0x50 0x0>;
			clocks = <0x11 0x116b76f 0x11 0x24a30992 0x12b 0x8121ac15 0x11 0x709f430b>;
			clock-names = "xo", "rf_clk", "measure", "wcnss_debug";
			qcom,has-autodetect-xo;
			qcom,is-pronto-v3;
			qcom,has-pronto-hw;
			qcom,has-vsys-adc-channel;
			qcom,has-a2xb-split-reg;
			qcom,wcnss-adc_tm = <0xc1>;
		};

		qcom,msm-ssc-sensors {
			compatible = "qcom,msm-ssc-sensors";
			status = "ok";
			phandle = <0x2a3>;
		};

		sdcard-det-pin {
			compatible = "qcom,sdcard-detect-pin";
			qcom,sdcard-detect-pin-no = <0x85>;
		};

		regulator@19461d4 {
			compatible = "qcom,mem-acc-regulator";
			reg = <0x19461d4 0x4 0x19461d8 0x4>;
			reg-names = "acc-sel-l1", "acc-sel-l2";
			regulator-name = "apc_mem_acc_corner";
			regulator-min-microvolt = <0x1>;
			regulator-max-microvolt = <0x2>;
			qcom,corner-acc-map = <0x1 0x0>;
			qcom,acc-sel-l1-bit-pos = <0x0>;
			qcom,acc-sel-l1-bit-size = <0x1>;
			qcom,acc-sel-l2-bit-pos = <0x0>;
			qcom,acc-sel-l2-bit-size = <0x1>;
			phandle = <0x12f>;
		};

		cpr4-ctrl@b018000 {
			compatible = "qcom,cpr4-msm8953-apss-regulator";
			reg = <0xb018000 0x4000 0xa4000 0x1000>;
			reg-names = "cpr_ctrl", "fuse_base";
			interrupts = <0x0 0xf 0x1>;
			interrupt-names = "cpr";
			qcom,cpr-ctrl-name = "apc";
			qcom,cpr-sensor-time = <0x3e8>;
			qcom,cpr-loop-time = <0x4c4b40>;
			qcom,cpr-idle-cycles = <0xf>;
			qcom,cpr-step-quot-init-min = <0xc>;
			qcom,cpr-step-quot-init-max = <0xe>;
			qcom,cpr-count-mode = <0x0>;
			qcom,cpr-count-repeat = <0xe>;
			qcom,cpr-down-error-step-limit = <0x1>;
			qcom,cpr-up-error-step-limit = <0x1>;
			qcom,apm-ctrl = <0x12c>;
			qcom,apm-threshold-voltage = <0xcf850>;
			qcom,apm-hysteresis-voltage = <0x1388>;
			vdd-supply = <0x12d>;
			qcom,voltage-step = <0x1388>;
			vdd-limit-supply = <0x12e>;
			mem-acc-supply = <0x12f>;
			qcom,cpr-enable;
			qcom,cpr-hw-closed-loop;
			qcom,cpr-panic-reg-addr-list = <0xb1d2c18 0xb1d2900 0xb1112b0 0xb018798>;
			qcom,cpr-panic-reg-name-list = "CCI_SAW4_PMIC_STS", "CCI_SAW4_VCTL", "APCS_ALIAS0_APM_CTLER_STATUS", "APCS0_CPR_CORE_ADJ_MODE_REG";
			qcom,cpr-aging-ref-voltage = <0xf1b30>;
			phandle = <0x2a4>;

			thread@0 {
				qcom,cpr-thread-id = <0x0>;
				qcom,cpr-consecutive-up = <0x0>;
				qcom,cpr-consecutive-down = <0x2>;
				qcom,cpr-up-threshold = <0x2>;
				qcom,cpr-down-threshold = <0x1>;

				regulator {
					regulator-name = "apc_corner";
					regulator-min-microvolt = <0x1>;
					regulator-max-microvolt = <0x9>;
					qcom,cpr-fuse-corners = <0x4>;
					qcom,cpr-fuse-combos = <0x40>;
					qcom,cpr-speed-bins = <0x8>;
					qcom,cpr-speed-bin-corners = <0x9 0x0 0x7 0x0 0x0 0x0 0x7 0x9>;
					qcom,cpr-corners = <0x9 0x9 0x9 0x9 0x9 0x9 0x9 0x9 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x9 0x9 0x9 0x9 0x9 0x9 0x9 0x9>;
					qcom,cpr-corner-fmax-map = <0x1 0x2 0x4 0x9 0x0 0x0 0x0 0x0 0x1 0x2 0x4 0x7 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x2 0x4 0x7 0x1 0x2 0x4 0x9>;
					qcom,cpr-voltage-ceiling = <0xae8f8 0xc0df0 0xd1f60 0xd32e8 0xe09c0 0xf1b30 0x104028 0x104028 0x104028 0xae8f8 0xc0df0 0xd1f60 0xd32e8 0xe09c0 0xf1b30 0x104028 0xae8f8 0xc0df0 0xd1f60 0xd32e8 0xe09c0 0xf1b30 0x104028 0xae8f8 0xc0df0 0xd1f60 0xd32e8 0xe09c0 0xf1b30 0x104028 0x104028 0x104028>;
					qcom,cpr-voltage-floor = <0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120 0x7a120>;
					qcom,cpr-floor-to-ceiling-max-range = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350 0xc350>;
					qcom,cpr-misc-fuse-voltage-adjustment = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x7530 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x7530 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x7530 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x7530 0x0 0x0 0x0 0x0 0x0 0x0>;
					qcom,mem-acc-voltage = <0x1 0x1 0x2 0x2 0x2 0x2 0x2 0x2 0x2 0x1 0x1 0x2 0x2 0x2 0x2 0x2 0x1 0x1 0x2 0x2 0x2 0x2 0x2 0x1 0x1 0x2 0x2 0x2 0x2 0x2 0x2 0x2>;
					qcom,corner-frequencies = <0x26e8f000 0x3dcc5000 0x538ab800 0x64b54000 0x6b931000 0x74bad000 0x7829b800 0x802c8000 0x839b6800 0x26e8f000 0x3dcc5000 0x538ab800 0x64b54000 0x6b931000 0x74bad000 0x7829b800 0x26e8f000 0x3dcc5000 0x538ab800 0x64b54000 0x6b931000 0x74bad000 0x7829b800 0x26e8f000 0x3dcc5000 0x538ab800 0x64b54000 0x6b931000 0x74bad000 0x7829b800 0x802c8000 0x839b6800>;
					qcom,cpr-open-loop-voltage-fuse-adjustment = <0x0 0x0 0x0 0x0 0x61a8 0x0 0x1388 0x9c40 0x61a8 0x0 0x1388 0x9c40 0x61a8 0x0 0x1388 0x9c40 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x61a8 0x0 0x1388 0x9c40 0x61a8 0x0 0x1388 0x9c40 0x61a8 0x0 0x1388 0x9c40 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x61a8 0x0 0x1388 0x9c40 0x61a8 0x0 0x1388 0x9c40 0x61a8 0x0 0x1388 0x9c40 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x61a8 0x0 0x1388 0x9c40 0x61a8 0x0 0x1388 0x9c40 0x61a8 0x0 0x1388 0x9c40 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
					qcom,cpr-closed-loop-voltage-fuse-adjustment = <0x0 0x0 0x0 0x0 0x2710 0xffffc568 0x0 0x61a8 0x2710 0xffffc568 0x0 0x61a8 0xffffec78 0xffff8ad0 0xffffc568 0x2710 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x2710 0xffffc568 0x0 0x61a8 0x2710 0xffffc568 0x0 0x61a8 0xffffec78 0xffff8ad0 0xffffc568 0x2710 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x2710 0xffffc568 0x0 0x61a8 0x2710 0xffffc568 0x0 0x61a8 0xffffec78 0xffff8ad0 0xffffc568 0x2710 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x2710 0xffffc568 0x0 0x61a8 0x2710 0xffffc568 0x0 0x61a8 0xffffec78 0xffff8ad0 0xffffc568 0x2710 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
					qcom,cpr-ro-scaling-factor = <0xe1a 0xece 0x0 0x898 0x992 0x906 0x87a 0x8a2 0x91a 0x8a2 0x9a6 0x924 0x30c 0xa8c 0x992 0x82a 0xe1a 0xece 0x0 0x898 0x992 0x906 0x87a 0x8a2 0x91a 0x8a2 0x9a6 0x924 0x30c 0xa8c 0x992 0x82a 0xe1a 0xece 0x0 0x898 0x992 0x906 0x87a 0x8a2 0x91a 0x8a2 0x9a6 0x924 0x30c 0xa8c 0x992 0x82a 0xe1a 0xece 0x0 0x898 0x992 0x906 0x87a 0x8a2 0x91a 0x8a2 0x9a6 0x924 0x30c 0xa8c 0x992 0x82a>;
					qcom,allow-voltage-interpolation;
					qcom,allow-quotient-interpolation;
					qcom,cpr-scaled-open-loop-voltage-as-ceiling;
					qcom,cpr-aging-max-voltage-adjustment = <0x3a98>;
					qcom,cpr-aging-ref-corner = <0x6>;
					qcom,cpr-aging-ro-scaling-factor = <0xaf0>;
					qcom,allow-aging-voltage-adjustment = <0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x1 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x1 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x1 0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x1>;
					phandle = <0x10a>;
				};
			};
		};

		regulator@194415c {
			compatible = "qcom,mem-acc-regulator";
			reg = <0x194415c 0x4>;
			reg-names = "acc-sel-l1";
			regulator-name = "gfx_mem_acc_corner";
			regulator-min-microvolt = <0x1>;
			regulator-max-microvolt = <0x2>;
			qcom,acc-sel-l1-bit-pos = <0x0>;
			qcom,acc-sel-l1-bit-size = <0x1>;
			qcom,corner-acc-map = <0x1 0x0>;
			phandle = <0x130>;
		};

		ldo@185f000 {
			compatible = "qcom,msm8953-gfx-ldo";
			reg = <0x185f000 0x30 0xa4000 0x1000>;
			reg-names = "ldo_addr", "efuse_addr";
			regulator-name = "msm_gfx_ldo";
			regulator-min-microvolt = <0x1>;
			regulator-max-microvolt = <0x7>;
			qcom,ldo-voltage-ceiling = <0x975e0 0xa6040 0xb71b0>;
			qcom,ldo-voltage-floor = <0x7c830 0x7c830 0x927c0>;
			qcom,num-corners = <0x7>;
			qcom,num-ldo-corners = <0x3>;
			qcom,ldo-enable-corner-map = <0x1 0x1 0x1 0x0 0x0 0x0 0x0>;
			qcom,init-corner = <0x4>;
			vdd-cx-supply = <0x10>;
			qcom,vdd-cx-corner-map = <0x40 0x40 0x80 0xc0 0x100 0x140 0x180>;
			mem-acc-supply = <0x130>;
			qcom,mem-acc-corner-map = <0x1 0x1 0x1 0x2 0x2 0x2 0x2>;
			qcom,ldo-init-voltage-adjustment = <0x88b8 0x61a8 0x0>;
			phandle = <0x108>;
		};

		eldo2 {
			compatible = "regulator-fixed";
			regulator-name = "eldo2_8953";
			startup-delay-us = <0x0>;
			enable-active-high;
			gpio = <0xe5 0x32 0x0>;
			regulator-always-on;
			phandle = <0x106>;
		};

		adv_vreg {
			compatible = "regulator-fixed";
			regulator-name = "adv_vreg";
			startup-delay-us = <0x190>;
			enable-active-high;
			gpio = <0x131 0x5 0x0>;
			phandle = <0x2a5>;
		};

		qcom,gdsc@184c018 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_venus";
			reg = <0x184c018 0x4>;
			status = "okay";
			clock-names = "bus_clk", "core_clk";
			clocks = <0x11 0xcdf4c8f6 0x11 0xf76a02bb>;
			phandle = <0xa0>;
		};

		qcom,gdsc@184d078 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_mdss";
			reg = <0x184d078 0x4>;
			status = "okay";
			clock-names = "core_clk", "bus_clk";
			clocks = <0x11 0x22f3521f 0x11 0x668f51de>;
			proxy-supply = <0xa8>;
			qcom,proxy-consumer-enable;
			phandle = <0xa8>;
		};

		qcom,gdsc@185701c {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_jpeg";
			reg = <0x185701c 0x4>;
			status = "okay";
			clock-names = "core_clk", "bus_clk";
			clocks = <0x11 0x1ed3f032 0x11 0x3e278896>;
			phandle = <0x135>;
		};

		qcom,gdsc@1858034 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_vfe";
			reg = <0x1858034 0x4>;
			status = "okay";
			clock-names = "core_clk", "bus_clk", "micro_clk", "csi_clk";
			clocks = <0x11 0xaaa3cd97 0x11 0x77fe2384 0x11 0xfbbee8cf 0x11 0xcc73453c>;
			phandle = <0x132>;
		};

		qcom,gdsc@185806c {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_vfe1";
			reg = <0x185806c 0x4>;
			status = "okay";
			clock-names = "core_clk", "bus_clk", "micro_clk", "csi_clk";
			clocks = <0x11 0xcaf20d99 0x11 0xaf7463b3 0x11 0xfbbee8cf 0x11 0xb1ef6e8b>;
			phandle = <0x133>;
		};

		qcom,gdsc@1858078 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_cpp";
			reg = <0x1858078 0x4>;
			status = "okay";
			clock-names = "core_clk", "bus_clk";
			clocks = <0x11 0x7118a0de 0x11 0xbbf73861>;
			phandle = <0x136>;
		};

		qcom,gdsc@185901c {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_oxili_gx";
			reg = <0x185901c 0x4>;
			status = "okay";
			clock-names = "core_root_clk";
			clocks = <0x9e 0x917f76ef>;
			qcom,force-enable-root-clk;
			parent-supply = <0x108>;
			phandle = <0xa6>;
		};

		qcom,gdsc@184c028 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_venus_core0";
			reg = <0x184c028 0x4>;
			status = "okay";
			qcom,support-hw-trigger;
			clock-names = "core0_clk";
			clocks = <0x11 0x83a7f549>;
			phandle = <0xa1>;
		};

		qcom,gdsc@184c030 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_venus_core1";
			reg = <0x184c030 0x4>;
			status = "disabled";
			phandle = <0x2a6>;
		};

		qcom,gdsc@185904c {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_oxili_cx";
			reg = <0x185904c 0x4>;
			status = "okay";
			clock-names = "core_clk";
			clocks = <0x9e 0x49a51fd9>;
			phandle = <0x9d>;
		};

		qcom,gdsc@183f078 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_usb30";
			reg = <0x183f078 0x4>;
			status = "okay";
			phandle = <0x115>;
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi_cooling_devices";

			modem {
				qcom,instance-id = <0x0>;

				modem_pa {
					qcom,qmi-dev-name = "pa";
					#cooling-cells = <0x2>;
					phandle = <0x2a7>;
				};

				modem_proc {
					qcom,qmi-dev-name = "modem";
					#cooling-cells = <0x2>;
					phandle = <0x2a8>;
				};

				modem_current {
					qcom,qmi-dev-name = "modem_current";
					#cooling-cells = <0x2>;
					phandle = <0x2a9>;
				};

				modem_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x2>;
					phandle = <0xd3>;
				};
			};
		};

		qcom,msm-cam@1b00000 {
			compatible = "qcom,msm-cam";
			reg = <0x1b00000 0x40000>;
			reg-names = "msm-cam";
			status = "ok";
			bus-vectors = "suspend", "svs", "nominal", "turbo";
			qcom,bus-votes = <0x0 0x1312d000 0x2625a000 0x2625a000>;
		};

		qcom,csiphy@1b34000 {
			status = "ok";
			cell-index = <0x0>;
			compatible = "qcom,csiphy-v3.5", "qcom,csiphy";
			reg = <0x1b34000 0x1000 0x1b00030 0x4>;
			reg-names = "csiphy", "csiphy_clk_mux";
			interrupts = <0x0 0x4e 0x0>;
			interrupt-names = "csiphy";
			clocks = <0x11 0x4e814a78 0x11 0x3c0a858f 0x11 0xc8a309be 0x11 0xf8897589 0x11 0xf92304fb 0x11 0x9894b414>;
			clock-names = "camss_top_ahb_clk", "ispif_ahb_clk", "csiphy_timer_src_clk", "csiphy_timer_clk", "camss_ahb_src", "camss_ahb_clk";
			qcom,clock-rates = <0x0 0x3ab06a0 0xbebc200 0x0 0x0 0x0>;
		};

		qcom,csiphy@1b35000 {
			status = "ok";
			cell-index = <0x1>;
			compatible = "qcom,csiphy-v3.5", "qcom,csiphy";
			reg = <0x1b35000 0x1000 0x1b00038 0x4>;
			reg-names = "csiphy", "csiphy_clk_mux";
			interrupts = <0x0 0x4f 0x0>;
			interrupt-names = "csiphy";
			clocks = <0x11 0x4e814a78 0x11 0x3c0a858f 0x11 0x7c0fe23a 0x11 0x4d26438f 0x11 0xf92304fb 0x11 0x9894b414>;
			clock-names = "camss_top_ahb_clk", "ispif_ahb_clk", "csiphy_timer_src_clk", "csiphy_timer_clk", "camss_ahb_src", "camss_ahb_clk";
			qcom,clock-rates = <0x0 0x3ab06a0 0xbebc200 0x0 0x0 0x0>;
		};

		qcom,csiphy@1b36000 {
			status = "ok";
			cell-index = <0x2>;
			compatible = "qcom,csiphy-v3.5", "qcom,csiphy";
			reg = <0x1b36000 0x1000 0x1b00040 0x4>;
			reg-names = "csiphy", "csiphy_clk_mux";
			interrupts = <0x0 0x13b 0x0>;
			interrupt-names = "csiphy";
			clocks = <0x11 0x4e814a78 0x11 0x3c0a858f 0x11 0x62ffea9c 0x11 0xe768898c 0x11 0xf92304fb 0x11 0x9894b414>;
			clock-names = "camss_top_ahb_clk", "ispif_ahb_clk", "csiphy_timer_src_clk", "csiphy_timer_clk", "camss_ahb_src", "camss_ahb_clk";
			qcom,clock-rates = <0x0 0x3ab06a0 0xbebc200 0x0 0x0 0x0>;
		};

		qcom,csid@1b30000 {
			status = "ok";
			cell-index = <0x0>;
			compatible = "qcom,csid-v3.5.1", "qcom,csid";
			reg = <0x1b30000 0x400>;
			reg-names = "csid";
			interrupts = <0x0 0x33 0x0>;
			interrupt-names = "csid";
			qcom,csi-vdd-voltage = <0x12b128>;
			qcom,mipi-csi-vdd-supply = <0xab>;
			clocks = <0x11 0x4e814a78 0x11 0x3c0a858f 0x11 0x175d672a 0x11 0x227e65bc 0x11 0x6a41ff7 0x11 0x6b01b3e1 0x11 0x61a8a930 0x11 0x7053c7ae 0x11 0x9894b414>;
			clock-names = "camss_top_ahb_clk", "ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk", "csi0_phy_clk", "csi_clk", "csi_pix_clk", "csi_rdi_clk", "camss_ahb_clk";
			qcom,clock-rates = <0x0 0x3ab06a0 0x0 0xbebc200 0x0 0x0 0x0 0x0 0x0>;
		};

		qcom,csid@1b30400 {
			status = "ok";
			cell-index = <0x1>;
			compatible = "qcom,csid-v3.5.1", "qcom,csid";
			reg = <0x1b30400 0x400>;
			reg-names = "csid";
			interrupts = <0x0 0x34 0x0>;
			interrupt-names = "csid";
			qcom,csi-vdd-voltage = <0x12b128>;
			qcom,mipi-csi-vdd-supply = <0xab>;
			clocks = <0x11 0x4e814a78 0x11 0x3c0a858f 0x11 0x2c2dc261 0x11 0x6a2a6c36 0x11 0xfd1d1fa 0x11 0x1aba4a8c 0x11 0x87fc98d8 0x11 0x6ac996fe 0x11 0x9894b414>;
			clock-names = "camss_top_ahb_clk", "ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk", "csi1_phy_clk", "csi_clk", "csi_pix_clk", "csi_rdi_clk", "camss_ahb_clk";
			qcom,clock-rates = <0x0 0x3ab06a0 0x0 0xbebc200 0x0 0x0 0x0 0x0 0x0>;
		};

		qcom,csid@1b30800 {
			status = "ok";
			cell-index = <0x2>;
			compatible = "qcom,csid-v3.5.1", "qcom,csid";
			reg = <0x1b30800 0x400>;
			reg-names = "csid";
			interrupts = <0x0 0x99 0x0>;
			interrupt-names = "csid";
			qcom,csi-vdd-voltage = <0x12b128>;
			qcom,mipi-csi-vdd-supply = <0xab>;
			clocks = <0x11 0x4e814a78 0x11 0x3c0a858f 0x11 0xf3f25940 0x11 0x4113589f 0x11 0xbeeffbcd 0x11 0xb6857fa2 0x11 0xa619561a 0x11 0x19fd3f1 0x11 0x9894b414>;
			clock-names = "camss_top_ahb_clk", "ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk", "csi2_phy_clk", "csi_clk", "csi_pix_clk", "csi_rdi_clk", "camss_ahb_clk";
			qcom,clock-rates = <0x0 0x3ab06a0 0x0 0xbebc200 0x0 0x0 0x0 0x0 0x0>;
		};

		qcom,ispif@1b31000 {
			cell-index = <0x0>;
			compatible = "qcom,ispif-v3.0", "qcom,ispif";
			reg = <0x1b31000 0x500 0x1b00020 0x10>;
			reg-names = "ispif", "csi_clk_mux";
			interrupts = <0x0 0x37 0x0>;
			interrupt-names = "ispif";
			qcom,num-isps = <0x2>;
			vfe0-vdd-supply = <0x132>;
			vfe1-vdd-supply = <0x133>;
			qcom,vdd-names = "vfe0-vdd", "vfe1-vdd";
			clocks = <0x11 0x3c0a858f 0x11 0x9894b414 0x11 0x4e814a78 0x11 0xf92304fb 0x11 0x227e65bc 0x11 0x6b01b3e1 0x11 0x7053c7ae 0x11 0x61a8a930 0x11 0x6a2a6c36 0x11 0x1aba4a8c 0x11 0x6ac996fe 0x11 0x87fc98d8 0x11 0x4113589f 0x11 0xb6857fa2 0x11 0x19fd3f1 0x11 0xa619561a 0x11 0xa0c2bd8f 0x11 0xaaa3cd97 0x11 0xcc73453c 0x11 0x4e357366 0x11 0xcaf20d99 0x11 0xb1ef6e8b>;
			clock-names = "ispif_ahb_clk", "camss_ahb_clk", "camss_top_ahb_clk", "camss_ahb_src", "csi0_src_clk", "csi0_clk", "csi0_rdi_clk", "csi0_pix_clk", "csi1_src_clk", "csi1_clk", "csi1_rdi_clk", "csi1_pix_clk", "csi2_src_clk", "csi2_clk", "csi2_rdi_clk", "csi2_pix_clk", "vfe0_clk_src", "camss_vfe_vfe0_clk", "camss_csi_vfe0_clk", "vfe1_clk_src", "camss_vfe_vfe1_clk", "camss_csi_vfe1_clk";
			qcom,clock-rates = <0x3ab06a0 0x0 0x0 0x0 0xbebc200 0x0 0x0 0x0 0xbebc200 0x0 0x0 0x0 0xbebc200 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			qcom,clock-cntl-support;
			qcom,clock-control = "SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "INIT_RATE", "NO_SET_RATE", "NO_SET_RATE", "INIT_RATE", "NO_SET_RATE", "NO_SET_RATE";
		};

		qcom,vfe0@1b10000 {
			cell-index = <0x0>;
			compatible = "qcom,vfe40";
			reg = <0x1b10000 0x1000 0x1b40000 0x200>;
			reg-names = "vfe", "vfe_vbif";
			interrupts = <0x0 0x39 0x0>;
			interrupt-names = "vfe";
			vdd-supply = <0x132>;
			clocks = <0x11 0x4e814a78 0x11 0x9894b414 0x11 0xa0c2bd8f 0x11 0xaaa3cd97 0x11 0xcc73453c 0x11 0x4050f47a 0x11 0x77fe2384 0x11 0x3c0a858f>;
			clock-names = "camss_top_ahb_clk", "camss_ahb_clk", "vfe_clk_src", "camss_vfe_vfe_clk", "camss_csi_vfe_clk", "iface_clk", "bus_clk", "iface_ahb_clk";
			qcom,clock-rates = <0x0 0x0 0xfe50fb0 0x0 0x0 0x0 0x0 0x0>;
			qos-entries = <0x8>;
			qos-regs = <0x2c4 0x2c8 0x2cc 0x2d0 0x2d4 0x2d8 0x2dc 0x2e0>;
			qos-settings = <0xaa55aa55 0xaa55aa55 0xaa55aa55 0xaa55aa55 0xaa55aa55 0xaa55aa55 0xaa55aa55 0xaa55aa55>;
			vbif-entries = <0x1>;
			vbif-regs = <0x124>;
			vbif-settings = <0x3>;
			ds-entries = <0x11>;
			ds-regs = <0x988 0x98c 0x990 0x994 0x998 0x99c 0x9a0 0x9a4 0x9a8 0x9ac 0x9b0 0x9b4 0x9b8 0x9bc 0x9c0 0x9c4 0x9c8>;
			ds-settings = <0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0x110>;
			max-clk-nominal = <0x1bb75640>;
			max-clk-turbo = <0x1bb75640>;
			phandle = <0x2aa>;
		};

		qcom,vfe1@1b14000 {
			cell-index = <0x1>;
			compatible = "qcom,vfe40";
			reg = <0x1b14000 0x1000 0x1ba0000 0x200>;
			reg-names = "vfe", "vfe_vbif";
			interrupts = <0x0 0x1d 0x0>;
			interrupt-names = "vfe";
			vdd-supply = <0x133>;
			clocks = <0x11 0x4e814a78 0x11 0x9894b414 0x11 0x4e357366 0x11 0xcaf20d99 0x11 0xb1ef6e8b 0x11 0x634a738a 0x11 0xaf7463b3 0x11 0x3c0a858f>;
			clock-names = "camss_top_ahb_clk", "camss_ahb_clk", "vfe_clk_src", "camss_vfe_vfe_clk", "camss_csi_vfe_clk", "iface_clk", "bus_clk", "iface_ahb_clk";
			qcom,clock-rates = <0x0 0x0 0xfe50fb0 0x0 0x0 0x0 0x0 0x0>;
			qos-entries = <0x8>;
			qos-regs = <0x2c4 0x2c8 0x2cc 0x2d0 0x2d4 0x2d8 0x2dc 0x2e0>;
			qos-settings = <0xaa55aa55 0xaa55aa55 0xaa55aa55 0xaa55aa55 0xaa55aa55 0xaa55aa55 0xaa55aa55 0xaa55aa55>;
			vbif-entries = <0x1>;
			vbif-regs = <0x124>;
			vbif-settings = <0x3>;
			ds-entries = <0x11>;
			ds-regs = <0x988 0x98c 0x990 0x994 0x998 0x99c 0x9a0 0x9a4 0x9a8 0x9ac 0x9b0 0x9b4 0x9b8 0x9bc 0x9c0 0x9c4 0x9c8>;
			ds-settings = <0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0x110>;
			max-clk-nominal = <0x1bb75640>;
			max-clk-turbo = <0x1bb75640>;
			phandle = <0x2ab>;
		};

		qcom,adsp {
			status = "disabled";
			compatible = "adsp-shmem-device";
			memory-region = <0x134>;
		};

		qcom,vfe {
			compatible = "qcom,vfe";
			num_child = <0x2>;
		};

		qcom,cam_smmu {
			status = "ok";
			compatible = "qcom,msm-cam-smmu";

			msm_cam_smmu_cb1 {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0xa2 0x400 0x0 0xa2 0x2800 0x0>;
				label = "vfe";
				qcom,scratch-buf-support;
				phandle = <0x2ac>;
			};

			msm_cam_smmu_cb3 {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0xa2 0x1c00 0x0>;
				label = "cpp";
				phandle = <0x2ad>;
			};

			msm_cam_smmu_cb4 {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0xa2 0x1800 0x0>;
				label = "jpeg_enc0";
				phandle = <0x2ae>;
			};
		};

		qcom,jpeg@1b1c000 {
			status = "ok";
			cell-index = <0x0>;
			compatible = "qcom,jpeg";
			reg = <0x1b1c000 0x400 0x1b60000 0xc30>;
			reg-names = "jpeg_hw", "jpeg_vbif";
			interrupts = <0x0 0x3b 0x0>;
			interrupt-names = "jpeg";
			vdd-supply = <0x135>;
			qcom,vdd-names = "vdd";
			clock-names = "core_clk", "iface_clk", "bus_clk0", "camss_top_ahb_clk", "camss_ahb_clk";
			clocks = <0x11 0x1ed3f032 0x11 0x3bfa7603 0x11 0x3e278896 0x11 0x4e814a78 0x11 0x9894b414>;
			qcom,clock-rates = <0xfe50fb0 0x0 0x0 0x0 0x0>;
			qcom,qos-reg-settings = <0x28 0x555e 0xc8 0x5555>;
			qcom,vbif-reg-settings = <0xc0 0x10101000 0xb0 0x10100010>;
			qcom,msm-bus,name = "msm_camera_jpeg0";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x3e 0x200 0x0 0x0 0x3e 0x200 0xc3500 0xc3500>;
		};

		qcom,irqrouter@1b00000 {
			status = "ok";
			cell-index = <0x0>;
			compatible = "qcom,irqrouter";
			reg = <0x1b00000 0x100>;
			reg-names = "irqrouter";
		};

		qcom,cpp@1b04000 {
			status = "ok";
			cell-index = <0x0>;
			compatible = "qcom,cpp";
			reg = <0x1b04000 0x100 0x1b80000 0x200 0x1b18000 0x18 0x1858078 0x4>;
			reg-names = "cpp", "cpp_vbif", "cpp_hw", "camss_cpp";
			interrupts = <0x0 0x31 0x0>;
			interrupt-names = "cpp";
			vdd-supply = <0x136>;
			qcom,vdd-names = "vdd";
			clocks = <0x11 0xf92304fb 0x11 0x4e814a78 0x11 0x8382f56d 0x11 0x4ac95e14 0x11 0xbbf73861 0x11 0x7118a0de 0x11 0xfbbee8cf 0x11 0x9894b414>;
			clock-names = "camss_ahb_src", "camss_top_ahb_clk", "cpp_core_clk", "camss_vfe_cpp_ahb_clk", "camss_vfe_cpp_axi_clk", "camss_vfe_cpp_clk", "micro_iface_clk", "camss_ahb_clk";
			qcom,clock-rates = <0x4c4b400 0x0 0xaba9500 0x0 0x0 0xaba9500 0x0 0x0>;
			qcom,min-clock-rate = <0x5f5e100>;
			qcom,bus-master = <0x1>;
			resets = <0x11 0x4>;
			reset-names = "micro_iface_reset";
			qcom,msm-bus,name = "msm_camera_cpp";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x6a 0x200 0x0 0x0 0x6a 0x200 0x0 0x0>;
			qcom,msm-bus-vector-dyn-vote;
			qcom,micro-reset;

			qcom,cpp-fw-payload-info {
				qcom,stripe-base = <0x9c>;
				qcom,plane-base = <0x8d>;
				qcom,stripe-size = <0x1b>;
				qcom,plane-size = <0x5>;
				qcom,fe-ptr-off = <0x5>;
				qcom,we-ptr-off = <0xb>;
			};
		};

		qcom,cci@1b0c000 {
			status = "ok";
			cell-index = <0x0>;
			compatible = "qcom,cci";
			reg = <0x1b0c000 0x4000>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg-names = "cci";
			interrupts = <0x0 0x32 0x0>;
			interrupt-names = "cci";
			clocks = <0x11 0x3c0a858f 0x11 0x822f3d97 0x11 0xa81c11ba 0x11 0xb7dd8824 0x11 0x9894b414 0x11 0x4e814a78>;
			clock-names = "ispif_ahb_clk", "cci_src_clk", "cci_ahb_clk", "camss_cci_clk", "camss_ahb_clk", "camss_top_ahb_clk";
			qcom,clock-rates = <0x3ab06a0 0x124f800 0x0 0x0 0x0 0x0 0x3ab06a0 0x23c3460 0x0 0x0 0x0 0x0>;
			pinctrl-names = "cci_default", "cci_suspend";
			pinctrl-0 = <0x137 0x138>;
			pinctrl-1 = <0x139 0x13a>;
			gpios = <0xe5 0x1d 0x0 0xe5 0x1e 0x0 0xe5 0x1f 0x0 0xe5 0x20 0x0>;
			qcom,gpio-tbl-num = <0x0 0x1 0x2 0x3>;
			qcom,gpio-tbl-flags = <0x1 0x1 0x1 0x1>;
			qcom,gpio-tbl-label = "CCI_I2C_DATA0", "CCI_I2C_CLK0", "CCI_I2C_DATA1", "CCI_I2C_CLK1";
			phandle = <0x2af>;

			qcom,i2c_standard_mode {
				status = "disabled";
				qcom,hw-thigh = <0x4e>;
				qcom,hw-tlow = <0x72>;
				qcom,hw-tsu-sto = <0x1c>;
				qcom,hw-tsu-sta = <0x1c>;
				qcom,hw-thd-dat = <0xa>;
				qcom,hw-thd-sta = <0x4d>;
				qcom,hw-tbuf = <0x76>;
				qcom,hw-scl-stretch-en = <0x0>;
				qcom,hw-trdhld = <0x6>;
				qcom,hw-tsp = <0x1>;
				phandle = <0x2b0>;
			};

			qcom,i2c_fast_mode {
				status = "ok";
				qcom,hw-thigh = <0x14>;
				qcom,hw-tlow = <0x1c>;
				qcom,hw-tsu-sto = <0x15>;
				qcom,hw-tsu-sta = <0x15>;
				qcom,hw-thd-dat = <0xd>;
				qcom,hw-thd-sta = <0x12>;
				qcom,hw-tbuf = <0x20>;
				qcom,hw-scl-stretch-en = <0x0>;
				qcom,hw-trdhld = <0x6>;
				qcom,hw-tsp = <0x3>;
				phandle = <0x2b1>;
			};

			qcom,i2c_custom_mode {
				status = "ok";
				qcom,hw-thigh = <0xf>;
				qcom,hw-tlow = <0x1c>;
				qcom,hw-tsu-sto = <0x15>;
				qcom,hw-tsu-sta = <0x15>;
				qcom,hw-thd-dat = <0xd>;
				qcom,hw-thd-sta = <0x12>;
				qcom,hw-tbuf = <0x19>;
				qcom,hw-scl-stretch-en = <0x1>;
				qcom,hw-trdhld = <0x6>;
				qcom,hw-tsp = <0x3>;
				phandle = <0x2b2>;
			};

			qcom,i2c_fast_plus_mode {
				status = "ok";
				qcom,hw-thigh = <0x10>;
				qcom,hw-tlow = <0x16>;
				qcom,hw-tsu-sto = <0x11>;
				qcom,hw-tsu-sta = <0x12>;
				qcom,hw-thd-dat = <0x10>;
				qcom,hw-thd-sta = <0xf>;
				qcom,hw-tbuf = <0x13>;
				qcom,hw-scl-stretch-en = <0x1>;
				qcom,hw-trdhld = <0x3>;
				qcom,hw-tsp = <0x3>;
				qcom,cci-clk-src = <0x23c3460>;
				phandle = <0x2b3>;
			};
		};

		qcom,msm-pcm {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x0>;
			phandle = <0x13f>;
		};

		qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
			phandle = <0x149>;
		};

		qcom,msm-compr-dsp {
			compatible = "qcom,msm-compr-dsp";
			phandle = <0x17d>;
		};

		qcom,msm-pcm-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x1>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "regular";
			phandle = <0x140>;
		};

		qcom,msm-ultra-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x2>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0x141>;
		};

		qcom,msm-pcm-dsp-noirq {
			compatible = "qcom,msm-pcm-dsp-noirq";
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0x14a>;
		};

		qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
			phandle = <0x145>;
		};

		qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
			phandle = <0x142>;
		};

		qcom,msm-pcm-voice {
			compatible = "qcom,msm-pcm-voice";
			qcom,destroy-cvd;
			phandle = <0x143>;
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
			phandle = <0x167>;
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
			phandle = <0x147>;
		};

		qcom,msm-dai-q6-hdmi {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x8>;
			phandle = <0x2b4>;
		};

		qcom,msm-dai-q6-dp {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x6020>;
			phandle = <0x2b5>;
		};

		qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x144>;
		};

		qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";
			phandle = <0x2b6>;

			qcom,msm-dai-q6-mi2s-prim {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x0>;
				qcom,msm-mi2s-rx-lines = <0x3>;
				qcom,msm-mi2s-tx-lines = <0x0>;
				phandle = <0x14c>;
			};

			qcom,msm-dai-q6-mi2s-sec {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x1>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x0>;
				phandle = <0x14d>;
			};

			qcom,msm-dai-q6-mi2s-tert {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x2>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
				phandle = <0x14e>;
			};

			qcom,msm-dai-q6-mi2s-quat {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x3>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
				phandle = <0x14f>;
			};

			qcom,msm-dai-q6-mi2s-quin {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x4>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
				phandle = <0x150>;
			};

			qcom,msm-dai-q6-mi2s-senary {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x6>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
				phandle = <0x151>;
			};
		};

		qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
			phandle = <0x148>;
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-sb-0-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4000>;
				phandle = <0x152>;
			};

			qcom,msm-dai-q6-sb-0-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4001>;
				phandle = <0x153>;
			};

			qcom,msm-dai-q6-sb-1-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4002>;
				phandle = <0x154>;
			};

			qcom,msm-dai-q6-sb-1-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4003>;
				phandle = <0x155>;
			};

			qcom,msm-dai-q6-sb-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4004>;
				phandle = <0x17e>;
			};

			qcom,msm-dai-q6-sb-2-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4005>;
				phandle = <0x17f>;
			};

			qcom,msm-dai-q6-sb-3-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4006>;
				phandle = <0x156>;
			};

			qcom,msm-dai-q6-sb-3-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4007>;
				phandle = <0x157>;
			};

			qcom,msm-dai-q6-sb-4-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4008>;
				phandle = <0x158>;
			};

			qcom,msm-dai-q6-sb-4-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4009>;
				phandle = <0x159>;
			};

			qcom,msm-dai-q6-sb-5-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400b>;
				phandle = <0x180>;
			};

			qcom,msm-dai-q6-sb-5-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400a>;
				phandle = <0x181>;
			};

			qcom,msm-dai-q6-sb-6-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400c>;
				phandle = <0x182>;
			};

			qcom,msm-dai-q6-sb-7-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400e>;
				phandle = <0x2b7>;
			};

			qcom,msm-dai-q6-sb-7-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400f>;
				phandle = <0x2b8>;
			};

			qcom,msm-dai-q6-sb-8-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4010>;
				phandle = <0x2b9>;
			};

			qcom,msm-dai-q6-sb-8-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4011>;
				phandle = <0x2ba>;
			};

			qcom,msm-dai-q6-bt-sco-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3000>;
				phandle = <0x15a>;
			};

			qcom,msm-dai-q6-bt-sco-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3001>;
				phandle = <0x15b>;
			};

			qcom,msm-dai-q6-int-fm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3004>;
				phandle = <0x15c>;
			};

			qcom,msm-dai-q6-int-fm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3005>;
				phandle = <0x15d>;
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe0>;
				phandle = <0x15e>;
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe1>;
				phandle = <0x15f>;
			};

			qcom,msm-dai-q6-afe-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf1>;
				phandle = <0x160>;
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf0>;
				phandle = <0x161>;
			};

			qcom,msm-dai-q6-afe-loopback-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x6001>;
				phandle = <0x166>;
			};

			qcom,msm-dai-q6-incall-record-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8003>;
				phandle = <0x162>;
			};

			qcom,msm-dai-q6-incall-record-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8004>;
				phandle = <0x163>;
			};

			qcom,msm-dai-q6-incall-music-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8005>;
				phandle = <0x164>;
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8002>;
				phandle = <0x165>;
			};

			qcom,msm-dai-q6-usb-audio-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7000>;
				phandle = <0x2bb>;
			};

			qcom,msm-dai-q6-usb-audio-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7001>;
				phandle = <0x2bc>;
			};
		};

		qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
			phandle = <0x146>;
		};

		qcom,msm-audio-apr {
			compatible = "qcom,msm-audio-apr";
			qcom,subsys-name = "apr_adsp";
			phandle = <0x2bd>;

			msm_audio_apr_dummy {
				compatible = "qcom,msm-audio-apr-dummy";
			};
		};

		qcom,msm-pri-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x14b>;
		};

		qcom,msm-sec-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "secondary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x2be>;
		};

		qcom,msm-tert-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "tertiary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x2bf>;
		};

		qcom,msm-quat-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "quaternary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x2c0>;
		};

		qcom,msm-quin-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "quinary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x2c1>;
		};

		qcom,msm-hdmi-dba-codec-rx {
			compatible = "qcom,msm-hdmi-dba-codec-rx";
			qcom,dba-bridge-chip = "adv7533";
			phandle = <0x183>;
		};

		qcom,msm-audio-ion {
			compatible = "qcom,msm-audio-ion";
			qcom,smmu-version = <0x2>;
			qcom,smmu-enabled;
			iommus = <0xa2 0x2401 0x0>;
			qcom,smmu-sid-mask = <0x0 0xf>;
			phandle = <0x2c2>;
		};

		qcom,msm-adsp-loader {
			status = "ok";
			compatible = "qcom,adsp-loader";
			qcom,adsp-state = <0x0>;
		};

		qcom,msm-dai-tdm-pri-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;

			qcom,msm-dai-q6-tdm-pri-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x2c3>;
			};
		};

		qcom,msm-dai-tdm-pri-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;

			qcom,msm-dai-q6-tdm-pri-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x2c4>;
			};
		};

		qcom,msm-dai-tdm-sec-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;

			qcom,msm-dai-q6-tdm-sec-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x2c5>;
			};
		};

		qcom,msm-dai-tdm-sec-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;

			qcom,msm-dai-q6-tdm-sec-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x2c6>;
			};
		};

		qcom,msm-dai-tdm-tert-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;

			qcom,msm-dai-q6-tdm-tert-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x2c7>;
			};
		};

		qcom,msm-dai-tdm-tert-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;

			qcom,msm-dai-q6-tdm-tert-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x2c8>;
			};
		};

		qcom,msm-dai-tdm-quat-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x2c9>;

			qcom,msm-dai-q6-tdm-quat-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x2ca>;
			};
		};

		qcom,msm-dai-tdm-quat-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;

			qcom,msm-dai-q6-tdm-quat-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x2cb>;
			};
		};

		qcom,msm-dai-tdm-quin-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9140>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9040>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;

			qcom,msm-dai-q6-tdm-quin-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9040>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x2cc>;
			};
		};

		qcom,msm-dai-tdm-quin-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9141>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9041>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;

			qcom,msm-dai-q6-tdm-quin-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9041>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x2cd>;
			};
		};

		qcom,avtimer@c0a300c {
			compatible = "qcom,avtimer";
			reg = <0xc0a300c 0x4 0xc0a3010 0x4>;
			reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
			qcom,clk-div = <0x1b>;
		};

		sound {
			status = "okay";
			compatible = "qcom,msm8952-audio-codec";
			qcom,model = "msm8953-snd-card-mtp";
			reg = <0xc051000 0x4 0xc051004 0x4 0xc055000 0x4 0xc052000 0x4>;
			reg-names = "csr_gp_io_mux_mic_ctl", "csr_gp_io_mux_spkr_ctl", "csr_gp_io_lpaif_pri_pcm_pri_mode_muxsel", "csr_gp_io_mux_quin_ctl";
			qcom,msm-ext-pa = "primary";
			qcom,msm-mclk-freq = <0x927c00>;
			qcom,msm-mbhc-hphl-swh = <0x0>;
			qcom,msm-mbhc-gnd-swh = <0x0>;
			qcom,msm-hs-micbias-type = "internal";
			qcom,msm-micbias1-ext-cap;
			qcom,audio-routing = "RX_BIAS", "MCLK", "SPK_RX_BIAS", "MCLK", "INT_LDO_H", "MCLK", "RX_I2S_CLK", "MCLK", "TX_I2S_CLK", "MCLK", "MIC BIAS External", "Handset Mic", "MIC BIAS External2", "Headset Mic", "MIC BIAS External", "Secondary Mic", "AMIC1", "MIC BIAS External", "AMIC2", "MIC BIAS External2", "AMIC3", "MIC BIAS External", "ADC1_IN", "ADC1_OUT", "ADC2_IN", "ADC2_OUT", "ADC3_IN", "ADC3_OUT", "PDM_IN_RX1", "PDM_OUT_RX1", "PDM_IN_RX2", "PDM_OUT_RX2", "PDM_IN_RX3", "PDM_OUT_RX3", "WSA_SPK OUT", "VDD_WSA_SWITCH", "SpkrMono WSA_IN", "WSA_SPK OUT";
			qcom,cdc-us-euro-gpios = <0xe5 0x3f 0x0>;
			qcom,cdc-us-eu-gpios = <0x13b>;
			qcom,cdc-comp-gpios = <0x13c>;
			qcom,pri-mi2s-gpios = <0x13d>;
			qcom,quin-mi2s-gpios = <0x13e>;
			qcom,afe-rxtx-lb;
			asoc-platform = <0x13f 0x140 0x141 0x142 0x143 0x144 0x145 0x146 0x147 0x148 0x149 0x14a>;
			asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1", "msm-pcm-dsp.2", "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback", "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe", "msm-lsm-client", "msm-pcm-routing", "msm-pcm-dsp-noirq";
			asoc-cpu = <0x14b 0x14c 0x14d 0x14e 0x14f 0x150 0x151 0x152 0x153 0x154 0x155 0x156 0x157 0x158 0x159 0x15a 0x15b 0x15c 0x15d 0x15e 0x15f 0x160 0x161 0x162 0x163 0x164 0x165 0x166>;
			asoc-cpu-names = "msm-dai-q6-auxpcm.1", "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1", "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3", "msm-dai-q6-mi2s.4", "msm-dai-q6-mi2s.6", "msm-dai-q6-dev.16384", "msmdai-q6-dev.16385", "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387", "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391", "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393", "msm-dai-q6-dev.12288", "msm-dai-q6-dev.12289", "msm-dai-q6-dev.12292", "msm-dai-q6-dev.12293", "msm-dai-q6-dev.224", "msm-dai-q6-dev.225", "msm-dai-q6-dev.241", "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770", "msm-dai-q6-dev.24577";
			asoc-codec = <0x167 0x168 0x169>;
			asoc-codec-names = "msm-stub-codec.1", "msm-dig-codec", "analog-codec";
			asoc-wsa-codec-names = "wsa881x-i2c-codec.2-000f";
			asoc-wsa-codec-prefixes = "SpkrMono";
			msm-vdd-wsa-switch-supply = <0x111>;
			qcom,msm-vdd-wsa-switch-voltage = <0x1b7740>;
			qcom,msm-vdd-wsa-switch-current = <0x2710>;
			phandle = <0x2ce>;
		};

		msm_cdc_pinctrl_us_euro_sw {
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active", "aud_sleep";
			pinctrl-0 = <0x16a>;
			pinctrl-1 = <0x16b>;
			phandle = <0x13b>;
		};

		cdc_comp_pinctrl {
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active", "aud_sleep";
			pinctrl-0 = <0x16c>;
			pinctrl-1 = <0x16d>;
			phandle = <0x13c>;
		};

		msm_cdc_pinctrl_pri {
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active", "aud_sleep";
			pinctrl-0 = <0x16e 0x16f>;
			pinctrl-1 = <0x170 0x171>;
			phandle = <0x13d>;
		};

		msm_cdc_pinctrl_quin {
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active", "aud_sleep";
			pinctrl-0 = <0x172 0x173>;
			pinctrl-1 = <0x174 0x175>;
			phandle = <0x13e>;
		};

		wsa881x_analog_vi_pctrl {
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active", "aud_sleep";
			pinctrl-0 = <0x176>;
			pinctrl-1 = <0x177>;
			phandle = <0xfb>;
		};

		wsa881x_analog_clk_pctrl {
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active", "aud_sleep";
			pinctrl-0 = <0x178>;
			pinctrl-1 = <0x179>;
			phandle = <0xfc>;
		};

		wsa881x_analog_reset_pctrl {
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active", "aud_sleep";
			pinctrl-0 = <0x17a>;
			pinctrl-1 = <0x17b>;
			phandle = <0xfd>;
		};

		sound-9335 {
			status = "disabled";
			compatible = "qcom,msm8952-audio-slim-codec";
			qcom,model = "msm8953-tasha-snd-card";
			reg = <0xc051000 0x4 0xc051004 0x4 0xc055000 0x4 0xc052000 0x4>;
			reg-names = "csr_gp_io_mux_mic_ctl", "csr_gp_io_mux_spkr_ctl", "csr_gp_io_lpaif_pri_pcm_pri_mode_muxsel", "csr_gp_io_mux_quin_ctl";
			qcom,audio-routing = "AIF4 VI", "MCLK", "AIF4 VI", "MICBIAS_REGULATOR", "RX_BIAS", "MCLK", "MADINPUT", "MCLK", "AIF4 MAD", "MICBIAS_REGULATOR", "AMIC2", "MIC BIAS2", "MIC BIAS2", "Headset Mic", "AMIC3", "MIC BIAS2", "MIC BIAS2", "ANCRight Headset Mic", "AMIC4", "MIC BIAS2", "MIC BIAS2", "ANCLeft Headset Mic", "AMIC5", "MIC BIAS3", "MIC BIAS3", "Handset Mic", "AMIC6", "MIC BIAS4", "MIC BIAS4", "Analog Mic6", "DMIC0", "MIC BIAS1", "MIC BIAS1", "Digital Mic0", "DMIC1", "MIC BIAS1", "MIC BIAS1", "Digital Mic1", "DMIC2", "MIC BIAS3", "MIC BIAS3", "Digital Mic2", "DMIC3", "MIC BIAS3", "MIC BIAS3", "Digital Mic3", "DMIC4", "MIC BIAS4", "MIC BIAS4", "Digital Mic4", "DMIC5", "MIC BIAS4", "MIC BIAS4", "Digital Mic5", "MIC BIAS1", "MICBIAS_REGULATOR", "MIC BIAS2", "MICBIAS_REGULATOR", "MIC BIAS3", "MICBIAS_REGULATOR", "MIC BIAS4", "MICBIAS_REGULATOR", "SpkrLeft IN", "SPK1 OUT", "SpkrRight IN", "SPK2 OUT";
			qcom,tasha-mclk-clk-freq = <0x927c00>;
			qcom,cdc-us-euro-gpios = <0xe5 0x3f 0x0>;
			qcom,msm-mbhc-hphl-swh = <0x0>;
			qcom,msm-mbhc-gnd-swh = <0x0>;
			qcom,cdc-us-eu-gpios = <0x13b>;
			qcom,quin-mi2s-gpios = <0x13e>;
			asoc-platform = <0x13f 0x140 0x141 0x142 0x143 0x144 0x145 0x146 0x147 0x148 0x149 0x17c 0x17d 0x14a>;
			asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1", "msm-pcm-dsp.2", "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback", "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe", "msm-lsm-client", "msm-pcm-routing", "msm-cpe-lsm", "msm-compr-dsp", "msm-pcm-dsp-noirq";
			asoc-cpu = <0x14b 0x14e 0x14f 0x151 0x152 0x153 0x154 0x155 0x17e 0x17f 0x156 0x157 0x158 0x159 0x180 0x15e 0x15f 0x160 0x161 0x162 0x163 0x164 0x165 0x181 0x15a 0x15b 0x15c 0x15d 0x182>;
			asoc-cpu-names = "msm-dai-q6-auxpcm.1", "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3", "msm-dai-q6-mi2s.5", "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385", "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387", "msm-dai-q6-dev.16388", "msm-dai-q6-dev.16389", "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391", "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393", "msm-dai-q6-dev.16395", "msm-dai-q6-dev.224", "msm-dai-q6-dev.225", "msm-dai-q6-dev.241", "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770", "msm-dai-q6-dev.16394", "msm-dai-q6-dev.12288", "msm-dai-q6-dev.12289", "msm-dai-q6-dev.12292", "msm-dai-q6-dev.12293", "msm-dai-q6-dev.16396";
			asoc-codec = <0x167 0x183>;
			asoc-codec-names = "msm-stub-codec.1", "msm-hdmi-dba-codec-rx";
			qcom,wsa-max-devs = <0x2>;
			qcom,wsa-devs = <0x184 0x185 0x186 0x187>;
			qcom,wsa-aux-dev-prefix = "SpkrLeft", "SpkrRight", "SpkrLeft", "SpkrRight";
			phandle = <0x2cf>;
		};

		qcom,msm-cpe-lsm {
			compatible = "qcom,msm-cpe-lsm";
			phandle = <0x17c>;
		};

		wcd9xxx-irq {
			status = "disabled";
			compatible = "qcom,wcd9xxx-irq";
			interrupt-controller;
			#interrupt-cells = <0x1>;
			interrupt-parent = <0xe5>;
			qcom,gpio-connect = <0xe5 0x49 0x0>;
			pinctrl-names = "default";
			pinctrl-0 = <0x188>;
			phandle = <0x103>;
		};

		audio_ext_clk {
			status = "disabled";
			compatible = "qcom,audio-ref-clk";
			clock-names = "osr_clk";
			qcom,node_has_rpm_clock;
			#clock-cells = <0x1>;
			pinctrl-names = "active", "sleep";
			pinctrl-0 = <0x189>;
			pinctrl-1 = <0x189>;
			qcom,audio-ref-clk-gpio = <0x131 0x1 0x0>;
			clocks = <0x11 0xd454019f>;
			phandle = <0x105>;
		};

		msm_cdc_pinctrl@67 {
			status = "disabled";
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active", "aud_sleep";
			pinctrl-0 = <0x18a>;
			pinctrl-1 = <0x18b>;
			phandle = <0x104>;
		};

		qcom,camera-flash {
			cell-index = <0x0>;
			compatible = "qcom,camera-flash";
			qcom,flash-type = <0x1>;
			qcom,flash-source = <0x18c 0x18d>;
			qcom,torch-source = <0x18e 0x18f>;
			qcom,switch-source = <0x190>;
			phandle = <0x2d0>;
		};
	};

	chosen {
		bootargs = "core_ctl_disable_cpumask=0-7 kpti=0";
	};

	aliases {
		smd0 = "/soc/qcom,smdtty/qcom,smdtty-ds";
		smd1 = "/soc/qcom,smdtty/qcom,smdtty-apps-fm";
		smd2 = "/soc/qcom,smdtty/smdtty-apps-riva-bt-acl";
		smd3 = "/soc/qcom,smdtty/qcom,smdtty-apps-riva-bt-cmd";
		smd4 = "/soc/qcom,smdtty/qcom,smdtty-mbalbridge";
		smd5 = "/soc/qcom,smdtty/smdtty-apps-riva-ant-cmd";
		smd6 = "/soc/qcom,smdtty/smdtty-apps-riva-ant-data";
		smd7 = "/soc/qcom,smdtty/qcom,smdtty-data1";
		smd8 = "/soc/qcom,smdtty/qcom,smdtty-data4";
		smd11 = "/soc/qcom,smdtty/qcom,smdtty-data11";
		smd21 = "/soc/qcom,smdtty/qcom,smdtty-data21";
		smd36 = "/soc/qcom,smdtty/smdtty-loopback";
		sdhc1 = "/soc/sdhci@7824900";
		sdhc2 = "/soc/sdhci@7864900";
		i2c1 = "/soc/i2c@78b5000";
		i2c2 = "/soc/i2c@78b6000";
		i2c3 = "/soc/i2c@78b7000";
		i2c5 = "/soc/i2c@7af5000";
		spi3 = "/soc/spi@78b7000";
		spi6 = "/soc/spi@7af6000";
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x0 0x0 0x0>;
	};

	vendor {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges = <0x0 0x0 0x0 0xffffffff>;
		compatible = "simple-bus";
		phandle = <0x2d1>;
	};

	firmware {
		phandle = <0x2d2>;

		android {
			compatible = "android,firmware";

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor,dtbo,recovery";
			};
		};
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		ranges;
		phandle = <0x2d3>;

		other_ext_region@0 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x84a00000 0x0 0x1e00000>;
			phandle = <0x2d4>;
		};

		modem_region@0 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x86c00000 0x0 0x6a00000>;
			phandle = <0x11e>;
		};

		adsp_fw_region@0 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x8d600000 0x0 0x1100000>;
			phandle = <0x121>;
		};

		wcnss_fw_region@0 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x8e700000 0x0 0x700000>;
			phandle = <0x124>;
		};

		venus_region@0 {
			compatible = "shared-dma-pool";
			reusable;
			alloc-ranges = <0x0 0x80000000 0x0 0x10000000>;
			alignment = <0x0 0x400000>;
			size = <0x0 0x800000>;
			phandle = <0x125>;
		};

		secure_region@0 {
			compatible = "shared-dma-pool";
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0xb400000>;
			phandle = <0x9a>;
		};

		qseecom_region@0 {
			compatible = "shared-dma-pool";
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x1000000>;
			phandle = <0x9b>;
		};

		qseecom_ta_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x400000>;
			phandle = <0x9c>;
		};

		adsp_region@0 {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x0 0x400000>;
			phandle = <0x10d>;
		};

		dfps_data_mem@90000000 {
			reg = <0x0 0x90000000 0x0 0x1000>;
			label = "dfps_data_mem";
			status = "disabled";
			phandle = <0xb7>;
		};

		splash_region@0x90001000 {
			reg = <0x0 0x90001000 0x0 0x13ff000>;
			label = "cont_splash_mem";
			phandle = <0xaa>;
		};

		adsp_shmem_device_region@0xc0100000 {
			compatible = "shared-dma-pool";
			reusable;
			alloc-ranges = <0x0 0xc0100000 0x0 0x8200000>;
			alignment = <0x0 0x400000>;
			size = <0x0 0x800000>;
			phandle = <0x134>;
		};

		gpu_region@0 {
			compatible = "shared-dma-pool";
			reusable;
			alloc-ranges = <0x0 0x80000000 0x0 0x10000000>;
			alignment = <0x0 0x400000>;
			size = <0x0 0x800000>;
			phandle = <0xa3>;
		};

		mem_dump_region {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x400000>;
			phandle = <0xe3>;
		};

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x1400000>;
			linux,cma-default;
		};
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	energy-costs {
		compatible = "sched-energy";
		phandle = <0x2d5>;

		core-cost0 {
			busy-cost-data = <0x9f600 0x5 0xd7a00 0x8 0xfd200 0xa 0x130b00 0xd 0x156300 0x10 0x177000 0x13 0x19c800 0x16 0x1b8a00 0x1a 0x1c2000 0x1b 0x1de200 0x21 0x1ec300 0x24 0x20d000 0x2b 0x21b100 0x2c 0x232800 0x36 0x249f00 0x41>;
			idle-cost-data = <0x4 0x3 0x2 0x1>;
			phandle = <0xa>;
		};

		cluster-cost0 {
			busy-cost-data = <0x9f600 0x45 0xd7a00 0x48 0xfd200 0x4a 0x130b00 0x4d 0x156300 0x50 0x177000 0x5a 0x19c800 0x64 0x1b8a00 0x6e 0x1c2000 0x78 0x1de200 0x82 0x1ec300 0x8c 0x20d000 0x96 0x21b100 0xa0 0x232800 0xaa 0x249f00 0xb4>;
			idle-cost-data = <0x4 0x3 0x2 0x1>;
			phandle = <0xb>;
		};

		cluster-cost1 {
			busy-cost-data = <0x9f600 0x5 0xd7a00 0x8 0xfd200 0xa 0x130b00 0xd 0x156300 0x10 0x177000 0x55 0x19c800 0x5f 0x1b8a00 0x69 0x1c2000 0x73 0x1de200 0x7d 0x1ec300 0x87 0x20d000 0x91 0x21b100 0x9b 0x232800 0xa5 0x249f00 0xaf>;
			idle-cost-data = <0x4 0x3 0x2 0x1>;
			phandle = <0xd>;
		};
	};

	__symbols__ {
		CPU0 = "/cpus/cpu@0";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L1_I_0 = "/cpus/cpu@0/l1-icache";
		L1_D_0 = "/cpus/cpu@0/l1-dcache";
		CPU1 = "/cpus/cpu@1";
		L1_I_1 = "/cpus/cpu@1/l1-icache";
		L1_D_1 = "/cpus/cpu@1/l1-dcache";
		CPU2 = "/cpus/cpu@2";
		L1_I_2 = "/cpus/cpu@2/l1-icache";
		L1_D_2 = "/cpus/cpu@2/l1-dcache";
		CPU3 = "/cpus/cpu@3";
		L1_I_3 = "/cpus/cpu@3/l1-icache";
		L1_D_3 = "/cpus/cpu@3/l1-dcache";
		CPU4 = "/cpus/cpu@100";
		L2_1 = "/cpus/cpu@100/l2-cache";
		L1_I_100 = "/cpus/cpu@100/l1-icache";
		L1_D_100 = "/cpus/cpu@100/l1-dcache";
		CPU5 = "/cpus/cpu@101";
		L1_I_101 = "/cpus/cpu@101/l1-icache";
		L1_D_101 = "/cpus/cpu@101/l1-dcache";
		CPU6 = "/cpus/cpu@102";
		L1_I_102 = "/cpus/cpu@102/l1-icache";
		L1_D_102 = "/cpus/cpu@102/l1-dcache";
		CPU7 = "/cpus/cpu@103";
		L1_I_103 = "/cpus/cpu@103/l1-icache";
		L1_D_103 = "/cpus/cpu@103/l1-dcache";
		soc = "/soc";
		smem = "/soc/qcom,smem@86300000";
		rpm_bus = "/soc/qcom,rpm-smd";
		pm8953_s1 = "/soc/qcom,rpm-smd/rpm-regulator-smpa1/regulator-s1";
		pm8953_s2_level = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-level";
		pm8953_s2_floor_level = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-floor-level";
		pm8953_s2_level_ao = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-level-ao";
		cx_cdev = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-cx-cdev";
		pm8953_s3 = "/soc/qcom,rpm-smd/rpm-regulator-smpa3/regulator-s3";
		pm8953_s4 = "/soc/qcom,rpm-smd/rpm-regulator-smpa4/regulator-s4";
		pm8953_s7_level = "/soc/qcom,rpm-smd/rpm-regulator-smpa7/regulator-s7-level";
		pm8953_s7_level_ao = "/soc/qcom,rpm-smd/rpm-regulator-smpa7/regulator-s7-level-ao";
		pm8953_s7_level_so = "/soc/qcom,rpm-smd/rpm-regulator-smpa7/regulator-s7-level-so";
		pm8953_l1 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1";
		pm8953_l2 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa2/regulator-l2";
		pm8953_l3 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa3/regulator-l3";
		pm8953_l5 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa5/regulator-l5";
		pm8953_l6 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa6/regulator-l6";
		pm8953_l7 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa7/regulator-l7";
		pm8953_l7_ao = "/soc/qcom,rpm-smd/rpm-regulator-ldoa7/regulator-l7-ao";
		pm8953_l8 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa8/regulator-l8";
		pm8953_l9 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa9/regulator-l9";
		pm8953_l10 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa10/regulator-l10";
		pm8953_l11 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa11/regulator-l11";
		pm8953_l12 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa12/regulator-l12";
		pm8953_l13 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa13/regulator-l13";
		pm8953_l16 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa16/regulator-l16";
		pm8953_l17 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa17/regulator-l17";
		pm8953_l19 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa19/regulator-l19";
		pm8953_l22 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa22/regulator-l22";
		pm8953_l23 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa23/regulator-l23";
		clock_gcc = "/soc/qcom,gcc@1800000";
		ad_hoc_bus = "/soc/ad-hoc-bus@580000";
		fab_bimc = "/soc/ad-hoc-bus@580000/fab-bimc";
		fab_pcnoc = "/soc/ad-hoc-bus@580000/fab-pcnoc";
		fab_snoc = "/soc/ad-hoc-bus@580000/fab-snoc";
		fab_snoc_mm = "/soc/ad-hoc-bus@580000/fab-snoc-mm";
		mas_apps_proc = "/soc/ad-hoc-bus@580000/mas-apps-proc";
		mas_oxili = "/soc/ad-hoc-bus@580000/mas-oxili";
		mas_snoc_bimc_0 = "/soc/ad-hoc-bus@580000/mas-snoc-bimc-0";
		mas_snoc_bimc_2 = "/soc/ad-hoc-bus@580000/mas-snoc-bimc-2";
		mas_snoc_bimc_1 = "/soc/ad-hoc-bus@580000/mas-snoc-bimc-1";
		mas_tcu_0 = "/soc/ad-hoc-bus@580000/mas-tcu-0";
		mas_spdm = "/soc/ad-hoc-bus@580000/mas-spdm";
		mas_blsp_1 = "/soc/ad-hoc-bus@580000/mas-blsp-1";
		mas_blsp_2 = "/soc/ad-hoc-bus@580000/mas-blsp-2";
		mas_usb3 = "/soc/ad-hoc-bus@580000/mas-usb3";
		mas_crypto = "/soc/ad-hoc-bus@580000/mas-crypto";
		mas_sdcc_1 = "/soc/ad-hoc-bus@580000/mas-sdcc-1";
		mas_sdcc_2 = "/soc/ad-hoc-bus@580000/mas-sdcc-2";
		mas_snoc_pcnoc = "/soc/ad-hoc-bus@580000/mas-snoc-pcnoc";
		mas_qdss_bam = "/soc/ad-hoc-bus@580000/mas-qdss-bam";
		mas_bimc_snoc = "/soc/ad-hoc-bus@580000/mas-bimc-snoc";
		mas_jpeg = "/soc/ad-hoc-bus@580000/mas-jpeg";
		mas_mdp = "/soc/ad-hoc-bus@580000/mas-mdp";
		mas_pcnoc_snoc = "/soc/ad-hoc-bus@580000/mas-pcnoc-snoc";
		mas_venus = "/soc/ad-hoc-bus@580000/mas-venus";
		mas_vfe0 = "/soc/ad-hoc-bus@580000/mas-vfe0";
		mas_vfe1 = "/soc/ad-hoc-bus@580000/mas-vfe1";
		mas_cpp = "/soc/ad-hoc-bus@580000/mas-cpp";
		mas_ipa = "/soc/ad-hoc-bus@580000/mas-ipa";
		mas_qdss_etr = "/soc/ad-hoc-bus@580000/mas-qdss-etr";
		pcnoc_m_0 = "/soc/ad-hoc-bus@580000/pcnoc-m-0";
		pcnoc_m_1 = "/soc/ad-hoc-bus@580000/pcnoc-m-1";
		pcnoc_int_1 = "/soc/ad-hoc-bus@580000/pcnoc-int-1";
		pcnoc_int_2 = "/soc/ad-hoc-bus@580000/pcnoc-int-2";
		pcnoc_s_0 = "/soc/ad-hoc-bus@580000/pcnoc-s-0";
		pcnoc_s_1 = "/soc/ad-hoc-bus@580000/pcnoc-s-1";
		pcnoc_s_2 = "/soc/ad-hoc-bus@580000/pcnoc-s-2";
		pcnoc_s_3 = "/soc/ad-hoc-bus@580000/pcnoc-s-3";
		pcnoc_s_4 = "/soc/ad-hoc-bus@580000/pcnoc-s-4";
		pcnoc_s_6 = "/soc/ad-hoc-bus@580000/pcnoc-s-6";
		pcnoc_s_7 = "/soc/ad-hoc-bus@580000/pcnoc-s-7";
		pcnoc_s_8 = "/soc/ad-hoc-bus@580000/pcnoc-s-8";
		pcnoc_s_9 = "/soc/ad-hoc-bus@580000/pcnoc-s-9";
		qdss_int = "/soc/ad-hoc-bus@580000/qdss-int";
		snoc_int_0 = "/soc/ad-hoc-bus@580000/snoc-int-0";
		snoc_int_1 = "/soc/ad-hoc-bus@580000/snoc-int-1";
		snoc_int_2 = "/soc/ad-hoc-bus@580000/snoc-int-2";
		slv_ebi = "/soc/ad-hoc-bus@580000/slv-ebi";
		slv_bimc_snoc = "/soc/ad-hoc-bus@580000/slv-bimc-snoc";
		slv_spdm = "/soc/ad-hoc-bus@580000/slv-spdm";
		slv_pdm = "/soc/ad-hoc-bus@580000/slv-pdm";
		slv_tcsr = "/soc/ad-hoc-bus@580000/slv-tcsr";
		slv_snoc_cfg = "/soc/ad-hoc-bus@580000/slv-snoc-cfg";
		slv_tlmm = "/soc/ad-hoc-bus@580000/slv-tlmm";
		slv_message_ram = "/soc/ad-hoc-bus@580000/slv-message-ram";
		slv_blsp_1 = "/soc/ad-hoc-bus@580000/slv-blsp-1";
		slv_blsp_2 = "/soc/ad-hoc-bus@580000/slv-blsp-2";
		slv_prng = "/soc/ad-hoc-bus@580000/slv-prng";
		slv_camera_ss_cfg = "/soc/ad-hoc-bus@580000/slv-camera-ss-cfg";
		slv_disp_ss_cfg = "/soc/ad-hoc-bus@580000/slv-disp-ss-cfg";
		slv_venus_cfg = "/soc/ad-hoc-bus@580000/slv-venus-cfg";
		slv_gpu_cfg = "/soc/ad-hoc-bus@580000/slv-gpu-cfg";
		slv_sdcc_1 = "/soc/ad-hoc-bus@580000/slv-sdcc-1";
		slv_sdcc_2 = "/soc/ad-hoc-bus@580000/slv-sdcc-2";
		slv_crypto_0_cfg = "/soc/ad-hoc-bus@580000/slv-crypto-0-cfg";
		slv_pmic_arb = "/soc/ad-hoc-bus@580000/slv-pmic-arb";
		slv_usb3 = "/soc/ad-hoc-bus@580000/slv-usb3";
		slv_ipa_cfg = "/soc/ad-hoc-bus@580000/slv-ipa-cfg";
		slv_tcu = "/soc/ad-hoc-bus@580000/slv-tcu";
		slv_pcnoc_snoc = "/soc/ad-hoc-bus@580000/slv-pcnoc-snoc";
		slv_kpss_ahb = "/soc/ad-hoc-bus@580000/slv-kpss-ahb";
		slv_wcss = "/soc/ad-hoc-bus@580000/slv-wcss";
		slv_snoc_bimc_0 = "/soc/ad-hoc-bus@580000/slv-snoc-bimc-0";
		slv_snoc_bimc_1 = "/soc/ad-hoc-bus@580000/slv-snoc-bimc-1";
		slv_snoc_bimc_2 = "/soc/ad-hoc-bus@580000/slv-snoc-bimc-2";
		slv_imem = "/soc/ad-hoc-bus@580000/slv-imem";
		slv_snoc_pcnoc = "/soc/ad-hoc-bus@580000/slv-snoc-pcnoc";
		slv_qdss_stm = "/soc/ad-hoc-bus@580000/slv-qdss-stm";
		slv_cats_0 = "/soc/ad-hoc-bus@580000/slv-cats-0";
		slv_cats_1 = "/soc/ad-hoc-bus@580000/slv-cats-1";
		slv_lpass = "/soc/ad-hoc-bus@580000/slv-lpass";
		tlmm = "/soc/pinctrl@1000000";
		uart_console_active = "/soc/pinctrl@1000000/pmx-uartconsole/uart_console_active";
		uart_console_sleep = "/soc/pinctrl@1000000/pmx-uartconsole/uart_console_sleep";
		uart1_console_active = "/soc/pinctrl@1000000/pmx-uartconsole/uart1_console_active";
		uart1_console_sleep = "/soc/pinctrl@1000000/pmx-uartconsole/uart1_console_sleep";
		cci0_active = "/soc/pinctrl@1000000/cci/cci0_active";
		cci0_suspend = "/soc/pinctrl@1000000/cci/cci0_suspend";
		cci1_active = "/soc/pinctrl@1000000/cci/cci1_active";
		cci1_suspend = "/soc/pinctrl@1000000/cci/cci1_suspend";
		cam_sensor_mclk0_default = "/soc/pinctrl@1000000/cam_sensor_mclk0_default";
		cam_sensor_mclk0_sleep = "/soc/pinctrl@1000000/cam_sensor_mclk0_sleep";
		cam_sensor_rear_default = "/soc/pinctrl@1000000/cam_sensor_rear_default";
		cam_sensor_rear_sleep = "/soc/pinctrl@1000000/cam_sensor_rear_sleep";
		cam_sensor_ir_cut_default = "/soc/pinctrl@1000000/cam_sensor_ir_cut_default";
		cam_sensor_ir_cut_sleep = "/soc/pinctrl@1000000/cam_sensor_ir_cut_sleep";
		cam_sensor_rear_vana = "/soc/pinctrl@1000000/cam_sensor_rear_vdig";
		cam_sensor_rear_vana_sleep = "/soc/pinctrl@1000000/cam_sensor_rear_vdig_sleep";
		cam_sensor_mclk1_default = "/soc/pinctrl@1000000/cam_sensor_mclk1_default";
		cam_sensor_mclk1_sleep = "/soc/pinctrl@1000000/cam_sensor_mclk1_sleep";
		cam_sensor_front_default = "/soc/pinctrl@1000000/cam_sensor_front_default";
		cam_sensor_front_sleep = "/soc/pinctrl@1000000/cam_sensor_front_sleep";
		cam_sensor_mclk2_default = "/soc/pinctrl@1000000/cam_sensor_mclk2_default";
		cam_sensor_mclk2_sleep = "/soc/pinctrl@1000000/cam_sensor_mclk2_sleep";
		cam_sensor_front1_default = "/soc/pinctrl@1000000/cam_sensor_front1_default";
		cam_sensor_front1_sleep = "/soc/pinctrl@1000000/cam_sensor_front1_sleep";
		pmx_adv7533_int = "/soc/pinctrl@1000000/pmx_adv7533_int";
		adv7533_int_active = "/soc/pinctrl@1000000/pmx_adv7533_int/adv7533_int_active";
		adv7533_int_suspend = "/soc/pinctrl@1000000/pmx_adv7533_int/adv7533_int_suspend";
		pmx_mdss = "/soc/pinctrl@1000000/pmx_mdss";
		mdss_dsi_active = "/soc/pinctrl@1000000/pmx_mdss/mdss_dsi_active";
		mdss_dsi_suspend = "/soc/pinctrl@1000000/pmx_mdss/mdss_dsi_suspend";
		mdss_dsi_gpio = "/soc/pinctrl@1000000/pmx_mdss/mdss_dsi_gpio";
		mdss_te_active = "/soc/pinctrl@1000000/pmx_mdss_te/mdss_te_active";
		mdss_te_suspend = "/soc/pinctrl@1000000/pmx_mdss_te/mdss_te_suspend";
		ext_amp_ctrl_active = "/soc/pinctrl@1000000/ext_amp_ctrl/ext_amp_ctrl_active";
		ext_amp_ctrl_sleep = "/soc/pinctrl@1000000/ext_amp_ctrl/ext_amp_ctrl_sleep";
		cdc_dmic0_clk_act = "/soc/pinctrl@1000000/cdc_dmic0_clk_act_default";
		cdc_dmic0_clk_sus = "/soc/pinctrl@1000000/cdc_dmic0_clk_sus_sleep";
		cdc_dmic0_data_act = "/soc/pinctrl@1000000/cdc_dmic0_data_act_default";
		cdc_dmic0_data_sus = "/soc/pinctrl@1000000/cdc_dmic0_data_sus_sleep";
		sec_tlmm_lines_act = "/soc/pinctrl@1000000/sec-tlmm-lines/sec_tlmm_lines_act";
		sec_tlmm_lines_sus = "/soc/pinctrl@1000000/sec-tlmm-lines/sec_tlmm_lines_sus";
		hsuart_active = "/soc/pinctrl@1000000/default";
		hsuart_sleep = "/soc/pinctrl@1000000/sleep";
		blsp2_uart0_active = "/soc/pinctrl@1000000/blsp2_uart0_active";
		blsp2_uart0_sleep = "/soc/pinctrl@1000000/blsp2_uart0_sleep";
		blsp2_uart1_active = "/soc/pinctrl@1000000/blsp2_uart1_active";
		blsp2_uart1_sleep = "/soc/pinctrl@1000000/blsp2_uart1_sleep";
		sdc1_clk_on = "/soc/pinctrl@1000000/sdc1_clk_on";
		sdc1_clk_off = "/soc/pinctrl@1000000/sdc1_clk_off";
		sdc1_cmd_on = "/soc/pinctrl@1000000/sdc1_cmd_on";
		sdc1_cmd_off = "/soc/pinctrl@1000000/sdc1_cmd_off";
		sdc1_data_on = "/soc/pinctrl@1000000/sdc1_data_on";
		sdc1_data_off = "/soc/pinctrl@1000000/sdc1_data_off";
		sdc1_rclk_on = "/soc/pinctrl@1000000/sdc1_rclk_on";
		sdc1_rclk_off = "/soc/pinctrl@1000000/sdc1_rclk_off";
		sdc2_clk_on = "/soc/pinctrl@1000000/sdc2_clk_on";
		sdc2_clk_off = "/soc/pinctrl@1000000/sdc2_clk_off";
		sdc2_cmd_on = "/soc/pinctrl@1000000/sdc2_cmd_on";
		sdc2_cmd_off = "/soc/pinctrl@1000000/sdc2_cmd_off";
		sdc2_data_on = "/soc/pinctrl@1000000/sdc2_data_on";
		sdc2_data_off = "/soc/pinctrl@1000000/sdc2_data_off";
		sdc2_cd_on = "/soc/pinctrl@1000000/cd_on";
		sdc2_cd_off = "/soc/pinctrl@1000000/cd_off";
		i2c_1_active = "/soc/pinctrl@1000000/i2c_1/i2c_1_active";
		i2c_1_sleep = "/soc/pinctrl@1000000/i2c_1/i2c_1_sleep";
		i2c_2_active = "/soc/pinctrl@1000000/i2c_2/i2c_2_active";
		i2c_2_sleep = "/soc/pinctrl@1000000/i2c_2/i2c_2_sleep";
		i2c_3_active = "/soc/pinctrl@1000000/i2c_3/i2c_3_active";
		i2c_3_sleep = "/soc/pinctrl@1000000/i2c_3/i2c_3_sleep";
		i2c_5_active = "/soc/pinctrl@1000000/i2c_5/i2c_5_active";
		i2c_5_sleep = "/soc/pinctrl@1000000/i2c_5/i2c_5_sleep";
		nfc_int_active = "/soc/pinctrl@1000000/nfc/nfc_int_active";
		nfc_int_suspend = "/soc/pinctrl@1000000/nfc/nfc_int_suspend";
		nfc_disable_active = "/soc/pinctrl@1000000/nfc/nfc_disable_active";
		nfc_disable_suspend = "/soc/pinctrl@1000000/nfc/nfc_disable_suspend";
		wcnss_default = "/soc/pinctrl@1000000/wcnss_pmux_5wire/wcnss_default";
		wcnss_sleep = "/soc/pinctrl@1000000/wcnss_pmux_5wire/wcnss_sleep";
		wcnss_pmux_gpio = "/soc/pinctrl@1000000/wcnss_pmux_gpio";
		wcnss_gpio_default = "/soc/pinctrl@1000000/wcnss_pmux_gpio/wcnss_gpio_default";
		wcd_intr_default = "/soc/pinctrl@1000000/wcd9xxx_intr/wcd_intr_default";
		cdc_reset_sleep = "/soc/pinctrl@1000000/cdc_reset_ctrl/cdc_reset_sleep";
		cdc_reset_active = "/soc/pinctrl@1000000/cdc_reset_ctrl/cdc_reset_active";
		cdc_mclk2_sleep = "/soc/pinctrl@1000000/cdc_mclk2_pin/cdc_mclk2_sleep";
		cdc_mclk2_active = "/soc/pinctrl@1000000/cdc_mclk2_pin/cdc_mclk2_active";
		cdc_pdm_lines_2_act = "/soc/pinctrl@1000000/cdc-pdm-2-lines/pdm_lines_2_on";
		cdc_pdm_lines_2_sus = "/soc/pinctrl@1000000/cdc-pdm-2-lines/pdm_lines_2_off";
		cdc_pdm_lines_act = "/soc/pinctrl@1000000/cdc-pdm-lines/pdm_lines_on";
		cdc_pdm_lines_sus = "/soc/pinctrl@1000000/cdc-pdm-lines/pdm_lines_off";
		cdc_pdm_comp_lines_act = "/soc/pinctrl@1000000/cdc-pdm-comp-lines/pdm_comp_lines_on";
		cdc_pdm_comp_lines_sus = "/soc/pinctrl@1000000/cdc-pdm-comp-lines/pdm_comp_lines_off";
		cross_conn_det_act = "/soc/pinctrl@1000000/cross-conn-det/lines_on";
		cross_conn_det_sus = "/soc/pinctrl@1000000/cross-conn-det/lines_off";
		wsa_vi_on = "/soc/pinctrl@1000000/wsa-vi/wsa_vi_on";
		wsa_vi_off = "/soc/pinctrl@1000000/wsa-vi/wsa_vi_off";
		wsa_reset_on = "/soc/pinctrl@1000000/wsa_reset/wsa_reset_on";
		wsa_reset_off = "/soc/pinctrl@1000000/wsa_reset/wsa_reset_off";
		wsa_clk_on = "/soc/pinctrl@1000000/wsa_clk/wsa_clk_on";
		wsa_clk_off = "/soc/pinctrl@1000000/wsa_clk/wsa_clk_off";
		pri_tlmm_lines_act = "/soc/pinctrl@1000000/pri-tlmm-lines/pri_tlmm_lines_act";
		pri_tlmm_lines_sus = "/soc/pinctrl@1000000/pri-tlmm-lines/pri_tlmm_lines_sus";
		pri_tlmm_ws_act = "/soc/pinctrl@1000000/pri-tlmm-ws-lines/pri_tlmm_ws_act";
		pri_tlmm_ws_sus = "/soc/pinctrl@1000000/pri-tlmm-ws-lines/pri_tlmm_ws_sus";
		spi3_default = "/soc/pinctrl@1000000/spi3/spi3_default";
		spi3_sleep = "/soc/pinctrl@1000000/spi3/spi3_sleep";
		spi3_cs0_active = "/soc/pinctrl@1000000/spi3/cs0_active";
		spi3_cs0_sleep = "/soc/pinctrl@1000000/spi3/cs0_sleep";
		spi6_default = "/soc/pinctrl@1000000/spi6/spi6_default";
		spi6_sleep = "/soc/pinctrl@1000000/spi6/spi6_sleep";
		spi6_cs0_active = "/soc/pinctrl@1000000/spi6/cs0_active";
		spi6_cs0_sleep = "/soc/pinctrl@1000000/spi6/cs0_sleep";
		ts_int_default = "/soc/pinctrl@1000000/ts_int_default";
		ts_int_output_high = "/soc/pinctrl@1000000/ts_int_output_high";
		ts_int_output_low = "/soc/pinctrl@1000000/ts_int_output_low";
		ts_int_input = "/soc/pinctrl@1000000/ts_int_input";
		ts_rst_default = "/soc/pinctrl@1000000/ts_rst_default";
		ts_rst_output_high = "/soc/pinctrl@1000000/ts_rst_output_high";
		ts_rst_output_low = "/soc/pinctrl@1000000/ts_rst_output_low";
		ts_rst_input = "/soc/pinctrl@1000000/ts_rst_input";
		ts_int_active = "/soc/pinctrl@1000000/pmx_ts_int_active/ts_int_active";
		ts_int_suspend = "/soc/pinctrl@1000000/pmx_ts_int_suspend/ts_int_suspend";
		ts_reset_active = "/soc/pinctrl@1000000/pmx_ts_reset_active/ts_reset_active";
		ts_reset_suspend = "/soc/pinctrl@1000000/pmx_ts_reset_suspend/ts_reset_suspend";
		ts_release = "/soc/pinctrl@1000000/pmx_ts_release/ts_release";
		gpio_key_active = "/soc/pinctrl@1000000/tlmm_gpio_key/gpio_key_active";
		gpio_key_suspend = "/soc/pinctrl@1000000/tlmm_gpio_key/gpio_key_suspend";
		qdsd_clk_sdcard = "/soc/pinctrl@1000000/pmx_qdsd_clk/clk_sdcard";
		qdsd_clk_trace = "/soc/pinctrl@1000000/pmx_qdsd_clk/clk_trace";
		qdsd_clk_swdtrc = "/soc/pinctrl@1000000/pmx_qdsd_clk/clk_swdtrc";
		qdsd_clk_spmi = "/soc/pinctrl@1000000/pmx_qdsd_clk/clk_spmi";
		qdsd_cmd_sdcard = "/soc/pinctrl@1000000/pmx_qdsd_cmd/cmd_sdcard";
		qdsd_cmd_trace = "/soc/pinctrl@1000000/pmx_qdsd_cmd/cmd_trace";
		qdsd_cmd_swduart = "/soc/pinctrl@1000000/pmx_qdsd_cmd/cmd_uart";
		qdsd_cmd_swdtrc = "/soc/pinctrl@1000000/pmx_qdsd_cmd/cmd_swdtrc";
		qdsd_cmd_jtag = "/soc/pinctrl@1000000/pmx_qdsd_cmd/cmd_jtag";
		qdsd_cmd_spmi = "/soc/pinctrl@1000000/pmx_qdsd_cmd/cmd_spmi";
		qdsd_data0_sdcard = "/soc/pinctrl@1000000/pmx_qdsd_data0/data0_sdcard";
		qdsd_data0_trace = "/soc/pinctrl@1000000/pmx_qdsd_data0/data0_trace";
		qdsd_data0_swduart = "/soc/pinctrl@1000000/pmx_qdsd_data0/data0_uart";
		qdsd_data0_swdtrc = "/soc/pinctrl@1000000/pmx_qdsd_data0/data0_swdtrc";
		qdsd_data0_jtag = "/soc/pinctrl@1000000/pmx_qdsd_data0/data0_jtag";
		qdsd_data0_spmi = "/soc/pinctrl@1000000/pmx_qdsd_data0/data0_spmi";
		qdsd_data1_sdcard = "/soc/pinctrl@1000000/pmx_qdsd_data1/data1_sdcard";
		qdsd_data1_trace = "/soc/pinctrl@1000000/pmx_qdsd_data1/data1_trace";
		qdsd_data1_swduart = "/soc/pinctrl@1000000/pmx_qdsd_data1/data1_uart";
		qdsd_data1_swdtrc = "/soc/pinctrl@1000000/pmx_qdsd_data1/data1_swdtrc";
		qdsd_data1_jtag = "/soc/pinctrl@1000000/pmx_qdsd_data1/data1_jtag";
		qdsd_data2_sdcard = "/soc/pinctrl@1000000/pmx_qdsd_data2/data2_sdcard";
		qdsd_data2_trace = "/soc/pinctrl@1000000/pmx_qdsd_data2/data2_trace";
		qdsd_data2_swduart = "/soc/pinctrl@1000000/pmx_qdsd_data2/data2_uart";
		qdsd_data2_swdtrc = "/soc/pinctrl@1000000/pmx_qdsd_data2/data2_swdtrc";
		qdsd_data2_jtag = "/soc/pinctrl@1000000/pmx_qdsd_data2/data2_jtag";
		qdsd_data3_sdcard = "/soc/pinctrl@1000000/pmx_qdsd_data3/data3_sdcard";
		qdsd_data3_trace = "/soc/pinctrl@1000000/pmx_qdsd_data3/data3_trace";
		qdsd_data3_swduart = "/soc/pinctrl@1000000/pmx_qdsd_data3/data3_uart";
		qdsd_data3_swdtrc = "/soc/pinctrl@1000000/pmx_qdsd_data3/data3_swdtrc";
		qdsd_data3_jtag = "/soc/pinctrl@1000000/pmx_qdsd_data3/data3_jtag";
		qdsd_data3_spmi = "/soc/pinctrl@1000000/pmx_qdsd_data3/data3_spmi";
		typec_ssmux_config = "/soc/pinctrl@1000000/typec_ssmux_config";
		ssusb_mode_sel = "/soc/pinctrl@1000000/ssusb_mode_sel";
		sdhc_1 = "/soc/sdhci@7824900";
		cpuss_dump = "/soc/cpuss_dump";
		tmc_etr = "/soc/tmc@6028000";
		tmc_etr_in_replicator = "/soc/tmc@6028000/port/endpoint";
		tmc_etf = "/soc/tmc@6027000";
		tmc_etf_out_replicator = "/soc/tmc@6027000/ports/port@0/endpoint";
		tmc_etf_in_funnel_in0 = "/soc/tmc@6027000/ports/port@1/endpoint";
		replicator = "/soc/replicator@6026000";
		replicator_out_tmc_etr = "/soc/replicator@6026000/ports/port@0/endpoint";
		replicator_in_tmc_etf = "/soc/replicator@6026000/ports/port@1/endpoint";
		funnel_in0 = "/soc/funnel@6021000";
		funnel_in0_out_tmc_etf = "/soc/funnel@6021000/ports/port@0/endpoint";
		funnel_in0_in_stm = "/soc/funnel@6021000/ports/port@1/endpoint";
		funnel_in0_in_tpda = "/soc/funnel@6021000/ports/port@2/endpoint";
		funnel_in0_in_funnel_center = "/soc/funnel@6021000/ports/port@3/endpoint";
		funnel_in0_in_funnel_right = "/soc/funnel@6021000/ports/port@4/endpoint";
		funnel_in0_in_funnel_mm = "/soc/funnel@6021000/ports/port@5/endpoint";
		funnel_center = "/soc/funnel@6100000";
		funnel_center_out_funnel_in0 = "/soc/funnel@6100000/ports/port@0/endpoint";
		funnel_center_in_rpm_etm0 = "/soc/funnel@6100000/ports/port@1/endpoint";
		funnel_center_in_dbgui = "/soc/funnel@6100000/ports/port@2/endpoint";
		funnel_right = "/soc/funnel@6120000";
		funnel_right_out_funnel_in0 = "/soc/funnel@6120000/ports/port@0/endpoint";
		funnel_right_in_modem_etm1 = "/soc/funnel@6120000/ports/port@1/endpoint";
		funnel_right_in_modem_etm0 = "/soc/funnel@6120000/ports/port@2/endpoint";
		funnel_right_in_funnel_apss1 = "/soc/funnel@6120000/ports/port@3/endpoint";
		funnel_mm = "/soc/funnel@6130000";
		funnel_mm_out_funnel_in0 = "/soc/funnel@6130000/ports/port@0/endpoint";
		funnel_mm_in_wcn_etm0 = "/soc/funnel@6130000/ports/port@1/endpoint";
		funnel_mm_in_funnel_cam = "/soc/funnel@6130000/ports/port@2/endpoint";
		funnel_mm_in_audio_etm0 = "/soc/funnel@6130000/ports/port@3/endpoint";
		funnel_mm_in_gfx = "/soc/funnel@6130000/ports/port@4/endpoint";
		funnel_cam = "/soc/funnel@6132000";
		funnel_cam_out_funnel_mm = "/soc/funnel@6132000/port/endpoint";
		funnel_apss1 = "/soc/funnel@61d0000";
		funnel_apss1_out_funnel_right = "/soc/funnel@61d0000/ports/port@0/endpoint";
		funnel_apss1_in_funnel_apss0 = "/soc/funnel@61d0000/ports/port@1/endpoint";
		funnel_apss0 = "/soc/funnel@61a1000";
		funnel_apss0_out_funnel_apss1 = "/soc/funnel@61a1000/ports/port@0/endpoint";
		funnel_apss0_in_etm0 = "/soc/funnel@61a1000/ports/port@1/endpoint";
		funnel_apss0_in_etm1 = "/soc/funnel@61a1000/ports/port@2/endpoint";
		funnel_apss0_in_etm2 = "/soc/funnel@61a1000/ports/port@3/endpoint";
		funnel_apss0_in_etm3 = "/soc/funnel@61a1000/ports/port@4/endpoint";
		funnel_apss0_in_etm4 = "/soc/funnel@61a1000/ports/port@5/endpoint";
		funnel_apss0_in_etm5 = "/soc/funnel@61a1000/ports/port@6/endpoint";
		funnel_apss0_in_etm6 = "/soc/funnel@61a1000/ports/port@7/endpoint";
		funnel_apss0_in_etm7 = "/soc/funnel@61a1000/ports/port@8/endpoint";
		etm0 = "/soc/etm@619c000";
		etm0_out_funnel_apss0 = "/soc/etm@619c000/port/endpoint";
		etm1 = "/soc/etm@619d000";
		etm1_out_funnel_apss0 = "/soc/etm@619d000/port/endpoint";
		etm2 = "/soc/etm@619e000";
		etm2_out_funnel_apss0 = "/soc/etm@619e000/port/endpoint";
		etm3 = "/soc/etm@619f000";
		etm3_out_funnel_apss0 = "/soc/etm@619f000/port/endpoint";
		etm4 = "/soc/etm@61bc000";
		etm4_out_funnel_apss0 = "/soc/etm@61bc000/port/endpoint";
		etm5 = "/soc/etm@61bd000";
		etm5_out_funnel_apss0 = "/soc/etm@61bd000/port/endpoint";
		etm6 = "/soc/etm@61be000";
		etm6_out_funnel_apss0 = "/soc/etm@61be000/port/endpoint";
		etm7 = "/soc/etm@61bf000";
		etm7_out_funnel_apss0 = "/soc/etm@61bf000/port/endpoint";
		stm = "/soc/stm@6002000";
		stm_out_funnel_in0 = "/soc/stm@6002000/port/endpoint";
		cti0 = "/soc/cti@6010000";
		cti1 = "/soc/cti@6011000";
		cti2 = "/soc/cti@6012000";
		cti3 = "/soc/cti@6013000";
		cti4 = "/soc/cti@6014000";
		cti5 = "/soc/cti@6015000";
		cti6 = "/soc/cti@6016000";
		cti7 = "/soc/cti@6017000";
		cti8 = "/soc/cti@6018000";
		cti9 = "/soc/cti@6019000";
		cti10 = "/soc/cti@601a000";
		cti11 = "/soc/cti@601b000";
		cti12 = "/soc/cti@601c000";
		cti13 = "/soc/cti@601d000";
		cti14 = "/soc/cti@601e000";
		cti15 = "/soc/cti@601f000";
		cti_cpu0 = "/soc/cti@6198000";
		cti_cpu1 = "/soc/cti@6199000";
		cti_cpu2 = "/soc/cti@619a000";
		cti_cpu3 = "/soc/cti@619b000";
		cti_cpu4 = "/soc/cti@61b8000";
		cti_cpu5 = "/soc/cti@61b9000";
		cti_cpu6 = "/soc/cti@61ba000";
		cti_cpu7 = "/soc/cti@61bb000";
		cti_modem_cpu0 = "/soc/cti@6128000";
		cti_modem_cpu1 = "/soc/cti@6124000";
		cti_video_cpu0 = "/soc/cti@6134000";
		cti_wcn_cpu0 = "/soc/cti@6139000";
		cti_audio_cpu0 = "/soc/cti@613c000";
		cti_rpm_cpu0 = "/soc/cti@610c000";
		wcn_etm0_out_funnel_mm = "/soc/wcn_etm0/port/endpoint";
		rpm_etm0_out_funnel_center = "/soc/rpm_etm0/port/endpoint";
		audio_etm0_out_funnel_mm = "/soc/audio_etm0/port/endpoint";
		modem_etm0_out_funnel_right = "/soc/modem_etm0/port/endpoint";
		modem_etm1_out_funnel_right = "/soc/modem_etm1/port/endpoint";
		csr = "/soc/csr@6001000";
		dbgui = "/soc/dbgui@6108000";
		dbgui_out_funnel_center = "/soc/dbgui@6108000/port/endpoint";
		tpda = "/soc/tpda@6003000";
		tpda_out_funnel_in0 = "/soc/tpda@6003000/ports/port@0/endpoint";
		tpda_in_tpdm_dcc = "/soc/tpda@6003000/ports/port@1/endpoint";
		tpdm_dcc = "/soc/tpdm@6110000";
		tpdm_dcc_out_tpda = "/soc/tpdm@6110000/port/endpoint";
		hwevent = "/soc/hwevent@6101000";
		kgsl_smmu = "/soc/arm,smmu-kgsl@1c40000";
		apps_iommu = "/soc/qcom,iommu@1e00000";
		pil_gpu = "/soc/qcom,kgsl-hyp";
		msm_bus = "/soc/qcom,kgsl-busmon";
		gpubw = "/soc/qcom,gpubw";
		msm_gpu = "/soc/qcom,kgsl-3d0@1c00000";
		gfx_out_funnel_mm = "/soc/qcom,kgsl-3d0@1c00000/qcom,gpu-coresights/qcom,gpu-coresight@0/port/endpoint";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@1c40000";
		gfx3d_user = "/soc/qcom,kgsl-iommu@1c40000/gfx3d_user";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@1c40000/gfx3d_secure";
		mdss_mdp = "/soc/qcom,mdss_mdp@1a00000";
		smmu_mdp_unsec = "/soc/qcom,mdss_mdp@1a00000/qcom,smmu_mdp_unsec_cb";
		smmu_mdp_sec = "/soc/qcom,mdss_mdp@1a00000/qcom,smmu_mdp_sec_cb";
		mdss_fb0 = "/soc/qcom,mdss_mdp@1a00000/qcom,mdss_fb_primary";
		mdss_fb1 = "/soc/qcom,mdss_mdp@1a00000/qcom,mdss_fb_wfd";
		mdss_fb2 = "/soc/qcom,mdss_mdp@1a00000/qcom,mdss_fb_secondary";
		mdss_dsi = "/soc/qcom,mdss_dsi@0";
		mdss_dsi0 = "/soc/qcom,mdss_dsi@0/qcom,mdss_dsi_ctrl0@1a94000";
		mdss_dsi1 = "/soc/qcom,mdss_dsi@0/qcom,mdss_dsi_ctrl1@1a96000";
		mdss_rotator = "/soc/qcom,mdss_rotator";
		mdss_dsi0_pll = "/soc/qcom,mdss_dsi_pll@994400";
		mdss_dsi1_pll = "/soc/qcom,mdss_dsi_pll@996400";
		smp2pgpio_smp2p_15_in = "/soc/qcom,smp2pgpio-smp2p-15-in";
		smp2pgpio_smp2p_15_out = "/soc/qcom,smp2pgpio-smp2p-15-out";
		smp2pgpio_smp2p_1_in = "/soc/qcom,smp2pgpio-smp2p-1-in";
		smp2pgpio_smp2p_1_out = "/soc/qcom,smp2pgpio-smp2p-1-out";
		smp2pgpio_smp2p_4_in = "/soc/qcom,smp2pgpio-smp2p-4-in";
		smp2pgpio_smp2p_4_out = "/soc/qcom,smp2pgpio-smp2p-4-out";
		smp2pgpio_smp2p_2_in = "/soc/qcom,smp2pgpio-smp2p-2-in";
		smp2pgpio_smp2p_2_out = "/soc/qcom,smp2pgpio-smp2p-2-out";
		smp2pgpio_ssr_smp2p_1_in = "/soc/qcom,smp2pgpio-ssr-smp2p-1-in";
		smp2pgpio_ssr_smp2p_1_out = "/soc/qcom,smp2pgpio-ssr-smp2p-1-out";
		smp2pgpio_ssr_smp2p_2_in = "/soc/qcom,smp2pgpio-ssr-smp2p-2-in";
		smp2pgpio_ssr_smp2p_2_out = "/soc/qcom,smp2pgpio-ssr-smp2p-2-out";
		smp2pgpio_ssr_smp2p_4_in = "/soc/qcom,smp2pgpio-ssr-smp2p-4-in";
		smp2pgpio_ssr_smp2p_4_out = "/soc/qcom,smp2pgpio-ssr-smp2p-4-out";
		dcc = "/soc/dcc@b3000";
		apc_apm = "/soc/apm@b111000";
		intc = "/soc/interrupt-controller@b000000";
		wakegic = "/soc/wake-gic@601d4";
		wakegpio = "/soc/wake-gpio";
		thermal_zones = "/soc/thermal-zones";
		pm8953_trip0 = "/soc/thermal-zones/pm8953_tz/trips/pm8953-trip0";
		pm8953_trip1 = "/soc/thermal-zones/pm8953_tz/trips/pm8953-trip1";
		pm8953_trip2 = "/soc/thermal-zones/pm8953_tz/trips/pm8953-trip2";
		gpu_trip0 = "/soc/thermal-zones/gpu1-step/trips/gpu-trip0";
		cpu_trip = "/soc/thermal-zones/deca-cpu-max-step/trips/cpu-trip";
		pop_trip = "/soc/thermal-zones/pop-mem-step/trips/pop-trip";
		apc1_cpu0_trip = "/soc/thermal-zones/apc1-cpu0-step/trips/apc1-cpu0-trip";
		apc1_cpu1_trip = "/soc/thermal-zones/apc1-cpu1-step/trips/apc1-cpu1-trip";
		apc1_cpu2_trip = "/soc/thermal-zones/apc1-cpu2-step/trips/apc1-cpu2-trip";
		apc1_cpu3_trip = "/soc/thermal-zones/apc1-cpu3-step/trips/apc1-cpu3-trip";
		apc0_cpu0_trip = "/soc/thermal-zones/apc0-cpu0-step/trips/apc0-cpu0-trip";
		apc0_cpu1_trip = "/soc/thermal-zones/apc0-cpu1-step/trips/apc0-cpu1-trip";
		apc0_cpu2_trip = "/soc/thermal-zones/apc0-cpu2-step/trips/apc0-cpu2-trip";
		apc0_cpu3_trip = "/soc/thermal-zones/apc0-cpu3-step/trips/apc0-cpu3-trip";
		mdm_core_trip = "/soc/thermal-zones/mdm-core-lowf/trips/mdm-core-trip";
		qdsp_trip = "/soc/thermal-zones/qdsp-lowf/trips/qdsp-trip";
		camera_trip = "/soc/thermal-zones/camera-lowf/trips/camera-trip";
		cpu4_trip = "/soc/thermal-zones/apc1-cpu0-lowf/trips/apc1-cpu0-trip";
		cpu5_trip = "/soc/thermal-zones/apc1-cpu1-lowf/trips/apc1-cpu0-trip";
		cpu6_trip = "/soc/thermal-zones/apc1-cpu2-lowf/trips/apc1-cpu2-trip";
		cpu7_trip = "/soc/thermal-zones/apc1-cpu3-lowf/trips/apc1-cpu3-trip";
		apc1_l2_trip = "/soc/thermal-zones/apc1-l2-lowf/trips/apc1-l2-trip";
		cpu0_trip = "/soc/thermal-zones/apc0-cpu0-lowf/trips/apc0-cpu0-trip";
		cpu1_trip = "/soc/thermal-zones/apc0-cpu1-lowf/trips/apc0-cpu1-trip";
		cpu2_trip = "/soc/thermal-zones/apc0-cpu2-lowf/trips/apc0-cpu2-trip";
		cpu3_trip = "/soc/thermal-zones/apc0-cpu3-lowf/trips/apc0-cpu3-trip";
		apc0_l2_trip = "/soc/thermal-zones/apc0-l2-lowf/trips/apc0-l2-trip";
		gpu0_trip = "/soc/thermal-zones/gpu0-lowf/trips/gpu0-trip";
		gpu1_trip = "/soc/thermal-zones/gpu1-lowf/trips/gpu1-trip";
		tsens0 = "/soc/tsens@4a8000";
		qcom_seecom = "/soc/qseecom@84a00000";
		qcom_tzlog = "/soc/tz-log@08600720";
		qcom_rng = "/soc/qrng@e3000";
		qcom_crypto = "/soc/qcrypto@720000";
		qcom_cedev = "/soc/qcedev@720000";
		blsp1_uart0 = "/soc/serial@78af000";
		blsp1_uart1 = "/soc/uart@78b0000";
		blsp2_uart0 = "/soc/uart@7aef000";
		blsp2_uart1 = "/soc/uart@7af0000";
		blsp1_serial1 = "/soc/serial@78b0000";
		dma_blsp1 = "/soc/qcom,sps-dma@7884000";
		dma_blsp2 = "/soc/qcom,sps-dma@7ac4000";
		spi_3 = "/soc/spi@78b7000";
		spi_6 = "/soc/spi@7af6000";
		i2c_1 = "/soc/i2c@78b5000";
		i2c_2 = "/soc/i2c@78b6000";
		wsa881x_i2c_f = "/soc/i2c@78b6000/wsa881x-i2c-codec@f";
		wsa881x_i2c_45 = "/soc/i2c@78b6000/wsa881x-i2c-codec@45";
		i2c_3 = "/soc/i2c@78b7000";
		i2c_5 = "/soc/i2c@7af5000";
		slim_msm = "/soc/slim@c140000";
		wcd9335 = "/soc/slim@c140000/tasha_codec";
		wsa881x_211 = "/soc/slim@c140000/tasha_codec/swr_master/wsa881x@20170211";
		wsa881x_212 = "/soc/slim@c140000/tasha_codec/swr_master/wsa881x@20170212";
		wsa881x_213 = "/soc/slim@c140000/tasha_codec/swr_master/wsa881x@21170213";
		wsa881x_214 = "/soc/slim@c140000/tasha_codec/swr_master/wsa881x@21170214";
		dai_slim = "/soc/slim@c140000/msm_dai_slim";
		clock_gcc_mdss = "/soc/qcom,gcc-mdss@1800000";
		clock_debug = "/soc/qcom,cc-debug@1874000";
		clock_gcc_gfx = "/soc/qcom,gcc-gfx@1800000";
		clock_cpu = "/soc/qcom,cpu-clock-8953@b116000";
		msm_cpufreq = "/soc/qcom,msm-cpufreq";
		cpubw = "/soc/qcom,cpubw";
		mincpubw = "/soc/qcom,mincpubw";
		cpubw_compute = "/soc/qcom,cpubw-compute";
		mincpubw_compute = "/soc/qcom,mincpubw-compute";
		smdtty_ds = "/soc/qcom,smdtty/qcom,smdtty-ds";
		smdtty_apps_fm = "/soc/qcom,smdtty/qcom,smdtty-apps-fm";
		smdtty_apps_riva_bt_acl = "/soc/qcom,smdtty/smdtty-apps-riva-bt-acl";
		smdtty_apps_riva_bt_cmd = "/soc/qcom,smdtty/qcom,smdtty-apps-riva-bt-cmd";
		smdtty_mbalbridge = "/soc/qcom,smdtty/qcom,smdtty-mbalbridge";
		smdtty_apps_riva_ant_cmd = "/soc/qcom,smdtty/smdtty-apps-riva-ant-cmd";
		smdtty_apps_riva_ant_data = "/soc/qcom,smdtty/smdtty-apps-riva-ant-data";
		smdtty_data1 = "/soc/qcom,smdtty/qcom,smdtty-data1";
		smdtty_data4 = "/soc/qcom,smdtty/qcom,smdtty-data4";
		smdtty_data11 = "/soc/qcom,smdtty/qcom,smdtty-data11";
		smdtty_data21 = "/soc/qcom,smdtty/qcom,smdtty-data21";
		smdtty_loopback = "/soc/qcom,smdtty/smdtty-loopback";
		wdog = "/soc/qcom,wdt@b017000";
		jtag_mm0 = "/soc/jtagmm@619c000";
		jtag_mm1 = "/soc/jtagmm@619d000";
		jtag_mm2 = "/soc/jtagmm@619e000";
		jtag_mm3 = "/soc/jtagmm@619f000";
		jtag_mm4 = "/soc/jtagmm@61bc000";
		jtag_mm5 = "/soc/jtagmm@61bd000";
		jtag_mm6 = "/soc/jtagmm@61be000";
		jtag_mm7 = "/soc/jtagmm@61bf000";
		sdcc1_ice = "/soc/sdcc1ice@7803000";
		sdhc_2 = "/soc/sdhci@7864900";
		ipa_hw = "/soc/qcom,ipa@07900000";
		spmi_bus = "/soc/qcom,spmi@200f000";
		pm8953_revid = "/soc/qcom,spmi@200f000/qcom,pm8953@0/qcom,revid@100";
		pm8953_tz = "/soc/qcom,spmi@200f000/qcom,pm8953@0/qcom,temp-alarm@2400";
		pm8953_coincell = "/soc/qcom,spmi@200f000/qcom,pm8953@0/qcom,coincell@2800";
		pm8953_mpps = "/soc/qcom,spmi@200f000/qcom,pm8953@0/mpps";
		pa_therm1_default = "/soc/qcom,spmi@200f000/qcom,pm8953@0/mpps/pa_therm1/pa_therm1_default";
		pm8953_gpios = "/soc/qcom,spmi@200f000/qcom,pm8953@0/gpios";
		tasha_mclk_default = "/soc/qcom,spmi@200f000/qcom,pm8953@0/gpios/tasha_mclk/tasha_mclk_default";
		pm8953_vadc = "/soc/qcom,spmi@200f000/qcom,pm8953@0/vadc@3100";
		pm8953_adc_tm = "/soc/qcom,spmi@200f000/qcom,pm8953@0/vadc@3400";
		pm8953_rtc = "/soc/qcom,spmi@200f000/qcom,pm8953@0/qcom,pm8953_rtc";
		pm8953_typec = "/soc/qcom,spmi@200f000/qcom,pm8953@0/qcom,pm8953_typec@bf00";
		pm8953_1 = "/soc/qcom,spmi@200f000/qcom,pm8953@1";
		pm8953_pwm = "/soc/qcom,spmi@200f000/qcom,pm8953@1/qcom,pwms@bc00";
		pm8953_s5 = "/soc/qcom,spmi@200f000/qcom,pm8953@1/spm-regulator@2000";
		pm8953_s5_limit = "/soc/qcom,spmi@200f000/qcom,pm8953@1/spm-regulator@2000/avs-limit-regulator";
		pmic_analog_codec = "/soc/qcom,spmi@200f000/qcom,pm8953@1/analog-codec@f000";
		msm_digital_codec = "/soc/qcom,spmi@200f000/qcom,pm8953@1/analog-codec@f000/msm-dig-codec";
		pmi8950_revid = "/soc/qcom,spmi@200f000/qcom,pmi8950@2/qcom,revid@100";
		pon_perph_reg = "/soc/qcom,spmi@200f000/qcom,pmi8950@2/qcom,power-on@800/qcom,pon_perph_reg";
		pmi8950_vadc = "/soc/qcom,spmi@200f000/qcom,pmi8950@2/vadc@3100";
		pmi8950_gpios = "/soc/qcom,spmi@200f000/qcom,pmi8950@2/gpios";
		pmi8950_mpps = "/soc/qcom,spmi@200f000/qcom,pmi8950@2/mpps";
		qpnp_smbcharger = "/soc/qcom,spmi@200f000/qcom,pmi8950@2/qcom,qpnp-smbcharger";
		smbcharger_charger_otg = "/soc/qcom,spmi@200f000/qcom,pmi8950@2/qcom,qpnp-smbcharger/qcom,smbcharger-boost-otg";
		qpnp_fg = "/soc/qcom,spmi@200f000/qcom,pmi8950@2/qcom,fg";
		pmi8950_pwm = "/soc/qcom,spmi@200f000/qcom,pmi8950@3/pwm@b000";
		labibb = "/soc/qcom,spmi@200f000/qcom,pmi8950@3/qpnp-labibb-regulator";
		ibb_regulator = "/soc/qcom,spmi@200f000/qcom,pmi8950@3/qpnp-labibb-regulator/qcom,ibb@dc00";
		lab_regulator = "/soc/qcom,spmi@200f000/qcom,pmi8950@3/qpnp-labibb-regulator/qcom,lab@de00";
		wled = "/soc/qcom,spmi@200f000/qcom,pmi8950@3/qcom,leds@d800";
		flash_led = "/soc/qcom,spmi@200f000/qcom,pmi8950@3/qcom,leds@d300";
		pmi8950_flash0 = "/soc/qcom,spmi@200f000/qcom,pmi8950@3/qcom,leds@d300/qcom,flash_0";
		pmi8950_flash1 = "/soc/qcom,spmi@200f000/qcom,pmi8950@3/qcom,leds@d300/qcom,flash_1";
		pmi8950_torch0 = "/soc/qcom,spmi@200f000/qcom,pmi8950@3/qcom,leds@d300/qcom,torch_0";
		pmi8950_torch1 = "/soc/qcom,spmi@200f000/qcom,pmi8950@3/qcom,leds@d300/qcom,torch_1";
		pmi8950_switch = "/soc/qcom,spmi@200f000/qcom,pmi8950@3/qcom,leds@d300/qcom,switch";
		pmi_haptic = "/soc/qcom,spmi@200f000/qcom,pmi8950@3/qcom,haptics@c000";
		usb3 = "/soc/ssusb@7000000";
		qusb_phy = "/soc/qusb@79000";
		ssphy = "/soc/ssphy@78000";
		usb_noti = "/soc/usb-notifier";
		dbm_1p5 = "/soc/dbm@70f8000";
		ssc_sensors = "/soc/qcom,msm-ssc-sensors";
		apc_mem_acc_vreg = "/soc/regulator@19461d4";
		apc_cpr = "/soc/cpr4-ctrl@b018000";
		apc_vreg = "/soc/cpr4-ctrl@b018000/thread@0/regulator";
		gfx_mem_acc = "/soc/regulator@194415c";
		gfx_vreg_corner = "/soc/ldo@185f000";
		eldo2_8953 = "/soc/eldo2";
		adv_vreg = "/soc/adv_vreg";
		gdsc_venus = "/soc/qcom,gdsc@184c018";
		gdsc_mdss = "/soc/qcom,gdsc@184d078";
		gdsc_jpeg = "/soc/qcom,gdsc@185701c";
		gdsc_vfe = "/soc/qcom,gdsc@1858034";
		gdsc_vfe1 = "/soc/qcom,gdsc@185806c";
		gdsc_cpp = "/soc/qcom,gdsc@1858078";
		gdsc_oxili_gx = "/soc/qcom,gdsc@185901c";
		gdsc_venus_core0 = "/soc/qcom,gdsc@184c028";
		gdsc_venus_core1 = "/soc/qcom,gdsc@184c030";
		gdsc_oxili_cx = "/soc/qcom,gdsc@185904c";
		gdsc_usb30 = "/soc/qcom,gdsc@183f078";
		modem_pa = "/soc/qmi-tmd-devices/modem/modem_pa";
		modem_proc = "/soc/qmi-tmd-devices/modem/modem_proc";
		modem_current = "/soc/qmi-tmd-devices/modem/modem_current";
		modem_vdd = "/soc/qmi-tmd-devices/modem/modem_vdd";
		vfe0 = "/soc/qcom,vfe0@1b10000";
		vfe1 = "/soc/qcom,vfe1@1b14000";
		msm_cam_smmu_cb1 = "/soc/qcom,cam_smmu/msm_cam_smmu_cb1";
		msm_cam_smmu_cb3 = "/soc/qcom,cam_smmu/msm_cam_smmu_cb3";
		msm_cam_smmu_cb4 = "/soc/qcom,cam_smmu/msm_cam_smmu_cb4";
		cci = "/soc/qcom,cci@1b0c000";
		i2c_freq_100Khz = "/soc/qcom,cci@1b0c000/qcom,i2c_standard_mode";
		i2c_freq_400Khz = "/soc/qcom,cci@1b0c000/qcom,i2c_fast_mode";
		i2c_freq_custom = "/soc/qcom,cci@1b0c000/qcom,i2c_custom_mode";
		i2c_freq_1Mhz = "/soc/qcom,cci@1b0c000/qcom,i2c_fast_plus_mode";
		pcm0 = "/soc/qcom,msm-pcm";
		routing = "/soc/qcom,msm-pcm-routing";
		compr = "/soc/qcom,msm-compr-dsp";
		pcm1 = "/soc/qcom,msm-pcm-low-latency";
		pcm2 = "/soc/qcom,msm-ultra-low-latency";
		pcm_noirq = "/soc/qcom,msm-pcm-dsp-noirq";
		compress = "/soc/qcom,msm-compress-dsp";
		voip = "/soc/qcom,msm-voip-dsp";
		voice = "/soc/qcom,msm-pcm-voice";
		stub_codec = "/soc/qcom,msm-stub-codec";
		afe = "/soc/qcom,msm-pcm-afe";
		dai_hdmi = "/soc/qcom,msm-dai-q6-hdmi";
		dai_dp = "/soc/qcom,msm-dai-q6-dp";
		loopback = "/soc/qcom,msm-pcm-loopback";
		msm_dai_mi2s = "/soc/qcom,msm-dai-mi2s";
		dai_mi2s0 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim";
		dai_mi2s1 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec";
		dai_mi2s2 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert";
		dai_mi2s3 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat";
		dai_mi2s4 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin";
		dai_mi2s5 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary";
		lsm = "/soc/qcom,msm-lsm-client";
		sb_0_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-0-rx";
		sb_0_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-0-tx";
		sb_1_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-1-rx";
		sb_1_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-1-tx";
		sb_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-2-rx";
		sb_2_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-2-tx";
		sb_3_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-3-rx";
		sb_3_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-3-tx";
		sb_4_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-4-rx";
		sb_4_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-4-tx";
		sb_5_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-5-tx";
		sb_5_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-5-rx";
		sb_6_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-6-rx";
		sb_7_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx";
		sb_7_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx";
		sb_8_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-rx";
		sb_8_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-tx";
		bt_sco_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-rx";
		bt_sco_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-tx";
		int_fm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-rx";
		int_fm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-tx";
		afe_pcm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-rx";
		afe_pcm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-tx";
		afe_proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-rx";
		afe_proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx";
		afe_loopback_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-loopback-tx";
		incall_record_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-rx";
		incall_record_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-tx";
		incall_music_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-rx";
		incall_music_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-2-rx";
		usb_audio_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-rx";
		usb_audio_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-tx";
		hostless = "/soc/qcom,msm-pcm-hostless";
		audio_apr = "/soc/qcom,msm-audio-apr";
		dai_pri_auxpcm = "/soc/qcom,msm-pri-auxpcm";
		dai_sec_auxpcm = "/soc/qcom,msm-sec-auxpcm";
		dai_tert_auxpcm = "/soc/qcom,msm-tert-auxpcm";
		dai_quat_auxpcm = "/soc/qcom,msm-quat-auxpcm";
		dai_quin_auxpcm = "/soc/qcom,msm-quin-auxpcm";
		hdmi_dba = "/soc/qcom,msm-hdmi-dba-codec-rx";
		msm_audio_ion = "/soc/qcom,msm-audio-ion";
		dai_pri_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-0";
		dai_pri_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-0";
		dai_sec_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-0";
		dai_sec_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-0";
		dai_tert_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-0";
		dai_tert_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-0";
		msm_dai_tdm_quat_rx = "/soc/qcom,msm-dai-tdm-quat-rx";
		dai_quat_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-0";
		dai_quat_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-0";
		dai_quin_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-0";
		dai_quin_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-0";
		int_codec = "/soc/sound";
		cdc_us_euro_sw = "/soc/msm_cdc_pinctrl_us_euro_sw";
		cdc_comp_gpios = "/soc/cdc_comp_pinctrl";
		cdc_pri_mi2s_gpios = "/soc/msm_cdc_pinctrl_pri";
		cdc_quin_mi2s_gpios = "/soc/msm_cdc_pinctrl_quin";
		wsa881x_analog_vi_gpio = "/soc/wsa881x_analog_vi_pctrl";
		wsa881x_analog_clk_gpio = "/soc/wsa881x_analog_clk_pctrl";
		wsa881x_analog_reset_gpio = "/soc/wsa881x_analog_reset_pctrl";
		ext_codec = "/soc/sound-9335";
		cpe = "/soc/qcom,msm-cpe-lsm";
		wcd9xxx_intc = "/soc/wcd9xxx-irq";
		clock_audio = "/soc/audio_ext_clk";
		wcd_rst_gpio = "/soc/msm_cdc_pinctrl@67";
		led_flash0 = "/soc/qcom,camera-flash";
		vendor = "/vendor";
		firmware = "/firmware";
		reserved_memory = "/reserved-memory";
		other_ext_mem = "/reserved-memory/other_ext_region@0";
		modem_mem = "/reserved-memory/modem_region@0";
		adsp_fw_mem = "/reserved-memory/adsp_fw_region@0";
		wcnss_fw_mem = "/reserved-memory/wcnss_fw_region@0";
		venus_mem = "/reserved-memory/venus_region@0";
		secure_mem = "/reserved-memory/secure_region@0";
		qseecom_mem = "/reserved-memory/qseecom_region@0";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		adsp_mem = "/reserved-memory/adsp_region@0";
		dfps_data_mem = "/reserved-memory/dfps_data_mem@90000000";
		cont_splash_mem = "/reserved-memory/splash_region@0x90001000";
		adsp_shmem_device_mem = "/reserved-memory/adsp_shmem_device_region@0xc0100000";
		gpu_mem = "/reserved-memory/gpu_region@0";
		dump_mem = "/reserved-memory/mem_dump_region";
		energy_costs = "/energy-costs";
		CPU_COST_0 = "/energy-costs/core-cost0";
		CLUSTER_COST_0 = "/energy-costs/cluster-cost0";
		CLUSTER_COST_1 = "/energy-costs/cluster-cost1";
	};
};
