/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Sunplus SP7350 SoC Display driver for REG define
 *
 * Author: Hammer Hsieh <hammer.hsieh@sunplus.com>
 */
#ifndef __SP7350_DISP_REGS_H__
#define __SP7350_DISP_REGS_H__

/*
 *  <VPP Layer>
 *  IMGREAD(G185)--VSCL(G186/187)--VPOST(G188)-->|--------|
 *  <OSD Layer>                                  |  TGEN  |
 *  OSD3(G192)--------------------GPOST3(G196)-->| (G197) |--TCON(G199-203)--MIPITX(G204/205)
 *  OSD2(G191)--------------------GPOST2(G195)-->|  DMIX  |
 *  OSD1(G190)--------------------GPOST1(G194)-->| (G198) |
 *  OSD0(G189)--------------------GPOST0(G193)-->|--------|
 */
#define SP7350_REG_OFFSET_IMGREAD_G185			0x00 /* G185 */
#define SP7350_REG_OFFSET_VSCL_G186			0x01 /* G186 */
#define SP7350_REG_OFFSET_VSCL_G187			0x02 /* G187 */
#define SP7350_REG_OFFSET_VPOST_G188			0x03 /* G188 */
#define SP7350_REG_OFFSET_OSD0_G189			0x04 /* G189 */
#define SP7350_REG_OFFSET_OSD1_G190			0x05 /* G190 */
#define SP7350_REG_OFFSET_OSD2_G191			0x06 /* G191 */
#define SP7350_REG_OFFSET_OSD3_G192			0x07 /* G192 */
#define SP7350_REG_OFFSET_GPOST0_G193			0x08 /* G193 */
#define SP7350_REG_OFFSET_GPOST1_G194			0x09 /* G194 */
#define SP7350_REG_OFFSET_GPOST2_G195			0x0a /* G195 */
#define SP7350_REG_OFFSET_GPOST3_G196			0x0b /* G196 */
#define SP7350_REG_OFFSET_TGEN_G197			0x0c /* G197 */
#define SP7350_REG_OFFSET_DMIX_G198			0x0d /* G198 */
#define SP7350_REG_OFFSET_TCON_G199			0x0e /* G199 */
#define SP7350_REG_OFFSET_TCON_G200			0x0f /* G200 */
#define SP7350_REG_OFFSET_TCON_G201			0x10 /* G201 */
#define SP7350_REG_OFFSET_TCON_G202_RESERVED		0x11 /* G202 */
#define SP7350_REG_OFFSET_TCON_G203			0x12 /* G203 */
#define SP7350_REG_OFFSET_MIPITX_G204			0x13 /* G204 */
#define SP7350_REG_OFFSET_MIPITX_G205			0x14 /* G205 */
#define SP7350_REG_OFFSET_MIPITX_AO_MOON3		0x00 /* AO_G3 */

#define DISP_IMGREAD_G185_REG	(SP7350_REG_OFFSET_IMGREAD_G185 << 7)	/* G185 */
#define IMGREAD_VERSION				(DISP_IMGREAD_G185_REG + (0 << 2))
#define IMGREAD_GLOBAL_CONTROL			(DISP_IMGREAD_G185_REG + (1 << 2))
#define IMGREAD_CONFIG				(DISP_IMGREAD_G185_REG + (2 << 2))
#define IMGREAD_FRAME_SIZE			(DISP_IMGREAD_G185_REG + (3 << 2))
#define IMGREAD_CROP_START			(DISP_IMGREAD_G185_REG + (4 << 2))
#define IMGREAD_LINE_STRIDE_SIZE		(DISP_IMGREAD_G185_REG + (5 << 2))
#define IMGREAD_DATA_ADDRESS_1			(DISP_IMGREAD_G185_REG + (6 << 2))
#define IMGREAD_DATA_ADDRESS_2			(DISP_IMGREAD_G185_REG + (7 << 2))
#define IMGREAD_RESERVED_G185_08		(DISP_IMGREAD_G185_REG + (8 << 2))
#define IMGREAD_RESERVED_G185_09		(DISP_IMGREAD_G185_REG + (9 << 2))
#define IMGREAD_RESERVED_G185_10		(DISP_IMGREAD_G185_REG + (10 << 2))
#define IMGREAD_RESERVED_G185_11		(DISP_IMGREAD_G185_REG + (11 << 2))
#define IMGREAD_LUMA_CHECKSUM			(DISP_IMGREAD_G185_REG + (12 << 2))
#define IMGREAD_CHROMA_CHECKSUM			(DISP_IMGREAD_G185_REG + (13 << 2))
#define IMGREAD_ARBITER_CONFIG			(DISP_IMGREAD_G185_REG + (14 << 2))
#define IMGREAD_ARBITER_M1_PRR			(DISP_IMGREAD_G185_REG + (15 << 2))
#define IMGREAD_ARBITER_M2_PRR			(DISP_IMGREAD_G185_REG + (16 << 2))

#define DISP_VSCL_G186_REG	(SP7350_REG_OFFSET_VSCL_G186 << 7)	/* G186 */
#define VSCL_CONFIG				(DISP_VSCL_G186_REG +  (0 << 2))
#define VSCL_CONFIG2				(DISP_VSCL_G186_REG +  (1 << 2))
#define VSCL_RESERVED_G186_02			(DISP_VSCL_G186_REG +  (2 << 2))
#define VSCL_ACTRL_I_XLEN			(DISP_VSCL_G186_REG +  (3 << 2))
#define VSCL_ACTRL_I_YLEN			(DISP_VSCL_G186_REG +  (4 << 2))
#define VSCL_ACTRL_S_XSTART			(DISP_VSCL_G186_REG +  (5 << 2))
#define VSCL_ACTRL_S_YSTART			(DISP_VSCL_G186_REG +  (6 << 2))
#define VSCL_ACTRL_S_XLEN			(DISP_VSCL_G186_REG +  (7 << 2))
#define VSCL_ACTRL_S_YLEN			(DISP_VSCL_G186_REG +  (8 << 2))
#define VSCL_DCTRL_O_XLEN			(DISP_VSCL_G186_REG +  (9 << 2))
#define VSCL_DCTRL_O_YLEN			(DISP_VSCL_G186_REG +  (10 << 2))
#define VSCL_DCTRL_D_XSTART			(DISP_VSCL_G186_REG +  (11 << 2))
#define VSCL_DCTRL_D_YSTART			(DISP_VSCL_G186_REG +  (12 << 2))
#define VSCL_DCTRL_D_XLEN			(DISP_VSCL_G186_REG +  (13 << 2))
#define VSCL_DCTRL_D_YLEN			(DISP_VSCL_G186_REG +  (14 << 2))
#define VSCL_DCTRL_BGC_C			(DISP_VSCL_G186_REG +  (15 << 2))
#define VSCL_DCTRL_BGC_Y			(DISP_VSCL_G186_REG +  (16 << 2))
#define VSCL_RESERVED_G186_17			(DISP_VSCL_G186_REG +  (17 << 2))
#define VSCL_HINT_CTRL				(DISP_VSCL_G186_REG +  (18 << 2))
#define VSCL_HINT_HFACTOR_LOW			(DISP_VSCL_G186_REG +  (19 << 2))
#define VSCL_HINT_HFACTOR_HIGH			(DISP_VSCL_G186_REG +  (20 << 2))
#define VSCL_HINT_INITF_LOW			(DISP_VSCL_G186_REG +  (21 << 2))
#define VSCL_HINT_INITF_HIGH			(DISP_VSCL_G186_REG +  (22 << 2))
#define VSCL_RESERVED_G186_23			(DISP_VSCL_G186_REG +  (23 << 2))
#define VSCL_RESERVED_G186_24			(DISP_VSCL_G186_REG +  (24 << 2))
#define VSCL_RESERVED_G186_25			(DISP_VSCL_G186_REG +  (25 << 2))
#define VSCL_RESERVED_G186_26			(DISP_VSCL_G186_REG +  (26 << 2))
#define VSCL_RESERVED_G186_27			(DISP_VSCL_G186_REG +  (27 << 2))
#define VSCL_SRAM_CTRL				(DISP_VSCL_G186_REG +  (28 << 2))
#define VSCL_SRAM_ADDR				(DISP_VSCL_G186_REG +  (29 << 2))
#define VSCL_SRAM_WRITE_DATA			(DISP_VSCL_G186_REG +  (30 << 2))
#define VSCL_SRAM_READ_DATA			(DISP_VSCL_G186_REG +  (31 << 2))

#define DISP_VSCL_G187_REG	(SP7350_REG_OFFSET_VSCL_G187 << 7)	/* G187 */
#define VSCL_VINT_CTRL				(DISP_VSCL_G187_REG +  (0 << 2))
#define VSCL_VINT_VFACTOR_LOW			(DISP_VSCL_G187_REG +  (1 << 2))
#define VSCL_VINT_VFACTOR_HIGH			(DISP_VSCL_G187_REG +  (2 << 2))
#define VSCL_VINT_INITF_LOW			(DISP_VSCL_G187_REG +  (3 << 2))
#define VSCL_VINT_INITF_HIGH			(DISP_VSCL_G187_REG +  (4 << 2))
#define VSCL_RESERVED_G187_05			(DISP_VSCL_G187_REG +  (5 << 2))
#define VSCL_RESERVED_G187_06			(DISP_VSCL_G187_REG +  (6 << 2))
#define VSCL_RESERVED_G187_07			(DISP_VSCL_G187_REG +  (7 << 2))
#define VSCL_RESERVED_G187_08			(DISP_VSCL_G187_REG +  (8 << 2))
#define VSCL_RESERVED_G187_09			(DISP_VSCL_G187_REG +  (9 << 2))
#define VSCL_RESERVED_G187_10			(DISP_VSCL_G187_REG +  (10 << 2))
#define VSCL_RESERVED_G187_11			(DISP_VSCL_G187_REG +  (11 << 2))
#define VSCL_RESERVED_G187_12			(DISP_VSCL_G187_REG +  (12 << 2))
#define VSCL_RESERVED_G187_13			(DISP_VSCL_G187_REG +  (13 << 2))
#define VSCL_RESERVED_G187_14			(DISP_VSCL_G187_REG +  (14 << 2))
#define VSCL_RESERVED_G187_15			(DISP_VSCL_G187_REG +  (15 << 2))
#define VSCL_RESERVED_G187_16			(DISP_VSCL_G187_REG +  (16 << 2))
#define VSCL_RESERVED_G187_17			(DISP_VSCL_G187_REG +  (17 << 2))
#define VSCL_RESERVED_G187_18			(DISP_VSCL_G187_REG +  (18 << 2))
#define VSCL_RESERVED_G187_19			(DISP_VSCL_G187_REG +  (19 << 2))
#define VSCL_RESERVED_G187_20			(DISP_VSCL_G187_REG +  (20 << 2))
#define VSCL_RESERVED_G187_21			(DISP_VSCL_G187_REG +  (21 << 2))
#define VSCL_CHECKSUM				(DISP_VSCL_G187_REG +  (22 << 2))
#define VSCL_RESERVED_G187_23			(DISP_VSCL_G187_REG +  (23 << 2))
#define VSCL_RESERVED_G187_24			(DISP_VSCL_G187_REG +  (24 << 2))
#define VSCL_RESERVED_G187_25			(DISP_VSCL_G187_REG +  (25 << 2))
#define VSCL_RESERVED_G187_26			(DISP_VSCL_G187_REG +  (26 << 2))
#define VSCL_RESERVED_G187_27			(DISP_VSCL_G187_REG +  (27 << 2))
#define VSCL_RESERVED_G187_28			(DISP_VSCL_G187_REG +  (28 << 2))
#define VSCL_RESERVED_G187_29			(DISP_VSCL_G187_REG +  (29 << 2))
#define VSCL_RESERVED_G187_30			(DISP_VSCL_G187_REG +  (30 << 2))
#define VSCL_RESERVED_G187_31			(DISP_VSCL_G187_REG +  (31 << 2))

#define DISP_VPOST_G188_REG	(SP7350_REG_OFFSET_VPOST_G188 << 7)	/* G188 */
#define VPOST_CONFIG				(DISP_VPOST_G188_REG + (0 << 2))
#define VPOST_ADJ_CONFIG			(DISP_VPOST_G188_REG + (1 << 2))
#define VPOST_ADJ_SRC				(DISP_VPOST_G188_REG + (2 << 2))
#define VPOST_ADJ_DES				(DISP_VPOST_G188_REG + (3 << 2))
#define VPOST_ADJ_SLOPE0			(DISP_VPOST_G188_REG + (4 << 2))
#define VPOST_ADJ_SLOPE1			(DISP_VPOST_G188_REG + (5 << 2))
#define VPOST_ADJ_SLOPE2			(DISP_VPOST_G188_REG + (6 << 2))
#define VPOST_ADJ_BOUND				(DISP_VPOST_G188_REG + (7 << 2))
#define VPOST_CSPACE_CONFIG			(DISP_VPOST_G188_REG + (8 << 2))
#define VPOST_OPIF_CONFIG			(DISP_VPOST_G188_REG + (9 << 2))
#define VPOST_OPIF_BGY				(DISP_VPOST_G188_REG + (10 << 2))
#define VPOST_OPIF_BGUV				(DISP_VPOST_G188_REG + (11 << 2))
#define VPOST_OPIF_ALPHA			(DISP_VPOST_G188_REG + (12 << 2))
#define VPOST_OPIF_MSKTOP			(DISP_VPOST_G188_REG + (13 << 2))
#define VPOST_OPIF_MSKBOT			(DISP_VPOST_G188_REG + (14 << 2))
#define VPOST_OPIF_MSKLEFT			(DISP_VPOST_G188_REG + (15 << 2))
#define VPOST_OPIF_MSKRIGHT			(DISP_VPOST_G188_REG + (16 << 2))
#define VPOST_CHECKSUM				(DISP_VPOST_G188_REG + (17 << 2))
#define VPOST_VPP_XSTART			(DISP_VPOST_G188_REG + (18 << 2))
#define VPOST_VPP_YSTART			(DISP_VPOST_G188_REG + (19 << 2))
#define VPOST_VERSION_ID			(DISP_VPOST_G188_REG + (20 << 2))
#define VPOST_RESERVED_G188_21			(DISP_VPOST_G188_REG + (21 << 2))
#define VPOST_RESERVED_G188_22			(DISP_VPOST_G188_REG + (22 << 2))
#define VPOST_RESERVED_G188_23			(DISP_VPOST_G188_REG + (23 << 2))
#define VPOST_RESERVED_G188_24			(DISP_VPOST_G188_REG + (24 << 2))
#define VPOST_RESERVED_G188_25			(DISP_VPOST_G188_REG + (25 << 2))
#define VPOST_RESERVED_G188_26			(DISP_VPOST_G188_REG + (26 << 2))
#define VPOST_RESERVED_G188_27			(DISP_VPOST_G188_REG + (27 << 2))
#define VPOST_RESERVED_G188_28			(DISP_VPOST_G188_REG + (28 << 2))
#define VPOST_RESERVED_G188_29			(DISP_VPOST_G188_REG + (29 << 2))
#define VPOST_RESERVED_G188_30			(DISP_VPOST_G188_REG + (30 << 2))
#define VPOST_RESERVED_G188_31			(DISP_VPOST_G188_REG + (31 << 2))

#define DISP_OSD_REG	(SP7350_REG_OFFSET_OSD0_G189 << 7)	/* G189/G190/G191/G192 */
#define OSD_CTRL				(DISP_OSD_REG + (0 << 2))
#define OSD_EN					(DISP_OSD_REG + (1 << 2))
#define OSD_BASE_ADDR				(DISP_OSD_REG + (2 << 2))
#define OSD_BUS_MONITOR_L			(DISP_OSD_REG + (6 << 2))
#define OSD_BUS_MONITOR_H			(DISP_OSD_REG + (7 << 2))
#define OSD_REG_CTRL				(DISP_OSD_REG + (8 << 2))
#define OSD_DEBUG_CMD_LOCK			(DISP_OSD_REG + (9 << 2))
#define OSD_DEBUG_BURST_LOCK			(DISP_OSD_REG + (10 << 2))
#define OSD_DEBUG_XLEN_LOCK			(DISP_OSD_REG + (11 << 2))
#define OSD_DEBUG_YLEN_LOCK			(DISP_OSD_REG + (12 << 2))
#define OSD_DEBUG_QUEUE_LOCK			(DISP_OSD_REG + (13 << 2))
#define OSD_CRC_CHKSUM				(DISP_OSD_REG + (14 << 2))
#define OSD_HVLD_OFFSET				(DISP_OSD_REG + (16 << 2))
#define OSD_HVLD_WIDTH				(DISP_OSD_REG + (17 << 2))
#define OSD_VVLD_OFFSET				(DISP_OSD_REG + (18 << 2))
#define OSD_VVLD_HEIGHT				(DISP_OSD_REG + (19 << 2))
#define OSD_DATA_FETCH_CTRL			(DISP_OSD_REG + (20 << 2))
#define OSD_BIST_CTRL				(DISP_OSD_REG + (21 << 2))
#define OSD_NON_FETCH_0				(DISP_OSD_REG + (22 << 2))
#define OSD_NON_FETCH_1				(DISP_OSD_REG + (23 << 2))
#define OSD_NON_FETCH_2				(DISP_OSD_REG + (24 << 2))
#define OSD_NON_FETCH_3				(DISP_OSD_REG + (25 << 2))
#define OSD_BUS_STATUS				(DISP_OSD_REG + (26 << 2))
#define OSD_3D_H_OFFSET				(DISP_OSD_REG + (27 << 2))
#define OSD_SRC_DECIMATION_SEL			(DISP_OSD_REG + (29 << 2))
#define OSD_BUS_TIME_0				(DISP_OSD_REG + (30 << 2))
#define OSD_BUS_TIME_1				(DISP_OSD_REG + (31 << 2))

#define DISP_GPOST_REG	(SP7350_REG_OFFSET_GPOST0_G193 << 7)	/* G193/G194/G195/G196 */
#define GPOST_CONFIG				(DISP_GPOST_REG + (0 << 2))
#define GPOST_MSKL				(DISP_GPOST_REG + (1 << 2))
#define GPOST_MSKR				(DISP_GPOST_REG + (2 << 2))
#define GPOST_MSKT				(DISP_GPOST_REG + (3 << 2))
#define GPOST_MSKB				(DISP_GPOST_REG + (4 << 2))
#define GPOST_BG1				(DISP_GPOST_REG + (5 << 2))
#define GPOST_BG2				(DISP_GPOST_REG + (6 << 2))
#define GPOST_CONTRAST_CONFIG			(DISP_GPOST_REG + (7 << 2))
#define GPOST_ADJ_SRC				(DISP_GPOST_REG + (8 << 2))
#define GPOST_ADJ_DES				(DISP_GPOST_REG + (9 << 2))
#define GPOST_ADJ_SLOPE0			(DISP_GPOST_REG + (10 << 2))
#define GPOST_ADJ_SLOPE1			(DISP_GPOST_REG + (11 << 2))
#define GPOST_ADJ_SLOPE2			(DISP_GPOST_REG + (12 << 2))
#define GPOST_ADJ_BOUND			        (DISP_GPOST_REG + (13 << 2))
#define GPOST_BRI_VALUE			        (DISP_GPOST_REG + (14 << 2))
#define GPOST_HUE_SAT_EN			(DISP_GPOST_REG + (15 << 2))
#define GPOST_CHROMA_SATSIN			(DISP_GPOST_REG + (16 << 2))
#define GPOST_CHROMA_SATCOS			(DISP_GPOST_REG + (17 << 2))
#define GPOST_MASTER_EN			        (DISP_GPOST_REG + (18 << 2))
#define GPOST_MASTER_HORIZONTAL		        (DISP_GPOST_REG + (19 << 2))
#define GPOST_MASTER_VERTICAL			(DISP_GPOST_REG + (20 << 2))

#define DISP_TGEN_REG	(SP7350_REG_OFFSET_TGEN_G197 << 7)	/* G197 */
#define TGEN_CONFIG				(DISP_TGEN_REG + (0 << 2))
#define TGEN_RESET				(DISP_TGEN_REG + (1 << 2))
#define TGEN_USER_INT1_CONFIG			(DISP_TGEN_REG + (2 << 2))
#define TGEN_USER_INT2_CONFIG			(DISP_TGEN_REG + (3 << 2))
#define TGEN_DTG_CONFIG				(DISP_TGEN_REG + (4 << 2))
#define TGEN_DTG_CLK_CONV_THR			(DISP_TGEN_REG + (5 << 2))
#define TGEN_DTG_DELAY_FIELD_START_LCNT		(DISP_TGEN_REG + (6 << 2))
#define TGEN_DTG_VENC_LINE_RST_CNT		(DISP_TGEN_REG + (7 << 2))
#define TGEN_DTG_TOTAL_PIXEL			(DISP_TGEN_REG + (8 << 2))
#define TGEN_DTG_DS_LINE_START_CD_POINT		(DISP_TGEN_REG + (9 << 2))
#define TGEN_DTG_TOTAL_LINE			(DISP_TGEN_REG + (10 << 2))
#define TGEN_DTG_FIELD_END_LINE			(DISP_TGEN_REG + (11 << 2))
#define TGEN_DTG_START_LINE			(DISP_TGEN_REG + (12 << 2))
#define TGEN_DTG_STATUS1			(DISP_TGEN_REG + (13 << 2))
#define TGEN_DTG_STATUS2			(DISP_TGEN_REG + (14 << 2))
#define TGEN_DTG_STATUS3			(DISP_TGEN_REG + (15 << 2))
#define TGEN_DTG_STATUS4			(DISP_TGEN_REG + (16 << 2))
#define TGEN_DTG_STATUS5			(DISP_TGEN_REG + (17 << 2))
#define TGEN_DTG_CLK_RATIO			(DISP_TGEN_REG + (18 << 2))
#define TGEN_DTG_ADJUST1			(DISP_TGEN_REG + (23 << 2))
#define TGEN_DTG_ADJUST2			(DISP_TGEN_REG + (24 << 2))
#define TGEN_DTG_ADJUST3			(DISP_TGEN_REG + (25 << 2))
#define TGEN_DTG_ADJUST4			(DISP_TGEN_REG + (26 << 2))
#define TGEN_DTG_ADJUST5			(DISP_TGEN_REG + (27 << 2))
#define TGEN_SOURCE_SEL				(DISP_TGEN_REG + (29 << 2))
#define TGEN_DTG_FIELD_START_ADJ_LCNT		(DISP_TGEN_REG + (30 << 2))
#define TGEN_DTG_TGEN_VERSION			(DISP_TGEN_REG + (31 << 2))

#define DISP_DMIX_REG	(SP7350_REG_OFFSET_DMIX_G198 << 7)	/* G198 */
#define DMIX_LAYER_CONFIG_0			(DISP_DMIX_REG + (0 << 2))
#define DMIX_LAYER_CONFIG_1			(DISP_DMIX_REG + (1 << 2))
#define DMIX_PLANE_ALPHA_CONFIG_0		(DISP_DMIX_REG + (2 << 2))
#define DMIX_PLANE_ALPHA_CONFIG_1		(DISP_DMIX_REG + (3 << 2))
#define DMIX_ADJUST_CONFIG_0			(DISP_DMIX_REG + (4 << 2))
#define DMIX_ADJUST_CONFIG_1			(DISP_DMIX_REG + (5 << 2))
#define DMIX_ADJUST_CONFIG_2			(DISP_DMIX_REG + (6 << 2))
#define DMIX_ADJUST_CONFIG_3			(DISP_DMIX_REG + (7 << 2))
#define DMIX_ADJUST_CONFIG_4			(DISP_DMIX_REG + (8 << 2))
#define DMIX_PTG_CONFIG_0			(DISP_DMIX_REG + (9 << 2))
#define DMIX_PTG_CONFIG_1			(DISP_DMIX_REG + (10 << 2))
#define DMIX_PTG_CONFIG_2			(DISP_DMIX_REG + (11 << 2))
#define DMIX_PTG_CONFIG_3			(DISP_DMIX_REG + (12 << 2))
#define DMIX_PTG_CONFIG_4			(DISP_DMIX_REG + (13 << 2))
#define DMIX_DTG_CONFIG_0			(DISP_DMIX_REG + (14 << 2))
#define DMIX_DTG_CONFIG_1			(DISP_DMIX_REG + (15 << 2))
#define DMIX_DTG_CONFIG_2			(DISP_DMIX_REG + (16 << 2))
#define DMIX_DTG_CONFIG_3			(DISP_DMIX_REG + (17 << 2))
#define DMIX_EXP_CONFIG_0			(DISP_DMIX_REG + (18 << 2))
#define DMIX_EXP_CONFIG_1			(DISP_DMIX_REG + (19 << 2))
#define DMIX_SOURCE_SEL				(DISP_DMIX_REG + (20 << 2))
#define DMIX_CHKSUM				(DISP_DMIX_REG + (21 << 2))
#define DMIX_VERSION				(DISP_DMIX_REG + (22 << 2))
#define DMIX_TIME_DETECT_0			(DISP_DMIX_REG + (23 << 2))
#define DMIX_TIME_DETECT_1			(DISP_DMIX_REG + (24 << 2))
#define DMIX_TIME_DETECT_2			(DISP_DMIX_REG + (25 << 2))
#define DMIX_DISP_ERROR_FLAG_0			(DISP_DMIX_REG + (26 << 2))
#define DMIX_DISP_ERROR_FLAG_1			(DISP_DMIX_REG + (27 << 2))
#define DMIX_DISP_ERROR_FLAG_2			(DISP_DMIX_REG + (28 << 2))

#define DISP_TCON_G199_REG	(SP7350_REG_OFFSET_TCON_G199 << 7)	/* G199 */
#define TCON_TCON0				(DISP_TCON_G199_REG + (0 << 2))
#define TCON_TCON1				(DISP_TCON_G199_REG + (1 << 2))
#define TCON_TCON2				(DISP_TCON_G199_REG + (2 << 2))
#define TCON_TCON3				(DISP_TCON_G199_REG + (3 << 2))
#define TCON_STR_LINE				(DISP_TCON_G199_REG + (4 << 2))
#define TCON_RESERVED_5				(DISP_TCON_G199_REG + (5 << 2))
#define TCON_END_LINE				(DISP_TCON_G199_REG + (6 << 2))
#define TCON_RESERVED_7				(DISP_TCON_G199_REG + (7 << 2))
#define TCON_STV_SLINE				(DISP_TCON_G199_REG + (8 << 2))
#define TCON_RESERVED_9				(DISP_TCON_G199_REG + (9 << 2))
#define TCON_OEH_START				(DISP_TCON_G199_REG + (10 << 2))
#define TCON_OEH_END				(DISP_TCON_G199_REG + (11 << 2))
#define TCON_OEV_START				(DISP_TCON_G199_REG + (12 << 2))
#define TCON_OEV_END				(DISP_TCON_G199_REG + (13 << 2))
#define TCON_RESERVED_14			(DISP_TCON_G199_REG + (14 << 2))
#define TCON_RESERVED_15			(DISP_TCON_G199_REG + (15 << 2))
#define TCON_VCOM_START				(DISP_TCON_G199_REG + (16 << 2))
#define TCON_VCOM_END				(DISP_TCON_G199_REG + (17 << 2))
#define TCON_CKV_START				(DISP_TCON_G199_REG + (18 << 2))
#define TCON_CKV_END				(DISP_TCON_G199_REG + (19 << 2))
#define TCON_STVU_START				(DISP_TCON_G199_REG + (20 << 2))
#define TCON_STVU_END				(DISP_TCON_G199_REG + (21 << 2))
#define TCON_STHL_END				(DISP_TCON_G199_REG + (22 << 2))
#define TCON_HSYNC_START			(DISP_TCON_G199_REG + (23 << 2))
#define TCON_HSYNC_END				(DISP_TCON_G199_REG + (24 << 2))
#define TCON_DE_HSTART				(DISP_TCON_G199_REG + (25 << 2))
#define TCON_DE_HEND				(DISP_TCON_G199_REG + (26 << 2))
#define TCON_DE_VSTART				(DISP_TCON_G199_REG + (27 << 2))
#define TCON_DE_VEND				(DISP_TCON_G199_REG + (28 << 2))
#define TCON_RESERVED_29			(DISP_TCON_G199_REG + (29 << 2))
#define TCON_RESERVED_30			(DISP_TCON_G199_REG + (30 << 2))
#define TCON_STHL_START				(DISP_TCON_G199_REG + (31 << 2))

#define DISP_TCON_G200_REG	(SP7350_REG_OFFSET_TCON_G200 << 7)	/* G200 */
#define TCON_GAMMA0				(DISP_TCON_G200_REG + (0 << 2))
#define TCON_RESERVED_200_01			(DISP_TCON_G200_REG + (1 << 2))
#define TCON_RESERVED_200_02			(DISP_TCON_G200_REG + (2 << 2))
#define TCON_RESERVED_200_03			(DISP_TCON_G200_REG + (3 << 2))
#define TCON_F_RST_LINE				(DISP_TCON_G200_REG + (4 << 2))
#define TCON_RESERVED_200_05			(DISP_TCON_G200_REG + (5 << 2))
#define TCON_TPG_CTRL				(DISP_TCON_G200_REG + (6 << 2))
#define TCON_TPG_HCOUNT				(DISP_TCON_G200_REG + (7 << 2))
#define TCON_TPG_VCOUNT				(DISP_TCON_G200_REG + (8 << 2))
#define TCON_TPG_HACT_COUNT			(DISP_TCON_G200_REG + (9 << 2))
#define TCON_TPG_VACT_COUNT			(DISP_TCON_G200_REG + (10 << 2))
#define TCON_DET_BP_LCNT			(DISP_TCON_G200_REG + (11 << 2))
#define TCON_DET_FP_LCNT			(DISP_TCON_G200_REG + (12 << 2))
#define TCON_RESERVED_200_13			(DISP_TCON_G200_REG + (13 << 2))
#define TCON_DET_HCOUNT				(DISP_TCON_G200_REG + (14 << 2))
#define TCON_TCON4				(DISP_TCON_G200_REG + (15 << 2))
#define TCON_RESERVED_200_16			(DISP_TCON_G200_REG + (16 << 2))
#define TCON_RESERVED_200_17			(DISP_TCON_G200_REG + (17 << 2))
#define TCON_RESERVED_200_18			(DISP_TCON_G200_REG + (18 << 2))
#define TCON_TPG_RGB_DATA			(DISP_TCON_G200_REG + (19 << 2))
#define TCON_TPG_RGB_DATA_2			(DISP_TCON_G200_REG + (20 << 2))
#define TCON_TPG_ALINE_START			(DISP_TCON_G200_REG + (21 << 2))
#define TCON_DITHER_TVOUT			(DISP_TCON_G200_REG + (22 << 2))
#define TCON_HACT_LATCH				(DISP_TCON_G200_REG + (23 << 2))
#define TCON_VTOTAL				(DISP_TCON_G200_REG + (24 << 2))
#define TCON_RESERVED_200_25			(DISP_TCON_G200_REG + (25 << 2))
#define TCON_TCON5				(DISP_TCON_G200_REG + (26 << 2))
#define TCON_GAMMA1				(DISP_TCON_G200_REG + (27 << 2))
#define TCON_GAMMA2				(DISP_TCON_G200_REG + (28 << 2))
#define TCON_CHECKSUM				(DISP_TCON_G200_REG + (29 << 2))
#define TCON_RESERVED_200_30			(DISP_TCON_G200_REG + (30 << 2))
#define TCON_RESERVED_200_31			(DISP_TCON_G200_REG + (31 << 2))

#define DISP_TCON_G201_REG	(SP7350_REG_OFFSET_TCON_G201 << 7)	/* G201 */
#define TCON_RESERVED_201_00			(DISP_TCON_G201_REG + (0 << 2))
#define TCON_RESERVED_201_01			(DISP_TCON_G201_REG + (1 << 2))
#define TCON_RESERVED_201_02			(DISP_TCON_G201_REG + (2 << 2))
#define TCON_RESERVED_201_03			(DISP_TCON_G201_REG + (3 << 2))
#define TCON_RESERVED_201_04			(DISP_TCON_G201_REG + (4 << 2))
#define TCON_RESERVED_201_05			(DISP_TCON_G201_REG + (5 << 2))
#define TCON_RESERVED_201_06			(DISP_TCON_G201_REG + (6 << 2))
#define TCON_RESERVED_201_07			(DISP_TCON_G201_REG + (7 << 2))
#define TCON_RESERVED_201_08			(DISP_TCON_G201_REG + (8 << 2))
#define TCON_RESERVED_201_09			(DISP_TCON_G201_REG + (9 << 2))
#define TCON_RESERVED_201_10			(DISP_TCON_G201_REG + (10 << 2))
#define TCON_RESERVED_201_11			(DISP_TCON_G201_REG + (11 << 2))
#define TCON_RESERVED_201_12			(DISP_TCON_G201_REG + (12 << 2))
#define TCON_BIT_SWAP_CFG			(DISP_TCON_G201_REG + (13 << 2))
#define TCON_BIT_SWAP_G0			(DISP_TCON_G201_REG + (14 << 2))
#define TCON_BIT_SWAP_G1			(DISP_TCON_G201_REG + (15 << 2))
#define TCON_BIT_SWAP_G2			(DISP_TCON_G201_REG + (16 << 2))
#define TCON_BIT_SWAP_G3			(DISP_TCON_G201_REG + (17 << 2))
#define TCON_BIT_SWAP_G4			(DISP_TCON_G201_REG + (18 << 2))
#define TCON_BIT_SWAP_G5			(DISP_TCON_G201_REG + (19 << 2))
#define TCON_BIT_SWAP_G6			(DISP_TCON_G201_REG + (20 << 2))
#define TCON_BIT_SWAP_G7			(DISP_TCON_G201_REG + (21 << 2))
#define TCON_RESERVED_201_22			(DISP_TCON_G201_REG + (22 << 2))
#define TCON_RESERVED_201_23			(DISP_TCON_G201_REG + (23 << 2))
#define TCON_RESERVED_201_24			(DISP_TCON_G201_REG + (24 << 2))
#define TCON_RESERVED_201_25			(DISP_TCON_G201_REG + (25 << 2))
#define TCON_RESERVED_201_26			(DISP_TCON_G201_REG + (26 << 2))
#define TCON_RESERVED_201_27			(DISP_TCON_G201_REG + (27 << 2))
#define TCON_RESERVED_201_28			(DISP_TCON_G201_REG + (28 << 2))
#define TCON_RESERVED_201_29			(DISP_TCON_G201_REG + (29 << 2))
#define TCON_RESERVED_201_30			(DISP_TCON_G201_REG + (30 << 2))
#define TCON_RESERVED_201_31			(DISP_TCON_G201_REG + (31 << 2))

#define DISP_TCON_G203_REG	(SP7350_REG_OFFSET_TCON_G203 << 7)	/* G203 */
#define TCON_RGB_ADJ_CTRL			(DISP_TCON_G203_REG + (0 << 2))
#define TCON_R_ADJ_CP1				(DISP_TCON_G203_REG + (1 << 2))
#define TCON_R_ADJ_CP2				(DISP_TCON_G203_REG + (2 << 2))
#define TCON_R_ADJ_CP3				(DISP_TCON_G203_REG + (3 << 2))
#define TCON_R_ADJ_SLOPE0			(DISP_TCON_G203_REG + (4 << 2))
#define TCON_R_ADJ_SLOPE1			(DISP_TCON_G203_REG + (5 << 2))
#define TCON_R_ADJ_SLOPE2			(DISP_TCON_G203_REG + (6 << 2))
#define TCON_R_ADJ_SLOPE3			(DISP_TCON_G203_REG + (7 << 2))
#define TCON_G_ADJ_CP1				(DISP_TCON_G203_REG + (8 << 2))
#define TCON_G_ADJ_CP2				(DISP_TCON_G203_REG + (9 << 2))
#define TCON_G_ADJ_CP3				(DISP_TCON_G203_REG + (10 << 2))
#define TCON_G_ADJ_SLOPE0			(DISP_TCON_G203_REG + (11 << 2))
#define TCON_G_ADJ_SLOPE1			(DISP_TCON_G203_REG + (12 << 2))
#define TCON_G_ADJ_SLOPE2			(DISP_TCON_G203_REG + (13 << 2))
#define TCON_G_ADJ_SLOPE3			(DISP_TCON_G203_REG + (14 << 2))
#define TCON_B_ADJ_CP1				(DISP_TCON_G203_REG + (15 << 2))
#define TCON_B_ADJ_CP2				(DISP_TCON_G203_REG + (16 << 2))
#define TCON_B_ADJ_CP3				(DISP_TCON_G203_REG + (17 << 2))
#define TCON_B_ADJ_SLOPE0			(DISP_TCON_G203_REG + (18 << 2))
#define TCON_B_ADJ_SLOPE1			(DISP_TCON_G203_REG + (19 << 2))
#define TCON_B_ADJ_SLOPE2			(DISP_TCON_G203_REG + (20 << 2))
#define TCON_B_ADJ_SLOPE3			(DISP_TCON_G203_REG + (21 << 2))
#define TCON_RESERVED_203_22			(DISP_TCON_G203_REG + (22 << 2))
#define TCON_RESERVED_203_23			(DISP_TCON_G203_REG + (23 << 2))
#define TCON_RESERVED_203_24			(DISP_TCON_G203_REG + (24 << 2))
#define TCON_RESERVED_203_25			(DISP_TCON_G203_REG + (25 << 2))
#define TCON_RESERVED_203_26			(DISP_TCON_G203_REG + (26 << 2))
#define TCON_RESERVED_203_27			(DISP_TCON_G203_REG + (27 << 2))
#define TCON_RESERVED_203_28			(DISP_TCON_G203_REG + (28 << 2))
#define TCON_RESERVED_203_29			(DISP_TCON_G203_REG + (29 << 2))
#define TCON_RESERVED_203_30			(DISP_TCON_G203_REG + (30 << 2))
#define TCON_RESERVED_203_31			(DISP_TCON_G203_REG + (31 << 2))

#define DISP_MIPITX_G204_REG	(SP7350_REG_OFFSET_MIPITX_G204 << 7)	/* G204 */
#define MIPITX_VM_HT_CTRL			(DISP_MIPITX_G204_REG + (0 << 2))
#define MIPITX_VM_VT0_CTRL			(DISP_MIPITX_G204_REG + (1 << 2))
#define MIPITX_VM_VT1_CTRL			(DISP_MIPITX_G204_REG + (2 << 2))
#define MIPITX_RESERVED_204_03			(DISP_MIPITX_G204_REG + (3 << 2))
#define MIPITX_LP_CK				(DISP_MIPITX_G204_REG + (4 << 2))
#define MIPITX_LANE_TIME_CTRL			(DISP_MIPITX_G204_REG + (5 << 2))
#define MIPITX_CLK_TIME_CTRL0			(DISP_MIPITX_G204_REG + (6 << 2))
#define MIPITX_CLK_TIME_CTRL1			(DISP_MIPITX_G204_REG + (7 << 2))
#define MIPITX_DATA_TIME_CTRL0			(DISP_MIPITX_G204_REG + (8 << 2))
#define MIPITX_SPKT_HEAD			(DISP_MIPITX_G204_REG + (9 << 2))
#define MIPITX_LPKT_HEAD			(DISP_MIPITX_G204_REG + (10 << 2))
#define MIPITX_LPKT_PAYLOAD			(DISP_MIPITX_G204_REG + (11 << 2))
#define MIPITX_FORMAT_CTRL			(DISP_MIPITX_G204_REG + (12 << 2))
#define MIPITX_BLANK_POWER_CTRL			(DISP_MIPITX_G204_REG + (13 << 2))
#define MIPITX_OP_CTRL				(DISP_MIPITX_G204_REG + (14 << 2))
#define MIPITX_CORE_CTRL			(DISP_MIPITX_G204_REG + (15 << 2))
#define MIPITX_CMD_FIFO				(DISP_MIPITX_G204_REG + (16 << 2))
#define MIPITX_BTA_CTRL				(DISP_MIPITX_G204_REG + (17 << 2))
#define MIPITX_LANE_CTRL			(DISP_MIPITX_G204_REG + (18 << 2))
#define MIPITX_WORD_CNT				(DISP_MIPITX_G204_REG + (19 << 2))
#define MIPITX_RETURN_DATA			(DISP_MIPITX_G204_REG + (20 << 2))
#define MIPITX_ACT_ERROR			(DISP_MIPITX_G204_REG + (21 << 2))
#define MIPITX_RETURN_CNT			(DISP_MIPITX_G204_REG + (22 << 2))
#define MIPITX_AUTO_DELAY			(DISP_MIPITX_G204_REG + (23 << 2))
#define MIPITX_INT_STATUS			(DISP_MIPITX_G204_REG + (24 << 2))
#define MIPITX_INT_ENABLE			(DISP_MIPITX_G204_REG + (25 << 2))
#define MIPITX_ERROR_STATUS			(DISP_MIPITX_G204_REG + (26 << 2))
#define MIPITX_RESERVED_204_27			(DISP_MIPITX_G204_REG + (27 << 2))
#define MIPITX_INFO_STATUS			(DISP_MIPITX_G204_REG + (28 << 2))
#define MIPITX_ULPS_DELAY			(DISP_MIPITX_G204_REG + (29 << 2))
#define MIPITX_CLK_CTRL				(DISP_MIPITX_G204_REG + (30 << 2))
#define MIPITX_RESERVED_204_31			(DISP_MIPITX_G204_REG + (31 << 2))

#define DISP_MIPITX_G205_REG	(SP7350_REG_OFFSET_MIPITX_G205 << 7)	/* G205 */
#define MIPITX_DEBUG_STATUS0			(DISP_MIPITX_G205_REG + (0 << 2))
#define MIPITX_DEBUG_STATUS1			(DISP_MIPITX_G205_REG + (1 << 2))
#define MIPITX_RESERVED_205_02			(DISP_MIPITX_G205_REG + (2 << 2))
#define MIPITX_RESERVED_205_03			(DISP_MIPITX_G205_REG + (3 << 2))
#define MIPITX_ANALOG_CTRL1			(DISP_MIPITX_G205_REG + (4 << 2))
#define MIPITX_DEBUG_CTRL			(DISP_MIPITX_G205_REG + (5 << 2))
#define MIPITX_ANALOG_CTRL2			(DISP_MIPITX_G205_REG + (6 << 2))
#define MIPITX_ANALOG_CTRL3			(DISP_MIPITX_G205_REG + (7 << 2))
#define MIPITX_CTRL				(DISP_MIPITX_G205_REG + (8 << 2))
#define MIPITX_ANALOG_CTRL4			(DISP_MIPITX_G205_REG + (9 << 2))
#define MIPITX_ANALOG_CTRL5			(DISP_MIPITX_G205_REG + (10 << 2))
#define MIPITX_ANALOG_CTRL6			(DISP_MIPITX_G205_REG + (11 << 2))
#define MIPITX_ANALOG_CTRL7			(DISP_MIPITX_G205_REG + (12 << 2))
#define MIPITX_ANALOG_CTRL8			(DISP_MIPITX_G205_REG + (13 << 2))
#define MIPITX_ANALOG_CTRL9			(DISP_MIPITX_G205_REG + (14 << 2))
#define MIPITX_RESERVED_205_15			(DISP_MIPITX_G205_REG + (15 << 2))
#define MIPITX_RESERVED_205_16			(DISP_MIPITX_G205_REG + (16 << 2))
#define MIPITX_RESERVED_205_17			(DISP_MIPITX_G205_REG + (17 << 2))
#define MIPITX_RESERVED_205_18			(DISP_MIPITX_G205_REG + (18 << 2))
#define MIPITX_RESERVED_205_19			(DISP_MIPITX_G205_REG + (19 << 2))
#define MIPITX_RESERVED_205_20			(DISP_MIPITX_G205_REG + (20 << 2))
#define MIPITX_RESERVED_205_21			(DISP_MIPITX_G205_REG + (21 << 2))
#define MIPITX_RESERVED_205_22			(DISP_MIPITX_G205_REG + (22 << 2))
#define MIPITX_RESERVED_205_23			(DISP_MIPITX_G205_REG + (23 << 2))
#define MIPITX_RESERVED_205_24			(DISP_MIPITX_G205_REG + (24 << 2))
#define MIPITX_RESERVED_205_25			(DISP_MIPITX_G205_REG + (25 << 2))
#define MIPITX_RESERVED_205_26			(DISP_MIPITX_G205_REG + (26 << 2))
#define MIPITX_RESERVED_205_27			(DISP_MIPITX_G205_REG + (27 << 2))
#define MIPITX_RESERVED_205_28			(DISP_MIPITX_G205_REG + (28 << 2))
#define MIPITX_RESERVED_205_29			(DISP_MIPITX_G205_REG + (29 << 2))
#define MIPITX_RESERVED_205_30			(DISP_MIPITX_G205_REG + (30 << 2))
#define MIPITX_RESERVED_205_31			(DISP_MIPITX_G205_REG + (31 << 2))

#define DISP_MIPITX_AO_MOON3_REG	(SP7350_REG_OFFSET_MIPITX_AO_MOON3 << 7)	/* AO_G3 */
#define MIPITX_AO_MOON3_00_RESERVED		(DISP_MIPITX_AO_MOON3_REG + (0 << 2))
#define MIPITX_AO_MOON3_01_RESERVED		(DISP_MIPITX_AO_MOON3_REG + (1 << 2))
#define MIPITX_AO_MOON3_02_RESERVED		(DISP_MIPITX_AO_MOON3_REG + (2 << 2))
#define MIPITX_AO_MOON3_03_RESERVED		(DISP_MIPITX_AO_MOON3_REG + (3 << 2))
#define MIPITX_AO_MOON3_04_RESERVED	    (DISP_MIPITX_AO_MOON3_REG + (4 << 2))
#define MIPITX_AO_MOON3_05_RESERVED	    (DISP_MIPITX_AO_MOON3_REG + (5 << 2))
#define MIPITX_AO_MOON3_06_RESERVED	    (DISP_MIPITX_AO_MOON3_REG + (6 << 2))
#define MIPITX_AO_MOON3_07_RESERVED	    (DISP_MIPITX_AO_MOON3_REG + (7 << 2))
#define MIPITX_AO_MOON3_08_RESERVED	    (DISP_MIPITX_AO_MOON3_REG + (8 << 2))
#define MIPITX_AO_MOON3_09_RESERVED	    (DISP_MIPITX_AO_MOON3_REG + (9 << 2))
#define MIPITX_AO_MOON3_10_RESERVED	    (DISP_MIPITX_AO_MOON3_REG + (10 << 2))
#define MIPITX_AO_MOON3_11_RESERVED	    (DISP_MIPITX_AO_MOON3_REG + (11 << 2))
#define MIPITX_AO_MOON3_12_RESERVED	    (DISP_MIPITX_AO_MOON3_REG + (12 << 2))
#define MIPITX_AO_MOON3_13_RESERVED	    (DISP_MIPITX_AO_MOON3_REG + (13 << 2))
#define MIPITX_AO_MOON3_14			    (DISP_MIPITX_AO_MOON3_REG + (14 << 2))
#define MIPITX_AO_MOON3_15			    (DISP_MIPITX_AO_MOON3_REG + (15 << 2))
#define MIPITX_AO_MOON3_16			    (DISP_MIPITX_AO_MOON3_REG + (16 << 2))
#define MIPITX_AO_MOON3_17_RESERVED		(DISP_MIPITX_AO_MOON3_REG + (17 << 2))
#define MIPITX_AO_MOON3_18_RESERVED		(DISP_MIPITX_AO_MOON3_REG + (18 << 2))
#define MIPITX_AO_MOON3_19_RESERVED		(DISP_MIPITX_AO_MOON3_REG + (19 << 2))
#define MIPITX_AO_MOON3_20_RESERVED		(DISP_MIPITX_AO_MOON3_REG + (20 << 2))
#define MIPITX_AO_MOON3_21_RESERVED		(DISP_MIPITX_AO_MOON3_REG + (21 << 2))
#define MIPITX_AO_MOON3_22_RESERVED		(DISP_MIPITX_AO_MOON3_REG + (22 << 2))
#define MIPITX_AO_MOON3_23_RESERVED		(DISP_MIPITX_AO_MOON3_REG + (23 << 2))
#define MIPITX_AO_MOON3_24_RESERVED		(DISP_MIPITX_AO_MOON3_REG + (24 << 2))
#define MIPITX_AO_MOON3_25			    (DISP_MIPITX_AO_MOON3_REG + (25 << 2))
#define MIPITX_AO_MOON3_26_RESERVED		(DISP_MIPITX_AO_MOON3_REG + (26 << 2))
#define MIPITX_AO_MOON3_27_RESERVED		(DISP_MIPITX_AO_MOON3_REG + (27 << 2))
#define MIPITX_AO_MOON3_28_RESERVED		(DISP_MIPITX_AO_MOON3_REG + (28 << 2))
#define MIPITX_AO_MOON3_29_RESERVED		(DISP_MIPITX_AO_MOON3_REG + (29 << 2))
#define MIPITX_AO_MOON3_30_RESERVED		(DISP_MIPITX_AO_MOON3_REG + (30 << 2))
#define MIPITX_AO_MOON3_31_RESERVED		(DISP_MIPITX_AO_MOON3_REG + (31 << 2))
#endif	//__SP7350_DISP_REGS_H__
