

================================================================
== Vitis HLS Report for 'compress'
================================================================
* Date:           Sun Mar 17 18:43:23 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        compress
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.493 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      261|      261|  0.784 us|  0.784 us|  262|  262|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                           |                |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |          Instance         |     Module     |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------+----------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_round_function_fu_242  |round_function  |       31|       31|  93.093 ns|  93.093 ns|   31|   31|       no|
        +---------------------------+----------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     516|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       24|     -|    6048|    7607|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|    1236|    -|
|Register         |        -|     -|    2469|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       24|     0|    8517|    9359|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        8|     0|       3|       7|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+----+------+------+-----+
    |          Instance         |     Module     | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------+----------------+---------+----+------+------+-----+
    |ctrl_s_axi_U               |ctrl_s_axi      |        0|   0|   392|   680|    0|
    |data0_m_axi_U              |data0_m_axi     |        8|   0|   884|   880|    0|
    |data1_m_axi_U              |data1_m_axi     |        8|   0|   884|   880|    0|
    |data2_m_axi_U              |data2_m_axi     |        8|   0|   884|   880|    0|
    |grp_round_function_fu_242  |round_function  |        0|   0|  3004|  4287|    0|
    +---------------------------+----------------+---------+----+------+------+-----+
    |Total                      |                |       24|   0|  6048|  7607|    0|
    +---------------------------+----------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |ap_block_state11       |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io     |        or|   0|  0|   2|           1|           1|
    |xor_ln117_1_fu_616_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln117_2_fu_627_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln117_3_fu_638_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln117_4_fu_649_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln117_5_fu_660_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln117_6_fu_671_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln117_7_fu_677_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln117_fu_605_p2    |       xor|   0|  0|  32|          32|          32|
    |xor_ln118_1_fu_611_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln118_2_fu_622_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln118_3_fu_633_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln118_4_fu_644_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln118_5_fu_655_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln118_6_fu_666_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln118_7_fu_683_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln118_fu_600_p2    |       xor|   0|  0|  32|          32|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 516|         514|         514|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                   | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  212|         46|    1|         46|
    |data0_blk_n_AR                             |    9|          2|    1|          2|
    |data0_blk_n_R                              |    9|          2|    1|          2|
    |data1_blk_n_AR                             |    9|          2|    1|          2|
    |data1_blk_n_R                              |    9|          2|    1|          2|
    |data2_WDATA                                |   49|          9|   64|        576|
    |data2_blk_n_AW                             |    9|          2|    1|          2|
    |data2_blk_n_B                              |    9|          2|    1|          2|
    |data2_blk_n_W                              |    9|          2|    1|          2|
    |grp_round_function_fu_242_m_0_val          |   43|          8|   32|        256|
    |grp_round_function_fu_242_m_10_val         |   43|          8|   32|        256|
    |grp_round_function_fu_242_m_11_val         |   43|          8|   32|        256|
    |grp_round_function_fu_242_m_12_val         |   43|          8|   32|        256|
    |grp_round_function_fu_242_m_13_val         |   43|          8|   32|        256|
    |grp_round_function_fu_242_m_14_val         |   43|          8|   32|        256|
    |grp_round_function_fu_242_m_15_val         |   43|          8|   32|        256|
    |grp_round_function_fu_242_m_1_val          |   43|          8|   32|        256|
    |grp_round_function_fu_242_m_2_val          |   43|          8|   32|        256|
    |grp_round_function_fu_242_m_3_val          |   43|          8|   32|        256|
    |grp_round_function_fu_242_m_4_val          |   43|          8|   32|        256|
    |grp_round_function_fu_242_m_5_val          |   43|          8|   32|        256|
    |grp_round_function_fu_242_m_6_val          |   43|          8|   32|        256|
    |grp_round_function_fu_242_m_7_val          |   43|          8|   32|        256|
    |grp_round_function_fu_242_m_8_val          |   43|          8|   32|        256|
    |grp_round_function_fu_242_m_9_val          |   43|          8|   32|        256|
    |grp_round_function_fu_242_state_0_read     |   14|          3|   32|         96|
    |grp_round_function_fu_242_state_10_read    |   14|          3|   32|         96|
    |grp_round_function_fu_242_state_11_read    |   14|          3|   32|         96|
    |grp_round_function_fu_242_state_1213_read  |   14|          3|   32|         96|
    |grp_round_function_fu_242_state_13_read    |   14|          3|   32|         96|
    |grp_round_function_fu_242_state_14_read    |   14|          3|   32|         96|
    |grp_round_function_fu_242_state_15_read    |   14|          3|   32|         96|
    |grp_round_function_fu_242_state_1_read     |   14|          3|   32|         96|
    |grp_round_function_fu_242_state_2_read     |   14|          3|   32|         96|
    |grp_round_function_fu_242_state_3_read     |   14|          3|   32|         96|
    |grp_round_function_fu_242_state_4_read     |   14|          3|   32|         96|
    |grp_round_function_fu_242_state_5_read     |   14|          3|   32|         96|
    |grp_round_function_fu_242_state_6_read     |   14|          3|   32|         96|
    |grp_round_function_fu_242_state_7_read     |   14|          3|   32|         96|
    |grp_round_function_fu_242_state_8_read     |   14|          3|   32|         96|
    |grp_round_function_fu_242_state_9_read     |   14|          3|   32|         96|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |Total                                      | 1236|        245| 1096|       6268|
    +-------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  45|   0|   45|          0|
    |block_16_reg_814                        |  32|   0|   32|          0|
    |block_17_reg_850                        |  32|   0|   32|          0|
    |block_18_reg_861                        |  32|   0|   32|          0|
    |block_19_reg_884                        |  32|   0|   32|          0|
    |block_20_reg_895                        |  32|   0|   32|          0|
    |block_21_reg_918                        |  32|   0|   32|          0|
    |block_22_reg_929                        |  32|   0|   32|          0|
    |block_23_reg_940                        |  32|   0|   32|          0|
    |block_24_reg_951                        |  32|   0|   32|          0|
    |block_25_reg_962                        |  32|   0|   32|          0|
    |block_26_reg_973                        |  32|   0|   32|          0|
    |block_27_reg_984                        |  32|   0|   32|          0|
    |block_28_reg_995                        |  32|   0|   32|          0|
    |block_29_reg_1006                       |  32|   0|   32|          0|
    |block_30_reg_1017                       |  32|   0|   32|          0|
    |block_len_0_data_reg                    |  32|   0|   32|          0|
    |block_len_0_vld_reg                     |   0|   0|    1|          1|
    |block_len_read_reg_749                  |  32|   0|   32|          0|
    |block_reg_803                           |  32|   0|   32|          0|
    |block_words_0_data_reg                  |  64|   0|   64|          0|
    |block_words_0_vld_reg                   |   0|   0|    1|          1|
    |chaining_value_0_data_reg               |  64|   0|   64|          0|
    |chaining_value_0_vld_reg                |   0|   0|    1|          1|
    |counter_0_data_reg                      |  64|   0|   64|          0|
    |counter_0_vld_reg                       |   0|   0|    1|          1|
    |flags_0_data_reg                        |  32|   0|   32|          0|
    |flags_0_vld_reg                         |   0|   0|    1|          1|
    |flags_read_reg_744                      |  32|   0|   32|          0|
    |grp_round_function_fu_242_ap_start_reg  |   1|   0|    1|          0|
    |out_r_0_data_reg                        |  64|   0|   64|          0|
    |out_r_0_vld_reg                         |   0|   0|    1|          1|
    |reg_366                                 |  32|   0|   32|          0|
    |reg_371                                 |  32|   0|   32|          0|
    |reg_376                                 |  32|   0|   32|          0|
    |reg_381                                 |  32|   0|   32|          0|
    |reg_386                                 |  32|   0|   32|          0|
    |reg_391                                 |  32|   0|   32|          0|
    |reg_396                                 |  32|   0|   32|          0|
    |reg_401                                 |  32|   0|   32|          0|
    |reg_406                                 |  32|   0|   32|          0|
    |reg_411                                 |  32|   0|   32|          0|
    |reg_416                                 |  32|   0|   32|          0|
    |reg_421                                 |  32|   0|   32|          0|
    |reg_426                                 |  32|   0|   32|          0|
    |reg_431                                 |  32|   0|   32|          0|
    |reg_436                                 |  32|   0|   32|          0|
    |reg_441                                 |  32|   0|   32|          0|
    |state_1_reg_797                         |  32|   0|   32|          0|
    |state_2_reg_838                         |  32|   0|   32|          0|
    |state_3_reg_844                         |  32|   0|   32|          0|
    |state_4_reg_872                         |  32|   0|   32|          0|
    |state_5_reg_878                         |  32|   0|   32|          0|
    |state_6_reg_906                         |  32|   0|   32|          0|
    |state_7_reg_912                         |  32|   0|   32|          0|
    |state_8_reg_759                         |  32|   0|   32|          0|
    |state_9_reg_764                         |  32|   0|   32|          0|
    |state_reg_791                           |  32|   0|   32|          0|
    |trunc_ln1_reg_769                       |  61|   0|   61|          0|
    |trunc_ln2_reg_774                       |  61|   0|   61|          0|
    |trunc_ln_reg_754                        |  61|   0|   61|          0|
    |xor_ln117_1_reg_1043                    |  32|   0|   32|          0|
    |xor_ln117_2_reg_1053                    |  32|   0|   32|          0|
    |xor_ln117_3_reg_1063                    |  32|   0|   32|          0|
    |xor_ln117_4_reg_1073                    |  32|   0|   32|          0|
    |xor_ln117_5_reg_1083                    |  32|   0|   32|          0|
    |xor_ln117_6_reg_1093                    |  32|   0|   32|          0|
    |xor_ln117_7_reg_1098                    |  32|   0|   32|          0|
    |xor_ln117_reg_1033                      |  32|   0|   32|          0|
    |xor_ln118_1_reg_1038                    |  32|   0|   32|          0|
    |xor_ln118_2_reg_1048                    |  32|   0|   32|          0|
    |xor_ln118_3_reg_1058                    |  32|   0|   32|          0|
    |xor_ln118_4_reg_1068                    |  32|   0|   32|          0|
    |xor_ln118_5_reg_1078                    |  32|   0|   32|          0|
    |xor_ln118_6_reg_1088                    |  32|   0|   32|          0|
    |xor_ln118_7_reg_1103                    |  32|   0|   32|          0|
    |xor_ln118_reg_1028                      |  32|   0|   32|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |2469|   0| 2475|          6|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_ctrl_AWVALID    |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWREADY    |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWADDR     |   in|    7|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WVALID     |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WREADY     |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WDATA      |   in|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WSTRB      |   in|    4|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARVALID    |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARREADY    |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARADDR     |   in|    7|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RVALID     |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RREADY     |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RDATA      |  out|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RRESP      |  out|    2|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BVALID     |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BREADY     |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BRESP      |  out|    2|       s_axi|          ctrl|        scalar|
|ap_clk                |   in|    1|  ap_ctrl_hs|      compress|  return value|
|ap_rst_n              |   in|    1|  ap_ctrl_hs|      compress|  return value|
|interrupt             |  out|    1|  ap_ctrl_hs|      compress|  return value|
|m_axi_data0_AWVALID   |  out|    1|       m_axi|         data0|       pointer|
|m_axi_data0_AWREADY   |   in|    1|       m_axi|         data0|       pointer|
|m_axi_data0_AWADDR    |  out|   64|       m_axi|         data0|       pointer|
|m_axi_data0_AWID      |  out|    1|       m_axi|         data0|       pointer|
|m_axi_data0_AWLEN     |  out|    8|       m_axi|         data0|       pointer|
|m_axi_data0_AWSIZE    |  out|    3|       m_axi|         data0|       pointer|
|m_axi_data0_AWBURST   |  out|    2|       m_axi|         data0|       pointer|
|m_axi_data0_AWLOCK    |  out|    2|       m_axi|         data0|       pointer|
|m_axi_data0_AWCACHE   |  out|    4|       m_axi|         data0|       pointer|
|m_axi_data0_AWPROT    |  out|    3|       m_axi|         data0|       pointer|
|m_axi_data0_AWQOS     |  out|    4|       m_axi|         data0|       pointer|
|m_axi_data0_AWREGION  |  out|    4|       m_axi|         data0|       pointer|
|m_axi_data0_AWUSER    |  out|    1|       m_axi|         data0|       pointer|
|m_axi_data0_WVALID    |  out|    1|       m_axi|         data0|       pointer|
|m_axi_data0_WREADY    |   in|    1|       m_axi|         data0|       pointer|
|m_axi_data0_WDATA     |  out|   64|       m_axi|         data0|       pointer|
|m_axi_data0_WSTRB     |  out|    8|       m_axi|         data0|       pointer|
|m_axi_data0_WLAST     |  out|    1|       m_axi|         data0|       pointer|
|m_axi_data0_WID       |  out|    1|       m_axi|         data0|       pointer|
|m_axi_data0_WUSER     |  out|    1|       m_axi|         data0|       pointer|
|m_axi_data0_ARVALID   |  out|    1|       m_axi|         data0|       pointer|
|m_axi_data0_ARREADY   |   in|    1|       m_axi|         data0|       pointer|
|m_axi_data0_ARADDR    |  out|   64|       m_axi|         data0|       pointer|
|m_axi_data0_ARID      |  out|    1|       m_axi|         data0|       pointer|
|m_axi_data0_ARLEN     |  out|    8|       m_axi|         data0|       pointer|
|m_axi_data0_ARSIZE    |  out|    3|       m_axi|         data0|       pointer|
|m_axi_data0_ARBURST   |  out|    2|       m_axi|         data0|       pointer|
|m_axi_data0_ARLOCK    |  out|    2|       m_axi|         data0|       pointer|
|m_axi_data0_ARCACHE   |  out|    4|       m_axi|         data0|       pointer|
|m_axi_data0_ARPROT    |  out|    3|       m_axi|         data0|       pointer|
|m_axi_data0_ARQOS     |  out|    4|       m_axi|         data0|       pointer|
|m_axi_data0_ARREGION  |  out|    4|       m_axi|         data0|       pointer|
|m_axi_data0_ARUSER    |  out|    1|       m_axi|         data0|       pointer|
|m_axi_data0_RVALID    |   in|    1|       m_axi|         data0|       pointer|
|m_axi_data0_RREADY    |  out|    1|       m_axi|         data0|       pointer|
|m_axi_data0_RDATA     |   in|   64|       m_axi|         data0|       pointer|
|m_axi_data0_RLAST     |   in|    1|       m_axi|         data0|       pointer|
|m_axi_data0_RID       |   in|    1|       m_axi|         data0|       pointer|
|m_axi_data0_RUSER     |   in|    1|       m_axi|         data0|       pointer|
|m_axi_data0_RRESP     |   in|    2|       m_axi|         data0|       pointer|
|m_axi_data0_BVALID    |   in|    1|       m_axi|         data0|       pointer|
|m_axi_data0_BREADY    |  out|    1|       m_axi|         data0|       pointer|
|m_axi_data0_BRESP     |   in|    2|       m_axi|         data0|       pointer|
|m_axi_data0_BID       |   in|    1|       m_axi|         data0|       pointer|
|m_axi_data0_BUSER     |   in|    1|       m_axi|         data0|       pointer|
|m_axi_data1_AWVALID   |  out|    1|       m_axi|         data1|       pointer|
|m_axi_data1_AWREADY   |   in|    1|       m_axi|         data1|       pointer|
|m_axi_data1_AWADDR    |  out|   64|       m_axi|         data1|       pointer|
|m_axi_data1_AWID      |  out|    1|       m_axi|         data1|       pointer|
|m_axi_data1_AWLEN     |  out|    8|       m_axi|         data1|       pointer|
|m_axi_data1_AWSIZE    |  out|    3|       m_axi|         data1|       pointer|
|m_axi_data1_AWBURST   |  out|    2|       m_axi|         data1|       pointer|
|m_axi_data1_AWLOCK    |  out|    2|       m_axi|         data1|       pointer|
|m_axi_data1_AWCACHE   |  out|    4|       m_axi|         data1|       pointer|
|m_axi_data1_AWPROT    |  out|    3|       m_axi|         data1|       pointer|
|m_axi_data1_AWQOS     |  out|    4|       m_axi|         data1|       pointer|
|m_axi_data1_AWREGION  |  out|    4|       m_axi|         data1|       pointer|
|m_axi_data1_AWUSER    |  out|    1|       m_axi|         data1|       pointer|
|m_axi_data1_WVALID    |  out|    1|       m_axi|         data1|       pointer|
|m_axi_data1_WREADY    |   in|    1|       m_axi|         data1|       pointer|
|m_axi_data1_WDATA     |  out|   64|       m_axi|         data1|       pointer|
|m_axi_data1_WSTRB     |  out|    8|       m_axi|         data1|       pointer|
|m_axi_data1_WLAST     |  out|    1|       m_axi|         data1|       pointer|
|m_axi_data1_WID       |  out|    1|       m_axi|         data1|       pointer|
|m_axi_data1_WUSER     |  out|    1|       m_axi|         data1|       pointer|
|m_axi_data1_ARVALID   |  out|    1|       m_axi|         data1|       pointer|
|m_axi_data1_ARREADY   |   in|    1|       m_axi|         data1|       pointer|
|m_axi_data1_ARADDR    |  out|   64|       m_axi|         data1|       pointer|
|m_axi_data1_ARID      |  out|    1|       m_axi|         data1|       pointer|
|m_axi_data1_ARLEN     |  out|    8|       m_axi|         data1|       pointer|
|m_axi_data1_ARSIZE    |  out|    3|       m_axi|         data1|       pointer|
|m_axi_data1_ARBURST   |  out|    2|       m_axi|         data1|       pointer|
|m_axi_data1_ARLOCK    |  out|    2|       m_axi|         data1|       pointer|
|m_axi_data1_ARCACHE   |  out|    4|       m_axi|         data1|       pointer|
|m_axi_data1_ARPROT    |  out|    3|       m_axi|         data1|       pointer|
|m_axi_data1_ARQOS     |  out|    4|       m_axi|         data1|       pointer|
|m_axi_data1_ARREGION  |  out|    4|       m_axi|         data1|       pointer|
|m_axi_data1_ARUSER    |  out|    1|       m_axi|         data1|       pointer|
|m_axi_data1_RVALID    |   in|    1|       m_axi|         data1|       pointer|
|m_axi_data1_RREADY    |  out|    1|       m_axi|         data1|       pointer|
|m_axi_data1_RDATA     |   in|   64|       m_axi|         data1|       pointer|
|m_axi_data1_RLAST     |   in|    1|       m_axi|         data1|       pointer|
|m_axi_data1_RID       |   in|    1|       m_axi|         data1|       pointer|
|m_axi_data1_RUSER     |   in|    1|       m_axi|         data1|       pointer|
|m_axi_data1_RRESP     |   in|    2|       m_axi|         data1|       pointer|
|m_axi_data1_BVALID    |   in|    1|       m_axi|         data1|       pointer|
|m_axi_data1_BREADY    |  out|    1|       m_axi|         data1|       pointer|
|m_axi_data1_BRESP     |   in|    2|       m_axi|         data1|       pointer|
|m_axi_data1_BID       |   in|    1|       m_axi|         data1|       pointer|
|m_axi_data1_BUSER     |   in|    1|       m_axi|         data1|       pointer|
|m_axi_data2_AWVALID   |  out|    1|       m_axi|         data2|       pointer|
|m_axi_data2_AWREADY   |   in|    1|       m_axi|         data2|       pointer|
|m_axi_data2_AWADDR    |  out|   64|       m_axi|         data2|       pointer|
|m_axi_data2_AWID      |  out|    1|       m_axi|         data2|       pointer|
|m_axi_data2_AWLEN     |  out|    8|       m_axi|         data2|       pointer|
|m_axi_data2_AWSIZE    |  out|    3|       m_axi|         data2|       pointer|
|m_axi_data2_AWBURST   |  out|    2|       m_axi|         data2|       pointer|
|m_axi_data2_AWLOCK    |  out|    2|       m_axi|         data2|       pointer|
|m_axi_data2_AWCACHE   |  out|    4|       m_axi|         data2|       pointer|
|m_axi_data2_AWPROT    |  out|    3|       m_axi|         data2|       pointer|
|m_axi_data2_AWQOS     |  out|    4|       m_axi|         data2|       pointer|
|m_axi_data2_AWREGION  |  out|    4|       m_axi|         data2|       pointer|
|m_axi_data2_AWUSER    |  out|    1|       m_axi|         data2|       pointer|
|m_axi_data2_WVALID    |  out|    1|       m_axi|         data2|       pointer|
|m_axi_data2_WREADY    |   in|    1|       m_axi|         data2|       pointer|
|m_axi_data2_WDATA     |  out|   64|       m_axi|         data2|       pointer|
|m_axi_data2_WSTRB     |  out|    8|       m_axi|         data2|       pointer|
|m_axi_data2_WLAST     |  out|    1|       m_axi|         data2|       pointer|
|m_axi_data2_WID       |  out|    1|       m_axi|         data2|       pointer|
|m_axi_data2_WUSER     |  out|    1|       m_axi|         data2|       pointer|
|m_axi_data2_ARVALID   |  out|    1|       m_axi|         data2|       pointer|
|m_axi_data2_ARREADY   |   in|    1|       m_axi|         data2|       pointer|
|m_axi_data2_ARADDR    |  out|   64|       m_axi|         data2|       pointer|
|m_axi_data2_ARID      |  out|    1|       m_axi|         data2|       pointer|
|m_axi_data2_ARLEN     |  out|    8|       m_axi|         data2|       pointer|
|m_axi_data2_ARSIZE    |  out|    3|       m_axi|         data2|       pointer|
|m_axi_data2_ARBURST   |  out|    2|       m_axi|         data2|       pointer|
|m_axi_data2_ARLOCK    |  out|    2|       m_axi|         data2|       pointer|
|m_axi_data2_ARCACHE   |  out|    4|       m_axi|         data2|       pointer|
|m_axi_data2_ARPROT    |  out|    3|       m_axi|         data2|       pointer|
|m_axi_data2_ARQOS     |  out|    4|       m_axi|         data2|       pointer|
|m_axi_data2_ARREGION  |  out|    4|       m_axi|         data2|       pointer|
|m_axi_data2_ARUSER    |  out|    1|       m_axi|         data2|       pointer|
|m_axi_data2_RVALID    |   in|    1|       m_axi|         data2|       pointer|
|m_axi_data2_RREADY    |  out|    1|       m_axi|         data2|       pointer|
|m_axi_data2_RDATA     |   in|   64|       m_axi|         data2|       pointer|
|m_axi_data2_RLAST     |   in|    1|       m_axi|         data2|       pointer|
|m_axi_data2_RID       |   in|    1|       m_axi|         data2|       pointer|
|m_axi_data2_RUSER     |   in|    1|       m_axi|         data2|       pointer|
|m_axi_data2_RRESP     |   in|    2|       m_axi|         data2|       pointer|
|m_axi_data2_BVALID    |   in|    1|       m_axi|         data2|       pointer|
|m_axi_data2_BREADY    |  out|    1|       m_axi|         data2|       pointer|
|m_axi_data2_BRESP     |   in|    2|       m_axi|         data2|       pointer|
|m_axi_data2_BID       |   in|    1|       m_axi|         data2|       pointer|
|m_axi_data2_BUSER     |   in|    1|       m_axi|         data2|       pointer|
+----------------------+-----+-----+------------+--------------+--------------+

