
                         Lattice Mapping Report File

Design:  aes
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.1.0.34.2
Mapped on: Thu Nov  7 10:18:29 2024

Design Information
------------------

Command line:   map -i lab7proj_impl_1_syn.udb -o lab7proj_impl_1_map.udb -mp
     lab7proj_impl_1.mrp -hierrpt -gui -msgset /home/anonymousvikram/workspace/e
     155/work/lab7/fpga/radiant/lab7proj/promote.xml

Design Summary
--------------

   Number of slice registers: 1929 out of  5280 (37%)
   Number of I/O registers:      1 out of   117 (1%)
   Number of LUT4s:           4974 out of  5280 (94%)
      Number of logic LUT4s:             4626
      Number of inserted feedthru LUT4s: 339
      Number of replicated LUT4s:          9
      Number of ripple logic:              0 (0 LUT4s)
   Number of IO sites used:   6 out of 39 (15%)
      Number of IO sites used for general PIO: 6
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 6 out of 36 (17%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 6 out of 39 (15%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             17 out of 30 (57%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  2
      Net clk_c: 1562 loads, 1562 rising, 0 falling (Driver: Port clk)
      Net sck_c: 385 loads, 383 rising, 2 falling (Driver: Port sck)
   Number of Clock Enables:  11
      Net n16172: 16 loads, 16 SLICEs
      Net done_pad.vcc: 51 loads, 0 SLICEs
      Net core.key_expansion.n22652: 1 loads, 1 SLICEs
      Net core.key_expansion.n14539: 24 loads, 24 SLICEs
      Net core.key_expansion.n13892: 1 loads, 1 SLICEs
      Net core.key_expansion.n14282: 128 loads, 128 SLICEs
      Net core.key_expansion.n14571: 8 loads, 8 SLICEs
      Net core.key_expansion.n14576: 1 loads, 1 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net core.key_expansion.n23734: 1 loads, 1 SLICEs
      Net core.key_expansion.n14420: 5 loads, 5 SLICEs
      Net core.key_expansion.n23686: 1 loads, 1 SLICEs
   Number of LSRs:  3
      Pin load: 22 loads, 22 SLICEs (Net: load_c)
      Net core.key_expansion.n14868: 6 loads, 6 SLICEs
      Net spi.n3: 63 loads, 63 SLICEs
   Top 10 highest fanout non-clock nets:
      Net core.key_expansion.round_counter[0]: 1002 loads
      Net core.key_expansion.maxfan_replicated_net_470: 472 loads
      Net core.key_expansion.round_counter[2]: 402 loads
      Net core.key_expansion.round_counter[1]: 388 loads
      Net core.key_expansion.n23687: 384 loads
      Net core.key_expansion.n23691: 384 loads
      Net core.key_expansion.n13301: 344 loads
      Net core.key_expansion.n227[1]: 275 loads
      Net core.key_expansion.n5: 257 loads
      Net core.key_expansion.n23695: 256 loads





   Number of warnings:  0
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

   No error, critical, or warning presents.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| load                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sdi                 | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sck                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| done                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sdo                 | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block spi/i10_1_lut was optimized away.
Block load_pad.vlo_inst was optimized away.


                                    Page 2





ASIC Components
---------------

Instance Name:
     core/sub_bytes/rows[3].cols[3].sbox_inst/current_state_3__3__0__I_0
         Type: EBR
Instance Name:
     core/sub_bytes/rows[3].cols[2].sbox_inst/current_state_3__2__0__I_0
         Type: EBR
Instance Name:
     core/sub_bytes/rows[3].cols[1].sbox_inst/current_state_3__1__0__I_0
         Type: EBR
Instance Name:
     core/sub_bytes/rows[3].cols[0].sbox_inst/current_state_3__0__0__I_0
         Type: EBR
Instance Name:
     core/sub_bytes/rows[2].cols[3].sbox_inst/current_state_2__3__0__I_0
         Type: EBR
Instance Name:
     core/sub_bytes/rows[2].cols[2].sbox_inst/current_state_2__2__0__I_0
         Type: EBR
Instance Name:
     core/sub_bytes/rows[2].cols[1].sbox_inst/current_state_2__1__0__I_0
         Type: EBR
Instance Name:
     core/sub_bytes/rows[2].cols[0].sbox_inst/current_state_2__0__0__I_0
         Type: EBR
Instance Name:
     core/sub_bytes/rows[1].cols[3].sbox_inst/current_state_1__3__0__I_0
         Type: EBR
Instance Name:
     core/sub_bytes/rows[1].cols[2].sbox_inst/current_state_1__2__0__I_0
         Type: EBR
Instance Name:
     core/sub_bytes/rows[1].cols[1].sbox_inst/current_state_1__1__0__I_0
         Type: EBR
Instance Name:
     core/sub_bytes/rows[1].cols[0].sbox_inst/current_state_1__0__0__I_0
         Type: EBR
Instance Name:
     core/sub_bytes/rows[0].cols[3].sbox_inst/current_state_0__3__0__I_0
         Type: EBR
Instance Name:
     core/sub_bytes/rows[0].cols[2].sbox_inst/current_state_0__2__0__I_0
         Type: EBR
Instance Name:
     core/sub_bytes/rows[0].cols[1].sbox_inst/current_state_0__1__0__I_0
         Type: EBR
Instance Name:
     core/sub_bytes/rows[0].cols[0].sbox_inst/current_state_0__0__0__I_0
         Type: EBR
Instance Name: core/key_expansion/s1/sbox_in_7__I_0
         Type: EBR
Instance Name: spi/key_i0
         Type: IOLOGIC





                                    Page 3





Constraint Summary
------------------

   Total number of constraints: 0
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 6 secs
   Total REAL Time: 7 secs
   Peak Memory Usage: 279 MB
Checksum -- map: 4c1f3b366f7249cb572e26b194b4454e72a192bd















































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
