Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Dec 20 16:35:20 2024
| Host         : LAPTOP-53JB5545 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file LED_flow_wrapper_timing_summary_routed.rpt -pb LED_flow_wrapper_timing_summary_routed.pb -rpx LED_flow_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : LED_flow_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  98          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (98)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (196)
5. checking no_input_delay (21)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (98)
-------------------------
 There are 92 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: LED_flow_i/clk_divider_0/inst/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (196)
--------------------------------------------------
 There are 196 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  214          inf        0.000                      0                  214           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           214 Endpoints
Min Delay           214 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_TEMP_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.768ns  (logic 1.793ns (15.240%)  route 9.975ns (84.760%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y9                                                0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  SW_IBUF[11]_inst/O
                         net (fo=5, routed)           5.990     7.535    LED_flow_i/led_pwm_controller_0/inst/range_ctrl[11]
    SLICE_X111Y71        LUT3 (Prop_lut3_I1_O)        0.124     7.659 r  LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_TEMP[3]_i_3/O
                         net (fo=4, routed)           3.985    11.644    LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_TEMP[3]_i_3_n_0
    SLICE_X22Y27         LUT6 (Prop_lut6_I4_O)        0.124    11.768 r  LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_TEMP[2]_i_1/O
                         net (fo=1, routed)           0.000    11.768    LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_TEMP[2]_i_1_n_0
    SLICE_X22Y27         FDCE                                         r  LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_TEMP_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_TEMP_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.760ns  (logic 1.793ns (15.250%)  route 9.967ns (84.750%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y9                                                0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  SW_IBUF[11]_inst/O
                         net (fo=5, routed)           5.990     7.535    LED_flow_i/led_pwm_controller_0/inst/range_ctrl[11]
    SLICE_X111Y71        LUT3 (Prop_lut3_I1_O)        0.124     7.659 r  LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_TEMP[3]_i_3/O
                         net (fo=4, routed)           3.977    11.636    LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_TEMP[3]_i_3_n_0
    SLICE_X22Y27         LUT6 (Prop_lut6_I4_O)        0.124    11.760 r  LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_TEMP[3]_i_1/O
                         net (fo=1, routed)           0.000    11.760    LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_TEMP[3]_i_1_n_0
    SLICE_X22Y27         FDCE                                         r  LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_TEMP_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_flow_i/led_pwm_controller_0/inst/led_out_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.033ns  (logic 3.976ns (36.041%)  route 7.056ns (63.959%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDCE                         0.000     0.000 r  LED_flow_i/led_pwm_controller_0/inst/led_out_reg[16]/C
    SLICE_X110Y73        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  LED_flow_i/led_pwm_controller_0/inst/led_out_reg[16]/Q
                         net (fo=1, routed)           7.056     7.512    LED_OBUF[16]
    V6                   OBUF (Prop_obuf_I_O)         3.520    11.033 r  LED_OBUF[16]_inst/O
                         net (fo=0)                   0.000    11.033    LED[16]
    V6                                                                r  LED[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_flow_i/led_pwm_controller_0/inst/led_out_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.689ns  (logic 4.084ns (38.208%)  route 6.605ns (61.792%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDCE                         0.000     0.000 r  LED_flow_i/led_pwm_controller_0/inst/led_out_reg[17]/C
    SLICE_X110Y75        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  LED_flow_i/led_pwm_controller_0/inst/led_out_reg[17]/Q
                         net (fo=1, routed)           6.605     7.061    LED_OBUF[17]
    U7                   OBUF (Prop_obuf_I_O)         3.628    10.689 r  LED_OBUF[17]_inst/O
                         net (fo=0)                   0.000    10.689    LED[17]
    U7                                                                r  LED[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_TEMP_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.537ns  (logic 1.657ns (15.722%)  route 8.880ns (84.278%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  rst_n_IBUF_inst/O
                         net (fo=3, routed)           3.275     4.808    LED_flow_i/led_pwm_controller_0/inst/rst_n
    SLICE_X112Y78        LUT1 (Prop_lut1_I0_O)        0.124     4.932 f  LED_flow_i/led_pwm_controller_0/inst/led_out[17]_i_2/O
                         net (fo=42, routed)          5.605    10.537    LED_flow_i/led_pwm_controller_0/inst/led_out[17]_i_2_n_0
    SLICE_X21Y27         FDPE                                         f  LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_TEMP_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_TEMP_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.537ns  (logic 1.657ns (15.722%)  route 8.880ns (84.278%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  rst_n_IBUF_inst/O
                         net (fo=3, routed)           3.275     4.808    LED_flow_i/led_pwm_controller_0/inst/rst_n
    SLICE_X112Y78        LUT1 (Prop_lut1_I0_O)        0.124     4.932 f  LED_flow_i/led_pwm_controller_0/inst/led_out[17]_i_2/O
                         net (fo=42, routed)          5.605    10.537    LED_flow_i/led_pwm_controller_0/inst/led_out[17]_i_2_n_0
    SLICE_X21Y27         FDCE                                         f  LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_TEMP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_TEMP_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.411ns  (logic 1.657ns (15.913%)  route 8.754ns (84.087%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  rst_n_IBUF_inst/O
                         net (fo=3, routed)           3.275     4.808    LED_flow_i/led_pwm_controller_0/inst/rst_n
    SLICE_X112Y78        LUT1 (Prop_lut1_I0_O)        0.124     4.932 f  LED_flow_i/led_pwm_controller_0/inst/led_out[17]_i_2/O
                         net (fo=42, routed)          5.479    10.411    LED_flow_i/led_pwm_controller_0/inst/led_out[17]_i_2_n_0
    SLICE_X22Y27         FDCE                                         f  LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_TEMP_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_TEMP_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.411ns  (logic 1.657ns (15.913%)  route 8.754ns (84.087%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  rst_n_IBUF_inst/O
                         net (fo=3, routed)           3.275     4.808    LED_flow_i/led_pwm_controller_0/inst/rst_n
    SLICE_X112Y78        LUT1 (Prop_lut1_I0_O)        0.124     4.932 f  LED_flow_i/led_pwm_controller_0/inst/led_out[17]_i_2/O
                         net (fo=42, routed)          5.479    10.411    LED_flow_i/led_pwm_controller_0/inst/led_out[17]_i_2_n_0
    SLICE_X22Y27         FDCE                                         f  LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_TEMP_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_TEMP_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.742ns  (logic 1.825ns (18.733%)  route 7.917ns (81.267%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F19                                               0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    F19                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SW_IBUF[12]_inst/O
                         net (fo=5, routed)           7.099     8.552    LED_flow_i/led_pwm_controller_0/inst/range_ctrl[12]
    SLICE_X20Y27         LUT6 (Prop_lut6_I2_O)        0.124     8.676 r  LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_TEMP[0]_i_3/O
                         net (fo=1, routed)           0.162     8.838    LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_TEMP[0]_i_3_n_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I4_O)        0.124     8.962 r  LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_TEMP[0]_i_2/O
                         net (fo=1, routed)           0.656     9.618    LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_TEMP[0]_i_2_n_0
    SLICE_X21Y27         LUT4 (Prop_lut4_I3_O)        0.124     9.742 r  LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_TEMP[0]_i_1/O
                         net (fo=1, routed)           0.000     9.742    LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_TEMP[0]_i_1_n_0
    SLICE_X21Y27         FDPE                                         r  LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_TEMP_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_TEMP_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.272ns  (logic 1.701ns (18.345%)  route 7.571ns (81.655%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F19                                               0.000     0.000 f  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    F19                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[12]_inst/O
                         net (fo=5, routed)           7.308     8.761    LED_flow_i/led_pwm_controller_0/inst/range_ctrl[12]
    SLICE_X21Y27         LUT6 (Prop_lut6_I2_O)        0.124     8.885 r  LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_TEMP[1]_i_2/O
                         net (fo=1, routed)           0.263     9.148    LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_TEMP[1]_i_2_n_0
    SLICE_X21Y27         LUT6 (Prop_lut6_I2_O)        0.124     9.272 r  LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_TEMP[1]_i_1/O
                         net (fo=1, routed)           0.000     9.272    LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_TEMP[1]_i_1_n_0
    SLICE_X21Y27         FDCE                                         r  LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_TEMP_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_flow_i/led_pwm_controller_0/inst/update_flag_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            LED_flow_i/led_pwm_controller_0/inst/update_flag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.308%)  route 0.133ns (41.692%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y74        FDPE                         0.000     0.000 r  LED_flow_i/led_pwm_controller_0/inst/update_flag_reg/C
    SLICE_X109Y74        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  LED_flow_i/led_pwm_controller_0/inst/update_flag_reg/Q
                         net (fo=4, routed)           0.133     0.274    LED_flow_i/led_pwm_controller_0/inst/update_flag
    SLICE_X109Y74        LUT6 (Prop_lut6_I5_O)        0.045     0.319 r  LED_flow_i/led_pwm_controller_0/inst/update_flag_i_1/O
                         net (fo=1, routed)           0.000     0.319    LED_flow_i/led_pwm_controller_0/inst/update_flag_i_1_n_0
    SLICE_X109Y74        FDPE                                         r  LED_flow_i/led_pwm_controller_0/inst/update_flag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_flow_i/led_pwm_controller_0/inst/COUNT_MAX_TEMP_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.644%)  route 0.154ns (45.356%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDPE                         0.000     0.000 r  LED_flow_i/led_pwm_controller_0/inst/COUNT_MAX_TEMP_reg[3]/C
    SLICE_X111Y71        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  LED_flow_i/led_pwm_controller_0/inst/COUNT_MAX_TEMP_reg[3]/Q
                         net (fo=8, routed)           0.154     0.295    LED_flow_i/led_pwm_controller_0/inst/COUNT_MAX_TEMP[3]
    SLICE_X110Y71        LUT4 (Prop_lut4_I2_O)        0.045     0.340 r  LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN[2]_i_1/O
                         net (fo=1, routed)           0.000     0.340    LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN[2]_i_1_n_0
    SLICE_X110Y71        FDCE                                         r  LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_flow_i/led_pwm_controller_0/inst/COUNT_MAX_TEMP_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.644%)  route 0.154ns (45.356%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDPE                         0.000     0.000 r  LED_flow_i/led_pwm_controller_0/inst/COUNT_MAX_TEMP_reg[3]/C
    SLICE_X111Y71        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  LED_flow_i/led_pwm_controller_0/inst/COUNT_MAX_TEMP_reg[3]/Q
                         net (fo=8, routed)           0.154     0.295    LED_flow_i/led_pwm_controller_0/inst/COUNT_MAX_TEMP[3]
    SLICE_X110Y71        LUT3 (Prop_lut3_I2_O)        0.045     0.340 r  LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN[3]_i_1/O
                         net (fo=1, routed)           0.000     0.340    LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN[3]_i_1_n_0
    SLICE_X110Y71        FDCE                                         r  LED_flow_i/led_pwm_controller_0/inst/COUNT_MIN_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_flow_i/led_pwm_controller_0/inst/COUNT_MAX_TEMP_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            LED_flow_i/led_pwm_controller_0/inst/COUNT_MAX_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.209ns (60.719%)  route 0.135ns (39.281%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDPE                         0.000     0.000 r  LED_flow_i/led_pwm_controller_0/inst/COUNT_MAX_TEMP_reg[1]/C
    SLICE_X112Y71        FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  LED_flow_i/led_pwm_controller_0/inst/COUNT_MAX_TEMP_reg[1]/Q
                         net (fo=2, routed)           0.135     0.299    LED_flow_i/led_pwm_controller_0/inst/COUNT_MAX_TEMP[1]
    SLICE_X111Y71        LUT4 (Prop_lut4_I3_O)        0.045     0.344 r  LED_flow_i/led_pwm_controller_0/inst/COUNT_MAX[1]_i_1/O
                         net (fo=1, routed)           0.000     0.344    LED_flow_i/led_pwm_controller_0/inst/p_0_in[1]
    SLICE_X111Y71        FDPE                                         r  LED_flow_i/led_pwm_controller_0/inst/COUNT_MAX_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_flow_i/led_pwm_controller_0/inst/direction_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_flow_i/led_pwm_controller_0/inst/direction2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.141ns (40.376%)  route 0.208ns (59.624%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDCE                         0.000     0.000 r  LED_flow_i/led_pwm_controller_0/inst/direction_reg/C
    SLICE_X110Y75        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  LED_flow_i/led_pwm_controller_0/inst/direction_reg/Q
                         net (fo=9, routed)           0.208     0.349    LED_flow_i/led_pwm_controller_0/inst/direction_reg_n_0
    SLICE_X109Y74        FDCE                                         r  LED_flow_i/led_pwm_controller_0/inst/direction2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_flow_i/led_pwm_controller_0/inst/led_pos_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_flow_i/led_pwm_controller_0/inst/last_led_pos_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.141ns (39.352%)  route 0.217ns (60.648%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y73        FDCE                         0.000     0.000 r  LED_flow_i/led_pwm_controller_0/inst/led_pos_reg[2]/C
    SLICE_X109Y73        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  LED_flow_i/led_pwm_controller_0/inst/led_pos_reg[2]/Q
                         net (fo=35, routed)          0.217     0.358    LED_flow_i/led_pwm_controller_0/inst/led_pos_reg_n_0_[2]
    SLICE_X111Y74        FDRE                                         r  LED_flow_i/led_pwm_controller_0/inst/last_led_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_flow_i/clk_divider_0/inst/clk_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_flow_i/clk_divider_0/inst/clk_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDCE                         0.000     0.000 r  LED_flow_i/clk_divider_0/inst/clk_out_reg/C
    SLICE_X110Y101       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  LED_flow_i/clk_divider_0/inst/clk_out_reg/Q
                         net (fo=7, routed)           0.185     0.326    LED_flow_i/clk_divider_0/inst/clk_out
    SLICE_X110Y101       LUT2 (Prop_lut2_I1_O)        0.045     0.371 r  LED_flow_i/clk_divider_0/inst/clk_out_i_1/O
                         net (fo=1, routed)           0.000     0.371    LED_flow_i/clk_divider_0/inst/clk_out_i_1_n_0
    SLICE_X110Y101       FDCE                                         r  LED_flow_i/clk_divider_0/inst/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_flow_i/pwm_generator_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_flow_i/pwm_generator_0/inst/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDCE                         0.000     0.000 r  LED_flow_i/pwm_generator_0/inst/counter_reg[0]/C
    SLICE_X110Y76        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  LED_flow_i/pwm_generator_0/inst/counter_reg[0]/Q
                         net (fo=4, routed)           0.185     0.326    LED_flow_i/pwm_generator_0/inst/counter_reg[0]
    SLICE_X110Y76        LUT3 (Prop_lut3_I1_O)        0.045     0.371 r  LED_flow_i/pwm_generator_0/inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.371    LED_flow_i/pwm_generator_0/inst/counter[1]_i_1_n_0
    SLICE_X110Y76        FDCE                                         r  LED_flow_i/pwm_generator_0/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_flow_i/led_pwm_controller_0/inst/direction2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_flow_i/led_pwm_controller_0/inst/led_out_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.186ns (49.411%)  route 0.190ns (50.589%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y74        FDCE                         0.000     0.000 r  LED_flow_i/led_pwm_controller_0/inst/direction2_reg/C
    SLICE_X109Y74        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  LED_flow_i/led_pwm_controller_0/inst/direction2_reg/Q
                         net (fo=23, routed)          0.190     0.331    LED_flow_i/led_pwm_controller_0/inst/direction2
    SLICE_X110Y73        LUT6 (Prop_lut6_I3_O)        0.045     0.376 r  LED_flow_i/led_pwm_controller_0/inst/led_out[16]_i_1/O
                         net (fo=1, routed)           0.000     0.376    LED_flow_i/led_pwm_controller_0/inst/led_out[16]_i_1_n_0
    SLICE_X110Y73        FDCE                                         r  LED_flow_i/led_pwm_controller_0/inst/led_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_flow_i/led_pwm_controller_0/inst/COUNT_MAX_TEMP_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            LED_flow_i/led_pwm_controller_0/inst/COUNT_MAX_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.309%)  route 0.191ns (50.691%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDPE                         0.000     0.000 r  LED_flow_i/led_pwm_controller_0/inst/COUNT_MAX_TEMP_reg[3]/C
    SLICE_X111Y71        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  LED_flow_i/led_pwm_controller_0/inst/COUNT_MAX_TEMP_reg[3]/Q
                         net (fo=8, routed)           0.191     0.332    LED_flow_i/led_pwm_controller_0/inst/COUNT_MAX_TEMP[3]
    SLICE_X110Y71        LUT4 (Prop_lut4_I2_O)        0.045     0.377 r  LED_flow_i/led_pwm_controller_0/inst/COUNT_MAX[0]_i_1/O
                         net (fo=1, routed)           0.000     0.377    LED_flow_i/led_pwm_controller_0/inst/COUNT_MAX[0]_i_1_n_0
    SLICE_X110Y71        FDCE                                         r  LED_flow_i/led_pwm_controller_0/inst/COUNT_MAX_reg[0]/D
  -------------------------------------------------------------------    -------------------





