
---------- Begin Simulation Statistics ----------
final_tick                               945834457500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62670                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702772                       # Number of bytes of host memory used
host_op_rate                                    62876                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17644.59                       # Real time elapsed on the host
host_tick_rate                               53604774                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105787466                       # Number of instructions simulated
sim_ops                                    1109412828                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.945834                       # Number of seconds simulated
sim_ticks                                945834457500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.121256                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              139404468                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           160012004                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10996703                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        220040066                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18868970                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       19017189                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          148219                       # Number of indirect misses.
system.cpu0.branchPred.lookups              280525290                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1860147                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811475                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7607412                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260677353                       # Number of branches committed
system.cpu0.commit.bw_lim_events             28677958                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441389                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       55079362                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050721417                       # Number of instructions committed
system.cpu0.commit.committedOps            1052535409                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1744713031                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.603271                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.369743                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1239562230     71.05%     71.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    300828399     17.24%     88.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     69556484      3.99%     92.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     68099271      3.90%     96.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     22772070      1.31%     97.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7299732      0.42%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4132584      0.24%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3784303      0.22%     98.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     28677958      1.64%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1744713031                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20856770                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015913346                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326213867                       # Number of loads committed
system.cpu0.commit.membars                    3625353                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625359      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583891829     55.47%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8031605      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328025334     31.17%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127150195     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052535409                       # Class of committed instruction
system.cpu0.commit.refs                     455175557                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050721417                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052535409                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.795650                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.795650                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            360275391                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3397150                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           137922599                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1126328558                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               621303082                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                762439941                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7615757                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12833868                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5366552                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  280525290                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                185919227                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1134736773                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4198518                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           81                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1147961494                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  10                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           15                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               22010100                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.148683                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         611258794                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         158273438                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.608440                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1757000723                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.654397                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.922023                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               958237411     54.54%     54.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               586315169     33.37%     87.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               109196104      6.21%     94.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                79302665      4.51%     98.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                18704727      1.06%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2977024      0.17%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  341409      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     687      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1925527      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1757000723                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       53                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      27                       # number of floating regfile writes
system.cpu0.idleCycles                      129727695                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7755719                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               267719378                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.582218                       # Inst execution rate
system.cpu0.iew.exec_refs                   482894045                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 133280958                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              294969472                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            349510184                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816628                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3715482                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           134432849                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1107596625                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            349613087                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6680648                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1098486462                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1626343                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4525127                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7615757                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8165189                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       105919                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        17413321                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        50956                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8442                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4337627                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     23296317                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5471159                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8442                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1189911                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6565808                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                498821322                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1088778685                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.837089                       # average fanout of values written-back
system.cpu0.iew.wb_producers                417557738                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.577072                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1088890141                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1342908317                       # number of integer regfile reads
system.cpu0.int_regfile_writes              695756348                       # number of integer regfile writes
system.cpu0.ipc                              0.556901                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.556901                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626836      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            605756755     54.81%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8140591      0.74%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811525      0.16%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              3      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           353954506     32.03%     88.07% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          131876841     11.93%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             11      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1105167110                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     60                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                116                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           55                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                62                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2188265                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001980                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 358927     16.40%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    19      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1609062     73.53%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               220253     10.07%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1103728479                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3969643595                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1088778630                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1162665433                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1102153516                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1105167110                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5443109                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       55061213                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           120503                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1720                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     18537869                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1757000723                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.629008                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.858877                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          990073666     56.35%     56.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          513353422     29.22%     85.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          183316968     10.43%     96.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           59353926      3.38%     99.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8950814      0.51%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             899103      0.05%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             709294      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             184801      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             158729      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1757000723                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.585758                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17394350                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4263485                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           349510184                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          134432849                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1503                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1886728418                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4941391                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              317877127                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670597193                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12287425                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               629067743                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              12081758                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                55042                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1372301448                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1121282586                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          719186419                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                758946857                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              18632147                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7615757                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             43368324                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                48589222                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               53                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1372301395                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        124915                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4664                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 25125191                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4651                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2823630825                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2227532607                       # The number of ROB writes
system.cpu0.timesIdled                       19893102                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1467                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.973718                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9593527                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10101244                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1926279                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18698820                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            324268                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         467977                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          143709                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20382146                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4865                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811197                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1131106                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12200312                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1112926                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434248                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       21029564                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55066049                       # Number of instructions committed
system.cpu1.commit.committedOps              56877419                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    349162716                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.162897                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.786647                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    325153587     93.12%     93.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11985945      3.43%     96.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4069776      1.17%     97.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3749513      1.07%     98.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       911212      0.26%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       323849      0.09%     99.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1655474      0.47%     99.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       200434      0.06%     99.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1112926      0.32%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    349162716                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502116                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52963469                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16124206                       # Number of loads committed
system.cpu1.commit.membars                    3622511                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622511      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32004056     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17935403     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3315308      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56877419                       # Class of committed instruction
system.cpu1.commit.refs                      21250723                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55066049                       # Number of Instructions Simulated
system.cpu1.committedOps                     56877419                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.413596                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.413596                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            302688509                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               801403                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8453833                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              84968936                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                14296710                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 30128905                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1131622                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1173234                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4353357                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20382146                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14527829                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    334558414                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               126250                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      98428766                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3853590                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.057712                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          16113893                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9917795                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.278700                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         352599103                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.289806                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.774169                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               292830830     83.05%     83.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                34353190      9.74%     92.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                15080789      4.28%     97.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6071058      1.72%     98.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2733376      0.78%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  662937      0.19%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  863075      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      18      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3830      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           352599103                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         572307                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1179090                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14674694                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.180311                       # Inst execution rate
system.cpu1.iew.exec_refs                    22349726                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5213136                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              260450478                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22224784                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2712021                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2218402                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7101033                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           77897236                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17136590                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           737582                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             63680662                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1721269                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2319513                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1131622                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5755389                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20774                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          314256                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        10406                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          571                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3197                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6100578                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1974516                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           571                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       199728                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        979362                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36481257                       # num instructions consuming a value
system.cpu1.iew.wb_count                     63320819                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.843043                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30755278                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.179292                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      63336230                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                79577711                       # number of integer regfile reads
system.cpu1.int_regfile_writes               41913167                       # number of integer regfile writes
system.cpu1.ipc                              0.155919                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.155919                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622612      5.62%      5.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38340041     59.52%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19039678     29.56%     94.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3415769      5.30%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              64418244                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1856887                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028825                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 264525     14.25%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1437546     77.42%     91.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               154812      8.34%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              62652503                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         483400996                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     63320807                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         98917501                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  69762257                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 64418244                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8134979                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       21019816                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           108546                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2700731                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14416576                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    352599103                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.182695                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.613627                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          311203357     88.26%     88.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           28750986      8.15%     96.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6703601      1.90%     98.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2896520      0.82%     99.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2286287      0.65%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             276951      0.08%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             373516      0.11%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              63583      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              44302      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      352599103                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.182399                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16176929                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2010527                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22224784                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7101033                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       353171410                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1538477868                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              279638076                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37988448                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10855317                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                16582171                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2459270                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                31673                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            101353089                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              82266443                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55432385                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 30177701                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10292414                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1131622                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             25046225                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                17443937                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       101353077                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23308                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               627                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 21838091                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           627                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   425956565                       # The number of ROB reads
system.cpu1.rob.rob_writes                  159254685                       # The number of ROB writes
system.cpu1.timesIdled                          24238                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         11757005                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              8076222                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            20848371                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             250286                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1697062                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12826417                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      25601214                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       340378                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        90215                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     44317922                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3654288                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     88616417                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3744503                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 945834457500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10419841                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2759788                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10014867                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              332                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            256                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2405174                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2405168                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10419841                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           955                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     38426222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               38426222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    997427008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               997427008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              531                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12826558                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12826558    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12826558                       # Request fanout histogram
system.membus.respLayer1.occupancy        65869146431                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         39305786584                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   945834457500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 945834457500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 945834457500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 945834457500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 945834457500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   945834457500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 945834457500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 945834457500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 945834457500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 945834457500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    411783083.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   503952315.504395                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      2307000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1155207000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   943363759000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2470698500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 945834457500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    161254247                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       161254247                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    161254247                       # number of overall hits
system.cpu0.icache.overall_hits::total      161254247                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     24664980                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      24664980                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     24664980                       # number of overall misses
system.cpu0.icache.overall_misses::total     24664980                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 320145178496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 320145178496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 320145178496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 320145178496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    185919227                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    185919227                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    185919227                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    185919227                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.132665                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.132665                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.132665                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.132665                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12979.746122                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12979.746122                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12979.746122                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12979.746122                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2768                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               75                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    36.906667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     22872690                       # number of writebacks
system.cpu0.icache.writebacks::total         22872690                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1792254                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1792254                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1792254                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1792254                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     22872726                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     22872726                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     22872726                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     22872726                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 280927798997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 280927798997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 280927798997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 280927798997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.123025                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.123025                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.123025                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.123025                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12282.217651                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12282.217651                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12282.217651                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12282.217651                       # average overall mshr miss latency
system.cpu0.icache.replacements              22872690                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    161254247                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      161254247                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     24664980                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     24664980                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 320145178496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 320145178496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    185919227                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    185919227                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.132665                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.132665                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12979.746122                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12979.746122                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1792254                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1792254                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     22872726                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     22872726                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 280927798997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 280927798997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.123025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.123025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12282.217651                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12282.217651                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 945834457500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999948                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          184125553                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         22872693                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.050016                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999948                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        394711179                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       394711179                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 945834457500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    427836790                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       427836790                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    427836790                       # number of overall hits
system.cpu0.dcache.overall_hits::total      427836790                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     26754693                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      26754693                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     26754693                       # number of overall misses
system.cpu0.dcache.overall_misses::total     26754693                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 955367158148                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 955367158148                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 955367158148                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 955367158148                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    454591483                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    454591483                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    454591483                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    454591483                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.058854                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.058854                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.058854                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.058854                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 35708.395463                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35708.395463                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 35708.395463                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35708.395463                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      6267992                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       564948                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           120992                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5089                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.805012                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   111.013559                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19680000                       # number of writebacks
system.cpu0.dcache.writebacks::total         19680000                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7825658                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7825658                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7825658                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7825658                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     18929035                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     18929035                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     18929035                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     18929035                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 407890180070                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 407890180070                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 407890180070                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 407890180070                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041640                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041640                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041640                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041640                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21548.387441                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21548.387441                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21548.387441                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21548.387441                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19680000                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    306708887                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      306708887                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     20735470                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     20735470                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 610214048500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 610214048500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    327444357                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    327444357                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.063325                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.063325                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 29428.513002                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29428.513002                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4107087                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4107087                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     16628383                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     16628383                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 302828392500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 302828392500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050782                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050782                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18211.535812                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18211.535812                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    121127903                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     121127903                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6019223                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6019223                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 345153109648                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 345153109648                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127147126                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127147126                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.047341                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.047341                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 57341.804689                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 57341.804689                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3718571                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3718571                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2300652                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2300652                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 105061787570                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 105061787570                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018094                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018094                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45666.092729                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45666.092729                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2428                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2428                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          717                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          717                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6003000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6003000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.227981                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.227981                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8372.384937                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8372.384937                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          705                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          705                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       868500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       868500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003816                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003816                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        72375                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        72375                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2947                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2947                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          141                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          141                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       644000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       644000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.045661                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.045661                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4567.375887                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4567.375887                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       503000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       503000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.045661                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.045661                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3567.375887                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3567.375887                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1050954                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1050954                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       760521                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       760521                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65408076500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65408076500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811475                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811475                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419835                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419835                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86004.300341                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86004.300341                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       760521                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       760521                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64647555500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64647555500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419835                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419835                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85004.300341                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85004.300341                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 945834457500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.986436                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          448582765                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19689329                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.783040                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.986436                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999576                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999576                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        932507743                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       932507743                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 945834457500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            22828245                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            17642085                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               27413                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              273831                       # number of demand (read+write) hits
system.l2.demand_hits::total                 40771574                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           22828245                       # number of overall hits
system.l2.overall_hits::.cpu0.data           17642085                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              27413                       # number of overall hits
system.l2.overall_hits::.cpu1.data             273831                       # number of overall hits
system.l2.overall_hits::total                40771574                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             44473                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2036578                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2666                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1435955                       # number of demand (read+write) misses
system.l2.demand_misses::total                3519672                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            44473                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2036578                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2666                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1435955                       # number of overall misses
system.l2.overall_misses::total               3519672                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4145110989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 221186871243                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    277190483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 160628802615                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     386237975330                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4145110989                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 221186871243                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    277190483                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 160628802615                       # number of overall miss cycles
system.l2.overall_miss_latency::total    386237975330                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        22872718                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19678663                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           30079                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1709786                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             44291246                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       22872718                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19678663                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          30079                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1709786                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            44291246                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001944                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.103492                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.088633                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.839845                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.079467                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001944                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.103492                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.088633                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.839845                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.079467                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 93205.112967                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108607.120004                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 103972.424231                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111862.003068                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109736.923023                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 93205.112967                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108607.120004                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 103972.424231                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111862.003068                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109736.923023                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1069994                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     31314                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      34.169828                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8991085                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2759788                       # number of writebacks
system.l2.writebacks::total                   2759788                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            111                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         140142                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             87                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          53954                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              194294                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           111                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        140142                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            87                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         53954                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             194294                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        44362                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1896436                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2579                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1382001                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3325378                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        44362                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1896436                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2579                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1382001                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9606069                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12931447                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3694966490                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 191377908857                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    245955983                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 141669043970                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 336987875300                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3694966490                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 191377908857                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    245955983                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 141669043970                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 911222169746                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1248210045046                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001940                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.096370                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.085741                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.808289                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.075080                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001940                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.096370                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.085741                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.808289                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.291964                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 83291.251296                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100914.509563                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 95368.740985                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102510.087887                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101338.216377                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 83291.251296                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100914.509563                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 95368.740985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102510.087887                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94859.007337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96525.164202                       # average overall mshr miss latency
system.l2.replacements                       16382158                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4547247                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4547247                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4547247                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4547247                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     39583674                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         39583674                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     39583674                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     39583674                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9606069                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9606069                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 911222169746                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 911222169746                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94859.007337                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94859.007337                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 46                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       177000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        89500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       266500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.901961                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6807.692308                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         4475                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5793.478261                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            46                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       515500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       399500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       915000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.901961                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19826.923077                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19975                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19891.304348                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.777778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       242000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       281000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20071.428571                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1654905                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           120213                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1775118                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1395842                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1094731                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2490573                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 146104985257                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 115918760896                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  262023746153                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3050747                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1214944                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4265691                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.457541                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.901055                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.583862                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 104671.578343                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 105887.894739                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105206.210038                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        63500                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        23597                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            87097                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1332342                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1071134                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2403476                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 127474898448                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 102810593485                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 230285491933                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.436726                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.881632                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.563444                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 95677.309916                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 95982.942830                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95813.518393                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      22828245                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         27413                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           22855658                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        44473                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            47139                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4145110989                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    277190483                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4422301472                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     22872718                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        30079                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       22902797                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001944                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.088633                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002058                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 93205.112967                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 103972.424231                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93814.070557                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          111                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           87                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           198                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        44362                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2579                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        46941                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3694966490                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    245955983                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3940922473                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001940                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.085741                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002050                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 83291.251296                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 95368.740985                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83954.804393                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     15987180                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       153618                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16140798                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       640736                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       341224                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          981960                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  75081885986                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  44710041719                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 119791927705                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     16627916                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       494842                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17122758                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.038534                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.689562                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.057348                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 117180.689061                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 131028.420390                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 121992.675572                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        76642                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        30357                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       106999                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       564094                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       310867                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       874961                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  63903010409                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  38858450485                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 102761460894                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.033925                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.628215                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.051099                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 113284.329223                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 125000.242821                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 117446.904369                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          126                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           34                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               160                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          721                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          402                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1123                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      9693955                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      3950970                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     13644925                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          847                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          436                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1283                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.851240                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.922018                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.875292                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 13445.152566                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  9828.283582                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 12150.422974                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          125                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           44                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          169                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          596                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          358                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          954                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     12058468                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      7358476                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     19416944                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.703660                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.821101                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.743570                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20232.328859                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20554.402235                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20353.190776                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 945834457500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 945834457500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999919                       # Cycle average of tags in use
system.l2.tags.total_refs                    97727459                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16382486                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.965362                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.425223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.059251                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.869440                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.021934                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.166729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.457342                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.444144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.047801                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.169835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000343                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.319646                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            56                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.875000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.125000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 723770734                       # Number of tag accesses
system.l2.tags.data_accesses                723770734                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 945834457500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2839104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     121549248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        165056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      88504384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    607742784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          820800576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2839104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       165056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3004160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    176626432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       176626432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          44361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1899207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1382881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      9495981                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12825009                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2759788                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2759788                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3001692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        128510065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           174508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         93572806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    642546673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             867805745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3001692                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       174508                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3176201                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      186741380                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            186741380                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      186741380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3001692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       128510065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          174508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        93572806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    642546673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1054547125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2738363.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     44361.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1865548.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2579.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1358723.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   9485743.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009480543750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       168079                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       168079                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            21311015                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2578799                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12825009                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2759788                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12825009                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2759788                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  68055                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 21425                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            675076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            668461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            770857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1411243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            751762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            834964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            822126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            811795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            824252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            810234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           870803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           684500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           757982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           713787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           646606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           702506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            141967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            135565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            133599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            123547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            175300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            209590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            212915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            210278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            222004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            211619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           194890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           150126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           181884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           159985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           126722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           148347                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.12                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 570427906921                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                63784770000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            809620794421                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44715.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63465.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 10535697                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1615290                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12825009                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2759788                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1743116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1943154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1406426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1074553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  707883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  677713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  645655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  604923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  548172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  485431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 519864                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1050638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 467967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 238985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 206917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 182961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 152685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  89152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   7998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  66196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 120349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 146767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 157978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 162833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 165707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 167724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 170251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 174520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 181139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 172955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 170549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 165956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 162851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 162180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 161811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3344294                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    296.533776                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   181.018187                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   313.460312                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1034429     30.93%     30.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1107106     33.10%     64.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       266198      7.96%     72.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       180317      5.39%     77.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       175240      5.24%     82.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       126858      3.79%     86.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        77349      2.31%     88.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        41429      1.24%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       335368     10.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3344294                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       168079                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      75.898458                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     52.009792                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    801.652833                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       168078    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::311296-327679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        168079                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       168079                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.291970                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.272148                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.847755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           146455     87.13%     87.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3611      2.15%     89.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12193      7.25%     96.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3640      2.17%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1357      0.81%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              466      0.28%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              205      0.12%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               91      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               40      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               10      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        168079                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              816445056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4355520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               175253632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               820800576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            176626432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       863.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       185.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    867.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    186.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  945834419500                       # Total gap between requests
system.mem_ctrls.avgGap                      60689.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2839104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    119395072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       165056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     86958272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    607087552                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    175253632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3001692.291380703915                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 126232525.209095597267                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 174508.338844273938                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 91938151.872628301382                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 641853917.655563950539                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 185289963.386642634869                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        44361                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1899207                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2579                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1382881                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      9495981                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2759788                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1852144216                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 112739085973                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    137669146                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  84320594404                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 610571300682                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 22721407982738                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     41751.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59361.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     53380.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60974.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64297.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8233026.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11986282140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6370841070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         42916183800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7284911940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     74662779360.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     196374465990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     197832460320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       537427924620                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        568.205060                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 511907453572                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  31583240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 402343763928                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11892055560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6320754660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         48168467760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7009212420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     74662779360.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     306613381980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     104999688960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       559666340700                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        591.717014                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 269399374159                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  31583240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 644851843341                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9046265929.411764                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   41378898130.784698                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     95.29%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        47500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 306261367000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   176901853500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 768932604000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 945834457500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14494998                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14494998                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14494998                       # number of overall hits
system.cpu1.icache.overall_hits::total       14494998                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        32831                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         32831                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        32831                       # number of overall misses
system.cpu1.icache.overall_misses::total        32831                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    745669500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    745669500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    745669500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    745669500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14527829                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14527829                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14527829                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14527829                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002260                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002260                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002260                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002260                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22712.360269                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22712.360269                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22712.360269                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22712.360269                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          287                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    71.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        30047                       # number of writebacks
system.cpu1.icache.writebacks::total            30047                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2752                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2752                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2752                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2752                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        30079                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        30079                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        30079                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        30079                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    652277000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    652277000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    652277000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    652277000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002070                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002070                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002070                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002070                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 21685.461618                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21685.461618                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 21685.461618                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21685.461618                       # average overall mshr miss latency
system.cpu1.icache.replacements                 30047                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14494998                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14494998                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        32831                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        32831                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    745669500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    745669500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14527829                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14527829                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002260                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002260                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22712.360269                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22712.360269                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2752                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2752                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        30079                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        30079                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    652277000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    652277000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002070                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002070                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 21685.461618                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21685.461618                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 945834457500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989261                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14435591                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            30047                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           480.433687                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        316205000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989261                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999664                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999664                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29085737                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29085737                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 945834457500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16249166                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16249166                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16249166                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16249166                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3801147                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3801147                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3801147                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3801147                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 432409830131                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 432409830131                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 432409830131                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 432409830131                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20050313                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20050313                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20050313                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20050313                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.189580                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.189580                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.189580                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.189580                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 113757.723690                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 113757.723690                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 113757.723690                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 113757.723690                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1405076                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       271662                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            21914                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2014                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.117733                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   134.886792                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1709745                       # number of writebacks
system.cpu1.dcache.writebacks::total          1709745                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2789991                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2789991                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2789991                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2789991                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1011156                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1011156                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1011156                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1011156                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 104630185532                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 104630185532                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 104630185532                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 104630185532                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050431                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050431                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050431                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050431                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 103475.809402                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 103475.809402                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 103475.809402                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 103475.809402                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1709745                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14529333                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14529333                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2206099                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2206099                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 231564672500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 231564672500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16735432                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16735432                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.131822                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.131822                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 104965.675838                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104965.675838                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1711030                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1711030                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       495069                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       495069                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  47443715000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  47443715000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029582                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029582                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 95832.530415                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95832.530415                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1719833                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1719833                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1595048                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1595048                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 200845157631                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 200845157631                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3314881                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3314881                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.481178                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.481178                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 125917.939542                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 125917.939542                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1078961                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1078961                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       516087                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       516087                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  57186470532                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  57186470532                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.155688                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.155688                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 110807.810567                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 110807.810567                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          301                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          301                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          165                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          165                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6215000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6215000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.354077                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.354077                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 37666.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 37666.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          120                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          120                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2745000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2745000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.096567                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.096567                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        61000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        61000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          318                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          318                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          120                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          120                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       844500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       844500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          438                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          438                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.273973                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.273973                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7037.500000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7037.500000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          119                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          119                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       725500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       725500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.271689                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.271689                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6096.638655                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6096.638655                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1102691                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1102691                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       708506                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       708506                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  63085423500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  63085423500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811197                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811197                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.391181                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.391181                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89040.069527                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89040.069527                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       708506                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       708506                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  62376917500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  62376917500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.391181                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.391181                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88040.069527                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88040.069527                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 945834457500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.427973                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19068138                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1719553                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.089009                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        316216500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.427973                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.919624                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.919624                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45444408                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45444408                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 945834457500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          40026297                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7307035                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     39745229                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13622370                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         16273862                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             334                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           260                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            594                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4284166                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4284165                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      22902805                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17123493                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1283                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1283                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     68618133                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     59049252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        90205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5139829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             132897419                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2927706048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2518954560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3848064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    218849792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5669358464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        32675769                       # Total snoops (count)
system.tol2bus.snoopTraffic                 177856768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         76974421                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.054498                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.232107                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               72869721     94.67%     94.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4014459      5.22%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  90226      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     15      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           76974421                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        88606234324                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29537265666                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       34348246026                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2579731139                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          45230775                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             9000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1023352019500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 468796                       # Simulator instruction rate (inst/s)
host_mem_usage                                 708284                       # Number of bytes of host memory used
host_op_rate                                   470334                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2610.20                       # Real time elapsed on the host
host_tick_rate                               29697946                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1223651985                       # Number of instructions simulated
sim_ops                                    1227664598                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.077518                       # Number of seconds simulated
sim_ticks                                 77517562000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.253765                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               13214951                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14170957                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2432828                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         23689502                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             32243                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          49954                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17711                       # Number of indirect misses.
system.cpu0.branchPred.lookups               25783894                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10471                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4979                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1765184                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  12668854                       # Number of branches committed
system.cpu0.commit.bw_lim_events              3189417                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         513438                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       36907002                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            60393688                       # Number of instructions committed
system.cpu0.commit.committedOps              60646139                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    137232596                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.441922                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.453994                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    115448425     84.13%     84.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12069439      8.79%     92.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2406096      1.75%     94.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1855644      1.35%     96.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       637838      0.46%     96.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       390498      0.28%     96.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       468275      0.34%     97.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       766964      0.56%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3189417      2.32%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    137232596                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3067                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               65362                       # Number of function calls committed.
system.cpu0.commit.int_insts                 59389059                       # Number of committed integer instructions.
system.cpu0.commit.loads                     14225116                       # Number of loads committed
system.cpu0.commit.membars                     379713                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       380352      0.63%      0.63% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        43719727     72.09%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6311      0.01%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1778      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           426      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1279      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           213      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          295      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       14229551     23.46%     96.20% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2305353      3.80%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          544      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          294      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         60646139                       # Class of committed instruction
system.cpu0.commit.refs                      16535742                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   60393688                       # Number of Instructions Simulated
system.cpu0.committedOps                     60646139                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.528132                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.528132                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             73135047                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               671233                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            11604105                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             105818899                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12469122                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 54649420                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1766889                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2024311                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1849651                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   25783894                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  8283980                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    129853431                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               115444                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          644                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     120271703                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 248                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           42                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                4869080                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.168872                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          11581224                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          13247194                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.787721                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         143870129                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.844799                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.049481                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                69248686     48.13%     48.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                42365700     29.45%     77.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                21885517     15.21%     92.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8367525      5.82%     98.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  723722      0.50%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  689329      0.48%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  361309      0.25%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   34083      0.02%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  194258      0.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           143870129                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2703                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2114                       # number of floating regfile writes
system.cpu0.idleCycles                        8813073                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1951410                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                17778403                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.566269                       # Inst execution rate
system.cpu0.iew.exec_refs                    24292661                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2410106                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               30396058                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             23088807                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            229518                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1011874                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2596890                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           97509687                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             21882555                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1997429                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             86459696                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                286184                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5766140                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1766889                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6265252                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       246995                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           45402                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          242                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          370                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      8863691                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       286264                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           370                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       517304                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1434106                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 64182878                       # num instructions consuming a value
system.cpu0.iew.wb_count                     83560275                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.809932                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 51983792                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.547279                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      83778882                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               111554897                       # number of integer regfile reads
system.cpu0.int_regfile_writes               63387523                       # number of integer regfile writes
system.cpu0.ipc                              0.395549                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.395549                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           381823      0.43%      0.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             63104188     71.34%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6653      0.01%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1834      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 22      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                426      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1294      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             11      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                213      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               298      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            22549075     25.49%     97.27% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2410117      2.72%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            860      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           311      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              88457125                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3459                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6898                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3292                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3791                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     726601                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.008214                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 482937     66.47%     66.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    33      0.00%     66.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     43      0.01%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  17      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     66.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                224709     30.93%     97.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                18855      2.59%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                7      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              88798444                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         321701538                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     83556983                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        134369808                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  96777829                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 88457125                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             731858                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       36863550                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           197456                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        218420                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15912512                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    143870129                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.614840                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.153725                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           97237584     67.59%     67.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           25009197     17.38%     84.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11199022      7.78%     92.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            4747145      3.30%     96.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3585130      2.49%     98.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             793093      0.55%     99.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             687720      0.48%     99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             513760      0.36%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              97478      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      143870129                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.579351                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           460798                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           35093                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            23088807                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2596890                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   4732                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2229                       # number of misc regfile writes
system.cpu0.numCycles                       152683202                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2351923                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               44089623                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             45453029                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               1259729                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15015395                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              12316588                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               332042                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            131914813                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             102102406                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           77601520                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 53314234                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1018359                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1766889                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             15225277                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                32148495                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2781                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       131912032                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      14458711                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            225078                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  5802662                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        225074                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   231580083                       # The number of ROB reads
system.cpu0.rob.rob_writes                  201768521                       # The number of ROB writes
system.cpu0.timesIdled                         104070                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1388                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.295737                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12698772                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13051725                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2345409                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22242198                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             13468                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          17263                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3795                       # Number of indirect misses.
system.cpu1.branchPred.lookups               24230244                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1452                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4333                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1717165                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12015259                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2996441                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         275992                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       37045635                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57470831                       # Number of instructions committed
system.cpu1.commit.committedOps              57605631                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    125013538                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.460795                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.479217                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    104217651     83.37%     83.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11622709      9.30%     92.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2235292      1.79%     94.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1707896      1.37%     95.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       668461      0.53%     96.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       376380      0.30%     96.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       459578      0.37%     97.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       729130      0.58%     97.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2996441      2.40%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    125013538                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               22063                       # Number of function calls committed.
system.cpu1.commit.int_insts                 56537000                       # Number of committed integer instructions.
system.cpu1.commit.loads                     13505189                       # Number of loads committed
system.cpu1.commit.membars                     203241                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       203241      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        41961076     72.84%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            265      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             318      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       13509522     23.45%     96.65% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1931209      3.35%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         57605631                       # Class of committed instruction
system.cpu1.commit.refs                      15440731                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57470831                       # Number of Instructions Simulated
system.cpu1.committedOps                     57605631                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.324678                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.324678                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             63849269                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               631172                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11389532                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             102862325                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10330076                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 53963051                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1717929                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1981170                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1753181                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   24230244                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7607620                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    120246109                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                82447                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     115373484                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4692346                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.181363                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           9021204                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          12712240                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.863566                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         131613506                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.879932                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.011193                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                59113754     44.91%     44.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                41628454     31.63%     76.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                21185325     16.10%     92.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 8145648      6.19%     98.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  701028      0.53%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  633086      0.48%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  112892      0.09%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   18583      0.01%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   74736      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           131613506                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1987665                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1908195                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17166693                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.624770                       # Inst execution rate
system.cpu1.iew.exec_refs                    23063225                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2066900                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               30607282                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22274793                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             99477                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1022670                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2275354                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           94613262                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             20996325                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2020619                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             83470004                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                282717                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4814550                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1717929                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5312188                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       211543                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           40201                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           86                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          109                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8769604                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       339812                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           109                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       528722                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1379473                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 62212834                       # num instructions consuming a value
system.cpu1.iew.wb_count                     80702195                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.809122                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 50337768                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.604053                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      80953334                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               107700117                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61612141                       # number of integer regfile writes
system.cpu1.ipc                              0.430167                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.430167                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           203921      0.24%      0.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             61555675     72.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 297      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  318      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     72.24% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            21663715     25.34%     97.58% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2066697      2.42%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              85490623                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     663834                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007765                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 471469     71.02%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     71.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                190815     28.74%     99.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1550      0.23%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              85950536                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         303453810                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     80702195                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        131621001                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  94273733                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 85490623                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             339529                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       37007631                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           195224                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         63537                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     16129511                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    131613506                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.649558                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.174401                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           86789318     65.94%     65.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23533013     17.88%     83.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11188441      8.50%     92.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4663012      3.54%     95.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3491739      2.65%     98.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             727082      0.55%     99.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             643366      0.49%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             491150      0.37%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              86385      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      131613506                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.639894                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           324818                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           35197                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22274793                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2275354                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    680                       # number of misc regfile reads
system.cpu1.numCycles                       133601171                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    21356811                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               43273137                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             43536351                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               1208805                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                12821317                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              11847243                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               328827                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            128487263                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              99312347                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           75902561                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52582715                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                410928                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1717929                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             14025723                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                32366210                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       128487263                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       7192685                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             93947                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  5251642                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         94002                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   216665399                       # The number of ROB reads
system.cpu1.rob.rob_writes                  195925224                       # The number of ROB writes
system.cpu1.timesIdled                          20189                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6013928                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2610688                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             8986640                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              56584                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                590984                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6416933                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12665980                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       512567                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       132945                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3230816                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1960293                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6464336                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2093238                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  77517562000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6292869                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       351922                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5897439                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            42198                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8822                       # Transaction distribution
system.membus.trans_dist::ReadExReq             72438                       # Transaction distribution
system.membus.trans_dist::ReadExResp            72317                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6292869                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           291                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19031166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19031166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    429894976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               429894976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            46188                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6416618                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6416618    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6416618                       # Request fanout histogram
system.membus.respLayer1.occupancy        32563349295                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             42.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         15185243313                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              19.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    77517562000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  77517562000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  77517562000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  77517562000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  77517562000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    77517562000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  77517562000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  77517562000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  77517562000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  77517562000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                276                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          138                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    8521960.144928                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   13060303.647790                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          138    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     41549000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            138                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    76341531500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1176030500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  77517562000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      8177622                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8177622                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      8177622                       # number of overall hits
system.cpu0.icache.overall_hits::total        8177622                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       106356                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        106356                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       106356                       # number of overall misses
system.cpu0.icache.overall_misses::total       106356                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6936285993                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6936285993                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6936285993                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6936285993                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      8283978                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8283978                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      8283978                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8283978                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.012839                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.012839                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.012839                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.012839                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 65217.627525                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65217.627525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 65217.627525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65217.627525                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        15127                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              265                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    57.083019                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        99309                       # number of writebacks
system.cpu0.icache.writebacks::total            99309                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         6957                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         6957                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         6957                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         6957                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        99399                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        99399                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        99399                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        99399                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6470950494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6470950494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6470950494                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6470950494                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.011999                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.011999                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.011999                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.011999                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 65100.760511                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 65100.760511                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 65100.760511                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 65100.760511                       # average overall mshr miss latency
system.cpu0.icache.replacements                 99309                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      8177622                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8177622                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       106356                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       106356                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6936285993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6936285993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      8283978                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8283978                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.012839                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.012839                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 65217.627525                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65217.627525                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         6957                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         6957                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        99399                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        99399                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6470950494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6470950494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.011999                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.011999                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 65100.760511                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 65100.760511                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  77517562000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.991157                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8278440                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            99431                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            83.258139                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.991157                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999724                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999724                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         16667355                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        16667355                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  77517562000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16492147                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16492147                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16492147                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16492147                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6331745                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6331745                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6331745                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6331745                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 431923670824                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 431923670824                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 431923670824                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 431923670824                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     22823892                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     22823892                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     22823892                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     22823892                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.277417                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.277417                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.277417                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.277417                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 68215.582091                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68215.582091                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 68215.582091                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68215.582091                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     10623323                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        63662                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           273399                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            775                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    38.856481                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    82.144516                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1597277                       # number of writebacks
system.cpu0.dcache.writebacks::total          1597277                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4676424                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4676424                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4676424                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4676424                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1655321                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1655321                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1655321                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1655321                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 112123913031                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 112123913031                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 112123913031                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 112123913031                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.072526                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.072526                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.072526                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.072526                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 67735.450122                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 67735.450122                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 67735.450122                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 67735.450122                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1597241                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     14929834                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       14929834                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5715129                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5715129                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 385618267000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 385618267000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20644963                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20644963                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.276829                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.276829                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 67473.239362                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 67473.239362                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4181812                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4181812                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1533317                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1533317                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 104933411500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 104933411500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.074271                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.074271                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 68435.562574                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 68435.562574                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1562313                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1562313                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       616616                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       616616                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  46305403824                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  46305403824                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2178929                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2178929                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.282990                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.282990                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 75096.014090                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75096.014090                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       494612                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       494612                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       122004                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       122004                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   7190501531                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   7190501531                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.055993                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.055993                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 58936.604792                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 58936.604792                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       125999                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       125999                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1288                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1288                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     45811000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     45811000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       127287                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       127287                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.010119                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.010119                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 35567.546584                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 35567.546584                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          924                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          924                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          364                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          364                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      4249500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4249500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002860                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002860                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11674.450549                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11674.450549                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       121827                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       121827                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         4823                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         4823                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     31169000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     31169000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       126650                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       126650                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.038081                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.038081                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6462.575161                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6462.575161                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         4750                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         4750                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     26458000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     26458000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.037505                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037505                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5570.105263                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5570.105263                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       858000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       858000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       819000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       819000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2083                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2083                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2896                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2896                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     62195000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     62195000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4979                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4979                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.581643                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.581643                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 21476.174033                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 21476.174033                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2895                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2895                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     59286000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     59286000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.581442                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.581442                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 20478.756477                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 20478.756477                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  77517562000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.854046                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18410747                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1635524                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.256788                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.854046                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995439                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995439                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         47801108                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        47801108                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  77517562000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               31028                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              608381                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5001                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              575661                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1220071                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              31028                       # number of overall hits
system.l2.overall_hits::.cpu0.data             608381                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5001                       # number of overall hits
system.l2.overall_hits::.cpu1.data             575661                       # number of overall hits
system.l2.overall_hits::total                 1220071                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             68286                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            985993                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             14601                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            868235                       # number of demand (read+write) misses
system.l2.demand_misses::total                1937115                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            68286                       # number of overall misses
system.l2.overall_misses::.cpu0.data           985993                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            14601                       # number of overall misses
system.l2.overall_misses::.cpu1.data           868235                       # number of overall misses
system.l2.overall_misses::total               1937115                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5979361495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 101236091648                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1329516000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  90936423772                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     199481392915                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5979361495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 101236091648                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1329516000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  90936423772                       # number of overall miss cycles
system.l2.overall_miss_latency::total    199481392915                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           99314                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1594374                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19602                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1443896                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3157186                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          99314                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1594374                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19602                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1443896                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3157186                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.687577                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.618420                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.744873                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.601314                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.613557                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.687577                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.618420                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.744873                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.601314                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.613557                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87563.504891                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 102674.249866                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91056.502979                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104737.108930                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102978.601123                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87563.504891                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 102674.249866                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91056.502979                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104737.108930                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102978.601123                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             817120                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     27473                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.742656                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4328099                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              351922                       # number of writebacks
system.l2.writebacks::total                    351922                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            480                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         133341                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            366                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         112455                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              246642                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           480                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        133341                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           366                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        112455                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             246642                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        67806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       852652                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        14235                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       755780                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1690473                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        67806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       852652                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        14235                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       755780                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4764287                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6454760                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5269336499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  85116572941                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1170137501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  77063383020                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 168619429961                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5269336499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  85116572941                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1170137501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  77063383020                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 439801243190                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 608420673151                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.682744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.534788                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.726201                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.523431                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.535437                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.682744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.534788                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.726201                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.523431                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.044466                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77711.950255                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 99825.688488                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82201.440183                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101965.364286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 99746.893302                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77711.950255                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 99825.688488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82201.440183                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101965.364286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 92312.080106                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94259.224689                       # average overall mshr miss latency
system.l2.replacements                        8232174                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       468004                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           468004                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       468004                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       468004                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2255404                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2255404                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      2255405                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2255405                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4764287                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4764287                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 439801243190                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 439801243190                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 92312.080106                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 92312.080106                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            3114                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            3257                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 6371                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          2120                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2284                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4404                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1658500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1759000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3417500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         5234                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         5541                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            10775                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.405044                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.412200                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.408724                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data   782.311321                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   770.140105                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   775.999092                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         2116                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2283                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4399                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     42598989                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     45808485                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     88407474                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.404280                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.412019                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.408260                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20131.847353                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20065.039422                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20097.175267                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           156                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           135                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                291                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          370                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          148                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              518                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1153500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       481000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1634500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          526                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          283                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            809                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.703422                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.522968                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.640297                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3117.567568                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data         3250                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3155.405405                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          367                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          145                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          512                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      7408000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2965999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     10373999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.697719                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.512367                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.632880                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20185.286104                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20455.165517                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20261.716797                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            27279                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            20414                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 47693                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          62785                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          38657                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              101442                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6428700387                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4478386416                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10907086803                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        90064                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        59071                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            149135                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.697115                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.654416                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.680203                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102392.297316                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 115849.300670                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107520.423523                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        20307                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         9301                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            29608                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        42478                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        29356                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          71834                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4673753933                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3527533446                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8201287379                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.471642                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.496961                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.481671                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 110027.636259                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 120163.968047                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114169.994418                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         31028                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5001                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              36029                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        68286                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        14601                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            82887                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5979361495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1329516000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7308877495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        99314                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19602                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         118916                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.687577                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.744873                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.697021                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87563.504891                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91056.502979                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88178.815677                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          480                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          366                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           846                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        67806                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        14235                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        82041                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5269336499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1170137501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6439474000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.682744                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.726201                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.689907                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77711.950255                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82201.440183                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78490.925269                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       581102                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       555247                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1136349                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       923208                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       829578                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1752786                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  94807391261                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  86458037356                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 181265428617                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1504310                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1384825                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2889135                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.613709                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.599049                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.606682                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 102693.424733                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104219.298675                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103415.607277                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       113034                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       103154                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       216188                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       810174                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       726424                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1536598                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  80442819008                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  73535849574                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 153978668582                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.538569                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.524560                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.531854                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 99290.793099                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101229.928491                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100207.515942                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          728                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           15                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               743                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          556                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           61                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             617                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     19762000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       566500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     20328500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1284                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           76                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1360                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.433022                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.802632                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.453676                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 35543.165468                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  9286.885246                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 32947.325770                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          326                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            9                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          335                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          230                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           52                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          282                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4562990                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1019000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5581990                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.179128                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.684211                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.207353                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19839.086957                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19596.153846                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19794.290780                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  77517562000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  77517562000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999367                       # Cycle average of tags in use
system.l2.tags.total_refs                    10316489                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8233307                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.253019                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.788741                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.377529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        5.470844                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.094410                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.519476                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    35.748368                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.277949                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.005899                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.085482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.070617                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.558568                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999990                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            36                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.562500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  55382291                       # Number of tag accesses
system.l2.tags.data_accesses                 55382291                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  77517562000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4339776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      54696576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        911040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      48456960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    298967552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          407371904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4339776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       911040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5250816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22523008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22523008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          67809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         854634                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          14235                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         757140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4671368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6365186                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       351922                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             351922                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         55984423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        705602377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         11752692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        625109443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3856771863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5255220798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     55984423                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     11752692                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         67737115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      290553617                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            290553617                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      290553617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        55984423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       705602377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        11752692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       625109443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3856771863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5545774414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    339303.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     67808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    841631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     14235.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    746921.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4661156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000417902750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20788                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20788                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9221244                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             320436                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6365186                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     351923                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6365186                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   351923                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  33435                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 12620                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            306920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            334237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            319539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            393277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            407857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            392615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            353071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            335322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            326807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           412091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           337789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           329322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           436088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           609068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           707842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             28021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            23115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            26418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23916                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.60                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 271763670648                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                31658755000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            390484001898                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42920.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61670.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5705245                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  302155                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6365186                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               351923                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  477076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  560256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  487794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  450594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  408963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  379676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  352644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  325049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  296150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  274463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 344749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 849517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 513003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 189144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 156607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 125695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  88248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  44504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  19534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  19619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  19607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  19624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  19749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  19844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       663658                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    643.323640                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   469.892521                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   382.784172                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        57318      8.64%      8.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        98421     14.83%     23.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        55495      8.36%     31.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        48630      7.33%     39.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        49098      7.40%     46.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        31983      4.82%     51.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18729      2.82%     54.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15590      2.35%     56.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       288394     43.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       663658                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20788                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     304.586540                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    173.829004                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    405.551985                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         16543     79.58%     79.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         3748     18.03%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          379      1.82%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           39      0.19%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           23      0.11%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           12      0.06%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            6      0.03%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            4      0.02%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            3      0.01%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            2      0.01%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            5      0.02%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            3      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            4      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            4      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            5      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20788                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20788                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.322446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.300524                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.890115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            17902     86.12%     86.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              468      2.25%     88.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1515      7.29%     95.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              576      2.77%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              212      1.02%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               76      0.37%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               31      0.15%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20788                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              405232064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2139840                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                21715904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               407371904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22523072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5227.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       280.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5255.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    290.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        43.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    40.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   77517509500                       # Total gap between requests
system.mem_ctrls.avgGap                      11540.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4339712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     53864384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       911040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     47802944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    298313984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     21715904                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 55983597.626561060548                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 694866848.366567611694                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 11752691.602968627587                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 616672438.692021846771                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3848340637.957628250122                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 280141730.979619801044                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        67809                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       854634                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        14235                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       757140                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4671368                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       351923                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2459232075                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  49690761951                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    578638363                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  45649519656                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 292105849853                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1965704795405                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36267.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58142.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40648.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60292.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     62531.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5585610.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2761673460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1467856665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         24949509060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          889007760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6119355840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      34428840750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        774036000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        71390279535                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        920.956203                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1660240665                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2588560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  73268761335                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1976873220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1050725445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         20259193080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          882195660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6119355840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      31842510780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2951998080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        65082852105                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        839.588481                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7230028524                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2588560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  67698973476                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                904                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          453                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    23658283.664459                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   71639612.504160                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          453    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    743755500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            453                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    66800359500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  10717202500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  77517562000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7587195                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7587195                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7587195                       # number of overall hits
system.cpu1.icache.overall_hits::total        7587195                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        20425                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         20425                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        20425                       # number of overall misses
system.cpu1.icache.overall_misses::total        20425                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1491000000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1491000000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1491000000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1491000000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7607620                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7607620                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7607620                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7607620                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002685                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002685                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002685                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002685                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72998.776010                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72998.776010                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72998.776010                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72998.776010                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          469                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets           39                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    46.900000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           39                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19602                       # number of writebacks
system.cpu1.icache.writebacks::total            19602                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          823                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          823                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          823                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          823                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19602                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19602                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19602                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19602                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1416406000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1416406000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1416406000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1416406000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002577                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002577                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002577                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002577                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 72258.238955                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72258.238955                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 72258.238955                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72258.238955                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19602                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7587195                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7587195                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        20425                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        20425                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1491000000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1491000000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7607620                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7607620                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002685                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002685                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72998.776010                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72998.776010                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          823                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          823                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19602                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19602                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1416406000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1416406000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002577                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002577                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 72258.238955                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72258.238955                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  77517562000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7696283                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19634                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           391.987522                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         15234842                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        15234842                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  77517562000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15899631                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15899631                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15899631                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15899631                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5946177                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5946177                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5946177                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5946177                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 410037038708                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 410037038708                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 410037038708                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 410037038708                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     21845808                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21845808                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     21845808                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21845808                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.272188                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.272188                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.272188                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.272188                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68958.095043                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68958.095043                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68958.095043                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68958.095043                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8537758                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        74671                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           230229                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            871                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    37.083764                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    85.730195                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1443051                       # number of writebacks
system.cpu1.dcache.writebacks::total          1443051                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4444209                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4444209                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4444209                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4444209                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1501968                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1501968                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1501968                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1501968                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 101097655436                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 101097655436                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 101097655436                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 101097655436                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.068753                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.068753                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.068753                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.068753                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 67310.126072                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 67310.126072                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 67310.126072                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 67310.126072                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1443030                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14488796                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14488796                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5493541                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5493541                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 373042421000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 373042421000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     19982337                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     19982337                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.274920                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.274920                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 67905.640642                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 67905.640642                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4081075                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4081075                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1412466                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1412466                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  96039450000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  96039450000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.070686                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.070686                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 67994.167647                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 67994.167647                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1410835                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1410835                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       452636                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       452636                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  36994617708                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  36994617708                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1863471                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1863471                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.242899                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.242899                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 81731.496629                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81731.496629                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       363134                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       363134                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        89502                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        89502                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   5058205436                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   5058205436                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048030                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048030                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 56514.998950                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 56514.998950                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        67145                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        67145                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          784                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          784                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     36443500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     36443500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        67929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        67929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011541                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011541                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 46484.056122                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 46484.056122                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          182                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          182                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          602                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          602                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     21329000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     21329000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008862                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008862                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 35430.232558                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35430.232558                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        63117                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        63117                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         4517                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         4517                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     23319500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     23319500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        67634                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        67634                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.066786                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.066786                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5162.607926                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5162.607926                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         4445                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         4445                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     18912500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     18912500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.065721                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.065721                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4254.780652                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4254.780652                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       892000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       892000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       854000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       854000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1495                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1495                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2838                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2838                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     69517500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     69517500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4333                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4333                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.654973                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.654973                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 24495.243129                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 24495.243129                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2838                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2838                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     66679500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     66679500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.654973                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.654973                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 23495.243129                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 23495.243129                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  77517562000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.225952                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           17550582                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1482540                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.838184                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.225952                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.975811                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.975811                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45453921                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45453921                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  77517562000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3066428                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       819926                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2691166                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7880252                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8043169                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           48533                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9118                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          57651                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           77                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           77                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           169197                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          169198                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        119000                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2947427                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1360                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1360                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       298022                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4863211                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        58806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4403975                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9624014                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     12711936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    204263808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2509056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    184762112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              404246912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16399925                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27547968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         19576491                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.143347                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.369518                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16904350     86.35%     86.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2538486     12.97%     99.32% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 133213      0.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    442      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           19576491                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6399363417                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2471917421                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         149196803                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2243433392                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          29596612                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
