===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.4154 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2505 ( 10.7%)    0.2505 ( 17.7%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.1984 (  8.5%)    0.1984 ( 14.0%)    Parse modules
    0.0491 (  2.1%)    0.0491 (  3.5%)    Verify circuit
    1.9716 ( 84.1%)    1.0415 ( 73.6%)  'firrtl.circuit' Pipeline
    0.0396 (  1.7%)    0.0396 (  2.8%)    LowerFIRRTLAnnotations
    0.2000 (  8.5%)    0.1061 (  7.5%)    'firrtl.module' Pipeline
    0.0807 (  3.4%)    0.0444 (  3.1%)      DropName
    0.1193 (  5.1%)    0.0617 (  4.4%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0091 (  0.4%)    0.0049 (  0.3%)    'firrtl.module' Pipeline
    0.0091 (  0.4%)    0.0049 (  0.3%)      LowerCHIRRTLPass
    0.0137 (  0.6%)    0.0137 (  1.0%)    InferWidths
    0.0398 (  1.7%)    0.0398 (  2.8%)    MemToRegOfVec
    0.0804 (  3.4%)    0.0804 (  5.7%)    InferResets
    0.0062 (  0.3%)    0.0062 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0107 (  0.5%)    0.0107 (  0.8%)    WireDFT
    0.0659 (  2.8%)    0.0659 (  4.7%)    LowerFIRRTLTypes
    0.0764 (  3.3%)    0.0424 (  3.0%)    'firrtl.module' Pipeline
    0.0748 (  3.2%)    0.0415 (  2.9%)      ExpandWhens
    0.0016 (  0.1%)    0.0008 (  0.1%)      SFCCompat
    0.0153 (  0.7%)    0.0153 (  1.1%)    CheckCombCycles
    0.0047 (  0.2%)    0.0047 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.6446 ( 27.5%)    0.3512 ( 24.8%)    'firrtl.module' Pipeline
    0.6120 ( 26.1%)    0.3339 ( 23.6%)      Canonicalizer
    0.0326 (  1.4%)    0.0172 (  1.2%)      InferReadWrite
    0.0159 (  0.7%)    0.0159 (  1.1%)    PrefixModules
    0.0040 (  0.2%)    0.0040 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0246 (  1.0%)    0.0246 (  1.7%)    Inliner
    0.0302 (  1.3%)    0.0302 (  2.1%)    IMConstProp
    0.0011 (  0.0%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0010 (  0.0%)    0.0010 (  0.1%)    AddSeqMemPorts
    0.0010 (  0.0%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0108 (  0.5%)    0.0108 (  0.8%)    CreateSiFiveMetadata
    0.0004 (  0.0%)    0.0004 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1300 (  5.5%)    0.1300 (  9.2%)    'firrtl.module' Pipeline
    0.0086 (  0.4%)    0.0086 (  0.6%)      DropName
    0.1213 (  5.2%)    0.1213 (  8.6%)      Canonicalizer
    0.0127 (  0.5%)    0.0127 (  0.9%)    IMDeadCodeElim
    0.0010 (  0.0%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0318 (  1.4%)    0.0318 (  2.2%)  LowerFIRRTLToHW
    0.0006 (  0.0%)    0.0006 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0157 (  0.7%)    0.0157 (  1.1%)  LowerSeqToSV
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0390 (  1.7%)    0.0390 (  2.8%)  'hw.module' Pipeline
    0.0105 (  0.4%)    0.0105 (  0.7%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0185 (  0.8%)    0.0185 (  1.3%)    Canonicalizer
    0.0071 (  0.3%)    0.0071 (  0.5%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0027 (  0.1%)    0.0027 (  0.2%)    HWCleanup
    0.0045 (  0.2%)    0.0045 (  0.3%)  'hw.module' Pipeline
    0.0001 (  0.0%)    0.0001 (  0.0%)    HWLegalizeModules
    0.0044 (  0.2%)    0.0044 (  0.3%)    PrettifyVerilog
    0.0049 (  0.2%)    0.0049 (  0.3%)  StripDebugInfoWithPred
    0.0253 (  1.1%)    0.0253 (  1.8%)  ExportVerilog
    0.0011 (  0.0%)    0.0011 (  0.1%)  Rest
    2.3455 (100.0%)    1.4154 (100.0%)  Total

{
  totalTime: 1.427,
  maxMemory: 68608000
}
