Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 3e2225fb9c634bb8ae44f870ea782f1c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 32 for port data_out [/home/muheet-ghani/RV32I-Single-Cycle/RV32IMC/RV32IMC.srcs/sim_1/imports/muheet-ghani/RV32I-Single-Cycle/Verilog/single_cycle/top_tb.v:33]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 15 for port un [/home/muheet-ghani/RV32I-Single-Cycle/RV32IMC/RV32IMC.srcs/sources_1/imports/RV32I-Single-Cycle/Verilog/single_cycle/top.v:54]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 1 for port fu_3 [/home/muheet-ghani/RV32I-Single-Cycle/RV32IMC/RV32IMC.srcs/sources_1/imports/RV32I-Single-Cycle/Verilog/single_cycle/top.v:56]
WARNING: [VRFC 10-1783] select index 12 into az is out of bounds [/home/muheet-ghani/RV32I-Single-Cycle/RV32IMC/RV32IMC.srcs/sources_1/imports/RV32I-Single-Cycle/Verilog/single_cycle/imm.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/muheet-ghani/RV32I-Single-Cycle/RV32IMC/RV32IMC.srcs/sources_1/imports/RV32I-Single-Cycle/Verilog/single_cycle/top.v" Line 1. Module RV32I doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/muheet-ghani/RV32I-Single-Cycle/RV32IMC/RV32IMC.srcs/sources_1/imports/RV32I-Single-Cycle/Verilog/single_cycle/instruction_memo.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/muheet-ghani/RV32I-Single-Cycle/RV32IMC/RV32IMC.srcs/sources_1/imports/RV32I-Single-Cycle/Verilog/single_cycle/Type_decoder.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/muheet-ghani/RV32I-Single-Cycle/RV32IMC/RV32IMC.srcs/sources_1/imports/RV32I-Single-Cycle/Verilog/single_cycle/control_unit.v" Line 1. Module unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/muheet-ghani/RV32I-Single-Cycle/RV32IMC/RV32IMC.srcs/sources_1/imports/RV32I-Single-Cycle/Verilog/single_cycle/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/muheet-ghani/RV32I-Single-Cycle/RV32IMC/RV32IMC.srcs/sources_1/imports/RV32I-Single-Cycle/Verilog/single_cycle/branch.v" Line 1. Module branch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/muheet-ghani/RV32I-Single-Cycle/RV32IMC/RV32IMC.srcs/sources_1/imports/RV32I-Single-Cycle/Verilog/single_cycle/data.v" Line 1. Module data_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/muheet-ghani/RV32I-Single-Cycle/RV32IMC/RV32IMC.srcs/sources_1/imports/RV32I-Single-Cycle/Verilog/single_cycle/register_file.v" Line 1. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/muheet-ghani/RV32I-Single-Cycle/RV32IMC/RV32IMC.srcs/sources_1/imports/RV32I-Single-Cycle/Verilog/single_cycle/imm.v" Line 1. Module immediate doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.immediate
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
