#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* LED3 */
#define LED3__0__MASK 0x04u
#define LED3__0__PC CYREG_PRT6_PC2
#define LED3__0__PORT 6u
#define LED3__0__SHIFT 2
#define LED3__AG CYREG_PRT6_AG
#define LED3__AMUX CYREG_PRT6_AMUX
#define LED3__BIE CYREG_PRT6_BIE
#define LED3__BIT_MASK CYREG_PRT6_BIT_MASK
#define LED3__BYP CYREG_PRT6_BYP
#define LED3__CTL CYREG_PRT6_CTL
#define LED3__DM0 CYREG_PRT6_DM0
#define LED3__DM1 CYREG_PRT6_DM1
#define LED3__DM2 CYREG_PRT6_DM2
#define LED3__DR CYREG_PRT6_DR
#define LED3__INP_DIS CYREG_PRT6_INP_DIS
#define LED3__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define LED3__LCD_EN CYREG_PRT6_LCD_EN
#define LED3__MASK 0x04u
#define LED3__PORT 6u
#define LED3__PRT CYREG_PRT6_PRT
#define LED3__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define LED3__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define LED3__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define LED3__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define LED3__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define LED3__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define LED3__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define LED3__PS CYREG_PRT6_PS
#define LED3__SHIFT 2
#define LED3__SLW CYREG_PRT6_SLW

/* LED4 */
#define LED4__0__MASK 0x08u
#define LED4__0__PC CYREG_PRT6_PC3
#define LED4__0__PORT 6u
#define LED4__0__SHIFT 3
#define LED4__AG CYREG_PRT6_AG
#define LED4__AMUX CYREG_PRT6_AMUX
#define LED4__BIE CYREG_PRT6_BIE
#define LED4__BIT_MASK CYREG_PRT6_BIT_MASK
#define LED4__BYP CYREG_PRT6_BYP
#define LED4__CTL CYREG_PRT6_CTL
#define LED4__DM0 CYREG_PRT6_DM0
#define LED4__DM1 CYREG_PRT6_DM1
#define LED4__DM2 CYREG_PRT6_DM2
#define LED4__DR CYREG_PRT6_DR
#define LED4__INP_DIS CYREG_PRT6_INP_DIS
#define LED4__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define LED4__LCD_EN CYREG_PRT6_LCD_EN
#define LED4__MASK 0x08u
#define LED4__PORT 6u
#define LED4__PRT CYREG_PRT6_PRT
#define LED4__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define LED4__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define LED4__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define LED4__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define LED4__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define LED4__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define LED4__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define LED4__PS CYREG_PRT6_PS
#define LED4__SHIFT 3
#define LED4__SLW CYREG_PRT6_SLW

/* UART0_BUART */
#define UART0_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define UART0_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define UART0_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define UART0_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define UART0_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define UART0_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define UART0_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define UART0_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define UART0_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define UART0_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define UART0_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB01_CTL
#define UART0_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define UART0_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB01_CTL
#define UART0_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define UART0_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define UART0_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define UART0_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB01_MSK
#define UART0_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define UART0_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define UART0_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB01_MSK
#define UART0_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define UART0_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define UART0_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define UART0_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB01_ST_CTL
#define UART0_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB01_ST_CTL
#define UART0_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB01_ST
#define UART0_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define UART0_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define UART0_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define UART0_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define UART0_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define UART0_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define UART0_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define UART0_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define UART0_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB02_A0
#define UART0_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB02_A1
#define UART0_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define UART0_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB02_D0
#define UART0_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB02_D1
#define UART0_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define UART0_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define UART0_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB02_F0
#define UART0_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB02_F1
#define UART0_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define UART0_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define UART0_BUART_sRX_RxSts__3__MASK 0x08u
#define UART0_BUART_sRX_RxSts__3__POS 3
#define UART0_BUART_sRX_RxSts__4__MASK 0x10u
#define UART0_BUART_sRX_RxSts__4__POS 4
#define UART0_BUART_sRX_RxSts__5__MASK 0x20u
#define UART0_BUART_sRX_RxSts__5__POS 5
#define UART0_BUART_sRX_RxSts__MASK 0x38u
#define UART0_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB02_MSK
#define UART0_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define UART0_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB02_ST
#define UART0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define UART0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define UART0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define UART0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define UART0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define UART0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define UART0_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define UART0_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB04_A0
#define UART0_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB04_A1
#define UART0_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define UART0_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB04_D0
#define UART0_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB04_D1
#define UART0_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART0_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define UART0_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB04_F0
#define UART0_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB04_F1
#define UART0_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define UART0_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define UART0_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define UART0_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define UART0_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UART0_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define UART0_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define UART0_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define UART0_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB05_A0
#define UART0_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB05_A1
#define UART0_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define UART0_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB05_D0
#define UART0_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB05_D1
#define UART0_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UART0_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define UART0_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB05_F0
#define UART0_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB05_F1
#define UART0_BUART_sTX_TxSts__0__MASK 0x01u
#define UART0_BUART_sTX_TxSts__0__POS 0
#define UART0_BUART_sTX_TxSts__1__MASK 0x02u
#define UART0_BUART_sTX_TxSts__1__POS 1
#define UART0_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UART0_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define UART0_BUART_sTX_TxSts__2__MASK 0x04u
#define UART0_BUART_sTX_TxSts__2__POS 2
#define UART0_BUART_sTX_TxSts__3__MASK 0x08u
#define UART0_BUART_sTX_TxSts__3__POS 3
#define UART0_BUART_sTX_TxSts__MASK 0x0Fu
#define UART0_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB05_MSK
#define UART0_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UART0_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB05_ST

/* UART0_PinRx */
#define UART0_PinRx__0__MASK 0x02u
#define UART0_PinRx__0__PC CYREG_PRT0_PC1
#define UART0_PinRx__0__PORT 0u
#define UART0_PinRx__0__SHIFT 1
#define UART0_PinRx__AG CYREG_PRT0_AG
#define UART0_PinRx__AMUX CYREG_PRT0_AMUX
#define UART0_PinRx__BIE CYREG_PRT0_BIE
#define UART0_PinRx__BIT_MASK CYREG_PRT0_BIT_MASK
#define UART0_PinRx__BYP CYREG_PRT0_BYP
#define UART0_PinRx__CTL CYREG_PRT0_CTL
#define UART0_PinRx__DM0 CYREG_PRT0_DM0
#define UART0_PinRx__DM1 CYREG_PRT0_DM1
#define UART0_PinRx__DM2 CYREG_PRT0_DM2
#define UART0_PinRx__DR CYREG_PRT0_DR
#define UART0_PinRx__INP_DIS CYREG_PRT0_INP_DIS
#define UART0_PinRx__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define UART0_PinRx__LCD_EN CYREG_PRT0_LCD_EN
#define UART0_PinRx__MASK 0x02u
#define UART0_PinRx__PORT 0u
#define UART0_PinRx__PRT CYREG_PRT0_PRT
#define UART0_PinRx__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define UART0_PinRx__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define UART0_PinRx__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define UART0_PinRx__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define UART0_PinRx__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define UART0_PinRx__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define UART0_PinRx__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define UART0_PinRx__PS CYREG_PRT0_PS
#define UART0_PinRx__SHIFT 1
#define UART0_PinRx__SLW CYREG_PRT0_SLW

/* UART0_PinTx */
#define UART0_PinTx__0__MASK 0x01u
#define UART0_PinTx__0__PC CYREG_PRT0_PC0
#define UART0_PinTx__0__PORT 0u
#define UART0_PinTx__0__SHIFT 0
#define UART0_PinTx__AG CYREG_PRT0_AG
#define UART0_PinTx__AMUX CYREG_PRT0_AMUX
#define UART0_PinTx__BIE CYREG_PRT0_BIE
#define UART0_PinTx__BIT_MASK CYREG_PRT0_BIT_MASK
#define UART0_PinTx__BYP CYREG_PRT0_BYP
#define UART0_PinTx__CTL CYREG_PRT0_CTL
#define UART0_PinTx__DM0 CYREG_PRT0_DM0
#define UART0_PinTx__DM1 CYREG_PRT0_DM1
#define UART0_PinTx__DM2 CYREG_PRT0_DM2
#define UART0_PinTx__DR CYREG_PRT0_DR
#define UART0_PinTx__INP_DIS CYREG_PRT0_INP_DIS
#define UART0_PinTx__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define UART0_PinTx__LCD_EN CYREG_PRT0_LCD_EN
#define UART0_PinTx__MASK 0x01u
#define UART0_PinTx__PORT 0u
#define UART0_PinTx__PRT CYREG_PRT0_PRT
#define UART0_PinTx__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define UART0_PinTx__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define UART0_PinTx__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define UART0_PinTx__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define UART0_PinTx__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define UART0_PinTx__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define UART0_PinTx__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define UART0_PinTx__PS CYREG_PRT0_PS
#define UART0_PinTx__SHIFT 0
#define UART0_PinTx__SLW CYREG_PRT0_SLW

/* UART0_RX_IRQn */
#define UART0_RX_IRQn__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART0_RX_IRQn__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART0_RX_IRQn__INTC_MASK 0x02u
#define UART0_RX_IRQn__INTC_NUMBER 1u
#define UART0_RX_IRQn__INTC_PRIOR_NUM 7u
#define UART0_RX_IRQn__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define UART0_RX_IRQn__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART0_RX_IRQn__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART0_TX_IRQn */
#define UART0_TX_IRQn__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART0_TX_IRQn__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART0_TX_IRQn__INTC_MASK 0x04u
#define UART0_TX_IRQn__INTC_NUMBER 2u
#define UART0_TX_IRQn__INTC_PRIOR_NUM 7u
#define UART0_TX_IRQn__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define UART0_TX_IRQn__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART0_TX_IRQn__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* TIMER0_CONTROL */
#define TIMER0_CONTROL_Sync_ctrl_reg__0__MASK 0x01u
#define TIMER0_CONTROL_Sync_ctrl_reg__0__POS 0
#define TIMER0_CONTROL_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define TIMER0_CONTROL_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define TIMER0_CONTROL_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define TIMER0_CONTROL_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define TIMER0_CONTROL_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define TIMER0_CONTROL_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define TIMER0_CONTROL_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define TIMER0_CONTROL_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define TIMER0_CONTROL_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define TIMER0_CONTROL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define TIMER0_CONTROL_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB07_CTL
#define TIMER0_CONTROL_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define TIMER0_CONTROL_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB07_CTL
#define TIMER0_CONTROL_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define TIMER0_CONTROL_Sync_ctrl_reg__MASK 0x01u
#define TIMER0_CONTROL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define TIMER0_CONTROL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define TIMER0_CONTROL_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB07_MSK

/* TIMER0_CounterUDB */
#define TIMER0_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define TIMER0_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define TIMER0_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define TIMER0_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define TIMER0_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define TIMER0_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define TIMER0_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define TIMER0_CounterUDB_sC32_counterdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define TIMER0_CounterUDB_sC32_counterdp_u0__A0_REG CYREG_B1_UDB04_A0
#define TIMER0_CounterUDB_sC32_counterdp_u0__A1_REG CYREG_B1_UDB04_A1
#define TIMER0_CounterUDB_sC32_counterdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define TIMER0_CounterUDB_sC32_counterdp_u0__D0_REG CYREG_B1_UDB04_D0
#define TIMER0_CounterUDB_sC32_counterdp_u0__D1_REG CYREG_B1_UDB04_D1
#define TIMER0_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define TIMER0_CounterUDB_sC32_counterdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define TIMER0_CounterUDB_sC32_counterdp_u0__F0_REG CYREG_B1_UDB04_F0
#define TIMER0_CounterUDB_sC32_counterdp_u0__F1_REG CYREG_B1_UDB04_F1
#define TIMER0_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define TIMER0_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define TIMER0_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define TIMER0_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define TIMER0_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define TIMER0_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define TIMER0_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define TIMER0_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define TIMER0_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define TIMER0_CounterUDB_sC32_counterdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define TIMER0_CounterUDB_sC32_counterdp_u1__A0_REG CYREG_B1_UDB05_A0
#define TIMER0_CounterUDB_sC32_counterdp_u1__A1_REG CYREG_B1_UDB05_A1
#define TIMER0_CounterUDB_sC32_counterdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define TIMER0_CounterUDB_sC32_counterdp_u1__D0_REG CYREG_B1_UDB05_D0
#define TIMER0_CounterUDB_sC32_counterdp_u1__D1_REG CYREG_B1_UDB05_D1
#define TIMER0_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define TIMER0_CounterUDB_sC32_counterdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define TIMER0_CounterUDB_sC32_counterdp_u1__F0_REG CYREG_B1_UDB05_F0
#define TIMER0_CounterUDB_sC32_counterdp_u1__F1_REG CYREG_B1_UDB05_F1
#define TIMER0_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define TIMER0_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define TIMER0_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define TIMER0_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define TIMER0_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define TIMER0_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define TIMER0_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define TIMER0_CounterUDB_sC32_counterdp_u2__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define TIMER0_CounterUDB_sC32_counterdp_u2__A0_REG CYREG_B1_UDB06_A0
#define TIMER0_CounterUDB_sC32_counterdp_u2__A1_REG CYREG_B1_UDB06_A1
#define TIMER0_CounterUDB_sC32_counterdp_u2__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define TIMER0_CounterUDB_sC32_counterdp_u2__D0_REG CYREG_B1_UDB06_D0
#define TIMER0_CounterUDB_sC32_counterdp_u2__D1_REG CYREG_B1_UDB06_D1
#define TIMER0_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define TIMER0_CounterUDB_sC32_counterdp_u2__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define TIMER0_CounterUDB_sC32_counterdp_u2__F0_REG CYREG_B1_UDB06_F0
#define TIMER0_CounterUDB_sC32_counterdp_u2__F1_REG CYREG_B1_UDB06_F1
#define TIMER0_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define TIMER0_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define TIMER0_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define TIMER0_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define TIMER0_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define TIMER0_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define TIMER0_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define TIMER0_CounterUDB_sC32_counterdp_u3__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define TIMER0_CounterUDB_sC32_counterdp_u3__A0_REG CYREG_B1_UDB07_A0
#define TIMER0_CounterUDB_sC32_counterdp_u3__A1_REG CYREG_B1_UDB07_A1
#define TIMER0_CounterUDB_sC32_counterdp_u3__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define TIMER0_CounterUDB_sC32_counterdp_u3__D0_REG CYREG_B1_UDB07_D0
#define TIMER0_CounterUDB_sC32_counterdp_u3__D1_REG CYREG_B1_UDB07_D1
#define TIMER0_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define TIMER0_CounterUDB_sC32_counterdp_u3__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define TIMER0_CounterUDB_sC32_counterdp_u3__F0_REG CYREG_B1_UDB07_F0
#define TIMER0_CounterUDB_sC32_counterdp_u3__F1_REG CYREG_B1_UDB07_F1
#define TIMER0_CounterUDB_sC32_counterdp_u3__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define TIMER0_CounterUDB_sC32_counterdp_u3__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define TIMER0_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define TIMER0_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define TIMER0_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define TIMER0_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define TIMER0_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define TIMER0_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define TIMER0_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define TIMER0_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define TIMER0_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define TIMER0_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define TIMER0_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define TIMER0_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define TIMER0_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define TIMER0_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define TIMER0_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define TIMER0_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define TIMER0_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define TIMER0_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define TIMER0_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define TIMER0_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define TIMER0_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK 0x01u
#define TIMER0_CounterUDB_sSTSReg_rstSts_stsreg__0__POS 0
#define TIMER0_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK 0x02u
#define TIMER0_CounterUDB_sSTSReg_rstSts_stsreg__1__POS 1
#define TIMER0_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define TIMER0_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define TIMER0_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK 0x04u
#define TIMER0_CounterUDB_sSTSReg_rstSts_stsreg__2__POS 2
#define TIMER0_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK 0x20u
#define TIMER0_CounterUDB_sSTSReg_rstSts_stsreg__5__POS 5
#define TIMER0_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK 0x40u
#define TIMER0_CounterUDB_sSTSReg_rstSts_stsreg__6__POS 6
#define TIMER0_CounterUDB_sSTSReg_rstSts_stsreg__MASK 0x67u
#define TIMER0_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define TIMER0_CounterUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define TIMER0_CounterUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define TIMER0_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define TIMER0_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define TIMER0_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define TIMER0_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG CYREG_B1_UDB07_ST

/* TIMER0_IRQn */
#define TIMER0_IRQn__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define TIMER0_IRQn__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define TIMER0_IRQn__INTC_MASK 0x01u
#define TIMER0_IRQn__INTC_NUMBER 0u
#define TIMER0_IRQn__INTC_PRIOR_NUM 7u
#define TIMER0_IRQn__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define TIMER0_IRQn__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define TIMER0_IRQn__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* CLK_UART */
#define CLK_UART__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define CLK_UART__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define CLK_UART__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define CLK_UART__CFG2_SRC_SEL_MASK 0x07u
#define CLK_UART__INDEX 0x00u
#define CLK_UART__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CLK_UART__PM_ACT_MSK 0x01u
#define CLK_UART__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CLK_UART__PM_STBY_MSK 0x01u

/* CLK_TIMER */
#define CLK_TIMER__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define CLK_TIMER__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define CLK_TIMER__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define CLK_TIMER__CFG2_SRC_SEL_MASK 0x07u
#define CLK_TIMER__INDEX 0x01u
#define CLK_TIMER__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CLK_TIMER__PM_ACT_MSK 0x02u
#define CLK_TIMER__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CLK_TIMER__PM_STBY_MSK 0x02u

/* CharacterLCD_LCDPort */
#define CharacterLCD_LCDPort__0__MASK 0x01u
#define CharacterLCD_LCDPort__0__PC CYREG_PRT2_PC0
#define CharacterLCD_LCDPort__0__PORT 2u
#define CharacterLCD_LCDPort__0__SHIFT 0
#define CharacterLCD_LCDPort__1__MASK 0x02u
#define CharacterLCD_LCDPort__1__PC CYREG_PRT2_PC1
#define CharacterLCD_LCDPort__1__PORT 2u
#define CharacterLCD_LCDPort__1__SHIFT 1
#define CharacterLCD_LCDPort__2__MASK 0x04u
#define CharacterLCD_LCDPort__2__PC CYREG_PRT2_PC2
#define CharacterLCD_LCDPort__2__PORT 2u
#define CharacterLCD_LCDPort__2__SHIFT 2
#define CharacterLCD_LCDPort__3__MASK 0x08u
#define CharacterLCD_LCDPort__3__PC CYREG_PRT2_PC3
#define CharacterLCD_LCDPort__3__PORT 2u
#define CharacterLCD_LCDPort__3__SHIFT 3
#define CharacterLCD_LCDPort__4__MASK 0x10u
#define CharacterLCD_LCDPort__4__PC CYREG_PRT2_PC4
#define CharacterLCD_LCDPort__4__PORT 2u
#define CharacterLCD_LCDPort__4__SHIFT 4
#define CharacterLCD_LCDPort__5__MASK 0x20u
#define CharacterLCD_LCDPort__5__PC CYREG_PRT2_PC5
#define CharacterLCD_LCDPort__5__PORT 2u
#define CharacterLCD_LCDPort__5__SHIFT 5
#define CharacterLCD_LCDPort__6__MASK 0x40u
#define CharacterLCD_LCDPort__6__PC CYREG_PRT2_PC6
#define CharacterLCD_LCDPort__6__PORT 2u
#define CharacterLCD_LCDPort__6__SHIFT 6
#define CharacterLCD_LCDPort__AG CYREG_PRT2_AG
#define CharacterLCD_LCDPort__AMUX CYREG_PRT2_AMUX
#define CharacterLCD_LCDPort__BIE CYREG_PRT2_BIE
#define CharacterLCD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define CharacterLCD_LCDPort__BYP CYREG_PRT2_BYP
#define CharacterLCD_LCDPort__CTL CYREG_PRT2_CTL
#define CharacterLCD_LCDPort__DM0 CYREG_PRT2_DM0
#define CharacterLCD_LCDPort__DM1 CYREG_PRT2_DM1
#define CharacterLCD_LCDPort__DM2 CYREG_PRT2_DM2
#define CharacterLCD_LCDPort__DR CYREG_PRT2_DR
#define CharacterLCD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define CharacterLCD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CharacterLCD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define CharacterLCD_LCDPort__MASK 0x7Fu
#define CharacterLCD_LCDPort__PORT 2u
#define CharacterLCD_LCDPort__PRT CYREG_PRT2_PRT
#define CharacterLCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CharacterLCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CharacterLCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CharacterLCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CharacterLCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CharacterLCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CharacterLCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CharacterLCD_LCDPort__PS CYREG_PRT2_PS
#define CharacterLCD_LCDPort__SHIFT 0
#define CharacterLCD_LCDPort__SLW CYREG_PRT2_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_VERSION "PSoC Creator  3.1 Component Pack 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 6u
#define CYDEV_CHIP_DIE_PSOC4A 3u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 3u
#define CYDEV_CHIP_MEMBER_4D 2u
#define CYDEV_CHIP_MEMBER_4F 4u
#define CYDEV_CHIP_MEMBER_5A 6u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000007u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
