// Seed: 2618725380
module module_0 (
    input supply0 id_0,
    input wire id_1
);
  logic id_3;
  bit   id_4;
  assign id_4 = id_4;
  always begin : LABEL_0
    id_4 = id_1;
  end
  assign id_3 = -1;
  rpmos id_5 (
      .id_0(id_1),
      .id_1(),
      .id_2(id_3),
      .id_3(1),
      .id_4(),
      .id_5(1),
      .id_6(id_1),
      .id_7(id_1),
      .id_8(1'b0),
      .id_9(-1'b0),
      .id_10(-1),
      .id_11(id_4),
      .id_12(id_3),
      .id_13(-1),
      .id_14(id_4),
      .id_15(-1),
      .id_16(1),
      .id_17(1),
      .id_18(id_0),
      .id_19(1),
      .id_20(id_0),
      .id_21(1'b0),
      .id_22(id_1)
  );
  always id_3 = id_4;
  assign id_3 = 1 & id_1;
  final id_4 = id_5;
  logic id_6 = -1;
  wire [1 : 1 'b0] id_7;
endmodule
module module_1 (
    input wand id_0,
    input logic id_1,
    output tri0 id_2,
    output supply1 id_3,
    output tri id_4,
    input wire id_5,
    input wor id_6,
    input wire id_7,
    input tri1 id_8,
    input tri1 id_9,
    input tri0 id_10,
    output tri id_11,
    input tri id_12,
    input wire id_13,
    input wire id_14,
    output wand void id_15,
    input wand id_16,
    input wand id_17,
    output supply0 id_18,
    input tri1 id_19,
    output wire id_20,
    output logic id_21,
    input supply0 id_22,
    input supply0 id_23,
    output wire id_24,
    output supply1 id_25,
    output uwire id_26
);
  generate
    always id_21.id_1 <= 1;
  endgenerate
  module_0 modCall_1 (
      id_0,
      id_16
  );
endmodule
