
module FrequencyDivider_tb;
	reg reset,clk;
	wire dividedClk;
	
	FrequencyDivider fd(reset,clk,dividedClk);

	initial begin
		reset = 0;
		clk = 0;
	end
	
	always begin
		#100 clk = !clk;
		if($time >= 500)
			reset = 1;
	end
endmodule