
---------- Begin Simulation Statistics ----------
final_tick                                28740219375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    460                       # Simulator instruction rate (inst/s)
host_mem_usage                               10426764                       # Number of bytes of host memory used
host_op_rate                                      472                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 30898.57                       # Real time elapsed on the host
host_tick_rate                                 694181                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14221540                       # Number of instructions simulated
sim_ops                                      14599000                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021449                       # Number of seconds simulated
sim_ticks                                 21449214375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.345911                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  425873                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               446661                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                795                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              8008                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            448564                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6928                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8063                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1135                       # Number of indirect misses.
system.cpu.branchPred.lookups                  505116                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   20485                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1086                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3041599                       # Number of instructions committed
system.cpu.committedOps                       3105234                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.153790                       # CPI: cycles per instruction
system.cpu.discardedOps                         20272                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1697391                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            158811                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           793919                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3170688                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317079                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      639                       # number of quiesce instructions executed
system.cpu.numCycles                          9592565                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       639                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2116215     68.15%     68.15% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2289      0.07%     68.22% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::MemRead                 164503      5.30%     73.52% # Class of committed instruction
system.cpu.op_class_0::MemWrite                822227     26.48%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3105234                       # Class of committed instruction
system.cpu.quiesceCycles                     24726178                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6421877                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1152                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6427                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        730379                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              265141                       # Transaction distribution
system.membus.trans_dist::ReadResp             271463                       # Transaction distribution
system.membus.trans_dist::WriteReq             100369                       # Transaction distribution
system.membus.trans_dist::WriteResp            100369                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          622                       # Transaction distribution
system.membus.trans_dist::WriteClean                2                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5788                       # Transaction distribution
system.membus.trans_dist::ReadExReq               268                       # Transaction distribution
system.membus.trans_dist::ReadExResp              269                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5570                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           753                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       358685                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        358685                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        16528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        16528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       720378                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       734086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       717370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       717370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1467984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       356416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       356416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       103808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14650                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       125306                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22955500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22955500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23437222                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1089621                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001071                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032709                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1088454     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                    1167      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1089621                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1724101225                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               8.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13998874                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            15895140                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2726375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           13330735                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1554989275                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              7.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy           28706000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       222720                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       222720                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       568754                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       568754                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4914                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10994                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1437696                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1462272                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1582948                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7722                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14650                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23003136                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23396352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     25165606                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2678177750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             12.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2232067492                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         10.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1237682000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3055403                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2291552                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3055403                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      8402359                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3055403                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2291552                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5346956                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3055403                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5346956                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5346956                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     13749315                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2291552                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5346956                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        7638508                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2291552                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       787908                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3079460                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2291552                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      7638508                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       787908                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      10717968                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       264477                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       264477                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        94208                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        94208                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       706560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       717370                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22609920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22955500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       418445                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       418445    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       418445                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    888022750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1416580000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1499191506                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     12221613                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     18332420                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1529745539                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     30554033                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     30600655                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     61154687                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1529745539                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     42822268                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     18332420                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1590900226                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5701632                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     38010880                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     35258368                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       178176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8126464                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       540672                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5029888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     27498630                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1478815189                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    265820086                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1772133904                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    837180499                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    806626466                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1643806966                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     27498630                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2315995688                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1072446552                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3415940869                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       356480                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       358016                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       356480                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       356480                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5570                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5594                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     16619723                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        71611                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       16691334                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     16619723                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     16619723                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     16619723                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        71611                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      16691334                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16908288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          63872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16990060                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        39936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5701632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6069248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       264192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             998                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              265475                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          624                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        89088                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              94832                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        46622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    788294047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       787908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2977825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             792106401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1861886                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     12221613                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    265820086                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3055403                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            282958988                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1861886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     12268235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1054114132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3055403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       787908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2977825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1075065389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       624.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    353025.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       997.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006465344250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          257                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          257                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              482059                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             100685                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      265474                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      94832                       # Number of write requests accepted
system.mem_ctrls.readBursts                    265474                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    94832                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    255                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5929                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8544074255                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1326095000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15506073005                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32215.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58465.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       142                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   247216                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   88008                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                265473                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                94832                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  233631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    292                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24836                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    927.804155                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   835.482543                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.018591                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          791      3.18%      3.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          813      3.27%      6.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          426      1.72%      8.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          305      1.23%      9.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          354      1.43%     10.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          366      1.47%     12.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          449      1.81%     14.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          360      1.45%     15.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20972     84.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24836                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          257                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1032.066148                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1735.114986                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           173     67.32%     67.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           18      7.00%     74.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.39%     74.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            7      2.72%     77.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.39%     77.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      1.17%     78.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           30     11.67%     90.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      1.17%     91.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            6      2.33%     94.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            9      3.50%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      2.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           257                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          257                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     369.035019                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    100.999381                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    464.762409                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            139     54.09%     54.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            13      5.06%     59.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             5      1.95%     61.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      1.56%     62.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.78%     63.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            6      2.33%     65.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.39%     66.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.39%     66.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.39%     66.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.39%     67.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.39%     67.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      1.95%     69.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           78     30.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           257                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16974016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6069888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16989996                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6069248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       791.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       282.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    792.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    282.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21448992500                       # Total gap between requests
system.mem_ctrls.avgGap                      59529.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16891968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        41536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5700672                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 46621.754182546836                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 787533179.755447268486                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 787907.645685041556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2974840.890879948623                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1936481.181726265466                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 12221613.128429558128                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 265775328.659327626228                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3055403.282107389532                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       264192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          997                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          624                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        89088                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1004500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  15443324165                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18588325                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     43156015                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  47459947375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   8232550250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 339307111625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   5306260000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     50225.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58454.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     70144.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43285.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  76057607.97                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2009899.96                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3808673.58                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   5181894.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15532575190                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1160250000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4756770185                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1278                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           639                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     24184860.328638                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    146538839.205876                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          639    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       446000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545319375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             639                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     13286093625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15454125750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1457370                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1457370                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1457370                       # number of overall hits
system.cpu.icache.overall_hits::total         1457370                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5570                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5570                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5570                       # number of overall misses
system.cpu.icache.overall_misses::total          5570                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    243047500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    243047500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    243047500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    243047500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1462940                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1462940                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1462940                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1462940                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003807                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003807                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003807                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003807                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43635.098743                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43635.098743                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43635.098743                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43635.098743                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5570                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5570                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5570                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5570                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    234441500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    234441500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    234441500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    234441500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003807                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003807                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003807                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003807                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42090.035907                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42090.035907                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42090.035907                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42090.035907                       # average overall mshr miss latency
system.cpu.icache.replacements                   5389                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1457370                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1457370                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5570                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5570                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    243047500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    243047500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1462940                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1462940                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003807                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003807                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43635.098743                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43635.098743                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5570                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5570                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    234441500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    234441500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003807                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003807                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42090.035907                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42090.035907                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           440.386437                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2356991                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5389                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            437.370755                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   440.386437                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.860130                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.860130                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          415                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2931449                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2931449                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       264727                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           264727                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       264727                       # number of overall hits
system.cpu.dcache.overall_hits::total          264727                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1274                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1274                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1274                       # number of overall misses
system.cpu.dcache.overall_misses::total          1274                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     98823250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     98823250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     98823250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     98823250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       266001                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       266001                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       266001                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       266001                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004789                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004789                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004789                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004789                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77569.270016                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77569.270016                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77569.270016                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77569.270016                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          622                       # number of writebacks
system.cpu.dcache.writebacks::total               622                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          253                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          253                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          253                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          253                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1021                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1021                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1021                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1021                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6825                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6825                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     76738000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     76738000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     76738000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     76738000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     14480125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     14480125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003838                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003838                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003838                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003838                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75159.647405                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75159.647405                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75159.647405                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75159.647405                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2121.630037                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2121.630037                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1021                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       167084                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          167084                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          753                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           753                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     57170000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     57170000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       167837                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       167837                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004486                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004486                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75922.974768                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75922.974768                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          753                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          753                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          664                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          664                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     55998375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     55998375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     14480125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     14480125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004486                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004486                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74367.031873                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74367.031873                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21807.417169                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21807.417169                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        97643                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          97643                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          521                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          521                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     41653250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     41653250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        98164                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        98164                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005307                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005307                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79948.656430                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79948.656430                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          253                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          253                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          268                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          268                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         6161                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         6161                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     20739625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20739625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002730                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002730                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77386.660448                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77386.660448                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       358685                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       358685                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3729326250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3729326250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10397.218311                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10397.218311                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        93071                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        93071                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       265614                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       265614                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3622802600                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3622802600                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13639.351088                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13639.351088                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.451525                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               28567                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1023                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.924731                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.451525                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998929                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998929                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          462                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3934506                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3934506                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28740219375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                28740412500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    460                       # Simulator instruction rate (inst/s)
host_mem_usage                               10426764                       # Number of bytes of host memory used
host_op_rate                                      472                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 30898.65                       # Real time elapsed on the host
host_tick_rate                                 694186                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14221549                       # Number of instructions simulated
sim_ops                                      14599015                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021449                       # Number of seconds simulated
sim_ticks                                 21449407500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.345505                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  425875                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               446665                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                796                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              8010                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            448564                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6928                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8063                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1135                       # Number of indirect misses.
system.cpu.branchPred.lookups                  505123                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   20488                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1086                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3041608                       # Number of instructions committed
system.cpu.committedOps                       3105249                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.153882                       # CPI: cycles per instruction
system.cpu.discardedOps                         20279                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1697410                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            158811                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           793922                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3170937                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317070                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      639                       # number of quiesce instructions executed
system.cpu.numCycles                          9592874                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       639                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2116223     68.15%     68.15% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2289      0.07%     68.22% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::MemRead                 164509      5.30%     73.52% # Class of committed instruction
system.cpu.op_class_0::MemWrite                822227     26.48%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3105249                       # Class of committed instruction
system.cpu.quiesceCycles                     24726178                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6421937                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1152                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6430                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        730384                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              265141                       # Transaction distribution
system.membus.trans_dist::ReadResp             271466                       # Transaction distribution
system.membus.trans_dist::WriteReq             100369                       # Transaction distribution
system.membus.trans_dist::WriteResp            100369                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          624                       # Transaction distribution
system.membus.trans_dist::WriteClean                2                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5789                       # Transaction distribution
system.membus.trans_dist::ReadExReq               268                       # Transaction distribution
system.membus.trans_dist::ReadExResp              269                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5570                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           755                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       358685                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        358685                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        16530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        16530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       720384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       734092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       717370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       717370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1467992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       356480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       356480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       104064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14650                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       125562                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22955500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22955500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23437542                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1089623                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001071                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032709                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1088456     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                    1167      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1089623                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1724115225                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               8.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13998874                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            15896515                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2726375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           13342235                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1554989275                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              7.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy           28711000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       222720                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       222720                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       568754                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       568754                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4914                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10994                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1437696                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1462272                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1582948                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7722                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14650                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23003136                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23396352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     25165606                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2678177750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             12.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2232067492                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         10.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1237682000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3055376                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2291532                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3055376                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      8402283                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3055376                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2291532                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5346908                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3055376                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5346908                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5346908                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     13749191                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2291532                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5346908                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        7638439                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2291532                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       787901                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3079432                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2291532                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      7638439                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       787901                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      10717872                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       264477                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       264477                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        94208                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        94208                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       706560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       717370                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22609920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22955500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       418445                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       418445    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       418445                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    888022750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1416580000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1499178008                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     12221503                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     18332255                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1529731765                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     30553758                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     30600379                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     61154137                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1529731765                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     42821882                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     18332255                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1590885902                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5701632                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     38010880                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     35258368                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       178176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8126464                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       540672                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5029888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     27498382                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1478801874                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    265817692                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1772117948                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    837172962                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    806619204                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1643792165                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     27498382                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2315974835                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1072436896                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3415910113                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       356480                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       358016                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       356480                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       356480                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5570                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5594                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     16619573                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        71610                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       16691184                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     16619573                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     16619573                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     16619573                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        71610                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      16691184                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16908288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          64000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16990188                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        40064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5701632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6069376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       264192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              265477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          626                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        89088                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              94834                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        46621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    788286949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       787901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2983765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             792105236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1867837                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     12221503                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    265817692                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3055376                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            282962408                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1867837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     12268124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1054104641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3055376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       787901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2983765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1075067645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    353025.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       999.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006465344250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          257                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          257                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              482065                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             100685                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      265476                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      94834                       # Number of write requests accepted
system.mem_ctrls.readBursts                    265476                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    94834                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    255                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5929                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8544074255                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1326105000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15506125505                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32214.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58464.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       142                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   247218                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   88008                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                265475                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                94834                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  233631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    292                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24836                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    927.804155                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   835.482543                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.018591                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          791      3.18%      3.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          813      3.27%      6.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          426      1.72%      8.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          305      1.23%      9.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          354      1.43%     10.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          366      1.47%     12.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          449      1.81%     14.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          360      1.45%     15.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20972     84.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24836                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          257                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1032.066148                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1735.114986                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           173     67.32%     67.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           18      7.00%     74.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.39%     74.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            7      2.72%     77.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.39%     77.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      1.17%     78.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           30     11.67%     90.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      1.17%     91.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            6      2.33%     94.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            9      3.50%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      2.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           257                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          257                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     369.035019                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    100.999381                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    464.762409                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            139     54.09%     54.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            13      5.06%     59.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             5      1.95%     61.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      1.56%     62.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.78%     63.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            6      2.33%     65.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.39%     66.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.39%     66.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.39%     66.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.39%     67.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.39%     67.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      1.95%     69.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           78     30.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           257                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16974144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6069888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16990124                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6069376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       791.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       282.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    792.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    282.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21449436875                       # Total gap between requests
system.mem_ctrls.avgGap                      59530.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16891968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        41536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5700672                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 46621.334412151009                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 787526089.007353663445                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 787900.551565352129                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2980781.636975286994                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1936463.746143104509                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 12221503.088138915598                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 265772935.685985743999                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3055375.772034728900                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       264192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          999                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          626                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        89088                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1004500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  15443324165                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18588325                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     43208515                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  47459947375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   8232550250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 339307111625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   5306260000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     50225.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58454.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     70144.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43251.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  75814612.42                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2009899.96                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3808673.58                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   5181894.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15532575190                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1160250000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4756963310                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1278                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           639                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     24184860.328638                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    146538839.205876                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          639    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       446000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545319375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             639                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     13286286750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15454125750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1457385                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1457385                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1457385                       # number of overall hits
system.cpu.icache.overall_hits::total         1457385                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5570                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5570                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5570                       # number of overall misses
system.cpu.icache.overall_misses::total          5570                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    243091250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    243091250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    243091250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    243091250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1462955                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1462955                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1462955                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1462955                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003807                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003807                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003807                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003807                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43642.953321                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43642.953321                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43642.953321                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43642.953321                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5570                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5570                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5570                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5570                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    234483625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    234483625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    234483625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    234483625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003807                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003807                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003807                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003807                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42097.598743                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42097.598743                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42097.598743                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42097.598743                       # average overall mshr miss latency
system.cpu.icache.replacements                   5390                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1457385                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1457385                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5570                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5570                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    243091250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    243091250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1462955                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1462955                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003807                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003807                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43642.953321                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43642.953321                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5570                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5570                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    234483625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    234483625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003807                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003807                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42097.598743                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42097.598743                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           440.386443                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4653548                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5831                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            798.070314                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   440.386443                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.860130                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.860130                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2931480                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2931480                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       264731                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           264731                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       264731                       # number of overall hits
system.cpu.dcache.overall_hits::total          264731                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1276                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1276                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1276                       # number of overall misses
system.cpu.dcache.overall_misses::total          1276                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     98943250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     98943250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     98943250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     98943250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       266007                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       266007                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       266007                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       266007                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004797                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004797                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004797                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004797                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77541.731975                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77541.731975                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77541.731975                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77541.731975                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          624                       # number of writebacks
system.cpu.dcache.writebacks::total               624                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          253                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          253                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          253                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          253                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1023                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1023                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1023                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1023                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6825                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6825                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     76855250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     76855250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     76855250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     76855250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     14480125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     14480125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003846                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003846                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003846                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003846                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75127.321603                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75127.321603                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75127.321603                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75127.321603                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2121.630037                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2121.630037                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1023                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       167088                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          167088                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          755                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           755                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     57290000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     57290000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       167843                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       167843                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004498                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004498                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75880.794702                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75880.794702                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          755                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          755                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          664                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          664                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     56115625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     56115625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     14480125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     14480125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004498                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004498                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74325.331126                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74325.331126                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21807.417169                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21807.417169                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        97643                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          97643                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          521                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          521                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     41653250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     41653250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        98164                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        98164                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005307                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005307                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79948.656430                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79948.656430                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          253                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          253                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          268                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          268                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         6161                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         6161                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     20739625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20739625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002730                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002730                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77386.660448                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77386.660448                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       358685                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       358685                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3729326250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3729326250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10397.218311                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10397.218311                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        93071                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        93071                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       265614                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       265614                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3622802600                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3622802600                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13639.351088                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13639.351088                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.451521                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              269000                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1536                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            175.130208                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.451521                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998929                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998929                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          460                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3934532                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3934532                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28740412500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
