<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1124pt" height="688pt"
 viewBox="0.00 0.00 1124.00 688.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 684)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-684 1120,-684 1120,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1096,-8 1096,-8 1102,-8 1108,-14 1108,-20 1108,-20 1108,-660 1108,-660 1108,-666 1102,-672 1096,-672 1096,-672 20,-672 20,-672 14,-672 8,-666 8,-660 8,-660 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="558" y="-656.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="558" y="-641.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:2147483648&#10;memories=system.mem_ctrls0.dram system.mem_ctrls1.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1088,-16 1088,-16 1094,-16 1100,-22 1100,-28 1100,-28 1100,-614 1100,-614 1100,-620 1094,-626 1088,-626 1088,-626 28,-626 28,-626 22,-626 16,-620 16,-614 16,-614 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="558" y="-610.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="558" y="-595.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleSeSystem</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust6"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M762,-406C762,-406 998,-406 998,-406 1004,-406 1010,-412 1010,-418 1010,-418 1010,-484 1010,-484 1010,-490 1004,-496 998,-496 998,-496 762,-496 762,-496 756,-496 750,-490 750,-484 750,-484 750,-418 750,-418 750,-412 756,-406 762,-406"/>
<text text-anchor="middle" x="880" y="-480.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="880" y="-465.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu_cluster</title>
<g id="a_clust9"><a xlink:title="clk_domain=system.cpu_cluster.clk_domain&#10;eventq_index=0&#10;thermal_domain=Null&#10;voltage_domain=system.cpu_cluster.voltage_domain">
<path fill="#bab6ae" stroke="#000000" d="M36,-24C36,-24 866,-24 866,-24 872,-24 878,-30 878,-36 878,-36 878,-386 878,-386 878,-392 872,-398 866,-398 866,-398 36,-398 36,-398 30,-398 24,-392 24,-386 24,-386 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="451" y="-382.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_cluster </text>
<text text-anchor="middle" x="451" y="-367.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmCpuCluster</text>
</a>
</g>
</g>
<g id="clust12" class="cluster">
<title>cluster_system_cpu_cluster_cpus</title>
<g id="a_clust12"><a xlink:title="branchPred=system.cpu_cluster.cpus.branchPred&#10;checker=Null&#10;clk_domain=system.cpu_cluster.clk_domain&#10;cpu_id=0&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=system.cpu_cluster.cpus.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=system.cpu_cluster.cpus.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu_cluster.cpus.interrupts&#10;isa=system.cpu_cluster.cpus.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu_cluster.cpus.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu_cluster.cpus.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;threadPolicy=RoundRobin&#10;tracer=system.cpu_cluster.cpus.tracer&#10;workload=system.cpu_cluster.cpus.workload">
<path fill="#bbc6d9" stroke="#000000" d="M44,-32C44,-32 858,-32 858,-32 864,-32 870,-38 870,-44 870,-44 870,-340 870,-340 870,-346 864,-352 858,-352 858,-352 44,-352 44,-352 38,-352 32,-346 32,-340 32,-340 32,-44 32,-44 32,-38 38,-32 44,-32"/>
<text text-anchor="middle" x="451" y="-336.8" font-family="Arial" font-size="14.00" fill="#000000">cpus </text>
<text text-anchor="middle" x="451" y="-321.8" font-family="Arial" font-size="14.00" fill="#000000">: HPI</text>
</a>
</g>
</g>
<g id="clust521" class="cluster">
<title>cluster_system_cpu_cluster_cpus_mmu</title>
<g id="a_clust521"><a xlink:title="dtb=system.cpu_cluster.cpus.mmu.dtb&#10;dtb_walker=system.cpu_cluster.cpus.mmu.dtb_walker&#10;eventq_index=0&#10;itb=system.cpu_cluster.cpus.mmu.itb&#10;itb_walker=system.cpu_cluster.cpus.mmu.itb_walker&#10;&#13;elease_se=system.cpu_cluster.cpus.isa.release_se&#10;stage2_dtb=system.cpu_cluster.cpus.mmu.stage2_dtb&#10;stage2_dtb_walker=system.cpu_cluster.cpus.mmu.stage2_dtb_walker&#10;stage2_itb=system.cpu_cluster.cpus.mmu.stage2_itb&#10;stage2_itb_walker=system.cpu_cluster.cpus.mmu.stage2_itb_walker&#10;sys=system">
<path fill="#bab6ae" stroke="#000000" d="M256,-162C256,-162 850,-162 850,-162 856,-162 862,-168 862,-174 862,-174 862,-294 862,-294 862,-300 856,-306 850,-306 850,-306 256,-306 256,-306 250,-306 244,-300 244,-294 244,-294 244,-174 244,-174 244,-168 250,-162 256,-162"/>
<text text-anchor="middle" x="553" y="-290.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="553" y="-275.8" font-family="Arial" font-size="14.00" fill="#000000">: HPI_MMU</text>
</a>
</g>
</g>
<g id="clust527" class="cluster">
<title>cluster_system_cpu_cluster_cpus_mmu_itb_walker</title>
<g id="a_clust527"><a xlink:title="clk_domain=system.cpu_cluster.clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu_cluster.cpus.mmu.itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M743,-170C743,-170 842,-170 842,-170 848,-170 854,-176 854,-182 854,-182 854,-248 854,-248 854,-254 848,-260 842,-260 842,-260 743,-260 743,-260 737,-260 731,-254 731,-248 731,-248 731,-182 731,-182 731,-176 737,-170 743,-170"/>
<text text-anchor="middle" x="792.5" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="792.5" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust529" class="cluster">
<title>cluster_system_cpu_cluster_cpus_mmu_dtb_walker</title>
<g id="a_clust529"><a xlink:title="clk_domain=system.cpu_cluster.clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu_cluster.cpus.mmu.dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M612,-170C612,-170 711,-170 711,-170 717,-170 723,-176 723,-182 723,-182 723,-248 723,-248 723,-254 717,-260 711,-260 711,-260 612,-260 612,-260 606,-260 600,-254 600,-248 600,-248 600,-182 600,-182 600,-176 606,-170 612,-170"/>
<text text-anchor="middle" x="661.5" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="661.5" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust531" class="cluster">
<title>cluster_system_cpu_cluster_cpus_mmu_stage2_itb_walker</title>
<g id="a_clust531"><a xlink:title="clk_domain=system.cpu_cluster.clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M438,-170C438,-170 580,-170 580,-170 586,-170 592,-176 592,-182 592,-182 592,-248 592,-248 592,-254 586,-260 580,-260 580,-260 438,-260 438,-260 432,-260 426,-254 426,-248 426,-248 426,-182 426,-182 426,-176 432,-170 438,-170"/>
<text text-anchor="middle" x="509" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_itb_walker </text>
<text text-anchor="middle" x="509" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust533" class="cluster">
<title>cluster_system_cpu_cluster_cpus_mmu_stage2_dtb_walker</title>
<g id="a_clust533"><a xlink:title="clk_domain=system.cpu_cluster.clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M264,-170C264,-170 406,-170 406,-170 412,-170 418,-176 418,-182 418,-182 418,-248 418,-248 418,-254 412,-260 406,-260 406,-260 264,-260 264,-260 258,-260 252,-254 252,-248 252,-248 252,-182 252,-182 252,-176 258,-170 264,-170"/>
<text text-anchor="middle" x="335" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_dtb_walker </text>
<text text-anchor="middle" x="335" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust542" class="cluster">
<title>cluster_system_cpu_cluster_cpus_icache</title>
<g id="a_clust542"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_cluster.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=2&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu_cluster.cpus.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu_cluster.cpus.icache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=1&#10;tags=system.cpu_cluster.cpus.icache.tags&#10;tgts_per_mshr=8&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M273,-40C273,-40 435,-40 435,-40 441,-40 447,-46 447,-52 447,-52 447,-118 447,-118 447,-124 441,-130 435,-130 435,-130 273,-130 273,-130 267,-130 261,-124 261,-118 261,-118 261,-52 261,-52 261,-46 267,-40 273,-40"/>
<text text-anchor="middle" x="354" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="354" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: ICache</text>
</a>
</g>
</g>
<g id="clust548" class="cluster">
<title>cluster_system_cpu_cluster_cpus_dcache</title>
<g id="a_clust548"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_cluster.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu_cluster.cpus.dcache.power_state&#10;prefetcher=system.cpu_cluster.cpus.dcache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu_cluster.cpus.dcache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=1&#10;tags=system.cpu_cluster.cpus.dcache.tags&#10;tgts_per_mshr=8&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=4&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M577,-40C577,-40 739,-40 739,-40 745,-40 751,-46 751,-52 751,-52 751,-118 751,-118 751,-124 745,-130 739,-130 739,-130 577,-130 577,-130 571,-130 565,-124 565,-118 565,-118 565,-52 565,-52 565,-46 571,-40 577,-40"/>
<text text-anchor="middle" x="658" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="658" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: DCache</text>
</a>
</g>
</g>
<g id="clust564" class="cluster">
<title>cluster_system_mem_ctrls0</title>
<g id="a_clust564"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=system.mem_ctrls0.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls0.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M912,-170C912,-170 980,-170 980,-170 986,-170 992,-176 992,-182 992,-182 992,-248 992,-248 992,-254 986,-260 980,-260 980,-260 912,-260 912,-260 906,-260 900,-254 900,-248 900,-248 900,-182 900,-182 900,-176 906,-170 912,-170"/>
<text text-anchor="middle" x="946" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls0 </text>
<text text-anchor="middle" x="946" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust568" class="cluster">
<title>cluster_system_mem_ctrls1</title>
<g id="a_clust568"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=system.mem_ctrls1.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls1.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M1012,-170C1012,-170 1080,-170 1080,-170 1086,-170 1092,-176 1092,-182 1092,-182 1092,-248 1092,-248 1092,-254 1086,-260 1080,-260 1080,-260 1012,-260 1012,-260 1006,-260 1000,-254 1000,-248 1000,-248 1000,-182 1000,-182 1000,-176 1006,-170 1012,-170"/>
<text text-anchor="middle" x="1046" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls1 </text>
<text text-anchor="middle" x="1046" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M845.5,-580C845.5,-580 778.5,-580 778.5,-580 772.5,-580 766.5,-574 766.5,-568 766.5,-568 766.5,-556 766.5,-556 766.5,-550 772.5,-544 778.5,-544 778.5,-544 845.5,-544 845.5,-544 851.5,-544 857.5,-550 857.5,-556 857.5,-556 857.5,-568 857.5,-568 857.5,-574 851.5,-580 845.5,-580"/>
<text text-anchor="middle" x="812" y="-558.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node2" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M854,-450C854,-450 770,-450 770,-450 764,-450 758,-444 758,-438 758,-438 758,-426 758,-426 758,-420 764,-414 770,-414 770,-414 854,-414 854,-414 860,-414 866,-420 866,-426 866,-426 866,-438 866,-438 866,-444 860,-450 854,-450"/>
<text text-anchor="middle" x="812" y="-428.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M812,-543.74C812,-522.36 812,-485.69 812,-460.44"/>
<polygon fill="black" stroke="black" points="815.5,-460.4 812,-450.4 808.5,-460.4 815.5,-460.4"/>
</g>
<!-- system_cpu_cluster_cpus_mmu_itb_walker_port -->
<g id="node6" class="node">
<title>system_cpu_cluster_cpus_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M827,-214C827,-214 797,-214 797,-214 791,-214 785,-208 785,-202 785,-202 785,-190 785,-190 785,-184 791,-178 797,-178 797,-178 827,-178 827,-178 833,-178 839,-184 839,-190 839,-190 839,-202 839,-202 839,-208 833,-214 827,-214"/>
<text text-anchor="middle" x="812" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus_mmu_itb_walker_port -->
<g id="edge4" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus_mmu_itb_walker_port</title>
<path fill="none" stroke="black" d="M812,-403.68C812,-354.98 812,-254.49 812,-214.23"/>
<polygon fill="black" stroke="black" points="808.5,-403.79 812,-413.79 815.5,-403.79 808.5,-403.79"/>
</g>
<!-- system_cpu_cluster_cpus_mmu_dtb_walker_port -->
<g id="node7" class="node">
<title>system_cpu_cluster_cpus_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M703,-214C703,-214 673,-214 673,-214 667,-214 661,-208 661,-202 661,-202 661,-190 661,-190 661,-184 667,-178 673,-178 673,-178 703,-178 703,-178 709,-178 715,-184 715,-190 715,-190 715,-202 715,-202 715,-208 709,-214 703,-214"/>
<text text-anchor="middle" x="688" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus_mmu_dtb_walker_port -->
<g id="edge5" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus_mmu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M748.68,-414.96C740.47,-410.6 732.89,-405.05 727,-398 681.53,-343.58 683.24,-251.91 686.22,-214.1"/>
<polygon fill="black" stroke="black" points="747.25,-418.15 757.79,-419.25 750.23,-411.82 747.25,-418.15"/>
</g>
<!-- system_cpu_cluster_cpus_mmu_stage2_itb_walker_port -->
<g id="node8" class="node">
<title>system_cpu_cluster_cpus_mmu_stage2_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M572,-214C572,-214 542,-214 542,-214 536,-214 530,-208 530,-202 530,-202 530,-190 530,-190 530,-184 536,-178 542,-178 542,-178 572,-178 572,-178 578,-178 584,-184 584,-190 584,-190 584,-202 584,-202 584,-208 578,-214 572,-214"/>
<text text-anchor="middle" x="557" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus_mmu_stage2_itb_walker_port -->
<g id="edge6" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus_mmu_stage2_itb_walker_port</title>
<path fill="none" stroke="black" d="M747.67,-429.16C692.01,-426.18 617.21,-418.38 596,-398 544.6,-348.62 549.79,-253.3 554.46,-214.28"/>
<polygon fill="black" stroke="black" points="747.66,-432.66 757.82,-429.66 748.01,-425.67 747.66,-432.66"/>
</g>
<!-- system_cpu_cluster_cpus_mmu_stage2_dtb_walker_port -->
<g id="node9" class="node">
<title>system_cpu_cluster_cpus_mmu_stage2_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M398,-214C398,-214 368,-214 368,-214 362,-214 356,-208 356,-202 356,-202 356,-190 356,-190 356,-184 362,-178 368,-178 368,-178 398,-178 398,-178 404,-178 410,-184 410,-190 410,-190 410,-202 410,-202 410,-208 404,-214 398,-214"/>
<text text-anchor="middle" x="383" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus_mmu_stage2_dtb_walker_port -->
<g id="edge7" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus_mmu_stage2_dtb_walker_port</title>
<path fill="none" stroke="black" d="M747.87,-429.74C643.4,-427.07 445.67,-419.26 422,-398 368.84,-350.26 375.12,-253.58 380.27,-214.24"/>
<polygon fill="black" stroke="black" points="747.9,-433.24 757.99,-429.99 748.08,-426.24 747.9,-433.24"/>
</g>
<!-- system_cpu_cluster_cpus_icache_mem_side -->
<g id="node11" class="node">
<title>system_cpu_cluster_cpus_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M427,-84C427,-84 371,-84 371,-84 365,-84 359,-78 359,-72 359,-72 359,-60 359,-60 359,-54 365,-48 371,-48 371,-48 427,-48 427,-48 433,-48 439,-54 439,-60 439,-60 439,-72 439,-72 439,-78 433,-84 427,-84"/>
<text text-anchor="middle" x="399" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus_icache_mem_side -->
<g id="edge2" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus_icache_mem_side</title>
<path fill="none" stroke="black" d="M852.14,-406.52C854.43,-403.9 856.43,-401.06 858,-398 869.97,-374.67 875.52,-181.51 858,-162 813.65,-112.61 625.49,-145.72 561,-130 516.14,-119.07 467.04,-98.7 434.79,-84.08"/>
<polygon fill="black" stroke="black" points="849.4,-404.31 844.59,-413.75 854.23,-409.37 849.4,-404.31"/>
</g>
<!-- system_cpu_cluster_cpus_dcache_mem_side -->
<g id="node13" class="node">
<title>system_cpu_cluster_cpus_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M731,-84C731,-84 675,-84 675,-84 669,-84 663,-78 663,-72 663,-72 663,-60 663,-60 663,-54 669,-48 675,-48 675,-48 731,-48 731,-48 737,-48 743,-54 743,-60 743,-60 743,-72 743,-72 743,-78 737,-84 731,-84"/>
<text text-anchor="middle" x="703" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus_dcache_mem_side -->
<g id="edge3" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus_dcache_mem_side</title>
<path fill="none" stroke="black" d="M868.25,-407.47C871.23,-404.65 873.87,-401.5 876,-398 889.65,-375.61 889.35,-184.57 876,-162 847.47,-113.78 784.82,-88.41 743.26,-76.36"/>
<polygon fill="black" stroke="black" points="865.88,-404.89 860.24,-413.85 870.24,-410.36 865.88,-404.89"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node3" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M990,-450C990,-450 896,-450 896,-450 890,-450 884,-444 884,-438 884,-438 884,-426 884,-426 884,-420 890,-414 896,-414 896,-414 990,-414 990,-414 996,-414 1002,-420 1002,-426 1002,-426 1002,-438 1002,-438 1002,-444 996,-450 990,-450"/>
<text text-anchor="middle" x="943" y="-428.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_mem_ctrls0_port -->
<g id="node14" class="node">
<title>system_mem_ctrls0_port</title>
<path fill="#94918b" stroke="#000000" d="M958,-214C958,-214 928,-214 928,-214 922,-214 916,-208 916,-202 916,-202 916,-190 916,-190 916,-184 922,-178 928,-178 928,-178 958,-178 958,-178 964,-178 970,-184 970,-190 970,-190 970,-202 970,-202 970,-208 964,-214 958,-214"/>
<text text-anchor="middle" x="943" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port -->
<g id="edge8" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port</title>
<path fill="none" stroke="black" d="M943,-413.79C943,-373.56 943,-273.08 943,-224.35"/>
<polygon fill="black" stroke="black" points="946.5,-224.23 943,-214.23 939.5,-224.23 946.5,-224.23"/>
</g>
<!-- system_mem_ctrls1_port -->
<g id="node15" class="node">
<title>system_mem_ctrls1_port</title>
<path fill="#94918b" stroke="#000000" d="M1050,-214C1050,-214 1020,-214 1020,-214 1014,-214 1008,-208 1008,-202 1008,-202 1008,-190 1008,-190 1008,-184 1014,-178 1020,-178 1020,-178 1050,-178 1050,-178 1056,-178 1062,-184 1062,-190 1062,-190 1062,-202 1062,-202 1062,-208 1056,-214 1050,-214"/>
<text text-anchor="middle" x="1035" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port -->
<g id="edge9" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port</title>
<path fill="none" stroke="black" d="M979.47,-413.95C985.79,-409.55 991.7,-404.25 996,-398 1032.72,-344.64 1036.93,-265.41 1036.3,-224.17"/>
<polygon fill="black" stroke="black" points="1039.8,-223.97 1036.04,-214.07 1032.8,-224.16 1039.8,-223.97"/>
</g>
<!-- system_cpu_cluster_cpus_icache_port -->
<g id="node4" class="node">
<title>system_cpu_cluster_cpus_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M114,-214C114,-214 52,-214 52,-214 46,-214 40,-208 40,-202 40,-202 40,-190 40,-190 40,-184 46,-178 52,-178 52,-178 114,-178 114,-178 120,-178 126,-184 126,-190 126,-190 126,-202 126,-202 126,-208 120,-214 114,-214"/>
<text text-anchor="middle" x="83" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_cluster_cpus_icache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu_cluster_cpus_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M328.5,-84C328.5,-84 281.5,-84 281.5,-84 275.5,-84 269.5,-78 269.5,-72 269.5,-72 269.5,-60 269.5,-60 269.5,-54 275.5,-48 281.5,-48 281.5,-48 328.5,-48 328.5,-48 334.5,-48 340.5,-54 340.5,-60 340.5,-60 340.5,-72 340.5,-72 340.5,-78 334.5,-84 328.5,-84"/>
<text text-anchor="middle" x="305" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_cluster_cpus_icache_port&#45;&gt;system_cpu_cluster_cpus_icache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu_cluster_cpus_icache_port&#45;&gt;system_cpu_cluster_cpus_icache_cpu_side</title>
<path fill="none" stroke="black" d="M109.82,-177.98C118.16,-172.77 127.42,-167.08 136,-162 179.6,-136.19 230.37,-107.88 264.79,-88.94"/>
<polygon fill="black" stroke="black" points="266.53,-91.98 273.61,-84.09 263.16,-85.84 266.53,-91.98"/>
</g>
<!-- system_cpu_cluster_cpus_dcache_port -->
<g id="node5" class="node">
<title>system_cpu_cluster_cpus_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M223.5,-214C223.5,-214 156.5,-214 156.5,-214 150.5,-214 144.5,-208 144.5,-202 144.5,-202 144.5,-190 144.5,-190 144.5,-184 150.5,-178 156.5,-178 156.5,-178 223.5,-178 223.5,-178 229.5,-178 235.5,-184 235.5,-190 235.5,-190 235.5,-202 235.5,-202 235.5,-208 229.5,-214 223.5,-214"/>
<text text-anchor="middle" x="190" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_cluster_cpus_dcache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu_cluster_cpus_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M632.5,-84C632.5,-84 585.5,-84 585.5,-84 579.5,-84 573.5,-78 573.5,-72 573.5,-72 573.5,-60 573.5,-60 573.5,-54 579.5,-48 585.5,-48 585.5,-48 632.5,-48 632.5,-48 638.5,-48 644.5,-54 644.5,-60 644.5,-60 644.5,-72 644.5,-72 644.5,-78 638.5,-84 632.5,-84"/>
<text text-anchor="middle" x="609" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_cluster_cpus_dcache_port&#45;&gt;system_cpu_cluster_cpus_dcache_cpu_side -->
<g id="edge11" class="edge">
<title>system_cpu_cluster_cpus_dcache_port&#45;&gt;system_cpu_cluster_cpus_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M215.32,-177.95C225.15,-172.06 236.74,-165.94 248,-162 334.2,-131.81 362.92,-154.18 451,-130 490.23,-119.23 532.99,-101.81 564.12,-88.02"/>
<polygon fill="black" stroke="black" points="565.69,-91.14 573.39,-83.86 562.83,-84.76 565.69,-91.14"/>
</g>
</g>
</svg>
