$date
	Sun Oct 23 06:43:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#836607
b10 !
1"
#836610
b10 &
b10 %
1$
#836611
0"
#836614
b1 &
1#
b1 %
#836618
b0 &
b0 %
0#
0$
#1815231
b10010 !
1"
#1815234
b10010 &
b10010 %
1$
#1815235
0"
#1815238
b1001 &
b1001 %
#1815242
b11100 &
b11100 %
#1815246
b1110 &
b1110 %
#1815250
b111 &
b111 %
#1815254
b10110 &
b10110 %
#1815258
b1011 &
b1011 %
#1815262
b100010 &
b100010 %
#1815266
b10001 &
b10001 %
#1815270
b110100 &
b110100 %
#1815274
b11010 &
b11010 %
#1815278
b1101 &
b1101 %
#1815282
b101000 &
b101000 %
#1815286
b10100 &
b10100 %
#1815290
b1010 &
b1010 %
#1815294
b101 &
b101 %
#1815298
b10000 &
b10000 %
#1815302
b1000 &
b1000 %
#1815306
b100 &
b100 %
#1815310
b10 &
b10 %
#1815314
b1 &
b1 %
1#
#1815318
b0 &
0#
b0 %
0$
#2877661
b11000 !
1"
#2877662
b11000 &
b11000 %
1$
#2877663
0"
#2877666
b1100 &
b1100 %
#2877670
b110 &
b110 %
#2877674
b11 &
b11 %
#2877678
b1010 &
b1010 %
#2877682
b101 &
b101 %
#2877686
b10000 &
b10000 %
#2877690
b1000 &
b1000 %
#2877694
b100 &
b100 %
#2877698
b10 &
b10 %
#2877702
b1 &
1#
b1 %
#2877706
b0 &
b0 %
0#
0$
#4500012
