;  Generated by PSoC Designer 5.2.2401
;
;
;  PSoCGPIOINT.inc
;
;  Data: 29 October, 2001
;  Copyright (c) Cypress Semiconductor 2011. All Rights Reserved.
;
;  This file is generated by the Device Editor on Application Generation.
;  It contains equates that are useful in writing code relating to GPIO
;  related interrupts.
;  
;  DO NOT EDIT THIS FILE MANUALLY, AS IT IS OVERWRITTEN!!!
;  Edits to this file will not be preserved.
;
; Port_0_2 address and mask equates
Port_0_2_Data_ADDR:	equ	0h
Port_0_2_DriveMode_0_ADDR:	equ	100h
Port_0_2_DriveMode_1_ADDR:	equ	101h
Port_0_2_DriveMode_2_ADDR:	equ	3h
Port_0_2_GlobalSelect_ADDR:	equ	2h
Port_0_2_IntCtrl_0_ADDR:	equ	102h
Port_0_2_IntCtrl_1_ADDR:	equ	103h
Port_0_2_IntEn_ADDR:	equ	1h
Port_0_2_MASK:	equ	4h
Port_0_2_MUXBusCtrl_ADDR:	equ	1d8h
; Port_0_2_Data access macros
;   GetPort_0_2_Data macro, return in a
macro GetPort_0_2_Data
	mov		a,[Port_0_Data_SHADE]
	and		a, 4h
endm
;   SetPort_0_2_Data macro
macro SetPort_0_2_Data
	or		[Port_0_Data_SHADE], 4h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[Port_0_2_Data_ADDR], a
endm
;   ClearPort_0_2_Data macro
macro ClearPort_0_2_Data
	and		[Port_0_Data_SHADE], ~4h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[Port_0_2_Data_ADDR], a
endm

; CSD_1Capacitor address and mask equates
CSD_1Capacitor_Data_ADDR:	equ	0h
CSD_1Capacitor_DriveMode_0_ADDR:	equ	100h
CSD_1Capacitor_DriveMode_1_ADDR:	equ	101h
CSD_1Capacitor_DriveMode_2_ADDR:	equ	3h
CSD_1Capacitor_GlobalSelect_ADDR:	equ	2h
CSD_1Capacitor_IntCtrl_0_ADDR:	equ	102h
CSD_1Capacitor_IntCtrl_1_ADDR:	equ	103h
CSD_1Capacitor_IntEn_ADDR:	equ	1h
CSD_1Capacitor_MASK:	equ	2h
CSD_1Capacitor_MUXBusCtrl_ADDR:	equ	1d8h
; CSD_1Capacitor_Data access macros
;   GetCSD_1Capacitor_Data macro, return in a
macro GetCSD_1Capacitor_Data
	mov		a,[Port_0_Data_SHADE]
	and		a, 2h
endm
;   SetCSD_1Capacitor_Data macro
macro SetCSD_1Capacitor_Data
	or		[Port_0_Data_SHADE], 2h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[CSD_1Capacitor_Data_ADDR], a
endm
;   ClearCSD_1Capacitor_Data macro
macro ClearCSD_1Capacitor_Data
	and		[Port_0_Data_SHADE], ~2h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[CSD_1Capacitor_Data_ADDR], a
endm

; CSD_1SW0 address and mask equates
CSD_1SW0_Data_ADDR:	equ	8h
CSD_1SW0_DriveMode_0_ADDR:	equ	108h
CSD_1SW0_DriveMode_1_ADDR:	equ	109h
CSD_1SW0_DriveMode_2_ADDR:	equ	bh
CSD_1SW0_GlobalSelect_ADDR:	equ	ah
CSD_1SW0_IntCtrl_0_ADDR:	equ	10ah
CSD_1SW0_IntCtrl_1_ADDR:	equ	10bh
CSD_1SW0_IntEn_ADDR:	equ	9h
CSD_1SW0_MASK:	equ	1h
CSD_1SW0_MUXBusCtrl_ADDR:	equ	1dah
; CSD_1SW0_Data access macros
;   GetCSD_1SW0_Data macro, return in a
macro GetCSD_1SW0_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 1h
endm
;   SetCSD_1SW0_Data macro
macro SetCSD_1SW0_Data
	or		[Port_2_Data_SHADE], 1h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[CSD_1SW0_Data_ADDR], a
endm
;   ClearCSD_1SW0_Data macro
macro ClearCSD_1SW0_Data
	and		[Port_2_Data_SHADE], ~1h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[CSD_1SW0_Data_ADDR], a
endm

; CSD_1Resistor address and mask equates
CSD_1Resistor_Data_ADDR:	equ	ch
CSD_1Resistor_DriveMode_0_ADDR:	equ	10ch
CSD_1Resistor_DriveMode_1_ADDR:	equ	10dh
CSD_1Resistor_DriveMode_2_ADDR:	equ	fh
CSD_1Resistor_GlobalSelect_ADDR:	equ	eh
CSD_1Resistor_IntCtrl_0_ADDR:	equ	10eh
CSD_1Resistor_IntCtrl_1_ADDR:	equ	10fh
CSD_1Resistor_IntEn_ADDR:	equ	dh
CSD_1Resistor_MASK:	equ	2h
CSD_1Resistor_MUXBusCtrl_ADDR:	equ	1dbh
