Reading OpenROAD database at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_20-34-08/27-openroad-globalplacement/tt_um_felixfeierabend.odb'…
Reading library file at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO] Setting RC values…
[WARNING GRT-0097] No global routing found for nets.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.052741    0.246606    0.127941    0.127941 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000    0.127941 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.009110    0.154152    0.748770    0.876711 v _221_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[5] (net)
                      0.154152    0.000005    0.876716 v _166_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004956    0.249002    0.198768    1.075484 ^ _166_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _082_ (net)
                      0.249002    0.000015    1.075500 ^ _167_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003236    0.153281    0.130958    1.206457 v _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.153281    0.000003    1.206460 v _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.206460   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.052741    0.246606    0.127941    0.127941 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000    0.127941 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.377941   clock uncertainty
                                  0.000000    0.377941   clock reconvergence pessimism
                                  0.152805    0.530747   library hold time
                                              0.530747   data required time
---------------------------------------------------------------------------------------------
                                              0.530747   data required time
                                             -1.206460   data arrival time
---------------------------------------------------------------------------------------------
                                              0.675714   slack (MET)


Startpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.052741    0.246606    0.128095    0.128095 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000    0.128095 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.012888    0.181721    0.774199    0.902294 v _219_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.181721    0.000057    0.902351 v _161_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004053    0.241247    0.181035    1.083386 ^ _161_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _079_ (net)
                      0.241247    0.000001    1.083387 ^ _163_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003194    0.174505    0.156714    1.240101 v _163_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.174505    0.000003    1.240104 v _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.240104   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.052741    0.246606    0.128095    0.128095 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000    0.128095 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.378095   clock uncertainty
                                  0.000000    0.378095   clock reconvergence pessimism
                                  0.148912    0.527007   library hold time
                                              0.527007   data required time
---------------------------------------------------------------------------------------------
                                              0.527007   data required time
                                             -1.240104   data arrival time
---------------------------------------------------------------------------------------------
                                              0.713097   slack (MET)


Startpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.052741    0.246606    0.128105    0.128105 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000    0.128105 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.012401    0.177695    0.770919    0.899024 v _218_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.177695    0.000061    0.899085 v _158_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004238    0.237102    0.194006    1.093091 ^ _158_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _077_ (net)
                      0.237102    0.000005    1.093096 ^ _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003180    0.173300    0.155870    1.248966 v _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.173300    0.000003    1.248968 v _218_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.248968   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.052741    0.246606    0.128105    0.128105 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000    0.128105 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.378105   clock uncertainty
                                  0.000000    0.378105   clock reconvergence pessimism
                                  0.149133    0.527238   library hold time
                                              0.527238   data required time
---------------------------------------------------------------------------------------------
                                              0.527238   data required time
                                             -1.248968   data arrival time
---------------------------------------------------------------------------------------------
                                              0.721730   slack (MET)


Startpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.052741    0.246606    0.128003    0.128003 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000    0.128003 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.020749    0.420496    1.067114    1.195118 ^ _216_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.420496    0.000067    1.195185 ^ _155_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003222    0.162805    0.113928    1.309113 v _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.162805    0.000003    1.309116 v _216_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.309116   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.052741    0.246606    0.128003    0.128003 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000    0.128003 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.378003   clock uncertainty
                                  0.000000    0.378003   clock reconvergence pessimism
                                  0.151058    0.529062   library hold time
                                              0.529062   data required time
---------------------------------------------------------------------------------------------
                                              0.529062   data required time
                                             -1.309116   data arrival time
---------------------------------------------------------------------------------------------
                                              0.780054   slack (MET)


Startpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.052741    0.246606    0.127967    0.127967 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000    0.127967 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.017242    0.225359    0.803601    0.931568 v _220_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.225359    0.000004    0.931572 v _164_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005095    0.283492    0.262550    1.194122 ^ _164_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _081_ (net)
                      0.283492    0.000019    1.194141 ^ _165_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003149    0.161193    0.134708    1.328849 v _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.161193    0.000002    1.328851 v _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.328851   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.052741    0.246606    0.127967    0.127967 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000    0.127967 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.377967   clock uncertainty
                                  0.000000    0.377967   clock reconvergence pessimism
                                  0.151354    0.529321   library hold time
                                              0.529321   data required time
---------------------------------------------------------------------------------------------
                                              0.529321   data required time
                                             -1.328851   data arrival time
---------------------------------------------------------------------------------------------
                                              0.799530   slack (MET)


Startpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.052741    0.246606    0.127990    0.127990 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000    0.127990 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.020075    0.250415    0.822238    0.950228 v _217_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.250415    0.000005    0.950233 v _156_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005041    0.281603    0.269076    1.219309 ^ _156_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _076_ (net)
                      0.281603    0.000018    1.219326 ^ _157_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003258    0.162016    0.135622    1.354948 v _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.162016    0.000003    1.354951 v _217_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.354951   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.052741    0.246606    0.127990    0.127990 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000    0.127990 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.377990   clock uncertainty
                                  0.000000    0.377990   clock reconvergence pessimism
                                  0.151203    0.529193   library hold time
                                              0.529193   data required time
---------------------------------------------------------------------------------------------
                                              0.529193   data required time
                                             -1.354951   data arrival time
---------------------------------------------------------------------------------------------
                                              0.825758   slack (MET)


Startpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _247_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.052741    0.246606    0.127914    0.127914 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000    0.127914 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004707    0.172669    0.905197    1.033111 ^ _223_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.172669    0.000005    1.033116 ^ _150_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005213    0.130330    0.118561    1.151677 v _150_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _071_ (net)
                      0.130330    0.000015    1.151692 v _152_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.014264    0.519088    0.345676    1.497367 ^ _152_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _073_ (net)
                      0.519088    0.000006    1.497373 ^ _203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003164    0.175939    0.103971    1.601344 v _203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.175939    0.000002    1.601346 v _247_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.601346   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.052741    0.246606    0.128066    0.128066 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000    0.128066 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.378066   clock uncertainty
                                  0.000000    0.378066   clock reconvergence pessimism
                                  0.148649    0.526715   library hold time
                                              0.526715   data required time
---------------------------------------------------------------------------------------------
                                              0.526715   data required time
                                             -1.601346   data arrival time
---------------------------------------------------------------------------------------------
                                              1.074631   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _218_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.974835    5.974835 ^ rst_n (in)
                                                         rst_n (net)
                      3.437355    0.000000    5.974835 ^ _218_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.974835   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.052741    0.246606    0.128105    0.128105 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000    0.128105 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.378105   clock uncertainty
                                  0.000000    0.378105   clock reconvergence pessimism
                                  0.520034    0.898139   library removal time
                                              0.898139   data required time
---------------------------------------------------------------------------------------------
                                              0.898139   data required time
                                             -5.974835   data arrival time
---------------------------------------------------------------------------------------------
                                              5.076695   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.974855    5.974855 ^ rst_n (in)
                                                         rst_n (net)
                      3.437355    0.000000    5.974855 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.974855   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.052741    0.246606    0.128095    0.128095 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000    0.128095 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.378095   clock uncertainty
                                  0.000000    0.378095   clock reconvergence pessimism
                                  0.520034    0.898129   library removal time
                                              0.898129   data required time
---------------------------------------------------------------------------------------------
                                              0.898129   data required time
                                             -5.974855   data arrival time
---------------------------------------------------------------------------------------------
                                              5.076726   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _216_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.975046    5.975046 ^ rst_n (in)
                                                         rst_n (net)
                      3.437355    0.000000    5.975046 ^ _216_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.975046   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.052741    0.246606    0.128003    0.128003 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000    0.128003 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.378003   clock uncertainty
                                  0.000000    0.378003   clock reconvergence pessimism
                                  0.520034    0.898037   library removal time
                                              0.898037   data required time
---------------------------------------------------------------------------------------------
                                              0.898037   data required time
                                             -5.975046   data arrival time
---------------------------------------------------------------------------------------------
                                              5.077008   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _217_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.975137    5.975137 ^ rst_n (in)
                                                         rst_n (net)
                      3.437366    0.000000    5.975137 ^ _217_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.975137   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.052741    0.246606    0.127990    0.127990 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000    0.127990 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.377990   clock uncertainty
                                  0.000000    0.377990   clock reconvergence pessimism
                                  0.520034    0.898024   library removal time
                                              0.898024   data required time
---------------------------------------------------------------------------------------------
                                              0.898024   data required time
                                             -5.975137   data arrival time
---------------------------------------------------------------------------------------------
                                              5.077113   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.975177    5.975177 ^ rst_n (in)
                                                         rst_n (net)
                      3.437366    0.000000    5.975177 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.975177   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.052741    0.246606    0.127967    0.127967 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000    0.127967 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.377967   clock uncertainty
                                  0.000000    0.377967   clock reconvergence pessimism
                                  0.520034    0.898001   library removal time
                                              0.898001   data required time
---------------------------------------------------------------------------------------------
                                              0.898001   data required time
                                             -5.975177   data arrival time
---------------------------------------------------------------------------------------------
                                              5.077176   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.975264    5.975264 ^ rst_n (in)
                                                         rst_n (net)
                      3.437366    0.000000    5.975264 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.975264   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.052741    0.246606    0.128031    0.128031 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000    0.128031 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.378031   clock uncertainty
                                  0.000000    0.378031   clock reconvergence pessimism
                                  0.520034    0.898065   library removal time
                                              0.898065   data required time
---------------------------------------------------------------------------------------------
                                              0.898065   data required time
                                             -5.975264   data arrival time
---------------------------------------------------------------------------------------------
                                              5.077199   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.975199    5.975199 ^ rst_n (in)
                                                         rst_n (net)
                      3.437366    0.000000    5.975199 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.975199   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.052741    0.246606    0.127941    0.127941 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000    0.127941 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.377941   clock uncertainty
                                  0.000000    0.377941   clock reconvergence pessimism
                                  0.520034    0.897976   library removal time
                                              0.897976   data required time
---------------------------------------------------------------------------------------------
                                              0.897976   data required time
                                             -5.975199   data arrival time
---------------------------------------------------------------------------------------------
                                              5.077223   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _247_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.975377    5.975377 ^ rst_n (in)
                                                         rst_n (net)
                      3.437367    0.000000    5.975377 ^ _247_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.975377   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.052741    0.246606    0.128066    0.128066 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000    0.128066 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.378066   clock uncertainty
                                  0.000000    0.378066   clock reconvergence pessimism
                                  0.520034    0.898101   library removal time
                                              0.898101   data required time
---------------------------------------------------------------------------------------------
                                              0.898101   data required time
                                             -5.975377   data arrival time
---------------------------------------------------------------------------------------------
                                              5.077276   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.975343    5.975343 ^ rst_n (in)
                                                         rst_n (net)
                      3.437367    0.000000    5.975343 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.975343   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.052741    0.246606    0.128022    0.128022 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000    0.128022 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.378022   clock uncertainty
                                  0.000000    0.378022   clock reconvergence pessimism
                                  0.520034    0.898056   library removal time
                                              0.898056   data required time
---------------------------------------------------------------------------------------------
                                              0.898056   data required time
                                             -5.975343   data arrival time
---------------------------------------------------------------------------------------------
                                              5.077287   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.975470    5.975470 ^ rst_n (in)
                                                         rst_n (net)
                      3.437368    0.000000    5.975470 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.975470   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.052741    0.246606    0.127939    0.127939 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000    0.127939 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.377939   clock uncertainty
                                  0.000000    0.377939   clock reconvergence pessimism
                                  0.520034    0.897974   library removal time
                                              0.897974   data required time
---------------------------------------------------------------------------------------------
                                              0.897974   data required time
                                             -5.975470   data arrival time
---------------------------------------------------------------------------------------------
                                              5.077496   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.975588    5.975588 ^ rst_n (in)
                                                         rst_n (net)
                      3.437369    0.000000    5.975588 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.975588   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.052741    0.246606    0.127914    0.127914 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000    0.127914 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.377914   clock uncertainty
                                  0.000000    0.377914   clock reconvergence pessimism
                                  0.520034    0.897948   library removal time
                                              0.897948   data required time
---------------------------------------------------------------------------------------------
                                              0.897948   data required time
                                             -5.975588   data arrival time
---------------------------------------------------------------------------------------------
                                              5.077640   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.975572    5.975572 ^ rst_n (in)
                                                         rst_n (net)
                      3.437368    0.000000    5.975572 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.975572   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.052741    0.246606    0.127871    0.127871 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000    0.127871 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.377871   clock uncertainty
                                  0.000000    0.377871   clock reconvergence pessimism
                                  0.520034    0.897906   library removal time
                                              0.897906   data required time
---------------------------------------------------------------------------------------------
                                              0.897906   data required time
                                             -5.975572   data arrival time
---------------------------------------------------------------------------------------------
                                              5.077666   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.975554    5.975554 ^ rst_n (in)
                                                         rst_n (net)
                      3.437368    0.000000    5.975554 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.975554   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.052741    0.246606    0.127847    0.127847 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000    0.127847 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.377847   clock uncertainty
                                  0.000000    0.377847   clock reconvergence pessimism
                                  0.520034    0.897881   library removal time
                                              0.897881   data required time
---------------------------------------------------------------------------------------------
                                              0.897881   data required time
                                             -5.975554   data arrival time
---------------------------------------------------------------------------------------------
                                              5.077673   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.975572    5.975572 ^ rst_n (in)
                                                         rst_n (net)
                      3.437368    0.000000    5.975572 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.975572   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.127871   20.127871 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.127871 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.877872   clock uncertainty
                                  0.000000   19.877872   clock reconvergence pessimism
                                 -0.876493   19.001379   library recovery time
                                             19.001379   data required time
---------------------------------------------------------------------------------------------
                                             19.001379   data required time
                                             -5.975572   data arrival time
---------------------------------------------------------------------------------------------
                                             13.025806   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.975554    5.975554 ^ rst_n (in)
                                                         rst_n (net)
                      3.437368    0.000000    5.975554 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.975554   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.127846   20.127846 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.127846 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.877848   clock uncertainty
                                  0.000000   19.877848   clock reconvergence pessimism
                                 -0.876493   19.001354   library recovery time
                                             19.001354   data required time
---------------------------------------------------------------------------------------------
                                             19.001354   data required time
                                             -5.975554   data arrival time
---------------------------------------------------------------------------------------------
                                             13.025800   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.975588    5.975588 ^ rst_n (in)
                                                         rst_n (net)
                      3.437369    0.000000    5.975588 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.975588   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.127914   20.127914 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.127914 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.877914   clock uncertainty
                                  0.000000   19.877914   clock reconvergence pessimism
                                 -0.876493   19.001421   library recovery time
                                             19.001421   data required time
---------------------------------------------------------------------------------------------
                                             19.001421   data required time
                                             -5.975588   data arrival time
---------------------------------------------------------------------------------------------
                                             13.025833   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.975470    5.975470 ^ rst_n (in)
                                                         rst_n (net)
                      3.437368    0.000000    5.975470 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.975470   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.127940   20.127941 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.127941 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.877941   clock uncertainty
                                  0.000000   19.877941   clock reconvergence pessimism
                                 -0.876493   19.001448   library recovery time
                                             19.001448   data required time
---------------------------------------------------------------------------------------------
                                             19.001448   data required time
                                             -5.975470   data arrival time
---------------------------------------------------------------------------------------------
                                             13.025978   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.975343    5.975343 ^ rst_n (in)
                                                         rst_n (net)
                      3.437367    0.000000    5.975343 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.975343   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.128022   20.128023 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.128023 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.878023   clock uncertainty
                                  0.000000   19.878023   clock reconvergence pessimism
                                 -0.876492   19.001532   library recovery time
                                             19.001532   data required time
---------------------------------------------------------------------------------------------
                                             19.001532   data required time
                                             -5.975343   data arrival time
---------------------------------------------------------------------------------------------
                                             13.026189   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _247_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.975377    5.975377 ^ rst_n (in)
                                                         rst_n (net)
                      3.437367    0.000000    5.975377 ^ _247_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.975377   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.128066   20.128067 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.128067 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.878067   clock uncertainty
                                  0.000000   19.878067   clock reconvergence pessimism
                                 -0.876493   19.001575   library recovery time
                                             19.001575   data required time
---------------------------------------------------------------------------------------------
                                             19.001575   data required time
                                             -5.975377   data arrival time
---------------------------------------------------------------------------------------------
                                             13.026199   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.975199    5.975199 ^ rst_n (in)
                                                         rst_n (net)
                      3.437366    0.000000    5.975199 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.975199   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.127942   20.127943 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.127943 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.877943   clock uncertainty
                                  0.000000   19.877943   clock reconvergence pessimism
                                 -0.876492   19.001451   library recovery time
                                             19.001451   data required time
---------------------------------------------------------------------------------------------
                                             19.001451   data required time
                                             -5.975199   data arrival time
---------------------------------------------------------------------------------------------
                                             13.026253   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.975264    5.975264 ^ rst_n (in)
                                                         rst_n (net)
                      3.437366    0.000000    5.975264 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.975264   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.128031   20.128031 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.128031 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.878033   clock uncertainty
                                  0.000000   19.878033   clock reconvergence pessimism
                                 -0.876492   19.001541   library recovery time
                                             19.001541   data required time
---------------------------------------------------------------------------------------------
                                             19.001541   data required time
                                             -5.975264   data arrival time
---------------------------------------------------------------------------------------------
                                             13.026277   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.975177    5.975177 ^ rst_n (in)
                                                         rst_n (net)
                      3.437366    0.000000    5.975177 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.975177   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.127967   20.127968 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.127968 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.877968   clock uncertainty
                                  0.000000   19.877968   clock reconvergence pessimism
                                 -0.876492   19.001476   library recovery time
                                             19.001476   data required time
---------------------------------------------------------------------------------------------
                                             19.001476   data required time
                                             -5.975177   data arrival time
---------------------------------------------------------------------------------------------
                                             13.026299   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _217_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.975137    5.975137 ^ rst_n (in)
                                                         rst_n (net)
                      3.437366    0.000000    5.975137 ^ _217_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.975137   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.127990   20.127991 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.127991 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.877991   clock uncertainty
                                  0.000000   19.877991   clock reconvergence pessimism
                                 -0.876492   19.001499   library recovery time
                                             19.001499   data required time
---------------------------------------------------------------------------------------------
                                             19.001499   data required time
                                             -5.975137   data arrival time
---------------------------------------------------------------------------------------------
                                             13.026362   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _216_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.975046    5.975046 ^ rst_n (in)
                                                         rst_n (net)
                      3.437355    0.000000    5.975046 ^ _216_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.975046   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.128002   20.128002 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.128002 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.878004   clock uncertainty
                                  0.000000   19.878004   clock reconvergence pessimism
                                 -0.876487   19.001516   library recovery time
                                             19.001516   data required time
---------------------------------------------------------------------------------------------
                                             19.001516   data required time
                                             -5.975046   data arrival time
---------------------------------------------------------------------------------------------
                                             13.026470   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.974855    5.974855 ^ rst_n (in)
                                                         rst_n (net)
                      3.437355    0.000000    5.974855 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.974855   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.128095   20.128096 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.128096 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.878096   clock uncertainty
                                  0.000000   19.878096   clock reconvergence pessimism
                                 -0.876487   19.001608   library recovery time
                                             19.001608   data required time
---------------------------------------------------------------------------------------------
                                             19.001608   data required time
                                             -5.974855   data arrival time
---------------------------------------------------------------------------------------------
                                             13.026752   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _218_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.974835    5.974835 ^ rst_n (in)
                                                         rst_n (net)
                      3.437355    0.000000    5.974835 ^ _218_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.974835   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.128106   20.128105 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.128105 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.878107   clock uncertainty
                                  0.000000   19.878107   clock reconvergence pessimism
                                 -0.876487   19.001619   library recovery time
                                             19.001619   data required time
---------------------------------------------------------------------------------------------
                                             19.001619   data required time
                                             -5.974835   data arrival time
---------------------------------------------------------------------------------------------
                                             13.026784   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011554    0.234265    0.111512    4.111512 ^ ena (in)
                                                         ena (net)
                      0.234265    0.000000    4.111512 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030377    0.489938    0.350945    4.462457 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _075_ (net)
                      0.489938    0.000056    4.462512 v _163_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003194    0.374100    0.313254    4.775766 ^ _163_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.374100    0.000003    4.775769 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.775769   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.128095   20.128096 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.128096 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.878096   clock uncertainty
                                  0.000000   19.878096   clock reconvergence pessimism
                                 -0.319247   19.558849   library setup time
                                             19.558849   data required time
---------------------------------------------------------------------------------------------
                                             19.558849   data required time
                                             -4.775769   data arrival time
---------------------------------------------------------------------------------------------
                                             14.783080   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011554    0.234265    0.111512    4.111512 ^ ena (in)
                                                         ena (net)
                      0.234265    0.000000    4.111512 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030377    0.489938    0.350945    4.462457 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _075_ (net)
                      0.489938    0.000066    4.462523 v _160_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003180    0.373508    0.312906    4.775429 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.373508    0.000003    4.775432 ^ _218_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.775432   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.128106   20.128105 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.128105 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.878107   clock uncertainty
                                  0.000000   19.878107   clock reconvergence pessimism
                                 -0.319161   19.558945   library setup time
                                             19.558945   data required time
---------------------------------------------------------------------------------------------
                                             19.558945   data required time
                                             -4.775432   data arrival time
---------------------------------------------------------------------------------------------
                                             14.783513   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011554    0.234265    0.111512    4.111512 ^ ena (in)
                                                         ena (net)
                      0.234265    0.000000    4.111512 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030377    0.489938    0.350945    4.462457 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _075_ (net)
                      0.489938    0.000203    4.462660 v _157_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003258    0.262235    0.253296    4.715955 ^ _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.262235    0.000004    4.715959 ^ _217_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.715959   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.127990   20.127991 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.127991 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.877991   clock uncertainty
                                  0.000000   19.877991   clock reconvergence pessimism
                                 -0.299077   19.578915   library setup time
                                             19.578915   data required time
---------------------------------------------------------------------------------------------
                                             19.578915   data required time
                                             -4.715959   data arrival time
---------------------------------------------------------------------------------------------
                                             14.862956   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011554    0.234265    0.111512    4.111512 ^ ena (in)
                                                         ena (net)
                      0.234265    0.000000    4.111512 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030377    0.489938    0.350945    4.462457 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _075_ (net)
                      0.489938    0.000151    4.462608 v _167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003236    0.261668    0.252884    4.715493 ^ _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.261668    0.000003    4.715496 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.715496   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.127942   20.127943 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.127943 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.877943   clock uncertainty
                                  0.000000   19.877943   clock reconvergence pessimism
                                 -0.298961   19.578983   library setup time
                                             19.578983   data required time
---------------------------------------------------------------------------------------------
                                             19.578983   data required time
                                             -4.715496   data arrival time
---------------------------------------------------------------------------------------------
                                             14.863487   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011554    0.234265    0.111512    4.111512 ^ ena (in)
                                                         ena (net)
                      0.234265    0.000000    4.111512 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030377    0.489938    0.350945    4.462457 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _075_ (net)
                      0.489938    0.000179    4.462636 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003149    0.259396    0.251238    4.713873 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.259396    0.000002    4.713875 ^ _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.713875   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.127967   20.127968 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.127968 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.877968   clock uncertainty
                                  0.000000   19.877968   clock reconvergence pessimism
                                 -0.298495   19.579473   library setup time
                                             19.579473   data required time
---------------------------------------------------------------------------------------------
                                             19.579473   data required time
                                             -4.713875   data arrival time
---------------------------------------------------------------------------------------------
                                             14.865597   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011554    0.234265    0.111512    4.111512 ^ ena (in)
                                                         ena (net)
                      0.234265    0.000000    4.111512 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030377    0.489938    0.350945    4.462457 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _075_ (net)
                      0.489938    0.000214    4.462671 v _155_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003222    0.268106    0.232853    4.695524 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.268106    0.000003    4.695527 ^ _216_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.695527   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.128002   20.128002 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.128002 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.878004   clock uncertainty
                                  0.000000   19.878004   clock reconvergence pessimism
                                 -0.300282   19.577721   library setup time
                                             19.577721   data required time
---------------------------------------------------------------------------------------------
                                             19.577721   data required time
                                             -4.695527   data arrival time
---------------------------------------------------------------------------------------------
                                             14.882195   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _247_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011554    0.234265    0.111514    4.111515 ^ ena (in)
                                                         ena (net)
                      0.234265    0.000000    4.111515 ^ _202_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004414    0.413550    0.171304    4.282819 v _202_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _103_ (net)
                      0.413550    0.000007    4.282826 v _203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003164    0.338461    0.283358    4.566184 ^ _203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.338461    0.000002    4.566186 ^ _247_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.566186   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.128066   20.128067 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.128067 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.878067   clock uncertainty
                                  0.000000   19.878067   clock reconvergence pessimism
                                 -0.314084   19.563984   library setup time
                                             19.563984   data required time
---------------------------------------------------------------------------------------------
                                             19.563984   data required time
                                             -4.566186   data arrival time
---------------------------------------------------------------------------------------------
                                             14.997797   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.975572    5.975572 ^ rst_n (in)
                                                         rst_n (net)
                      3.437368    0.000000    5.975572 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.975572   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.127871   20.127871 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.127871 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.877872   clock uncertainty
                                  0.000000   19.877872   clock reconvergence pessimism
                                 -0.876493   19.001379   library recovery time
                                             19.001379   data required time
---------------------------------------------------------------------------------------------
                                             19.001379   data required time
                                             -5.975572   data arrival time
---------------------------------------------------------------------------------------------
                                             13.025806   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011554    0.234265    0.111512    4.111512 ^ ena (in)
                                                         ena (net)
                      0.234265    0.000000    4.111512 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030377    0.489938    0.350945    4.462457 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _075_ (net)
                      0.489938    0.000056    4.462512 v _163_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003194    0.374100    0.313254    4.775766 ^ _163_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.374100    0.000003    4.775769 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.775769   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.128095   20.128096 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.128096 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.878096   clock uncertainty
                                  0.000000   19.878096   clock reconvergence pessimism
                                 -0.319247   19.558849   library setup time
                                             19.558849   data required time
---------------------------------------------------------------------------------------------
                                             19.558849   data required time
                                             -4.775769   data arrival time
---------------------------------------------------------------------------------------------
                                             14.783080   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
_192_/ZN                                3.000000    3.509277   -0.509277 (VIOLATED)
_193_/A2                                3.000000    3.509277   -0.509277 (VIOLATED)
_194_/A2                                3.000000    3.509277   -0.509277 (VIOLATED)
_195_/A2                                3.000000    3.509277   -0.509277 (VIOLATED)
_196_/A2                                3.000000    3.509277   -0.509277 (VIOLATED)
_197_/A2                                3.000000    3.509277   -0.509277 (VIOLATED)
_198_/A2                                3.000000    3.509277   -0.509277 (VIOLATED)
_199_/A2                                3.000000    3.509277   -0.509277 (VIOLATED)
_200_/A2                                3.000000    3.509277   -0.509277 (VIOLATED)
_201_/S                                 3.000000    3.509277   -0.509277 (VIOLATED)
_222_/RN                                3.000000    3.437368   -0.437369 (VIOLATED)
_223_/RN                                3.000000    3.437369   -0.437369 (VIOLATED)
_227_/RN                                3.000000    3.437368   -0.437368 (VIOLATED)
_226_/RN                                3.000000    3.437368   -0.437368 (VIOLATED)
_225_/RN                                3.000000    3.437367   -0.437367 (VIOLATED)
_247_/RN                                3.000000    3.437367   -0.437367 (VIOLATED)
_224_/RN                                3.000000    3.437366   -0.437367 (VIOLATED)
_221_/RN                                3.000000    3.437366   -0.437366 (VIOLATED)
_217_/RN                                3.000000    3.437366   -0.437366 (VIOLATED)
_220_/RN                                3.000000    3.437366   -0.437366 (VIOLATED)
rst_n                                   3.000000    3.437355   -0.437355 (VIOLATED)
_122_/I                                 3.000000    3.437355   -0.437355 (VIOLATED)
_204_/I                                 3.000000    3.437355   -0.437355 (VIOLATED)
_205_/I                                 3.000000    3.437355   -0.437355 (VIOLATED)
_206_/I                                 3.000000    3.437355   -0.437355 (VIOLATED)
_207_/I                                 3.000000    3.437355   -0.437355 (VIOLATED)
_208_/I                                 3.000000    3.437355   -0.437355 (VIOLATED)
_209_/I                                 3.000000    3.437355   -0.437355 (VIOLATED)
_210_/I                                 3.000000    3.437355   -0.437355 (VIOLATED)
_211_/I                                 3.000000    3.437355   -0.437355 (VIOLATED)
_212_/I                                 3.000000    3.437355   -0.437355 (VIOLATED)
_213_/I                                 3.000000    3.437355   -0.437355 (VIOLATED)
_214_/I                                 3.000000    3.437355   -0.437355 (VIOLATED)
_215_/I                                 3.000000    3.437355   -0.437355 (VIOLATED)
_216_/RN                                3.000000    3.437355   -0.437355 (VIOLATED)
_218_/RN                                3.000000    3.437355   -0.437355 (VIOLATED)
_219_/RN                                3.000000    3.437355   -0.437355 (VIOLATED)
_242_/RN                                3.000000    3.437355   -0.437355 (VIOLATED)
_243_/RN                                3.000000    3.437355   -0.437355 (VIOLATED)
_244_/RN                                3.000000    3.437355   -0.437355 (VIOLATED)
_245_/SETN                              3.000000    3.437355   -0.437355 (VIOLATED)
_246_/RN                                3.000000    3.437355   -0.437355 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
rst_n                                    10     31    -21 (VIOLATED)
_247_/Q                                  10     21    -11 (VIOLATED)
clk                                      10     13     -3 (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
rst_n                                   0.200000    0.211630   -0.011630 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 7 unannotated drivers.
 ui_in[1]
 ui_in[2]
 uio_in[3]
 uio_in[4]
 uio_in[5]
 uio_in[6]
 uio_in[7]
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 42
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_5v00: 42
max fanout violation count 3
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_5v00: 3
max cap violation count 1
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_5v00: 1
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 19 unclocked register/latch pins.
  _228_/CLK
  _229_/CLK
  _230_/CLK
  _231_/CLK
  _232_/CLK
  _233_/CLK
  _234_/CLK
  _235_/CLK
  _236_/CLK
  _237_/CLK
  _238_/CLK
  _239_/CLK
  _240_/CLK
  _241_/CLK
  _242_/CLK
  _243_/CLK
  _244_/CLK
  _245_/CLK
  _246_/CLK
Warning: There are 49 unconstrained endpoints.
  uio_oe[0]
  uio_oe[1]
  uio_oe[2]
  uio_oe[3]
  uio_oe[4]
  uio_oe[5]
  uio_oe[6]
  uio_oe[7]
  uio_out[0]
  uio_out[1]
  uio_out[2]
  uio_out[3]
  uio_out[4]
  uio_out[5]
  uio_out[6]
  uio_out[7]
  uo_out[0]
  uo_out[1]
  uo_out[2]
  uo_out[3]
  uo_out[4]
  uo_out[5]
  uo_out[6]
  uo_out[7]
  _222_/D
  _223_/D
  _224_/D
  _225_/D
  _226_/D
  _227_/D
  _228_/D
  _229_/D
  _230_/D
  _231_/D
  _232_/D
  _233_/D
  _234_/D
  _235_/D
  _236_/D
  _237_/D
  _238_/D
  _239_/D
  _240_/D
  _241_/D
  _242_/D
  _243_/D
  _244_/D
  _245_/D
  _246_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           5.410942e-04 6.925795e-05 1.372578e-08 6.103659e-04  87.4%
Combinational        6.778826e-05 2.038345e-05 1.256465e-08 8.818428e-05  12.6%
Clock                0.000000e+00 0.000000e+00 6.650000e-09 6.650000e-09   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                6.088825e-04 8.964140e-05 3.294042e-08 6.985568e-04 100.0%
                            87.2%        12.8%         0.0%
Writing metric power__internal__total: 0.000608882459346205
Writing metric power__switching__total: 8.964139851741493e-5
Writing metric power__leakage__total: 3.294042372203876e-8
Writing metric power__total: 0.0006985567742958665

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_tt_025C_5v00: -0.25025815461610207
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.127847 source latency _227_/CLK ^
-0.128105 target latency _218_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250258 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_tt_025C_5v00: 0.2501636191228816
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.128105 source latency _218_/CLK ^
-0.127941 target latency _221_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250164 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_tt_025C_5v00: 0.6757138373427743
nom_tt_025C_5v00: 0.6757138373427743
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_tt_025C_5v00: 13.02580657982576
nom_tt_025C_5v00: 13.02580657982576
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_tt_025C_5v00: 0
nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__hold_r2r__ws__corner:nom_tt_025C_5v00: 0.675714
Writing metric timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__setup_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__setup_r2r__ws__corner:nom_tt_025C_5v00: 1e30
Writing metric timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.127847         network latency _227_/CLK
        1.866668 network latency _235_/CLK
---------------
0.127847 1.866668 latency
        1.738821 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.384768         network latency _243_/CLK
        1.385358 network latency _235_/CLK
---------------
1.384768 1.385358 latency
        0.000590 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.078857         network latency _227_/CLK
        0.079115 network latency _218_/CLK
---------------
0.078857 0.079115 latency
        0.000258 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 2.96 fmax = 337.44
%OL_END_REPORT
