#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed May 25 14:57:45 2022
# Process ID: 17561
# Current directory: /home-temp/aluno/Dionatas/project_9/project_9.runs/synth_1
# Command line: vivado -log stop_watch_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source stop_watch_test.tcl
# Log file: /home-temp/aluno/Dionatas/project_9/project_9.runs/synth_1/stop_watch_test.vds
# Journal file: /home-temp/aluno/Dionatas/project_9/project_9.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source stop_watch_test.tcl -notrace
Command: synth_design -top stop_watch_test -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17587 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1210.582 ; gain = 62.992 ; free physical = 2065 ; free virtual = 7286
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'stop_watch_test' [/home-temp/aluno/Dionatas/fpga_mcs_vhdl_src/chapter_listing/chap04_seq/stop_watch_test.vhd:12]
INFO: [Synth 8-638] synthesizing module 'disp_hex_mux' [/home-temp/aluno/Dionatas/fpga_mcs_vhdl_src/chapter_listing/chap04_seq/disp_hex_mux.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'disp_hex_mux' (1#1) [/home-temp/aluno/Dionatas/fpga_mcs_vhdl_src/chapter_listing/chap04_seq/disp_hex_mux.vhd:15]
INFO: [Synth 8-638] synthesizing module 'stop_watch_cascade_arch' [/home-temp/aluno/Dionatas/fpga_mcs_vhdl_src/chapter_listing/chap04_seq/stop_watch_all.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'stop_watch_cascade_arch' (2#1) [/home-temp/aluno/Dionatas/fpga_mcs_vhdl_src/chapter_listing/chap04_seq/stop_watch_all.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'stop_watch_test' (3#1) [/home-temp/aluno/Dionatas/fpga_mcs_vhdl_src/chapter_listing/chap04_seq/stop_watch_test.vhd:12]
WARNING: [Synth 8-3331] design stop_watch_test has unconnected port btn[3]
WARNING: [Synth 8-3331] design stop_watch_test has unconnected port btn[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1252.113 ; gain = 104.523 ; free physical = 2078 ; free virtual = 7299
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1252.113 ; gain = 104.523 ; free physical = 2078 ; free virtual = 7299
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home-temp/aluno/Dionatas/fpga_mcs_vhdl_src/chapter_listing/chap00_constraint/Nexys4_DDR_chu.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn[4]'. [/home-temp/aluno/Dionatas/fpga_mcs_vhdl_src/chapter_listing/chap00_constraint/Nexys4_DDR_chu.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home-temp/aluno/Dionatas/fpga_mcs_vhdl_src/chapter_listing/chap00_constraint/Nexys4_DDR_chu.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home-temp/aluno/Dionatas/fpga_mcs_vhdl_src/chapter_listing/chap00_constraint/Nexys4_DDR_chu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home-temp/aluno/Dionatas/fpga_mcs_vhdl_src/chapter_listing/chap00_constraint/Nexys4_DDR_chu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stop_watch_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stop_watch_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1591.762 ; gain = 0.000 ; free physical = 1829 ; free virtual = 7050
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1591.762 ; gain = 444.172 ; free physical = 1890 ; free virtual = 7111
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1591.762 ; gain = 444.172 ; free physical = 1890 ; free virtual = 7111
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1591.762 ; gain = 444.172 ; free physical = 1892 ; free virtual = 7113
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element q_reg_reg was removed.  [/home-temp/aluno/Dionatas/fpga_mcs_vhdl_src/chapter_listing/chap04_seq/disp_hex_mux.vhd:28]
INFO: [Synth 8-5546] ROM "ms_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "d0_tick" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d1_tick" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element ms_reg_reg was removed.  [/home-temp/aluno/Dionatas/fpga_mcs_vhdl_src/chapter_listing/chap04_seq/stop_watch_all.vhd:26]
WARNING: [Synth 8-6014] Unused sequential element d2_reg_reg was removed.  [/home-temp/aluno/Dionatas/fpga_mcs_vhdl_src/chapter_listing/chap04_seq/stop_watch_all.vhd:27]
WARNING: [Synth 8-6014] Unused sequential element d1_reg_reg was removed.  [/home-temp/aluno/Dionatas/fpga_mcs_vhdl_src/chapter_listing/chap04_seq/stop_watch_all.vhd:28]
WARNING: [Synth 8-6014] Unused sequential element d0_reg_reg was removed.  [/home-temp/aluno/Dionatas/fpga_mcs_vhdl_src/chapter_listing/chap04_seq/stop_watch_all.vhd:29]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 1591.762 ; gain = 444.172 ; free physical = 1883 ; free virtual = 7104
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module disp_hex_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module stop_watch_cascade_arch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "watch_unit/ms_tick" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element disp_unit/q_reg_reg was removed.  [/home-temp/aluno/Dionatas/fpga_mcs_vhdl_src/chapter_listing/chap04_seq/disp_hex_mux.vhd:28]
WARNING: [Synth 8-6014] Unused sequential element watch_unit/ms_reg_reg was removed.  [/home-temp/aluno/Dionatas/fpga_mcs_vhdl_src/chapter_listing/chap04_seq/stop_watch_all.vhd:26]
WARNING: [Synth 8-6014] Unused sequential element watch_unit/d0_reg_reg was removed.  [/home-temp/aluno/Dionatas/fpga_mcs_vhdl_src/chapter_listing/chap04_seq/stop_watch_all.vhd:29]
WARNING: [Synth 8-6014] Unused sequential element watch_unit/d1_reg_reg was removed.  [/home-temp/aluno/Dionatas/fpga_mcs_vhdl_src/chapter_listing/chap04_seq/stop_watch_all.vhd:28]
WARNING: [Synth 8-6014] Unused sequential element watch_unit/d2_reg_reg was removed.  [/home-temp/aluno/Dionatas/fpga_mcs_vhdl_src/chapter_listing/chap04_seq/stop_watch_all.vhd:27]
WARNING: [Synth 8-3331] design stop_watch_test has unconnected port btn[3]
WARNING: [Synth 8-3331] design stop_watch_test has unconnected port btn[2]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 1591.762 ; gain = 444.172 ; free physical = 1857 ; free virtual = 7079
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 1591.762 ; gain = 444.172 ; free physical = 1759 ; free virtual = 6981
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1591.762 ; gain = 444.172 ; free physical = 1756 ; free virtual = 6978
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1591.762 ; gain = 444.172 ; free physical = 1756 ; free virtual = 6978
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1591.762 ; gain = 444.172 ; free physical = 1764 ; free virtual = 6986
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1591.762 ; gain = 444.172 ; free physical = 1764 ; free virtual = 6986
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1591.762 ; gain = 444.172 ; free physical = 1764 ; free virtual = 6986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1591.762 ; gain = 444.172 ; free physical = 1764 ; free virtual = 6986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1591.762 ; gain = 444.172 ; free physical = 1764 ; free virtual = 6986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1591.762 ; gain = 444.172 ; free physical = 1764 ; free virtual = 6986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |     5|
|4     |LUT2   |     7|
|5     |LUT3   |     4|
|6     |LUT4   |    19|
|7     |LUT5   |     7|
|8     |LUT6   |     3|
|9     |FDRE   |    54|
|10    |IBUF   |     3|
|11    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+-------------+------------------------+------+
|      |Instance     |Module                  |Cells |
+------+-------------+------------------------+------+
|1     |top          |                        |   126|
|2     |  disp_unit  |disp_hex_mux            |    28|
|3     |  watch_unit |stop_watch_cascade_arch |    82|
+------+-------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1591.762 ; gain = 444.172 ; free physical = 1764 ; free virtual = 6986
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1591.762 ; gain = 104.523 ; free physical = 1818 ; free virtual = 7039
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1591.770 ; gain = 444.172 ; free physical = 1817 ; free virtual = 7039
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 15 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1591.770 ; gain = 457.559 ; free physical = 1802 ; free virtual = 7023
INFO: [Common 17-1381] The checkpoint '/home-temp/aluno/Dionatas/project_9/project_9.runs/synth_1/stop_watch_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file stop_watch_test_utilization_synth.rpt -pb stop_watch_test_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1615.773 ; gain = 0.000 ; free physical = 1795 ; free virtual = 7016
INFO: [Common 17-206] Exiting Vivado at Wed May 25 14:58:31 2022...
