# --- I2C_MASTER

.equ I2C_MASTER_BASE_ADDR, 0x10000200

# CMD - I2C master command register
.equ I2C_MASTER_CMD_ADDR, 0x0

# CMD.NUM_BYTES - Number of bytes to read/write.
.equ I2C_MASTER_CMD_NUM_BYTES_WIDTH 8
.equ I2C_MASTER_CMD_NUM_BYTES_LSB 0
.equ I2C_MASTER_CMD_NUM_BYTES_MASK 0xff
# CMD.START_ADDR - Initial address to read from or write to.
.equ I2C_MASTER_CMD_START_ADDR_WIDTH 8
.equ I2C_MASTER_CMD_START_ADDR_LSB 8
.equ I2C_MASTER_CMD_START_ADDR_MASK 0xff00
# CMD.RD_N_WR - Set to 1 for a read command, 0 for a write command.
.equ I2C_MASTER_CMD_RD_N_WR_WIDTH 1
.equ I2C_MASTER_CMD_RD_N_WR_LSB 16
.equ I2C_MASTER_CMD_RD_N_WR_MASK 0x10000
# CMD.SLAVE_ADDR - I2C slave address
.equ I2C_MASTER_CMD_SLAVE_ADDR_WIDTH 7
.equ I2C_MASTER_CMD_SLAVE_ADDR_LSB 17
.equ I2C_MASTER_CMD_SLAVE_ADDR_MASK 0xfe0000
# CMD.ERR - Command error
.equ I2C_MASTER_CMD_ERR_WIDTH 1
.equ I2C_MASTER_CMD_ERR_LSB 30
.equ I2C_MASTER_CMD_ERR_MASK 0x40000000
# CMD.BUSY - Transaction ongoing.
.equ I2C_MASTER_CMD_BUSY_WIDTH 1
.equ I2C_MASTER_CMD_BUSY_LSB 31
.equ I2C_MASTER_CMD_BUSY_MASK 0x80000000
# SPD - Speed register
.equ I2C_MASTER_SPD_ADDR, 0x4

# SPD.VALUE - Number of system clocks for I2C wait state (1/4th of I2C bus clock period).
.equ I2C_MASTER_SPD_VALUE_WIDTH 20
.equ I2C_MASTER_SPD_VALUE_LSB 0
.equ I2C_MASTER_SPD_VALUE_MASK 0xfffff
# ISR - Interrupt Status Register
.equ I2C_MASTER_ISR_ADDR, 0x8

# ISR.BUSY - Set when I2C goes from busy to idle.
.equ I2C_MASTER_ISR_BUSY_WIDTH 1
.equ I2C_MASTER_ISR_BUSY_LSB 0
.equ I2C_MASTER_ISR_BUSY_MASK 0x1
# IEN - Interrupt Enable Register
.equ I2C_MASTER_IEN_ADDR, 0xc

# IEN.BUSY - Set to enable BUSY interrupt.
.equ I2C_MASTER_IEN_BUSY_WIDTH 1
.equ I2C_MASTER_IEN_BUSY_LSB 0
.equ I2C_MASTER_IEN_BUSY_MASK 0x1
