Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Thu Nov 15 21:09:00 2018
| Host         : howard-OptiPlex-9020M running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file vga_display_timing_summary_routed.rpt -pb vga_display_timing_summary_routed.pb -rpx vga_display_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1280 register/latch pins with no clock driven by root clock pin: debouncer/PB_state_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3830 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.525        0.000                      0                  315        0.222        0.000                      0                  315        4.500        0.000                       0                   110  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.525        0.000                      0                  315        0.222        0.000                      0                  315        4.500        0.000                       0                   110  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 cpu/debug_screen/char_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_ram/BRAM_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.204ns  (logic 2.112ns (22.946%)  route 7.092ns (77.054%))
  Logic Levels:           7  (LUT4=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.552     5.073    cpu/debug_screen/clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  cpu/debug_screen/char_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.478     5.551 r  cpu/debug_screen/char_y_reg[4]/Q
                         net (fo=17, routed)          1.129     6.681    cpu/debug_screen/char_y[4]
    SLICE_X13Y23         LUT6 (Prop_lut6_I1_O)        0.295     6.976 r  cpu/debug_screen/BRAM_reg_0_i_258/O
                         net (fo=128, routed)         1.507     8.483    cpu/regs/char_y_reg[5]_1
    SLICE_X32Y35         MUXF7 (Prop_muxf7_S_O)       0.276     8.759 r  cpu/regs/BRAM_reg_0_i_256/O
                         net (fo=1, routed)           1.211     9.970    cpu/regs/BRAM_reg_0_i_256_n_0
    SLICE_X14Y28         LUT6 (Prop_lut6_I3_O)        0.299    10.269 r  cpu/regs/BRAM_reg_0_i_154/O
                         net (fo=1, routed)           0.662    10.931    cpu/debug_screen/dbg_reg_data_31[23]
    SLICE_X9Y24          LUT6 (Prop_lut6_I3_O)        0.124    11.055 r  cpu/debug_screen/BRAM_reg_0_i_105/O
                         net (fo=6, routed)           0.974    12.029    cpu/debug_screen/BRAM_reg_0_i_105_n_0
    SLICE_X9Y20          LUT4 (Prop_lut4_I2_O)        0.124    12.153 r  cpu/debug_screen/BRAM_reg_0_i_81/O
                         net (fo=1, routed)           0.000    12.153    cpu/debug_screen/BRAM_reg_0_i_81_n_0
    SLICE_X9Y20          MUXF7 (Prop_muxf7_I1_O)      0.217    12.370 r  cpu/debug_screen/BRAM_reg_0_i_42/O
                         net (fo=1, routed)           1.052    13.422    cpu/debug_screen/BRAM_reg_0_i_42_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.299    13.721 r  cpu/debug_screen/BRAM_reg_0_i_21/O
                         net (fo=1, routed)           0.556    14.278    bg_ram/dina[1]
    RAMB36_X0Y4          RAMB36E1                                     r  bg_ram/BRAM_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.478    14.819    bg_ram/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  bg_ram/BRAM_reg_0/CLKARDCLK
                         clock pessimism              0.260    15.079    
                         clock uncertainty           -0.035    15.043    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.241    14.802    bg_ram/BRAM_reg_0
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -14.278    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 cpu/debug_screen/char_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_ram/BRAM_reg_1/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.928ns  (logic 1.937ns (21.695%)  route 6.991ns (78.305%))
  Logic Levels:           7  (LUT3=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.552     5.073    cpu/debug_screen/clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  cpu/debug_screen/char_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.478     5.551 r  cpu/debug_screen/char_y_reg[4]/Q
                         net (fo=17, routed)          1.129     6.681    cpu/debug_screen/char_y[4]
    SLICE_X13Y23         LUT6 (Prop_lut6_I1_O)        0.295     6.976 r  cpu/debug_screen/BRAM_reg_0_i_258/O
                         net (fo=128, routed)         1.507     8.483    cpu/regs/char_y_reg[5]_1
    SLICE_X32Y35         MUXF7 (Prop_muxf7_S_O)       0.276     8.759 r  cpu/regs/BRAM_reg_0_i_256/O
                         net (fo=1, routed)           1.211     9.970    cpu/regs/BRAM_reg_0_i_256_n_0
    SLICE_X14Y28         LUT6 (Prop_lut6_I3_O)        0.299    10.269 r  cpu/regs/BRAM_reg_0_i_154/O
                         net (fo=1, routed)           0.662    10.931    cpu/debug_screen/dbg_reg_data_31[23]
    SLICE_X9Y24          LUT6 (Prop_lut6_I3_O)        0.124    11.055 r  cpu/debug_screen/BRAM_reg_0_i_105/O
                         net (fo=6, routed)           0.976    12.031    cpu/debug_screen/BRAM_reg_0_i_105_n_0
    SLICE_X9Y19          LUT3 (Prop_lut3_I0_O)        0.124    12.155 r  cpu/debug_screen/BRAM_reg_1_i_13/O
                         net (fo=1, routed)           0.775    12.931    cpu/debug_screen/BRAM_reg_1_i_13_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I0_O)        0.124    13.055 r  cpu/debug_screen/BRAM_reg_1_i_4/O
                         net (fo=1, routed)           0.000    13.055    cpu/debug_screen/BRAM_reg_1_i_4_n_0
    SLICE_X9Y17          MUXF7 (Prop_muxf7_I1_O)      0.217    13.272 r  cpu/debug_screen/BRAM_reg_1_i_1/O
                         net (fo=1, routed)           0.730    14.002    bg_ram/dina[5]
    RAMB36_X0Y3          RAMB36E1                                     r  bg_ram/BRAM_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.483    14.824    bg_ram/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  bg_ram/BRAM_reg_1/CLKARDCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.416    14.632    bg_ram/BRAM_reg_1
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                         -14.002    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 cpu/debug_screen/char_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_ram/BRAM_reg_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.023ns  (logic 2.132ns (23.628%)  route 6.891ns (76.372%))
  Logic Levels:           7  (LUT3=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.552     5.073    cpu/debug_screen/clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  cpu/debug_screen/char_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.478     5.551 r  cpu/debug_screen/char_y_reg[4]/Q
                         net (fo=17, routed)          1.129     6.681    cpu/debug_screen/char_y[4]
    SLICE_X13Y23         LUT6 (Prop_lut6_I1_O)        0.295     6.976 r  cpu/debug_screen/BRAM_reg_0_i_258/O
                         net (fo=128, routed)         1.419     8.394    cpu/regs/char_y_reg[5]_1
    SLICE_X28Y37         MUXF7 (Prop_muxf7_S_O)       0.276     8.670 f  cpu/regs/BRAM_reg_0_i_229/O
                         net (fo=1, routed)           1.092     9.762    cpu/regs/BRAM_reg_0_i_229_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I0_O)        0.299    10.061 f  cpu/regs/BRAM_reg_0_i_144/O
                         net (fo=1, routed)           1.036    11.097    cpu/debug_screen/dbg_reg_data_31[25]
    SLICE_X9Y24          LUT6 (Prop_lut6_I3_O)        0.124    11.221 f  cpu/debug_screen/BRAM_reg_0_i_100/O
                         net (fo=6, routed)           1.145    12.365    cpu/debug_screen/BRAM_reg_0_i_100_n_0
    SLICE_X9Y18          LUT3 (Prop_lut3_I0_O)        0.124    12.489 r  cpu/debug_screen/BRAM_reg_1_i_17/O
                         net (fo=1, routed)           0.000    12.489    cpu/debug_screen/BRAM_reg_1_i_17_n_0
    SLICE_X9Y18          MUXF7 (Prop_muxf7_I0_O)      0.238    12.727 r  cpu/debug_screen/BRAM_reg_1_i_5/O
                         net (fo=1, routed)           0.582    13.310    cpu/debug_screen/BRAM_reg_1_i_5_n_0
    SLICE_X8Y18          LUT6 (Prop_lut6_I0_O)        0.298    13.608 r  cpu/debug_screen/BRAM_reg_1_i_2/O
                         net (fo=1, routed)           0.489    14.097    bg_ram/dina[4]
    RAMB36_X0Y3          RAMB36E1                                     r  bg_ram/BRAM_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.483    14.824    bg_ram/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  bg_ram/BRAM_reg_1/CLKARDCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    14.807    bg_ram/BRAM_reg_1
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -14.097    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 cpu/debug_screen/char_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_ram/BRAM_reg_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.970ns  (logic 2.167ns (24.159%)  route 6.803ns (75.841%))
  Logic Levels:           8  (LUT3=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.552     5.073    cpu/debug_screen/clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  cpu/debug_screen/char_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.478     5.551 r  cpu/debug_screen/char_y_reg[4]/Q
                         net (fo=17, routed)          1.079     6.630    cpu/debug_screen/char_y[4]
    SLICE_X11Y21         LUT6 (Prop_lut6_I1_O)        0.295     6.925 r  cpu/debug_screen/BRAM_reg_0_i_626/O
                         net (fo=128, routed)         1.599     8.525    cpu/regs/char_y_reg[5]_2
    SLICE_X34Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.649 f  cpu/regs/BRAM_reg_0_i_568/O
                         net (fo=1, routed)           0.000     8.649    cpu/regs/BRAM_reg_0_i_568_n_0
    SLICE_X34Y23         MUXF7 (Prop_muxf7_I1_O)      0.214     8.863 f  cpu/regs/BRAM_reg_0_i_351/O
                         net (fo=1, routed)           1.124     9.986    cpu/regs/BRAM_reg_0_i_351_n_0
    SLICE_X15Y23         LUT6 (Prop_lut6_I5_O)        0.297    10.283 f  cpu/regs/BRAM_reg_0_i_201/O
                         net (fo=1, routed)           0.595    10.878    cpu/debug_screen/dbg_reg_data_31[14]
    SLICE_X12Y21         LUT6 (Prop_lut6_I3_O)        0.124    11.002 f  cpu/debug_screen/BRAM_reg_0_i_127/O
                         net (fo=6, routed)           0.975    11.977    cpu/debug_screen/BRAM_reg_0_i_127_n_0
    SLICE_X8Y19          LUT3 (Prop_lut3_I1_O)        0.124    12.101 r  cpu/debug_screen/BRAM_reg_0_i_71/O
                         net (fo=1, routed)           0.000    12.101    cpu/debug_screen/BRAM_reg_0_i_71_n_0
    SLICE_X8Y19          MUXF7 (Prop_muxf7_I1_O)      0.214    12.315 r  cpu/debug_screen/BRAM_reg_0_i_37/O
                         net (fo=1, routed)           0.709    13.024    cpu/debug_screen/BRAM_reg_0_i_37_n_0
    SLICE_X8Y19          LUT6 (Prop_lut6_I5_O)        0.297    13.321 r  cpu/debug_screen/BRAM_reg_0_i_19/O
                         net (fo=1, routed)           0.722    14.043    bg_ram/dina[3]
    RAMB36_X0Y4          RAMB36E1                                     r  bg_ram/BRAM_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.478    14.819    bg_ram/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  bg_ram/BRAM_reg_0/CLKARDCLK
                         clock pessimism              0.260    15.079    
                         clock uncertainty           -0.035    15.043    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.241    14.802    bg_ram/BRAM_reg_0
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -14.043    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 cpu/debug_screen/char_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_ram/BRAM_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.941ns  (logic 2.167ns (24.238%)  route 6.774ns (75.762%))
  Logic Levels:           8  (LUT4=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.552     5.073    cpu/debug_screen/clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  cpu/debug_screen/char_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.478     5.551 r  cpu/debug_screen/char_y_reg[4]/Q
                         net (fo=17, routed)          1.079     6.630    cpu/debug_screen/char_y[4]
    SLICE_X11Y21         LUT6 (Prop_lut6_I1_O)        0.295     6.925 r  cpu/debug_screen/BRAM_reg_0_i_626/O
                         net (fo=128, routed)         1.599     8.525    cpu/regs/char_y_reg[5]_2
    SLICE_X34Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.649 r  cpu/regs/BRAM_reg_0_i_568/O
                         net (fo=1, routed)           0.000     8.649    cpu/regs/BRAM_reg_0_i_568_n_0
    SLICE_X34Y23         MUXF7 (Prop_muxf7_I1_O)      0.214     8.863 r  cpu/regs/BRAM_reg_0_i_351/O
                         net (fo=1, routed)           1.124     9.986    cpu/regs/BRAM_reg_0_i_351_n_0
    SLICE_X15Y23         LUT6 (Prop_lut6_I5_O)        0.297    10.283 r  cpu/regs/BRAM_reg_0_i_201/O
                         net (fo=1, routed)           0.595    10.878    cpu/debug_screen/dbg_reg_data_31[14]
    SLICE_X12Y21         LUT6 (Prop_lut6_I3_O)        0.124    11.002 r  cpu/debug_screen/BRAM_reg_0_i_127/O
                         net (fo=6, routed)           1.023    12.025    cpu/debug_screen/BRAM_reg_0_i_127_n_0
    SLICE_X10Y19         LUT4 (Prop_lut4_I1_O)        0.124    12.149 r  cpu/debug_screen/BRAM_reg_0_i_79/O
                         net (fo=1, routed)           0.000    12.149    cpu/debug_screen/BRAM_reg_0_i_79_n_0
    SLICE_X10Y19         MUXF7 (Prop_muxf7_I1_O)      0.214    12.363 r  cpu/debug_screen/BRAM_reg_0_i_41/O
                         net (fo=1, routed)           0.867    13.231    cpu/debug_screen/BRAM_reg_0_i_41_n_0
    SLICE_X8Y19          LUT6 (Prop_lut6_I5_O)        0.297    13.528 r  cpu/debug_screen/BRAM_reg_0_i_20/O
                         net (fo=1, routed)           0.486    14.014    bg_ram/dina[2]
    RAMB36_X0Y4          RAMB36E1                                     r  bg_ram/BRAM_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.478    14.819    bg_ram/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  bg_ram/BRAM_reg_0/CLKARDCLK
                         clock pessimism              0.260    15.079    
                         clock uncertainty           -0.035    15.043    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.241    14.802    bg_ram/BRAM_reg_0
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -14.014    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 cpu/debug_screen/char_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_ram/BRAM_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.905ns  (logic 2.132ns (23.940%)  route 6.773ns (76.060%))
  Logic Levels:           7  (LUT4=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.552     5.073    cpu/debug_screen/clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  cpu/debug_screen/char_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.478     5.551 r  cpu/debug_screen/char_y_reg[4]/Q
                         net (fo=17, routed)          1.129     6.681    cpu/debug_screen/char_y[4]
    SLICE_X13Y23         LUT6 (Prop_lut6_I1_O)        0.295     6.976 r  cpu/debug_screen/BRAM_reg_0_i_258/O
                         net (fo=128, routed)         1.370     8.346    cpu/regs/char_y_reg[5]_1
    SLICE_X11Y38         MUXF7 (Prop_muxf7_S_O)       0.276     8.622 r  cpu/regs/BRAM_reg_0_i_339/O
                         net (fo=1, routed)           1.066     9.688    cpu/regs/BRAM_reg_0_i_339_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I1_O)        0.299     9.987 r  cpu/regs/BRAM_reg_0_i_197/O
                         net (fo=1, routed)           0.716    10.702    cpu/debug_screen/dbg_reg_data_31[19]
    SLICE_X6Y25          LUT6 (Prop_lut6_I3_O)        0.124    10.826 r  cpu/debug_screen/BRAM_reg_0_i_125/O
                         net (fo=6, routed)           1.344    12.171    cpu/debug_screen/BRAM_reg_0_i_125_n_0
    SLICE_X9Y20          LUT4 (Prop_lut4_I0_O)        0.124    12.295 r  cpu/debug_screen/BRAM_reg_0_i_94/O
                         net (fo=1, routed)           0.000    12.295    cpu/debug_screen/BRAM_reg_0_i_94_n_0
    SLICE_X9Y20          MUXF7 (Prop_muxf7_I0_O)      0.238    12.533 r  cpu/debug_screen/BRAM_reg_0_i_49/O
                         net (fo=1, routed)           0.814    13.346    cpu/debug_screen/BRAM_reg_0_i_49_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I5_O)        0.298    13.644 r  cpu/debug_screen/BRAM_reg_0_i_22/O
                         net (fo=1, routed)           0.335    13.979    bg_ram/dina[0]
    RAMB36_X0Y4          RAMB36E1                                     r  bg_ram/BRAM_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.478    14.819    bg_ram/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  bg_ram/BRAM_reg_0/CLKARDCLK
                         clock pessimism              0.260    15.079    
                         clock uncertainty           -0.035    15.043    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    14.802    bg_ram/BRAM_reg_0
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -13.979    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 cpu/debug_screen/char_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_ram/BRAM_reg_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.800ns  (logic 2.288ns (33.645%)  route 4.512ns (66.355%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.555     5.076    cpu/debug_screen/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  cpu/debug_screen/char_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  cpu/debug_screen/char_y_reg[0]/Q
                         net (fo=60, routed)          1.660     7.192    cpu/debug_screen/char_y[0]
    SLICE_X9Y7           LUT2 (Prop_lut2_I0_O)        0.124     7.316 r  cpu/debug_screen/BRAM_reg_0_i_99/O
                         net (fo=1, routed)           0.000     7.316    cpu/debug_screen/BRAM_reg_0_i_99_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.956 r  cpu/debug_screen/BRAM_reg_0_i_53/O[3]
                         net (fo=1, routed)           0.584     8.540    cpu/debug_screen/bam_addr1[8]
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733     9.273 r  cpu/debug_screen/BRAM_reg_0_i_27/O[1]
                         net (fo=1, routed)           0.805    10.078    cpu/debug_screen/bam_addr0[9]
    SLICE_X8Y10          LUT2 (Prop_lut2_I1_O)        0.335    10.413 r  cpu/debug_screen/BRAM_reg_0_i_5/O
                         net (fo=2, routed)           1.463    11.877    bg_ram/addra[9]
    RAMB36_X0Y4          RAMB36E1                                     r  bg_ram/BRAM_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.478    14.819    bg_ram/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  bg_ram/BRAM_reg_0/CLKARDCLK
                         clock pessimism              0.260    15.079    
                         clock uncertainty           -0.035    15.043    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.773    14.270    bg_ram/BRAM_reg_0
  -------------------------------------------------------------------
                         required time                         14.270    
                         arrival time                         -11.877    
  -------------------------------------------------------------------
                         slack                                  2.394    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 cpu/debug_screen/char_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_ram/BRAM_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.967ns  (logic 2.565ns (36.817%)  route 4.402ns (63.183%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.551     5.072    cpu/debug_screen/clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  cpu/debug_screen/char_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.478     5.550 r  cpu/debug_screen/char_y_reg[2]/Q
                         net (fo=43, routed)          1.979     7.529    cpu/debug_screen/char_y[2]
    SLICE_X9Y7           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556     8.085 r  cpu/debug_screen/BRAM_reg_0_i_53/CO[3]
                         net (fo=1, routed)           0.000     8.085    cpu/debug_screen/BRAM_reg_0_i_53_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.419 r  cpu/debug_screen/BRAM_reg_0_i_52/O[1]
                         net (fo=1, routed)           0.495     8.914    cpu/debug_screen/bam_addr1[10]
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683     9.597 r  cpu/debug_screen/BRAM_reg_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.597    cpu/debug_screen/BRAM_reg_0_i_27_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.816 r  cpu/debug_screen/BRAM_reg_0_i_26/O[0]
                         net (fo=1, routed)           0.803    10.619    cpu/debug_screen/bam_addr0[12]
    SLICE_X9Y10          LUT2 (Prop_lut2_I1_O)        0.295    10.914 r  cpu/debug_screen/BRAM_reg_0_i_2/O
                         net (fo=2, routed)           1.125    12.039    bg_ram/addra[12]
    RAMB36_X0Y4          RAMB36E1                                     r  bg_ram/BRAM_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.478    14.819    bg_ram/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  bg_ram/BRAM_reg_0/CLKARDCLK
                         clock pessimism              0.260    15.079    
                         clock uncertainty           -0.035    15.043    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    14.477    bg_ram/BRAM_reg_0
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                         -12.039    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.569ns  (required time - arrival time)
  Source:                 cpu/debug_screen/char_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_ram/BRAM_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 2.434ns (35.603%)  route 4.402ns (64.397%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.551     5.072    cpu/debug_screen/clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  cpu/debug_screen/char_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.478     5.550 r  cpu/debug_screen/char_y_reg[2]/Q
                         net (fo=43, routed)          1.979     7.529    cpu/debug_screen/char_y[2]
    SLICE_X9Y7           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556     8.085 r  cpu/debug_screen/BRAM_reg_0_i_53/CO[3]
                         net (fo=1, routed)           0.000     8.085    cpu/debug_screen/BRAM_reg_0_i_53_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.307 r  cpu/debug_screen/BRAM_reg_0_i_52/O[0]
                         net (fo=1, routed)           0.307     8.614    cpu/debug_screen/bam_addr1[9]
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.877     9.491 r  cpu/debug_screen/BRAM_reg_0_i_27/O[2]
                         net (fo=1, routed)           0.977    10.468    cpu/debug_screen/bam_addr0[10]
    SLICE_X8Y10          LUT2 (Prop_lut2_I1_O)        0.301    10.769 r  cpu/debug_screen/BRAM_reg_0_i_4/O
                         net (fo=2, routed)           1.140    11.909    bg_ram/addra[10]
    RAMB36_X0Y4          RAMB36E1                                     r  bg_ram/BRAM_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.478    14.819    bg_ram/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  bg_ram/BRAM_reg_0/CLKARDCLK
                         clock pessimism              0.260    15.079    
                         clock uncertainty           -0.035    15.043    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.477    bg_ram/BRAM_reg_0
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                         -11.909    
  -------------------------------------------------------------------
                         slack                                  2.569    

Slack (MET) :             2.665ns  (required time - arrival time)
  Source:                 cpu/debug_screen/char_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bg_ram/BRAM_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.740ns  (logic 2.330ns (34.569%)  route 4.410ns (65.431%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.551     5.072    cpu/debug_screen/clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  cpu/debug_screen/char_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.478     5.550 r  cpu/debug_screen/char_y_reg[2]/Q
                         net (fo=43, routed)          1.979     7.529    cpu/debug_screen/char_y[2]
    SLICE_X9Y7           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556     8.085 r  cpu/debug_screen/BRAM_reg_0_i_53/CO[3]
                         net (fo=1, routed)           0.000     8.085    cpu/debug_screen/BRAM_reg_0_i_53_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.419 r  cpu/debug_screen/BRAM_reg_0_i_52/O[1]
                         net (fo=1, routed)           0.495     8.914    cpu/debug_screen/bam_addr1[10]
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.655     9.569 r  cpu/debug_screen/BRAM_reg_0_i_27/O[3]
                         net (fo=1, routed)           0.956    10.525    cpu/debug_screen/bam_addr0[11]
    SLICE_X8Y10          LUT2 (Prop_lut2_I1_O)        0.307    10.832 r  cpu/debug_screen/BRAM_reg_0_i_3/O
                         net (fo=2, routed)           0.980    11.812    bg_ram/addra[11]
    RAMB36_X0Y4          RAMB36E1                                     r  bg_ram/BRAM_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.478    14.819    bg_ram/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  bg_ram/BRAM_reg_0/CLKARDCLK
                         clock pessimism              0.260    15.079    
                         clock uncertainty           -0.035    15.043    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.477    bg_ram/BRAM_reg_0
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                         -11.812    
  -------------------------------------------------------------------
                         slack                                  2.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.205%)  route 0.139ns (42.795%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.585     1.468    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=11, routed)          0.139     1.748    vga_sync_unit/y[2]
    SLICE_X0Y26          LUT5 (Prop_lut5_I0_O)        0.045     1.793 r  vga_sync_unit/v_count_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     1.793    vga_sync_unit/v_count_reg[0]_i_2_n_0
    SLICE_X0Y26          FDRE                                         r  vga_sync_unit/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.851     1.978    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.092     1.571    vga_sync_unit/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 debouncer/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.563     1.446    debouncer/clk_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  debouncer/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  debouncer/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.174     1.761    debouncer/PB_sync_0
    SLICE_X32Y44         FDRE                                         r  debouncer/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.832     1.959    debouncer/clk_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  debouncer/PB_sync_1_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.066     1.512    debouncer/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/hsync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.002%)  route 0.172ns (47.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.585     1.468    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=9, routed)           0.172     1.781    vga_sync_unit/x[5]
    SLICE_X1Y26          LUT6 (Prop_lut6_I4_O)        0.045     1.826 r  vga_sync_unit/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.826    vga_sync_unit/hsync_next
    SLICE_X1Y26          FDRE                                         r  vga_sync_unit/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.851     1.978    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  vga_sync_unit/hsync_reg_reg/C
                         clock pessimism             -0.499     1.479    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.091     1.570    vga_sync_unit/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 debouncer/PB_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/PB_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.563     1.446    debouncer/clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  debouncer/PB_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  debouncer/PB_cnt_reg[15]/Q
                         net (fo=2, routed)           0.117     1.704    debouncer/PB_cnt_reg[15]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  debouncer/PB_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    debouncer/PB_cnt_reg[12]_i_1_n_4
    SLICE_X35Y47         FDRE                                         r  debouncer/PB_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.832     1.959    debouncer/clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  debouncer/PB_cnt_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.105     1.551    debouncer/PB_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 debouncer/PB_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/PB_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.562     1.445    debouncer/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  debouncer/PB_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  debouncer/PB_cnt_reg[7]/Q
                         net (fo=2, routed)           0.117     1.703    debouncer/PB_cnt_reg[7]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  debouncer/PB_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    debouncer/PB_cnt_reg[4]_i_1_n_4
    SLICE_X35Y45         FDRE                                         r  debouncer/PB_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.831     1.958    debouncer/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  debouncer/PB_cnt_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.550    debouncer/PB_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vsync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.598%)  route 0.182ns (49.402%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.583     1.466    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.182     1.789    vga_sync_unit/y[0]
    SLICE_X1Y26          LUT5 (Prop_lut5_I4_O)        0.045     1.834 r  vga_sync_unit/vsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.834    vga_sync_unit/vsync_next
    SLICE_X1Y26          FDRE                                         r  vga_sync_unit/vsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.851     1.978    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  vga_sync_unit/vsync_reg_reg/C
                         clock pessimism             -0.499     1.479    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.092     1.571    vga_sync_unit/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_display/clock_div/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display/clock_div/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.554     1.437    led_display/clock_div/clk_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  led_display/clock_div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  led_display/clock_div/counter_reg[0]/Q
                         net (fo=3, routed)           0.185     1.763    led_display/clock_div/counter[0]
    SLICE_X40Y29         LUT1 (Prop_lut1_I0_O)        0.042     1.805 r  led_display/clock_div/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.805    led_display/clock_div/counter_0[0]
    SLICE_X40Y29         FDRE                                         r  led_display/clock_div/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.822     1.949    led_display/clock_div/clk_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  led_display/clock_div/counter_reg[0]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X40Y29         FDRE (Hold_fdre_C_D)         0.105     1.542    led_display/clock_div/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 debouncer/PB_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/PB_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.562     1.445    debouncer/clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  debouncer/PB_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  debouncer/PB_cnt_reg[3]/Q
                         net (fo=2, routed)           0.119     1.705    debouncer/PB_cnt_reg[3]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  debouncer/PB_cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.813    debouncer/PB_cnt_reg[0]_i_2_n_4
    SLICE_X35Y44         FDRE                                         r  debouncer/PB_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.831     1.958    debouncer/clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  debouncer/PB_cnt_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     1.550    debouncer/PB_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 led_display/clock_div/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display/clock_div/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.556     1.439    led_display/clock_div/clk_IBUF_BUFG
    SLICE_X41Y31         FDRE                                         r  led_display/clock_div/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  led_display/clock_div/counter_reg[16]/Q
                         net (fo=2, routed)           0.120     1.700    led_display/clock_div/counter[16]
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  led_display/clock_div/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.808    led_display/clock_div/counter_reg[16]_i_1_n_4
    SLICE_X41Y31         FDRE                                         r  led_display/clock_div/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.824     1.951    led_display/clock_div/clk_IBUF_BUFG
    SLICE_X41Y31         FDRE                                         r  led_display/clock_div/counter_reg[16]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.105     1.544    led_display/clock_div/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 led_display/clock_div/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display/clock_div/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.559     1.442    led_display/clock_div/clk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  led_display/clock_div/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  led_display/clock_div/counter_reg[28]/Q
                         net (fo=2, routed)           0.120     1.703    led_display/clock_div/counter[28]
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  led_display/clock_div/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    led_display/clock_div/counter_reg[28]_i_1_n_4
    SLICE_X41Y34         FDRE                                         r  led_display/clock_div/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.827     1.954    led_display/clock_div/clk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  led_display/clock_div/counter_reg[28]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.105     1.547    led_display/clock_div/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3    bg_ram/BRAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4    bg_ram/BRAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5    bg_engine/bg_rom/address_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7    bg_engine/bg_rom/address_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6    bg_engine/bg_rom/address_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3    bg_ram/BRAM_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4    bg_ram/BRAM_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y44   debouncer/PB_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46   debouncer/PB_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y44   debouncer/PB_sync_0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y44   debouncer/PB_sync_1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y44   debouncer/PB_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y44   debouncer/PB_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46   debouncer/PB_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46   debouncer/PB_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46   debouncer/PB_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46   debouncer/PB_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47   debouncer/PB_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47   debouncer/PB_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y31   led_display/clock_div/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y31   led_display/clock_div/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y31   led_display/clock_div/counter_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y31   led_display/clock_div/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y32   led_display/clock_div/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y32   led_display/clock_div/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y32   led_display/clock_div/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y32   led_display/clock_div/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y33   led_display/clock_div/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y33   led_display/clock_div/counter_reg[22]/C



