<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../../code.css">
  </head>
  <body>
    third_party/cores/opentitan/hw/vendor/lowrisc_ibex/rtl/ibex_register_file_fpga.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a>
<a href="#l-38">38</a>
<a href="#l-39">39</a>
<a href="#l-40">40</a>
<a href="#l-41">41</a>
<a href="#l-42">42</a>
<a href="#l-43">43</a>
<a href="#l-44">44</a>
<a href="#l-45">45</a>
<a href="#l-46">46</a>
<a href="#l-47">47</a>
<a href="#l-48">48</a>
<a href="#l-49">49</a>
<a href="#l-50">50</a>
<a href="#l-51">51</a>
<a href="#l-52">52</a>
<a href="#l-53">53</a>
<a href="#l-54">54</a>
<a href="#l-55">55</a>
<a href="#l-56">56</a>
<a href="#l-57">57</a>
<a href="#l-58">58</a>
<a href="#l-59">59</a>
<a href="#l-60">60</a>
<a href="#l-61">61</a>
<a href="#l-62">62</a>
<a href="#l-63">63</a>
<a href="#l-64">64</a>
<a href="#l-65">65</a>
<a href="#l-66">66</a>
<a href="#l-67">67</a>
<a href="#l-68">68</a>
<a href="#l-69">69</a>
<a href="#l-70">70</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright lowRISC contributors.</span>
<a name="l-2"></a><span class="c1">// Copyright 2018 ETH Zurich and University of Bologna, see also CREDITS.md.</span>
<a name="l-3"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-4"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-5"></a>
<a name="l-6"></a><span class="cm">/**</span>
<a name="l-7"></a><span class="cm"> * RISC-V register file</span>
<a name="l-8"></a><span class="cm"> *</span>
<a name="l-9"></a><span class="cm"> * Register file with 31 or 15x 32 bit wide registers. Register 0 is fixed to 0.</span>
<a name="l-10"></a><span class="cm"> *</span>
<a name="l-11"></a><span class="cm"> * This register file is designed to make FPGA synthesis tools infer RAM primitives. For Xilinx</span>
<a name="l-12"></a><span class="cm"> * FPGA architectures, it will produce RAM32M primitives. Other vendors have not yet been tested.</span>
<a name="l-13"></a><span class="cm"> */</span>
<a name="l-14"></a><span class="k">module</span> <span class="n">ibex_register_file_fpga</span> <span class="p">#(</span>
<a name="l-15"></a>  <span class="k">parameter</span> <span class="kt">bit</span>          <span class="n">RV32E</span>             <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
<a name="l-16"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="kt">unsigned</span> <span class="n">DataWidth</span>         <span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
<a name="l-17"></a>  <span class="k">parameter</span> <span class="kt">bit</span>          <span class="n">DummyInstructions</span> <span class="o">=</span> <span class="mi">0</span>
<a name="l-18"></a><span class="p">)</span> <span class="p">(</span>
<a name="l-19"></a>  <span class="c1">// Clock and Reset</span>
<a name="l-20"></a>  <span class="k">input</span>  <span class="kt">logic</span>                 <span class="n">clk_i</span><span class="p">,</span>
<a name="l-21"></a>  <span class="k">input</span>  <span class="kt">logic</span>                 <span class="n">rst_ni</span><span class="p">,</span>
<a name="l-22"></a>
<a name="l-23"></a>  <span class="k">input</span>  <span class="kt">logic</span>                 <span class="n">test_en_i</span><span class="p">,</span>
<a name="l-24"></a>  <span class="k">input</span>  <span class="kt">logic</span>                 <span class="n">dummy_instr_id_i</span><span class="p">,</span>
<a name="l-25"></a>
<a name="l-26"></a>  <span class="c1">//Read port R1</span>
<a name="l-27"></a>  <span class="k">input</span>  <span class="kt">logic</span> <span class="p">[</span>          <span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">raddr_a_i</span><span class="p">,</span>
<a name="l-28"></a>  <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">DataWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">rdata_a_o</span><span class="p">,</span>
<a name="l-29"></a>  <span class="c1">//Read port R2</span>
<a name="l-30"></a>  <span class="k">input</span>  <span class="kt">logic</span> <span class="p">[</span>          <span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">raddr_b_i</span><span class="p">,</span>
<a name="l-31"></a>  <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">DataWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">rdata_b_o</span><span class="p">,</span>
<a name="l-32"></a>  <span class="c1">// Write port W1</span>
<a name="l-33"></a>  <span class="k">input</span>  <span class="kt">logic</span> <span class="p">[</span>          <span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">waddr_a_i</span><span class="p">,</span>
<a name="l-34"></a>  <span class="k">input</span>  <span class="kt">logic</span> <span class="p">[</span><span class="n">DataWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">wdata_a_i</span><span class="p">,</span>
<a name="l-35"></a>  <span class="k">input</span>  <span class="kt">logic</span>                 <span class="n">we_a_i</span>
<a name="l-36"></a><span class="p">);</span>
<a name="l-37"></a>
<a name="l-38"></a>  <span class="k">localparam</span> <span class="kt">int</span> <span class="n">ADDR_WIDTH</span> <span class="o">=</span> <span class="n">RV32E</span> <span class="o">?</span> <span class="mi">4</span> <span class="o">:</span> <span class="mi">5</span><span class="p">;</span>
<a name="l-39"></a>  <span class="k">localparam</span> <span class="kt">int</span> <span class="n">NUM_WORDS</span>  <span class="o">=</span> <span class="mi">2</span><span class="o">**</span><span class="n">ADDR_WIDTH</span><span class="p">;</span>
<a name="l-40"></a>
<a name="l-41"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">DataWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">mem</span><span class="p">[</span><span class="n">NUM_WORDS</span><span class="p">];</span>
<a name="l-42"></a>  <span class="kt">logic</span> <span class="n">we</span><span class="p">;</span> <span class="c1">// write enable if writing to any register other than R0</span>
<a name="l-43"></a>
<a name="l-44"></a>  <span class="c1">// async_read a</span>
<a name="l-45"></a>  <span class="k">assign</span> <span class="n">rdata_a_o</span> <span class="o">=</span> <span class="p">(</span><span class="n">raddr_a_i</span> <span class="o">==</span> <span class="m">&#39;0</span><span class="p">)</span> <span class="o">?</span> <span class="m">&#39;0</span> <span class="o">:</span> <span class="n">mem</span><span class="p">[</span><span class="n">raddr_a_i</span><span class="p">];</span>
<a name="l-46"></a>
<a name="l-47"></a>  <span class="c1">// async_read b</span>
<a name="l-48"></a>  <span class="k">assign</span> <span class="n">rdata_b_o</span> <span class="o">=</span> <span class="p">(</span><span class="n">raddr_b_i</span> <span class="o">==</span> <span class="m">&#39;0</span><span class="p">)</span> <span class="o">?</span> <span class="m">&#39;0</span> <span class="o">:</span> <span class="n">mem</span><span class="p">[</span><span class="n">raddr_b_i</span><span class="p">];</span>
<a name="l-49"></a>
<a name="l-50"></a>  <span class="c1">// we select</span>
<a name="l-51"></a>  <span class="k">assign</span> <span class="n">we</span> <span class="o">=</span> <span class="p">(</span><span class="n">waddr_a_i</span> <span class="o">==</span> <span class="m">&#39;0</span><span class="p">)</span> <span class="o">?</span> <span class="mb">1&#39;b0</span> <span class="o">:</span> <span class="n">we_a_i</span><span class="p">;</span>
<a name="l-52"></a>
<a name="l-53"></a>  <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">sync_write</span>
<a name="l-54"></a>    <span class="k">if</span> <span class="p">(</span><span class="n">we</span> <span class="o">==</span> <span class="mb">1&#39;b1</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-55"></a>      <span class="n">mem</span><span class="p">[</span><span class="n">waddr_a_i</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="n">wdata_a_i</span><span class="p">;</span>
<a name="l-56"></a>    <span class="k">end</span>
<a name="l-57"></a>  <span class="k">end</span> <span class="o">:</span> <span class="n">sync_write</span>
<a name="l-58"></a>
<a name="l-59"></a>  <span class="c1">// Reset not used in this register file version</span>
<a name="l-60"></a>  <span class="kt">logic</span> <span class="n">unused_rst_ni</span><span class="p">;</span>
<a name="l-61"></a>  <span class="k">assign</span> <span class="n">unused_rst_ni</span> <span class="o">=</span> <span class="n">rst_ni</span><span class="p">;</span>
<a name="l-62"></a>
<a name="l-63"></a>  <span class="c1">// Dummy instruction changes not relevant for FPGA implementation</span>
<a name="l-64"></a>  <span class="kt">logic</span> <span class="n">unused_dummy_instr</span><span class="p">;</span>
<a name="l-65"></a>  <span class="k">assign</span> <span class="n">unused_dummy_instr</span> <span class="o">=</span> <span class="n">dummy_instr_id_i</span><span class="p">;</span>
<a name="l-66"></a>  <span class="c1">// Test enable signal not used in FPGA implementation</span>
<a name="l-67"></a>  <span class="kt">logic</span> <span class="n">unused_test_en</span><span class="p">;</span>
<a name="l-68"></a>  <span class="k">assign</span> <span class="n">unused_test_en</span> <span class="o">=</span> <span class="n">test_en_i</span><span class="p">;</span>
<a name="l-69"></a>
<a name="l-70"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>