-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fft2DKernel_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_30_16_5_3_0_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (28 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (28 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (28 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (28 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (28 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (28 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (28 downto 0);
    p_read7 : IN STD_LOGIC_VECTOR (28 downto 0);
    p_twiddleTable_M_imag_0_0_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_twiddleTable_M_imag_0_0_0_ce0 : OUT STD_LOGIC;
    p_twiddleTable_M_imag_0_0_0_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    p_twiddleTable_M_imag_0_0_0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_twiddleTable_M_imag_0_0_0_ce1 : OUT STD_LOGIC;
    p_twiddleTable_M_imag_0_0_0_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
    p_twiddleTable_M_imag_0_0_0_address2 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_twiddleTable_M_imag_0_0_0_ce2 : OUT STD_LOGIC;
    p_twiddleTable_M_imag_0_0_0_q2 : IN STD_LOGIC_VECTOR (17 downto 0);
    p_twiddleTable_M_imag_0_0_0_address3 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_twiddleTable_M_imag_0_0_0_ce3 : OUT STD_LOGIC;
    p_twiddleTable_M_imag_0_0_0_q3 : IN STD_LOGIC_VECTOR (17 downto 0);
    p_twiddleTable_M_imag_0_0_0_address4 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_twiddleTable_M_imag_0_0_0_ce4 : OUT STD_LOGIC;
    p_twiddleTable_M_imag_0_0_0_q4 : IN STD_LOGIC_VECTOR (17 downto 0);
    p_twiddleTable_M_imag_0_0_0_address5 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_twiddleTable_M_imag_0_0_0_ce5 : OUT STD_LOGIC;
    p_twiddleTable_M_imag_0_0_0_q5 : IN STD_LOGIC_VECTOR (17 downto 0);
    p_twiddleTable_M_imag_0_0_0_address6 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_twiddleTable_M_imag_0_0_0_ce6 : OUT STD_LOGIC;
    p_twiddleTable_M_imag_0_0_0_q6 : IN STD_LOGIC_VECTOR (17 downto 0);
    p_k : IN STD_LOGIC_VECTOR (3 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (29 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (29 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (29 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (29 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (29 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (29 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (29 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (29 downto 0);
    ap_ext_blocking_n : OUT STD_LOGIC;
    ap_str_blocking_n : OUT STD_LOGIC;
    ap_int_blocking_n : OUT STD_LOGIC );
end;


architecture behav of fft2DKernel_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_30_16_5_3_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv18_30000 : STD_LOGIC_VECTOR (17 downto 0) := "110000000000000000";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv18_1FFFF : STD_LOGIC_VECTOR (17 downto 0) := "011111111111111111";
    constant ap_const_lv18_20000 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal p_k_read_reg_1371 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal p_read_3_reg_1379 : STD_LOGIC_VECTOR (28 downto 0);
    signal p_read_3_reg_1379_pp0_iter1_reg : STD_LOGIC_VECTOR (28 downto 0);
    signal p_read_4_reg_1384 : STD_LOGIC_VECTOR (28 downto 0);
    signal p_read_4_reg_1384_pp0_iter1_reg : STD_LOGIC_VECTOR (28 downto 0);
    signal p_read_5_reg_1389 : STD_LOGIC_VECTOR (28 downto 0);
    signal p_read_5_reg_1389_pp0_iter1_reg : STD_LOGIC_VECTOR (28 downto 0);
    signal p_read_6_reg_1394 : STD_LOGIC_VECTOR (28 downto 0);
    signal p_read_6_reg_1394_pp0_iter1_reg : STD_LOGIC_VECTOR (28 downto 0);
    signal p_read_6_reg_1394_pp0_iter2_reg : STD_LOGIC_VECTOR (28 downto 0);
    signal p_read_6_reg_1394_pp0_iter3_reg : STD_LOGIC_VECTOR (28 downto 0);
    signal p_read_7_reg_1400 : STD_LOGIC_VECTOR (28 downto 0);
    signal p_read_7_reg_1400_pp0_iter1_reg : STD_LOGIC_VECTOR (28 downto 0);
    signal p_read_8_reg_1405 : STD_LOGIC_VECTOR (28 downto 0);
    signal p_read_8_reg_1405_pp0_iter1_reg : STD_LOGIC_VECTOR (28 downto 0);
    signal p_read_9_reg_1410 : STD_LOGIC_VECTOR (28 downto 0);
    signal p_read_9_reg_1410_pp0_iter1_reg : STD_LOGIC_VECTOR (28 downto 0);
    signal p_read39_reg_1415 : STD_LOGIC_VECTOR (28 downto 0);
    signal p_read39_reg_1415_pp0_iter1_reg : STD_LOGIC_VECTOR (28 downto 0);
    signal p_read39_reg_1415_pp0_iter2_reg : STD_LOGIC_VECTOR (28 downto 0);
    signal p_read39_reg_1415_pp0_iter3_reg : STD_LOGIC_VECTOR (28 downto 0);
    signal index_cos_V_fu_218_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal index_cos_V_reg_1426 : STD_LOGIC_VECTOR (3 downto 0);
    signal index_invert_control_imag_2_fu_224_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal index_invert_control_imag_2_reg_1432 : STD_LOGIC_VECTOR (0 downto 0);
    signal index_cos_V_1_fu_292_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal index_cos_V_1_reg_1447 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1049_4_fu_306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1049_4_reg_1453 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1049_5_fu_312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1049_5_reg_1458 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1049_7_fu_357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1049_7_reg_1468 : STD_LOGIC_VECTOR (0 downto 0);
    signal index_V_1_fu_392_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal index_V_1_reg_1478 : STD_LOGIC_VECTOR (3 downto 0);
    signal index_cos_V_2_fu_398_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal index_cos_V_2_reg_1485 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1049_11_fu_443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1049_11_reg_1496 : STD_LOGIC_VECTOR (0 downto 0);
    signal lut_out_imag_V_4_reg_1506 : STD_LOGIC_VECTOR (17 downto 0);
    signal imagSinVal_fu_567_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal imagSinVal_reg_1511 : STD_LOGIC_VECTOR (17 downto 0);
    signal realCosVal_fu_670_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal realCosVal_reg_1516 : STD_LOGIC_VECTOR (17 downto 0);
    signal imagSinVal_1_fu_754_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal imagSinVal_1_reg_1521 : STD_LOGIC_VECTOR (17 downto 0);
    signal realCosVal_1_fu_850_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal realCosVal_1_reg_1526 : STD_LOGIC_VECTOR (17 downto 0);
    signal imagSinVal_2_fu_953_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal imagSinVal_2_reg_1531 : STD_LOGIC_VECTOR (17 downto 0);
    signal realCosVal_2_fu_1050_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal realCosVal_2_reg_1536 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1171_1_fu_1061_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_3_fu_1079_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_4_fu_1082_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_5_fu_1085_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_6_fu_1088_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_7_fu_1115_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_8_fu_1118_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_9_fu_1121_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_10_fu_1124_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_11_fu_1151_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_12_fu_1154_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_13_fu_1157_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln1171_14_fu_1160_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal grp_fu_1064_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln1246_reg_1629 : STD_LOGIC_VECTOR (45 downto 0);
    signal grp_fu_1073_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln712_reg_1634 : STD_LOGIC_VECTOR (45 downto 0);
    signal grp_fu_1091_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln712_1_reg_1639 : STD_LOGIC_VECTOR (45 downto 0);
    signal grp_fu_1097_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln1246_1_reg_1644 : STD_LOGIC_VECTOR (45 downto 0);
    signal grp_fu_1103_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln712_2_reg_1649 : STD_LOGIC_VECTOR (45 downto 0);
    signal grp_fu_1109_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln1245_reg_1654 : STD_LOGIC_VECTOR (45 downto 0);
    signal grp_fu_1127_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln712_3_reg_1659 : STD_LOGIC_VECTOR (45 downto 0);
    signal grp_fu_1133_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln1246_2_reg_1664 : STD_LOGIC_VECTOR (45 downto 0);
    signal grp_fu_1139_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln712_4_reg_1669 : STD_LOGIC_VECTOR (45 downto 0);
    signal grp_fu_1145_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln1245_1_reg_1674 : STD_LOGIC_VECTOR (45 downto 0);
    signal grp_fu_1163_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln712_5_reg_1679 : STD_LOGIC_VECTOR (45 downto 0);
    signal grp_fu_1169_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln1246_3_reg_1684 : STD_LOGIC_VECTOR (45 downto 0);
    signal grp_fu_1175_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln712_6_reg_1689 : STD_LOGIC_VECTOR (45 downto 0);
    signal grp_fu_1181_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln1245_2_reg_1694 : STD_LOGIC_VECTOR (45 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln573_fu_250_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln573_1_fu_281_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln573_2_fu_344_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln573_3_fu_381_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln573_4_fu_430_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln573_5_fu_467_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal lut_index_imag_V_fu_232_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal lut_index_imag_V_1_fu_236_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal lut_index_imag_V_2_fu_242_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal lut_index_real_V_fu_263_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal index_invert_control_real_V_fu_255_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal lut_index_real_V_1_fu_267_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal lut_index_real_V_2_fu_273_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal index_V_fu_286_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln674_fu_318_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal lut_index_imag_V_3_fu_322_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal index_invert_control_imag_1_fu_298_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal lut_index_imag_V_4_fu_330_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal lut_index_imag_V_5_fu_336_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal lut_index_real_V_3_fu_363_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal index_invert_control_real_V_1_fu_349_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal lut_index_real_V_4_fu_367_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal lut_index_real_V_5_fu_373_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal shl_ln315_fu_386_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal lut_index_imag_V_6_fu_412_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal index_invert_control_imag_fu_404_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal lut_index_imag_V_7_fu_416_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal lut_index_imag_V_8_fu_422_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal lut_index_real_V_6_fu_449_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal index_invert_control_real_V_2_fu_435_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal lut_index_real_V_7_fu_453_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal lut_index_real_V_8_fu_459_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln1049_fu_479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1049_1_fu_484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_saturation_control_imag_fu_489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_out_sin_V_fu_495_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln712_2_fu_503_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_fu_507_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Result_s_fu_513_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_31_fu_525_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln794_fu_533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_fu_545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln384_fu_551_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_1_fu_521_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal output_negate_control_imag_fu_472_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_fu_559_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln1049_2_fu_582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1049_3_fu_587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_saturation_control_real_V_fu_592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_out_cos_V_fu_598_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln712_3_fu_606_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_8_fu_610_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Result_32_fu_616_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_33_fu_628_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln794_1_fu_636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_1_fu_642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_1_fu_648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln384_1_fu_654_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_4_fu_624_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal output_negate_control_real_V_fu_575_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_1_fu_662_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal output_saturation_control_imag_1_fu_678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_out_sin_V_2_fu_682_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln712_4_fu_690_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_7_fu_694_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Result_34_fu_700_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_35_fu_712_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln794_2_fu_720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_2_fu_726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_2_fu_732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln384_2_fu_738_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_7_fu_708_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln340_2_fu_746_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln1049_6_fu_768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_saturation_control_real_V_1_fu_773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_out_cos_V_1_fu_778_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln712_5_fu_786_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_9_fu_790_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Result_36_fu_796_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_37_fu_808_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln794_3_fu_816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_3_fu_822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_3_fu_828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln384_3_fu_834_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_10_fu_804_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal output_negate_control_real_V_1_fu_761_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_3_fu_842_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln1049_8_fu_865_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1049_9_fu_870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_saturation_control_imag_2_fu_875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_out_sin_V_3_fu_881_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln712_6_fu_889_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_8_fu_893_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Result_38_fu_899_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_39_fu_911_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln794_4_fu_919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_4_fu_925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_4_fu_931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln384_4_fu_937_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_13_fu_907_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal output_negate_control_imag_2_fu_858_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_4_fu_945_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln1049_10_fu_968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_saturation_control_real_V_2_fu_973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_out_cos_V_2_fu_978_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln712_7_fu_986_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_10_fu_990_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Result_40_fu_996_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_41_fu_1008_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln794_5_fu_1016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_5_fu_1022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_5_fu_1028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln384_5_fu_1034_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_16_fu_1004_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal output_negate_control_real_V_2_fu_961_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_5_fu_1042_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1064_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1073_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1091_p0 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_1091_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1097_p0 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_1097_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1103_p0 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_1103_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1109_p0 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_1109_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1127_p0 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_1127_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1133_p0 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_1133_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1139_p0 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_1139_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1145_p0 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_1145_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1163_p0 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_1163_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1169_p0 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_1169_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1175_p0 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_1175_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1181_p0 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_1181_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_fu_1187_p3 : STD_LOGIC_VECTOR (44 downto 0);
    signal sext_ln712_fu_1194_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal ret_V_fu_1198_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal r_V_1_fu_1213_p3 : STD_LOGIC_VECTOR (44 downto 0);
    signal sext_ln712_1_fu_1220_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal ret_V_48_fu_1224_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal ret_V_49_fu_1239_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal ret_V_50_fu_1253_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal ret_V_51_fu_1267_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal ret_V_52_fu_1281_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal ret_V_53_fu_1295_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal ret_V_54_fu_1309_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal grp_fu_1064_ce : STD_LOGIC;
    signal grp_fu_1073_ce : STD_LOGIC;
    signal grp_fu_1091_ce : STD_LOGIC;
    signal grp_fu_1097_ce : STD_LOGIC;
    signal grp_fu_1103_ce : STD_LOGIC;
    signal grp_fu_1109_ce : STD_LOGIC;
    signal grp_fu_1127_ce : STD_LOGIC;
    signal grp_fu_1133_ce : STD_LOGIC;
    signal grp_fu_1139_ce : STD_LOGIC;
    signal grp_fu_1145_ce : STD_LOGIC;
    signal grp_fu_1163_ce : STD_LOGIC;
    signal grp_fu_1169_ce : STD_LOGIC;
    signal grp_fu_1175_ce : STD_LOGIC;
    signal grp_fu_1181_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to3 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component fft2DKernel_mul_29s_18s_46_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (28 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (45 downto 0) );
    end component;



begin
    mul_29s_18s_46_2_1_U1017 : component fft2DKernel_mul_29s_18s_46_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 29,
        din1_WIDTH => 18,
        dout_WIDTH => 46)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_read_6_reg_1394_pp0_iter1_reg,
        din1 => grp_fu_1064_p1,
        ce => grp_fu_1064_ce,
        dout => grp_fu_1064_p2);

    mul_29s_18s_46_2_1_U1018 : component fft2DKernel_mul_29s_18s_46_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 29,
        din1_WIDTH => 18,
        dout_WIDTH => 46)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_read39_reg_1415_pp0_iter1_reg,
        din1 => grp_fu_1073_p1,
        ce => grp_fu_1073_ce,
        dout => grp_fu_1073_p2);

    mul_29s_18s_46_2_1_U1019 : component fft2DKernel_mul_29s_18s_46_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 29,
        din1_WIDTH => 18,
        dout_WIDTH => 46)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1091_p0,
        din1 => grp_fu_1091_p1,
        ce => grp_fu_1091_ce,
        dout => grp_fu_1091_p2);

    mul_29s_18s_46_2_1_U1020 : component fft2DKernel_mul_29s_18s_46_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 29,
        din1_WIDTH => 18,
        dout_WIDTH => 46)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1097_p0,
        din1 => grp_fu_1097_p1,
        ce => grp_fu_1097_ce,
        dout => grp_fu_1097_p2);

    mul_29s_18s_46_2_1_U1021 : component fft2DKernel_mul_29s_18s_46_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 29,
        din1_WIDTH => 18,
        dout_WIDTH => 46)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1103_p0,
        din1 => grp_fu_1103_p1,
        ce => grp_fu_1103_ce,
        dout => grp_fu_1103_p2);

    mul_29s_18s_46_2_1_U1022 : component fft2DKernel_mul_29s_18s_46_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 29,
        din1_WIDTH => 18,
        dout_WIDTH => 46)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1109_p0,
        din1 => grp_fu_1109_p1,
        ce => grp_fu_1109_ce,
        dout => grp_fu_1109_p2);

    mul_29s_18s_46_2_1_U1023 : component fft2DKernel_mul_29s_18s_46_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 29,
        din1_WIDTH => 18,
        dout_WIDTH => 46)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1127_p0,
        din1 => grp_fu_1127_p1,
        ce => grp_fu_1127_ce,
        dout => grp_fu_1127_p2);

    mul_29s_18s_46_2_1_U1024 : component fft2DKernel_mul_29s_18s_46_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 29,
        din1_WIDTH => 18,
        dout_WIDTH => 46)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1133_p0,
        din1 => grp_fu_1133_p1,
        ce => grp_fu_1133_ce,
        dout => grp_fu_1133_p2);

    mul_29s_18s_46_2_1_U1025 : component fft2DKernel_mul_29s_18s_46_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 29,
        din1_WIDTH => 18,
        dout_WIDTH => 46)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1139_p0,
        din1 => grp_fu_1139_p1,
        ce => grp_fu_1139_ce,
        dout => grp_fu_1139_p2);

    mul_29s_18s_46_2_1_U1026 : component fft2DKernel_mul_29s_18s_46_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 29,
        din1_WIDTH => 18,
        dout_WIDTH => 46)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1145_p0,
        din1 => grp_fu_1145_p1,
        ce => grp_fu_1145_ce,
        dout => grp_fu_1145_p2);

    mul_29s_18s_46_2_1_U1027 : component fft2DKernel_mul_29s_18s_46_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 29,
        din1_WIDTH => 18,
        dout_WIDTH => 46)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1163_p0,
        din1 => grp_fu_1163_p1,
        ce => grp_fu_1163_ce,
        dout => grp_fu_1163_p2);

    mul_29s_18s_46_2_1_U1028 : component fft2DKernel_mul_29s_18s_46_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 29,
        din1_WIDTH => 18,
        dout_WIDTH => 46)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1169_p0,
        din1 => grp_fu_1169_p1,
        ce => grp_fu_1169_ce,
        dout => grp_fu_1169_p2);

    mul_29s_18s_46_2_1_U1029 : component fft2DKernel_mul_29s_18s_46_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 29,
        din1_WIDTH => 18,
        dout_WIDTH => 46)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1175_p0,
        din1 => grp_fu_1175_p1,
        ce => grp_fu_1175_ce,
        dout => grp_fu_1175_p2);

    mul_29s_18s_46_2_1_U1030 : component fft2DKernel_mul_29s_18s_46_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 29,
        din1_WIDTH => 18,
        dout_WIDTH => 46)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1181_p0,
        din1 => grp_fu_1181_p1,
        ce => grp_fu_1181_ce,
        dout => grp_fu_1181_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1049_11_reg_1496 <= icmp_ln1049_11_fu_443_p2;
                icmp_ln1049_4_reg_1453 <= icmp_ln1049_4_fu_306_p2;
                icmp_ln1049_5_reg_1458 <= icmp_ln1049_5_fu_312_p2;
                icmp_ln1049_7_reg_1468 <= icmp_ln1049_7_fu_357_p2;
                imagSinVal_1_reg_1521 <= imagSinVal_1_fu_754_p3;
                imagSinVal_2_reg_1531 <= imagSinVal_2_fu_953_p3;
                imagSinVal_reg_1511 <= imagSinVal_fu_567_p3;
                index_V_1_reg_1478 <= index_V_1_fu_392_p2;
                    index_cos_V_1_reg_1447(3 downto 1) <= index_cos_V_1_fu_292_p2(3 downto 1);
                index_cos_V_2_reg_1485 <= index_cos_V_2_fu_398_p2;
                index_cos_V_reg_1426 <= index_cos_V_fu_218_p2;
                index_invert_control_imag_2_reg_1432 <= p_k(2 downto 2);
                p_k_read_reg_1371 <= p_k;
                p_read39_reg_1415 <= p_read;
                p_read39_reg_1415_pp0_iter1_reg <= p_read39_reg_1415;
                p_read_3_reg_1379 <= p_read7;
                p_read_3_reg_1379_pp0_iter1_reg <= p_read_3_reg_1379;
                p_read_4_reg_1384 <= p_read6;
                p_read_4_reg_1384_pp0_iter1_reg <= p_read_4_reg_1384;
                p_read_5_reg_1389 <= p_read5;
                p_read_5_reg_1389_pp0_iter1_reg <= p_read_5_reg_1389;
                p_read_6_reg_1394 <= p_read4;
                p_read_6_reg_1394_pp0_iter1_reg <= p_read_6_reg_1394;
                p_read_7_reg_1400 <= p_read3;
                p_read_7_reg_1400_pp0_iter1_reg <= p_read_7_reg_1400;
                p_read_8_reg_1405 <= p_read2;
                p_read_8_reg_1405_pp0_iter1_reg <= p_read_8_reg_1405;
                p_read_9_reg_1410 <= p_read1;
                p_read_9_reg_1410_pp0_iter1_reg <= p_read_9_reg_1410;
                realCosVal_1_reg_1526 <= realCosVal_1_fu_850_p3;
                realCosVal_2_reg_1536 <= realCosVal_2_fu_1050_p3;
                realCosVal_reg_1516 <= realCosVal_fu_670_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                lut_out_imag_V_4_reg_1506 <= p_twiddleTable_M_imag_0_0_0_q6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                mul_ln1245_1_reg_1674 <= grp_fu_1145_p2;
                mul_ln1245_2_reg_1694 <= grp_fu_1181_p2;
                mul_ln1245_reg_1654 <= grp_fu_1109_p2;
                mul_ln1246_1_reg_1644 <= grp_fu_1097_p2;
                mul_ln1246_2_reg_1664 <= grp_fu_1133_p2;
                mul_ln1246_3_reg_1684 <= grp_fu_1169_p2;
                mul_ln1246_reg_1629 <= grp_fu_1064_p2;
                mul_ln712_1_reg_1639 <= grp_fu_1091_p2;
                mul_ln712_2_reg_1649 <= grp_fu_1103_p2;
                mul_ln712_3_reg_1659 <= grp_fu_1127_p2;
                mul_ln712_4_reg_1669 <= grp_fu_1139_p2;
                mul_ln712_5_reg_1679 <= grp_fu_1163_p2;
                mul_ln712_6_reg_1689 <= grp_fu_1175_p2;
                mul_ln712_reg_1634 <= grp_fu_1073_p2;
                p_read39_reg_1415_pp0_iter2_reg <= p_read39_reg_1415_pp0_iter1_reg;
                p_read39_reg_1415_pp0_iter3_reg <= p_read39_reg_1415_pp0_iter2_reg;
                p_read_6_reg_1394_pp0_iter2_reg <= p_read_6_reg_1394_pp0_iter1_reg;
                p_read_6_reg_1394_pp0_iter3_reg <= p_read_6_reg_1394_pp0_iter2_reg;
            end if;
        end if;
    end process;
    index_cos_V_1_reg_1447(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage0_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;
    ap_ext_blocking_n <= (ap_const_logic_1 and ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to3_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to3 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to3 <= ap_const_logic_0;
        end if; 
    end process;

    ap_int_blocking_n <= (ap_const_logic_1 and ap_const_logic_1);

    ap_ready_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to3)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to3 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= ret_V_fu_1198_p2(45 downto 16);
    ap_return_1 <= ret_V_49_fu_1239_p2(45 downto 16);
    ap_return_2 <= ret_V_51_fu_1267_p2(45 downto 16);
    ap_return_3 <= ret_V_53_fu_1295_p2(45 downto 16);
    ap_return_4 <= ret_V_48_fu_1224_p2(45 downto 16);
    ap_return_5 <= ret_V_50_fu_1253_p2(45 downto 16);
    ap_return_6 <= ret_V_52_fu_1281_p2(45 downto 16);
    ap_return_7 <= ret_V_54_fu_1309_p2(45 downto 16);
    ap_str_blocking_n <= (ap_const_logic_1 and ap_const_logic_1);

    grp_fu_1064_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1064_ce <= ap_const_logic_1;
        else 
            grp_fu_1064_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1064_p1 <= sext_ln1171_1_fu_1061_p1(18 - 1 downto 0);

    grp_fu_1073_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1073_ce <= ap_const_logic_1;
        else 
            grp_fu_1073_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1073_p1 <= sext_ln1171_1_fu_1061_p1(18 - 1 downto 0);

    grp_fu_1091_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1091_ce <= ap_const_logic_1;
        else 
            grp_fu_1091_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1091_p0 <= sext_ln1171_3_fu_1079_p1(29 - 1 downto 0);
    grp_fu_1091_p1 <= sext_ln1171_4_fu_1082_p1(18 - 1 downto 0);

    grp_fu_1097_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1097_ce <= ap_const_logic_1;
        else 
            grp_fu_1097_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1097_p0 <= sext_ln1171_5_fu_1085_p1(29 - 1 downto 0);
    grp_fu_1097_p1 <= sext_ln1171_6_fu_1088_p1(18 - 1 downto 0);

    grp_fu_1103_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1103_ce <= ap_const_logic_1;
        else 
            grp_fu_1103_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1103_p0 <= sext_ln1171_3_fu_1079_p1(29 - 1 downto 0);
    grp_fu_1103_p1 <= sext_ln1171_6_fu_1088_p1(18 - 1 downto 0);

    grp_fu_1109_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1109_ce <= ap_const_logic_1;
        else 
            grp_fu_1109_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1109_p0 <= sext_ln1171_5_fu_1085_p1(29 - 1 downto 0);
    grp_fu_1109_p1 <= sext_ln1171_4_fu_1082_p1(18 - 1 downto 0);

    grp_fu_1127_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1127_ce <= ap_const_logic_1;
        else 
            grp_fu_1127_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1127_p0 <= sext_ln1171_7_fu_1115_p1(29 - 1 downto 0);
    grp_fu_1127_p1 <= sext_ln1171_8_fu_1118_p1(18 - 1 downto 0);

    grp_fu_1133_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1133_ce <= ap_const_logic_1;
        else 
            grp_fu_1133_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1133_p0 <= sext_ln1171_9_fu_1121_p1(29 - 1 downto 0);
    grp_fu_1133_p1 <= sext_ln1171_10_fu_1124_p1(18 - 1 downto 0);

    grp_fu_1139_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1139_ce <= ap_const_logic_1;
        else 
            grp_fu_1139_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1139_p0 <= sext_ln1171_7_fu_1115_p1(29 - 1 downto 0);
    grp_fu_1139_p1 <= sext_ln1171_10_fu_1124_p1(18 - 1 downto 0);

    grp_fu_1145_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1145_ce <= ap_const_logic_1;
        else 
            grp_fu_1145_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1145_p0 <= sext_ln1171_9_fu_1121_p1(29 - 1 downto 0);
    grp_fu_1145_p1 <= sext_ln1171_8_fu_1118_p1(18 - 1 downto 0);

    grp_fu_1163_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1163_ce <= ap_const_logic_1;
        else 
            grp_fu_1163_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1163_p0 <= sext_ln1171_11_fu_1151_p1(29 - 1 downto 0);
    grp_fu_1163_p1 <= sext_ln1171_12_fu_1154_p1(18 - 1 downto 0);

    grp_fu_1169_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1169_ce <= ap_const_logic_1;
        else 
            grp_fu_1169_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1169_p0 <= sext_ln1171_13_fu_1157_p1(29 - 1 downto 0);
    grp_fu_1169_p1 <= sext_ln1171_14_fu_1160_p1(18 - 1 downto 0);

    grp_fu_1175_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1175_ce <= ap_const_logic_1;
        else 
            grp_fu_1175_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1175_p0 <= sext_ln1171_11_fu_1151_p1(29 - 1 downto 0);
    grp_fu_1175_p1 <= sext_ln1171_14_fu_1160_p1(18 - 1 downto 0);

    grp_fu_1181_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1181_ce <= ap_const_logic_1;
        else 
            grp_fu_1181_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1181_p0 <= sext_ln1171_13_fu_1157_p1(29 - 1 downto 0);
    grp_fu_1181_p1 <= sext_ln1171_12_fu_1154_p1(18 - 1 downto 0);
    icmp_ln1049_10_fu_968_p2 <= "1" when (index_cos_V_2_reg_1485 = ap_const_lv4_4) else "0";
    icmp_ln1049_11_fu_443_p2 <= "1" when (shl_ln315_fu_386_p2 = p_k) else "0";
    icmp_ln1049_1_fu_484_p2 <= "1" when (p_k_read_reg_1371 = ap_const_lv4_C) else "0";
    icmp_ln1049_2_fu_582_p2 <= "1" when (index_cos_V_reg_1426 = ap_const_lv4_4) else "0";
    icmp_ln1049_3_fu_587_p2 <= "1" when (p_k_read_reg_1371 = ap_const_lv4_0) else "0";
    icmp_ln1049_4_fu_306_p2 <= "1" when (index_V_fu_286_p2 = ap_const_lv4_4) else "0";
    icmp_ln1049_5_fu_312_p2 <= "1" when (index_V_fu_286_p2 = ap_const_lv4_C) else "0";
    icmp_ln1049_6_fu_768_p2 <= "1" when (index_cos_V_1_reg_1447 = ap_const_lv4_4) else "0";
    icmp_ln1049_7_fu_357_p2 <= "1" when (index_V_fu_286_p2 = ap_const_lv4_0) else "0";
    icmp_ln1049_8_fu_865_p2 <= "1" when (index_V_1_reg_1478 = ap_const_lv4_4) else "0";
    icmp_ln1049_9_fu_870_p2 <= "1" when (index_V_1_reg_1478 = ap_const_lv4_C) else "0";
    icmp_ln1049_fu_479_p2 <= "1" when (p_k_read_reg_1371 = ap_const_lv4_4) else "0";
    imagSinVal_1_fu_754_p3 <= 
        select_ln340_2_fu_746_p3 when (index_invert_control_imag_2_reg_1432(0) = '1') else 
        temp_out_sin_V_2_fu_682_p3;
    imagSinVal_2_fu_953_p3 <= 
        select_ln340_4_fu_945_p3 when (output_negate_control_imag_2_fu_858_p3(0) = '1') else 
        temp_out_sin_V_3_fu_881_p3;
    imagSinVal_fu_567_p3 <= 
        select_ln340_fu_559_p3 when (output_negate_control_imag_fu_472_p3(0) = '1') else 
        temp_out_sin_V_fu_495_p3;
    index_V_1_fu_392_p2 <= std_logic_vector(unsigned(shl_ln315_fu_386_p2) - unsigned(p_k));
    index_V_fu_286_p2 <= std_logic_vector(shift_left(unsigned(p_k),to_integer(unsigned('0' & ap_const_lv4_1(4-1 downto 0)))));
    index_cos_V_1_fu_292_p2 <= std_logic_vector(unsigned(index_V_fu_286_p2) + unsigned(ap_const_lv4_C));
    index_cos_V_2_fu_398_p2 <= std_logic_vector(unsigned(index_V_1_fu_392_p2) + unsigned(ap_const_lv4_C));
    index_cos_V_fu_218_p2 <= std_logic_vector(unsigned(p_k) + unsigned(ap_const_lv4_C));
    index_invert_control_imag_1_fu_298_p3 <= p_k(1 downto 1);
    index_invert_control_imag_2_fu_224_p3 <= p_k(2 downto 2);
    index_invert_control_imag_fu_404_p3 <= index_V_1_fu_392_p2(2 downto 2);
    index_invert_control_real_V_1_fu_349_p3 <= index_cos_V_1_fu_292_p2(2 downto 2);
    index_invert_control_real_V_2_fu_435_p3 <= index_cos_V_2_fu_398_p2(2 downto 2);
    index_invert_control_real_V_fu_255_p3 <= index_cos_V_fu_218_p2(2 downto 2);
    lut_index_imag_V_1_fu_236_p2 <= std_logic_vector(unsigned(ap_const_lv2_0) - unsigned(lut_index_imag_V_fu_232_p1));
    lut_index_imag_V_2_fu_242_p3 <= 
        lut_index_imag_V_1_fu_236_p2 when (index_invert_control_imag_2_fu_224_p3(0) = '1') else 
        lut_index_imag_V_fu_232_p1;
    lut_index_imag_V_3_fu_322_p3 <= (trunc_ln674_fu_318_p1 & ap_const_lv1_0);
    lut_index_imag_V_4_fu_330_p2 <= std_logic_vector(unsigned(ap_const_lv2_0) - unsigned(lut_index_imag_V_3_fu_322_p3));
    lut_index_imag_V_5_fu_336_p3 <= 
        lut_index_imag_V_4_fu_330_p2 when (index_invert_control_imag_1_fu_298_p3(0) = '1') else 
        lut_index_imag_V_3_fu_322_p3;
    lut_index_imag_V_6_fu_412_p1 <= index_V_1_fu_392_p2(2 - 1 downto 0);
    lut_index_imag_V_7_fu_416_p2 <= std_logic_vector(unsigned(ap_const_lv2_0) - unsigned(lut_index_imag_V_6_fu_412_p1));
    lut_index_imag_V_8_fu_422_p3 <= 
        lut_index_imag_V_7_fu_416_p2 when (index_invert_control_imag_fu_404_p3(0) = '1') else 
        lut_index_imag_V_6_fu_412_p1;
    lut_index_imag_V_fu_232_p1 <= p_k(2 - 1 downto 0);
    lut_index_real_V_1_fu_267_p2 <= std_logic_vector(unsigned(ap_const_lv2_0) - unsigned(lut_index_real_V_fu_263_p1));
    lut_index_real_V_2_fu_273_p3 <= 
        lut_index_real_V_1_fu_267_p2 when (index_invert_control_real_V_fu_255_p3(0) = '1') else 
        lut_index_real_V_fu_263_p1;
    lut_index_real_V_3_fu_363_p1 <= index_cos_V_1_fu_292_p2(2 - 1 downto 0);
    lut_index_real_V_4_fu_367_p2 <= std_logic_vector(unsigned(ap_const_lv2_0) - unsigned(lut_index_real_V_3_fu_363_p1));
    lut_index_real_V_5_fu_373_p3 <= 
        lut_index_real_V_4_fu_367_p2 when (index_invert_control_real_V_1_fu_349_p3(0) = '1') else 
        lut_index_real_V_3_fu_363_p1;
    lut_index_real_V_6_fu_449_p1 <= index_cos_V_2_fu_398_p2(2 - 1 downto 0);
    lut_index_real_V_7_fu_453_p2 <= std_logic_vector(unsigned(ap_const_lv2_0) - unsigned(lut_index_real_V_6_fu_449_p1));
    lut_index_real_V_8_fu_459_p3 <= 
        lut_index_real_V_7_fu_453_p2 when (index_invert_control_real_V_2_fu_435_p3(0) = '1') else 
        lut_index_real_V_6_fu_449_p1;
    lut_index_real_V_fu_263_p1 <= index_cos_V_fu_218_p2(2 - 1 downto 0);
    output_negate_control_imag_2_fu_858_p3 <= index_V_1_reg_1478(3 downto 3);
    output_negate_control_imag_fu_472_p3 <= p_k_read_reg_1371(3 downto 3);
    output_negate_control_real_V_1_fu_761_p3 <= index_cos_V_1_reg_1447(3 downto 3);
    output_negate_control_real_V_2_fu_961_p3 <= index_cos_V_2_reg_1485(3 downto 3);
    output_negate_control_real_V_fu_575_p3 <= index_cos_V_reg_1426(3 downto 3);
    output_saturation_control_imag_1_fu_678_p2 <= (icmp_ln1049_5_reg_1458 or icmp_ln1049_4_reg_1453);
    output_saturation_control_imag_2_fu_875_p2 <= (icmp_ln1049_9_fu_870_p2 or icmp_ln1049_8_fu_865_p2);
    output_saturation_control_imag_fu_489_p2 <= (icmp_ln1049_fu_479_p2 or icmp_ln1049_1_fu_484_p2);
    output_saturation_control_real_V_1_fu_773_p2 <= (icmp_ln1049_7_reg_1468 or icmp_ln1049_6_fu_768_p2);
    output_saturation_control_real_V_2_fu_973_p2 <= (icmp_ln1049_11_reg_1496 or icmp_ln1049_10_fu_968_p2);
    output_saturation_control_real_V_fu_592_p2 <= (icmp_ln1049_3_fu_587_p2 or icmp_ln1049_2_fu_582_p2);
    overflow_1_fu_642_p2 <= (xor_ln794_1_fu_636_p2 and p_Result_33_fu_628_p3);
    overflow_2_fu_726_p2 <= (xor_ln794_2_fu_720_p2 and p_Result_35_fu_712_p3);
    overflow_3_fu_822_p2 <= (xor_ln794_3_fu_816_p2 and p_Result_37_fu_808_p3);
    overflow_4_fu_925_p2 <= (xor_ln794_4_fu_919_p2 and p_Result_39_fu_911_p3);
    overflow_5_fu_1022_p2 <= (xor_ln794_5_fu_1016_p2 and p_Result_41_fu_1008_p3);
    overflow_fu_539_p2 <= (xor_ln794_fu_533_p2 and p_Result_31_fu_525_p3);
    p_Result_31_fu_525_p3 <= r_fu_507_p2(17 downto 17);
    p_Result_32_fu_616_p3 <= r_V_8_fu_610_p2(18 downto 18);
    p_Result_33_fu_628_p3 <= r_V_8_fu_610_p2(17 downto 17);
    p_Result_34_fu_700_p3 <= r_7_fu_694_p2(18 downto 18);
    p_Result_35_fu_712_p3 <= r_7_fu_694_p2(17 downto 17);
    p_Result_36_fu_796_p3 <= r_V_9_fu_790_p2(18 downto 18);
    p_Result_37_fu_808_p3 <= r_V_9_fu_790_p2(17 downto 17);
    p_Result_38_fu_899_p3 <= r_8_fu_893_p2(18 downto 18);
    p_Result_39_fu_911_p3 <= r_8_fu_893_p2(17 downto 17);
    p_Result_40_fu_996_p3 <= r_V_10_fu_990_p2(18 downto 18);
    p_Result_41_fu_1008_p3 <= r_V_10_fu_990_p2(17 downto 17);
    p_Result_s_fu_513_p3 <= r_fu_507_p2(18 downto 18);
    p_Val2_10_fu_804_p1 <= r_V_9_fu_790_p2(18 - 1 downto 0);
    p_Val2_13_fu_907_p1 <= r_8_fu_893_p2(18 - 1 downto 0);
    p_Val2_16_fu_1004_p1 <= r_V_10_fu_990_p2(18 - 1 downto 0);
    p_Val2_1_fu_521_p1 <= r_fu_507_p2(18 - 1 downto 0);
    p_Val2_4_fu_624_p1 <= r_V_8_fu_610_p2(18 - 1 downto 0);
    p_Val2_7_fu_708_p1 <= r_7_fu_694_p2(18 - 1 downto 0);
    p_twiddleTable_M_imag_0_0_0_address0 <= zext_ln573_5_fu_467_p1(4 - 1 downto 0);
    p_twiddleTable_M_imag_0_0_0_address1 <= zext_ln573_4_fu_430_p1(4 - 1 downto 0);
    p_twiddleTable_M_imag_0_0_0_address2 <= zext_ln573_3_fu_381_p1(4 - 1 downto 0);
    p_twiddleTable_M_imag_0_0_0_address3 <= zext_ln573_2_fu_344_p1(4 - 1 downto 0);
    p_twiddleTable_M_imag_0_0_0_address4 <= zext_ln573_1_fu_281_p1(4 - 1 downto 0);
    p_twiddleTable_M_imag_0_0_0_address5 <= zext_ln573_fu_250_p1(4 - 1 downto 0);
    p_twiddleTable_M_imag_0_0_0_address6 <= ap_const_lv64_0(4 - 1 downto 0);

    p_twiddleTable_M_imag_0_0_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_twiddleTable_M_imag_0_0_0_ce0 <= ap_const_logic_1;
        else 
            p_twiddleTable_M_imag_0_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_twiddleTable_M_imag_0_0_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_twiddleTable_M_imag_0_0_0_ce1 <= ap_const_logic_1;
        else 
            p_twiddleTable_M_imag_0_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_twiddleTable_M_imag_0_0_0_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_twiddleTable_M_imag_0_0_0_ce2 <= ap_const_logic_1;
        else 
            p_twiddleTable_M_imag_0_0_0_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    p_twiddleTable_M_imag_0_0_0_ce3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_twiddleTable_M_imag_0_0_0_ce3 <= ap_const_logic_1;
        else 
            p_twiddleTable_M_imag_0_0_0_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    p_twiddleTable_M_imag_0_0_0_ce4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_twiddleTable_M_imag_0_0_0_ce4 <= ap_const_logic_1;
        else 
            p_twiddleTable_M_imag_0_0_0_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    p_twiddleTable_M_imag_0_0_0_ce5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_twiddleTable_M_imag_0_0_0_ce5 <= ap_const_logic_1;
        else 
            p_twiddleTable_M_imag_0_0_0_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    p_twiddleTable_M_imag_0_0_0_ce6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_twiddleTable_M_imag_0_0_0_ce6 <= ap_const_logic_1;
        else 
            p_twiddleTable_M_imag_0_0_0_ce6 <= ap_const_logic_0;
        end if; 
    end process;

    r_7_fu_694_p2 <= std_logic_vector(unsigned(ap_const_lv19_0) - unsigned(sext_ln712_4_fu_690_p1));
    r_8_fu_893_p2 <= std_logic_vector(unsigned(ap_const_lv19_0) - unsigned(sext_ln712_6_fu_889_p1));
    r_V_10_fu_990_p2 <= std_logic_vector(unsigned(ap_const_lv19_0) - unsigned(sext_ln712_7_fu_986_p1));
    r_V_1_fu_1213_p3 <= (p_read_6_reg_1394_pp0_iter3_reg & ap_const_lv16_0);
    r_V_8_fu_610_p2 <= std_logic_vector(unsigned(ap_const_lv19_0) - unsigned(sext_ln712_3_fu_606_p1));
    r_V_9_fu_790_p2 <= std_logic_vector(unsigned(ap_const_lv19_0) - unsigned(sext_ln712_5_fu_786_p1));
    r_V_fu_1187_p3 <= (p_read39_reg_1415_pp0_iter3_reg & ap_const_lv16_0);
    r_fu_507_p2 <= std_logic_vector(unsigned(ap_const_lv19_0) - unsigned(sext_ln712_2_fu_503_p1));
    realCosVal_1_fu_850_p3 <= 
        select_ln340_3_fu_842_p3 when (output_negate_control_real_V_1_fu_761_p3(0) = '1') else 
        temp_out_cos_V_1_fu_778_p3;
    realCosVal_2_fu_1050_p3 <= 
        select_ln340_5_fu_1042_p3 when (output_negate_control_real_V_2_fu_961_p3(0) = '1') else 
        temp_out_cos_V_2_fu_978_p3;
    realCosVal_fu_670_p3 <= 
        select_ln340_1_fu_662_p3 when (output_negate_control_real_V_fu_575_p3(0) = '1') else 
        temp_out_cos_V_fu_598_p3;
    ret_V_48_fu_1224_p2 <= std_logic_vector(unsigned(mul_ln712_reg_1634) + unsigned(sext_ln712_1_fu_1220_p1));
    ret_V_49_fu_1239_p2 <= std_logic_vector(unsigned(mul_ln712_1_reg_1639) - unsigned(mul_ln1246_1_reg_1644));
    ret_V_50_fu_1253_p2 <= std_logic_vector(unsigned(mul_ln1245_reg_1654) + unsigned(mul_ln712_2_reg_1649));
    ret_V_51_fu_1267_p2 <= std_logic_vector(unsigned(mul_ln712_3_reg_1659) - unsigned(mul_ln1246_2_reg_1664));
    ret_V_52_fu_1281_p2 <= std_logic_vector(unsigned(mul_ln1245_1_reg_1674) + unsigned(mul_ln712_4_reg_1669));
    ret_V_53_fu_1295_p2 <= std_logic_vector(unsigned(mul_ln712_5_reg_1679) - unsigned(mul_ln1246_3_reg_1684));
    ret_V_54_fu_1309_p2 <= std_logic_vector(unsigned(mul_ln1245_2_reg_1694) + unsigned(mul_ln712_6_reg_1689));
    ret_V_fu_1198_p2 <= std_logic_vector(signed(sext_ln712_fu_1194_p1) - signed(mul_ln1246_reg_1629));
    select_ln340_1_fu_662_p3 <= 
        select_ln384_1_fu_654_p3 when (xor_ln340_1_fu_648_p2(0) = '1') else 
        p_Val2_4_fu_624_p1;
    select_ln340_2_fu_746_p3 <= 
        select_ln384_2_fu_738_p3 when (xor_ln340_2_fu_732_p2(0) = '1') else 
        p_Val2_7_fu_708_p1;
    select_ln340_3_fu_842_p3 <= 
        select_ln384_3_fu_834_p3 when (xor_ln340_3_fu_828_p2(0) = '1') else 
        p_Val2_10_fu_804_p1;
    select_ln340_4_fu_945_p3 <= 
        select_ln384_4_fu_937_p3 when (xor_ln340_4_fu_931_p2(0) = '1') else 
        p_Val2_13_fu_907_p1;
    select_ln340_5_fu_1042_p3 <= 
        select_ln384_5_fu_1034_p3 when (xor_ln340_5_fu_1028_p2(0) = '1') else 
        p_Val2_16_fu_1004_p1;
    select_ln340_fu_559_p3 <= 
        select_ln384_fu_551_p3 when (xor_ln340_fu_545_p2(0) = '1') else 
        p_Val2_1_fu_521_p1;
    select_ln384_1_fu_654_p3 <= 
        ap_const_lv18_1FFFF when (overflow_1_fu_642_p2(0) = '1') else 
        ap_const_lv18_20000;
    select_ln384_2_fu_738_p3 <= 
        ap_const_lv18_1FFFF when (overflow_2_fu_726_p2(0) = '1') else 
        ap_const_lv18_20000;
    select_ln384_3_fu_834_p3 <= 
        ap_const_lv18_1FFFF when (overflow_3_fu_822_p2(0) = '1') else 
        ap_const_lv18_20000;
    select_ln384_4_fu_937_p3 <= 
        ap_const_lv18_1FFFF when (overflow_4_fu_925_p2(0) = '1') else 
        ap_const_lv18_20000;
    select_ln384_5_fu_1034_p3 <= 
        ap_const_lv18_1FFFF when (overflow_5_fu_1022_p2(0) = '1') else 
        ap_const_lv18_20000;
    select_ln384_fu_551_p3 <= 
        ap_const_lv18_1FFFF when (overflow_fu_539_p2(0) = '1') else 
        ap_const_lv18_20000;
        sext_ln1171_10_fu_1124_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(imagSinVal_1_reg_1521),46));

        sext_ln1171_11_fu_1151_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_read_7_reg_1400_pp0_iter1_reg),46));

        sext_ln1171_12_fu_1154_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(realCosVal_2_reg_1536),46));

        sext_ln1171_13_fu_1157_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_read_3_reg_1379_pp0_iter1_reg),46));

        sext_ln1171_14_fu_1160_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(imagSinVal_2_reg_1531),46));

        sext_ln1171_1_fu_1061_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lut_out_imag_V_4_reg_1506),46));

        sext_ln1171_3_fu_1079_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_read_9_reg_1410_pp0_iter1_reg),46));

        sext_ln1171_4_fu_1082_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(realCosVal_reg_1516),46));

        sext_ln1171_5_fu_1085_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_read_5_reg_1389_pp0_iter1_reg),46));

        sext_ln1171_6_fu_1088_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(imagSinVal_reg_1511),46));

        sext_ln1171_7_fu_1115_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_read_8_reg_1405_pp0_iter1_reg),46));

        sext_ln1171_8_fu_1118_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(realCosVal_1_reg_1526),46));

        sext_ln1171_9_fu_1121_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_read_4_reg_1384_pp0_iter1_reg),46));

        sext_ln712_1_fu_1220_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_1_fu_1213_p3),46));

        sext_ln712_2_fu_503_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(temp_out_sin_V_fu_495_p3),19));

        sext_ln712_3_fu_606_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(temp_out_cos_V_fu_598_p3),19));

        sext_ln712_4_fu_690_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(temp_out_sin_V_2_fu_682_p3),19));

        sext_ln712_5_fu_786_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(temp_out_cos_V_1_fu_778_p3),19));

        sext_ln712_6_fu_889_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(temp_out_sin_V_3_fu_881_p3),19));

        sext_ln712_7_fu_986_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(temp_out_cos_V_2_fu_978_p3),19));

        sext_ln712_fu_1194_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_fu_1187_p3),46));

    shl_ln315_fu_386_p2 <= std_logic_vector(shift_left(unsigned(p_k),to_integer(unsigned('0' & ap_const_lv4_2(4-1 downto 0)))));
    temp_out_cos_V_1_fu_778_p3 <= 
        ap_const_lv18_30000 when (output_saturation_control_real_V_1_fu_773_p2(0) = '1') else 
        p_twiddleTable_M_imag_0_0_0_q2;
    temp_out_cos_V_2_fu_978_p3 <= 
        ap_const_lv18_30000 when (output_saturation_control_real_V_2_fu_973_p2(0) = '1') else 
        p_twiddleTable_M_imag_0_0_0_q0;
    temp_out_cos_V_fu_598_p3 <= 
        ap_const_lv18_30000 when (output_saturation_control_real_V_fu_592_p2(0) = '1') else 
        p_twiddleTable_M_imag_0_0_0_q4;
    temp_out_sin_V_2_fu_682_p3 <= 
        ap_const_lv18_30000 when (output_saturation_control_imag_1_fu_678_p2(0) = '1') else 
        p_twiddleTable_M_imag_0_0_0_q3;
    temp_out_sin_V_3_fu_881_p3 <= 
        ap_const_lv18_30000 when (output_saturation_control_imag_2_fu_875_p2(0) = '1') else 
        p_twiddleTable_M_imag_0_0_0_q1;
    temp_out_sin_V_fu_495_p3 <= 
        ap_const_lv18_30000 when (output_saturation_control_imag_fu_489_p2(0) = '1') else 
        p_twiddleTable_M_imag_0_0_0_q5;
    trunc_ln674_fu_318_p1 <= p_k(1 - 1 downto 0);
    xor_ln340_1_fu_648_p2 <= (p_Result_33_fu_628_p3 xor p_Result_32_fu_616_p3);
    xor_ln340_2_fu_732_p2 <= (p_Result_35_fu_712_p3 xor p_Result_34_fu_700_p3);
    xor_ln340_3_fu_828_p2 <= (p_Result_37_fu_808_p3 xor p_Result_36_fu_796_p3);
    xor_ln340_4_fu_931_p2 <= (p_Result_39_fu_911_p3 xor p_Result_38_fu_899_p3);
    xor_ln340_5_fu_1028_p2 <= (p_Result_41_fu_1008_p3 xor p_Result_40_fu_996_p3);
    xor_ln340_fu_545_p2 <= (p_Result_s_fu_513_p3 xor p_Result_31_fu_525_p3);
    xor_ln794_1_fu_636_p2 <= (p_Result_32_fu_616_p3 xor ap_const_lv1_1);
    xor_ln794_2_fu_720_p2 <= (p_Result_34_fu_700_p3 xor ap_const_lv1_1);
    xor_ln794_3_fu_816_p2 <= (p_Result_36_fu_796_p3 xor ap_const_lv1_1);
    xor_ln794_4_fu_919_p2 <= (p_Result_38_fu_899_p3 xor ap_const_lv1_1);
    xor_ln794_5_fu_1016_p2 <= (p_Result_40_fu_996_p3 xor ap_const_lv1_1);
    xor_ln794_fu_533_p2 <= (p_Result_s_fu_513_p3 xor ap_const_lv1_1);
    zext_ln573_1_fu_281_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lut_index_real_V_2_fu_273_p3),64));
    zext_ln573_2_fu_344_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lut_index_imag_V_5_fu_336_p3),64));
    zext_ln573_3_fu_381_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lut_index_real_V_5_fu_373_p3),64));
    zext_ln573_4_fu_430_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lut_index_imag_V_8_fu_422_p3),64));
    zext_ln573_5_fu_467_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lut_index_real_V_8_fu_459_p3),64));
    zext_ln573_fu_250_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lut_index_imag_V_2_fu_242_p3),64));
end behav;
