[jtrace] - Set to turn undefined ops into NOPs.
[jtrace] - run error limit set to 1.

AS400 mode: tags inactive

+----- Cache Configs -----
|
| -- L1 Data Cache --
| Size:      65536 bytes
| Assoc:     8 way
| Latency:   3 cycles
| Line Size: 128 bytes
|
| -- L1 Instruction Cache --
| Size:      32768 bytes
| Assoc:     8 way
| Latency:   3 cycles
| Line Size: 128 bytes
|
| -- L2 Cache --
| Size:      524288 bytes
| Assoc:     8 way
| Latency:   10.5 cycles
| Line Size: 128 bytes
|
| -- L3 Cache --
| Size:      8388608 bytes
| Assoc:     8 way
| Latency:   27.5 cycles
| Line Size: 128 bytes
|
| -- L3.1 Cache --
| Size:      disabled
| Assoc:     disabled
| Latency:   disabled
| Line Size: disabled
|
| -- Memory --
| Size:    n/a
| Assoc:   n/a
| Latency: 339.5 cycles
|
| -- IERAT --
| Size:    64 entries
| Assoc:   64 way
| Latency (tlb hit): 18 cycles
|
| -- DERAT --
| Size:    48 entries
| Assoc:   48 way
| Latency (tlb hit): 19 cycles
|
| -- TLB --
| Size:    2048 entries
| Assoc:   4 way
|
| -- Core Frequency --
| Speed:   4.0 GHz
|
+--------------------------

|---- M1 VERSION = 2626 ----|
 trace 0 ended on read_inst returns false last arch inst 5000000 at time 10941868.000000
 arch inst 4999829  time 10941868.000000 
 trace 0 lpar 0 completed arch 4999829 int 5710814 
   cumulative total lines from mem  33014 core0 33014 
   cumulative total lines to   mem  5018 core0 5018 
   split CPI ------------------------------------          2.18845 
 CMPL: CPI---------------------------------------          2.18845 

IBM CONFIDENTIAL - IBM CONFIDENTIAL - IBM CONFIDENTIAL - IBM CONFIDENTIAL



***********************************************************************************
*                    Timer Statistics Generated During Run                        *
***********************************************************************************


+---------------------------------------------------------------------------------+
|                          Branch Prediction Stats                                |
+---------------------------------------------------------------------------------+


BHT (Branch History Table) accuracy for completed branches 
---------------------------------------------------------- 
Probability the BHT guessed correctly for thread 0:
Non Taken Unconditional Branch Immediate =    nan
    Taken Unconditional Branch Immediate = 1.0000
Non Taken Conditional Branch Immediate   = 0.9301
    Taken Conditional Branch Immediate   = 0.9989
Non Taken Unconditional Branch to Link   =    nan
    Taken Unconditional Branch to Link   = 0.9999
Non Taken Conditional Branch to Link     =    nan
    Taken Conditional Branch to Link     =    nan
Non Taken Unconditional Branch to Count  =    nan
    Taken Unconditional Branch to Count  =    nan
Non Taken Conditional Branch to Count    =    nan
    Taken Conditional Branch to Count    =    nan


Summary of BHT accuracy for completed branches for all threads
---------------------------------------------------------------
Probability the BHT guessed taken and the branch was taken          = 0.9989 
Probability the BHT guessed NOT taken and the branch was NOT taken  = 0.9301 
Probability the Link Stack was correct                              = 0.9999 

Count Cache Stats: at prediction time for all threads 
------------------------------------------------------ 
Probability conditional branch to count hits in count cache         =    nan 
Probability conditional branch to count hits and cache is correct   =    nan 
Probability unconditional branch to count hits in count cache       =    nan
Probability unconditional branch to count hits and cache is correct =    nan 




 global/local count cache stats 
 winner 1 wr/lr wr/lw ww/lr ww/lw         0         0         0         0  
 winner 2 wr/lr wr/lw ww/lr ww/lw         0         0         0         0  
 both miss        0 
 global/local count cache stats w. branch_and_link
 winner 1 wr/lr wr/lw ww/lr ww/lw         0         0         0         0  
 winner 2 wr/lr wr/lw ww/lr ww/lw         0         0         0         0  
 both miss        0 



Number of branch mispredict flushes  =     5739


+---------------------------------------------------------------------------------+
|                                Ifetch Stats                                     |
+---------------------------------------------------------------------------------+

+--------------------------+ 
| Ifetch translation stats | 
+--------------------------+ 

Ifetches for thread 0
---------------------
Ifetch hits in the i-erat  =  2796149
Ifetch misses in the i-erat=       38
Ifetch hits in the TLB     =       16
Ifetch misses in the TLB   =        0


Ifetch translation summary for all threads
------------------------------------------
Probability ifetch request hits in i-erat                    = 1.0000
Probability ifetch request misses in i-erat but hits in TLB  = 1.0000


Upon TLB miss, location i-fetch translation data was sourced for thread 0
-------------------------------------------------------------------------
Location                  Number sourced
--------                  --------------
L2                                 0    
L3                                 0    
L3.1                               0    
Memory                             0    



+--------------+ 
| Icache stats | 
+--------------+ 

Icache summary for all threads
-------------------------------
Probability ifetch request hits in L1                               = 0.0000
Probability ifetch request misses in L1 but hits in prefetch buffer =    nan
Probability ifetch request misses in L1 but hits in L2              = 0.8720
Average time an ifetch miss waits until data back                   = 102.3295


Upon icache miss, location i-fetch data was sourced for thread 0
----------------------------------------------------------------
Location                  Number sourced
--------                  --------------
L2                                 1    
L3                                76    
L3.1                              39    
Memory                            32    

Upon i-prefetch generation, location i-prefetch data was sourced for thread 0
           (i-prefetches are installed in the prefetch buffer)
-----------------------------------------------------------------------------
Location                  Number sourced
--------                  --------------
L2                                 2    
L3                                84    
L3.1                              38    
Memory                            64    

+---------------------------------------------------------------------------------+
|                                Dfetch Stats                                     |
+---------------------------------------------------------------------------------+

+-----------------------------+ 
| Data side translation stats | 
+-----------------------------+ 

Translation summary stats for thread 0
--------------------------------------
Probability a load  will hit in the erat on its first try    = 0.9938
Probability a store will hit in the erat on its first try    = 0.9906
Probability any LSU op will hit in the erat on its first try = 0.9934
Probability a load  will hit in the erat at any time         = 0.9840
Probability a store will hit in the erat at any time         = 0.9356
Probability any LSU op will hit in the erat at any time      = 0.9771
Probability of erat miss hitting in the TLB                  = 0.4138


Upon TLB miss, location translation data was sourced for thread 0
-----------------------------------------------------------------
Location                Loads              Stores            All   
--------              ---------           --------         --------
L2                       304                  0              304
L3                      1262                  0             1262
L3.1                       7                  0                7
Memory                   157                  0              157


+---------------------+ 
| Data prefetch stats | 
+---------------------+ 

Data prefetch stream summary stats
----------------------------------
Stream number    Average number of cycles L2 when out before L1     Average L2 distance ahead
-------------    ----------------------------------------------     -------------------------
 0                                nan                                        nan


Data prefetch behavior stats
----------------------------

STREAM ALLOCATION STATS - GOOD
------------------------------
a load miss, missed prefetch request queue (PRQ) and allocated a new load stream                      =         0
a load, hit on a load stream in the PRQ and advanced it                                               =         0
a store, missed prefetch request queue (PRQ) and allocated a new store stream                         =         0
a store, hit on a store stream in the PRQ and advanced it                                             =         0
allocated a stream going up                                                                           =         0
allocated a stream going up but ws convereted to a downward stream                                    =         0
a load miss, missed prefetch request queue (PRQ) and allocated a new stride N load steam              =         0
a load, hit on a stride N stream in the PRQ and advanced it                                           =         0
STREAM ALLOCATION STATS - BAD
-----------------------------
a load miss, matched in the PRQ, if it already has a steam why did it miss?                           =         0
a load that hit the PRQ found a duplicate load stream and cleared it                                  =         0
a store that hit the PRQ found a duplicate store stream and cleared it                                =         0
a stream that was in the process of being hit on was clear by another stream                          =         0
a stream crossed a page boundry and was cleared                                                       =         0
a stream being alocated crossed a page boundry and was halted                                         =         0

L1 PREFETCH STATS
-----------------
number of L1 touches created                                                                          =         0
number of L1 touches sent                                                                             =         0
number of L1 touches shifted in L1 touch table                                                        =         0
number of L1 touches overwritten in L1 touch table                                                    =         0
number of L1 touches killed due to crossing a page                                                    =         0
number of L1 touches rejected from LSU pipe due to congruence class conflict in LMQ                   =         0
number of L1 touches rejected from LSU pipe due to no LMQ entry                                       =         0

L2 PREFETCH STATS
-----------------
number of cycles the L2 touch scheduler was blocked from sending due to max L2 touch rate limit       =         0
number of cycles the L2 touch scheduler was blocked from sending due to translation request           =         0
number of cycles the L2 touch scheduler was blocked from sending due to hold off signal               =         0
number of cycles the L2 touch scheduler was blocked from sending due L2 touch table empty             =   5470933
number of L2 touches sent                                                                             =         0
average time in between L2 touches                                                                    =      0.00


+------------------+ 
| Data cache stats | 
+------------------+ 

L1 Data cache summary stats, Probability that:
----------------------------------------------
a load that has never been rejected will hit in L1                                  = 0.8941
any load will hit in L1 (includes rejected loads)                                   = 0.8441
a load that has never been rejected will hit on an LMQ entry                        = 0.7294
any load will hit on an LMQ entry (includes rejected loads)                         = 0.8428
a load that has never been rejected will hit on an LMQ entry and won't be rejected  = 0.0660
any load will hit on an LMQ entry and won't be rejected (includes rejected loads)   = 0.0343
a load that misses L1 will hit in L2                                                = 0.0651
Average time a load miss waits for its first sector back                            = 100.4495
Average time a load hit reload waits for its first sector to return form memory     = 228.39


Upon L1 dcache miss / L1 dcache prefetch, location data was sourced for thread 0
--------------------------------------------------------------------------------
Location                 Loads             L1 Touches          L2 Touches           Stores
--------               ---------           ----------          ----------           ------
L2                        49450                    0                1390               151710 
L3                         4187                    0                   3                 2789 
L3.1                      10646                    0                 235                 1823 
Memory                    14572                    0                1180                 2913 


    Cast Outs  
----------------

Level                    Clean               Dirty
--------               ---------           ----------
L2                        27743                 6934
L3                            0                 5018
L3.1                          0                    0


+---------------------------------------------------------------------------------+
|                              Resource usage stats                               |
+---------------------------------------------------------------------------------+

+----------------------+ 
| Execution unit stats | 
+----------------------+ 

Execution unit issue summary
----------------------------


Execution_unit_issue_cycles_busy: 

                            number / fraction of cycles     number / fraction of cycles     number / fraction of cycles
    Unit                      an op was issued to unit       an op was finished in unit     an op was completed in unit
   ------                  ----------------------------    ----------------------------    ----------------------------

   fx0                          777088 0.071020                  631247 0.057691                  542945 0.049621 
   ------------------         -----------------                -----------------                -----------------
      simple fx                 408985 0.037378                  352277 0.032195                  292001 0.026687 
      single cycle              367557 0.033592                  278689 0.025470                  250663 0.022909 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                 546 0.000050                     281 0.000026                     281 0.000026 

   fx1                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      simple fx                      0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 

   fx2                          777472 0.071055                  632082 0.057767                  543545 0.049676 
   ------------------         -----------------                -----------------                -----------------
      simple fx                 409600 0.037434                  353297 0.032289                  292592 0.026741 
      single cycle              367335 0.033572                  278503 0.025453                  250671 0.022909 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                 537 0.000049                     282 0.000026                     282 0.000026 

   fx3                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      simple fx                      0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 

   fx4                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      simple fx                      0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 

   fx5                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      simple fx                      0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 

   fx6                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      simple fx                      0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 

   fx7                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      simple fx                      0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 

   ls0                          583065 0.053288                  347249 0.031736                  271388 0.024803 
   ------------------         -----------------                -----------------                -----------------
      store agen                292900 0.026769                  197085 0.018012                  168877 0.015434 
      load                      265133 0.024231                  127334 0.011637                   80284 0.007337 
      fxu op                     25032 0.002288                   22830 0.002086                   22227 0.002031 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 

   ls1                         1778162 0.162510                 1015012 0.092764                  858722 0.078480 
   ------------------         -----------------                -----------------                -----------------
      store agen                 19425 0.001775                   12406 0.001134                   12404 0.001134 
      load                     1693181 0.154743                  972762 0.088903                  816700 0.074640 
      fxu op                      7857 0.000718                    7060 0.000645                    6841 0.000625 
      stdata                     57699 0.005273                   22784 0.002082                   22777 0.002082 

   ls2                          586479 0.053600                  348391 0.031840                  272231 0.024880 
   ------------------         -----------------                -----------------                -----------------
      store agen                295345 0.026992                  197916 0.018088                  169435 0.015485 
      load                      266147 0.024324                  127641 0.011665                   80545 0.007361 
      fxu op                     24987 0.002284                   22834 0.002087                   22251 0.002034 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 

   ls3                         1785267 0.163159                 1015202 0.092781                  858982 0.078504 
   ------------------         -----------------                -----------------                -----------------
      store agen                 19260 0.001760                   12175 0.001113                   12172 0.001112 
      load                     1698657 0.155244                  972886 0.088914                  816882 0.074657 
      fxu op                      8026 0.000734                    7187 0.000657                    6985 0.000638 
      stdata                     59324 0.005422                   22954 0.002098                   22943 0.002097 

   ls4                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store agen                     0 0.000000                       0 0.000000                       0 0.000000 
      load                           0 0.000000                       0 0.000000                       0 0.000000 
      fxu op                         0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 

   ls5                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store agen                     0 0.000000                       0 0.000000                       0 0.000000 
      load                           0 0.000000                       0 0.000000                       0 0.000000 
      fxu op                         0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 

   ls6                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store agen                     0 0.000000                       0 0.000000                       0 0.000000 
      load                           0 0.000000                       0 0.000000                       0 0.000000 
      fxu op                         0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 

   ls7                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store agen                     0 0.000000                       0 0.000000                       0 0.000000 
      load                           0 0.000000                       0 0.000000                       0 0.000000 
      fxu op                         0 0.000000                       0 0.000000                       0 0.000000 
      stdata                         0 0.000000                       0 0.000000                       0 0.000000 

   fp0                         1589029 0.145225                  930866 0.085074                  903986 0.082617 
   ------------------         -----------------                -----------------                -----------------
      store  data               442184 0.040412                   26156 0.002390                   26153 0.002390 
      single cycle             1133992 0.103638                  192478 0.017591                  192446 0.017588 
      multi  cycle               12853 0.001175                   12288 0.001123                   12288 0.001123 
        -------------         ----------                       ----------                       ----------
        binary fp               529016 0.048348                       0 0.000000                       0 0.000000 
        permute                     33 0.000003                      25 0.000002                      25 0.000002 
        simple                  260348 0.023794                  151976 0.013889                  140112 0.012805 
        complex                      0 0.000000                       0 0.000000                       0 0.000000 
        vector fp               679123 0.062066                  427484 0.039069                  412550 0.037704 
        crypto                       0 0.000000                       0 0.000000                       0 0.000000 
        fp store                     0 0.000000                       0 0.000000                       0 0.000000 
        vsx store               120509 0.011014                  120459 0.011009                  120412 0.011005 

   fp1                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store  data                    0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 
        -------------         ----------                       ----------                       ----------
        binary fp                    0 0.000000                       0 0.000000                       0 0.000000 
        permute                      0 0.000000                       0 0.000000                       0 0.000000 
        simple                       0 0.000000                       0 0.000000                       0 0.000000 
        complex                      0 0.000000                       0 0.000000                       0 0.000000 
        vector fp                    0 0.000000                       0 0.000000                       0 0.000000 
        crypto                       0 0.000000                       0 0.000000                       0 0.000000 
        fp store                     0 0.000000                       0 0.000000                       0 0.000000 
        vsx store                    0 0.000000                       0 0.000000                       0 0.000000 

   fp2                         1587518 0.145087                  930477 0.085038                  903555 0.082578 
   ------------------         -----------------                -----------------                -----------------
      store  data               441665 0.040365                   26080 0.002384                   26080 0.002384 
      single cycle             1133016 0.103549                  193161 0.017653                  193122 0.017650 
      multi  cycle               12837 0.001173                   12288 0.001123                   12288 0.001123 
        -------------         ----------                       ----------                       ----------
        binary fp               529574 0.048399                       0 0.000000                       0 0.000000 
        permute                     34 0.000003                      24 0.000002                      24 0.000002 
        simple                  261889 0.023935                  151641 0.013859                  139781 0.012775 
        complex                      0 0.000000                       0 0.000000                       0 0.000000 
        vector fp               675979 0.061779                  427285 0.039050                  412313 0.037682 
        crypto                       0 0.000000                       0 0.000000                       0 0.000000 
        fp store                     0 0.000000                       0 0.000000                       0 0.000000 
        vsx store               120042 0.010971                  119998 0.010967                  119947 0.010962 

   fp3                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store  data                    0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 
        -------------         ----------                       ----------                       ----------
        binary fp                    0 0.000000                       0 0.000000                       0 0.000000 
        permute                      0 0.000000                       0 0.000000                       0 0.000000 
        simple                       0 0.000000                       0 0.000000                       0 0.000000 
        complex                      0 0.000000                       0 0.000000                       0 0.000000 
        vector fp                    0 0.000000                       0 0.000000                       0 0.000000 
        crypto                       0 0.000000                       0 0.000000                       0 0.000000 
        fp store                     0 0.000000                       0 0.000000                       0 0.000000 
        vsx store                    0 0.000000                       0 0.000000                       0 0.000000 

   fp4                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store  data                    0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 
        -------------         ----------                       ----------                       ----------
        binary fp                    0 0.000000                       0 0.000000                       0 0.000000 
        permute                      0 0.000000                       0 0.000000                       0 0.000000 
        simple                       0 0.000000                       0 0.000000                       0 0.000000 
        complex                      0 0.000000                       0 0.000000                       0 0.000000 
        vector fp                    0 0.000000                       0 0.000000                       0 0.000000 
        crypto                       0 0.000000                       0 0.000000                       0 0.000000 
        fp store                     0 0.000000                       0 0.000000                       0 0.000000 
        vsx store                    0 0.000000                       0 0.000000                       0 0.000000 

   fp5                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store  data                    0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 
        -------------         ----------                       ----------                       ----------
        binary fp                    0 0.000000                       0 0.000000                       0 0.000000 
        permute                      0 0.000000                       0 0.000000                       0 0.000000 
        simple                       0 0.000000                       0 0.000000                       0 0.000000 
        complex                      0 0.000000                       0 0.000000                       0 0.000000 
        vector fp                    0 0.000000                       0 0.000000                       0 0.000000 
        crypto                       0 0.000000                       0 0.000000                       0 0.000000 
        fp store                     0 0.000000                       0 0.000000                       0 0.000000 
        vsx store                    0 0.000000                       0 0.000000                       0 0.000000 

   fp6                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store  data                    0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 
        -------------         ----------                       ----------                       ----------
        binary fp                    0 0.000000                       0 0.000000                       0 0.000000 
        permute                      0 0.000000                       0 0.000000                       0 0.000000 
        simple                       0 0.000000                       0 0.000000                       0 0.000000 
        complex                      0 0.000000                       0 0.000000                       0 0.000000 
        vector fp                    0 0.000000                       0 0.000000                       0 0.000000 
        crypto                       0 0.000000                       0 0.000000                       0 0.000000 
        fp store                     0 0.000000                       0 0.000000                       0 0.000000 
        vsx store                    0 0.000000                       0 0.000000                       0 0.000000 

   fp7                               0 0.000000                       0 0.000000                       0 0.000000 
   ------------------         -----------------                -----------------                -----------------
      store  data                    0 0.000000                       0 0.000000                       0 0.000000 
      single cycle                   0 0.000000                       0 0.000000                       0 0.000000 
      multi  cycle                   0 0.000000                       0 0.000000                       0 0.000000 
        -------------         ----------                       ----------                       ----------
        binary fp                    0 0.000000                       0 0.000000                       0 0.000000 
        permute                      0 0.000000                       0 0.000000                       0 0.000000 
        simple                       0 0.000000                       0 0.000000                       0 0.000000 
        complex                      0 0.000000                       0 0.000000                       0 0.000000 
        vector fp                    0 0.000000                       0 0.000000                       0 0.000000 
        crypto                       0 0.000000                       0 0.000000                       0 0.000000 
        fp store                     0 0.000000                       0 0.000000                       0 0.000000 
        vsx store                    0 0.000000                       0 0.000000                       0 0.000000 

   br0                          540123 0.049363                  426489 0.038978                  384325 0.035124 
   br1                               0 0.000000                       0 0.000000                       0 0.000000 

   cr                             1063 0.000097                    1063 0.000097                    1061 0.000097 




+----------------------------+ 
| Queue resource usage stats | 
+----------------------------+ 

Information queue usage stats, Average number of:
-------------------------------------------------
EMQ (Erat Miss Queue) entries in use                                      = 0.0269
PRQ (Data Prefetch Request Queue) entries in use                          = 0.0000
CLB (Instruction Fetch Buffer) entries in use for thread 0 -              = 8.9205
GCT (Global Completion Table) entries in use for thread 0                 = 19.1009
LRQ (Load Reorder Queue) entries in use for thread 0                      = 26.3354
SRQ (Load Reorder Queue) entries in use for thread 0                      = 4.9285
Architected ops in the system (from dispatch to completion)               = 64.7213
Internal ops in the system (from dispatch to completion)                  = 74.6848


Issue queue usage stats, Average number of ops in the:
------------------------------------------------------
Branch Issue Queue                                                        = 0.7385
Unified Issue Queue                                                       = 14.6921


+-----------------------------+ 
| Rename Resource usage stats | 
+-----------------------------+ 

Rename Resource usage stats, Average number of:
-------------------------------------------------
GPR renames in use        = 49.6336
FPR/VMX renames in use    = 51.4181
CR renames in use         = 11.9544
Link/Count renames in use = 2.1982
XER renames in use        = 6.0462
FPSCR renames in use      = 0.0000

TOTAL FXU b2b (back to back): 0

header_ops
+---------------------------------------------------------------------------------+
|                             Instruction Frequency                               |
+---------------------------------------------------------------------------------+


This table counts architected instructions

+-------------------------------ARCH-OP-FREQUENCIES------------------------------+
+----MNEMONIC-----+--------ARCH-OPS---------+--------EXPANSIONS-------+---RATIO--+
+-----------------+----COUNT---+--FREQUENCY-+----COUNT---+--FREQUENCY-+----------+
|    arch op name | # of arch  | % of total |  # of iops | % of total | ratio of |
|                 |    ops     |   arch ops | created by |    iops    | iop/arch |
|                 |  executed  |  executed  |  these ops |  executed  | executed |
+-----------------+------------+------------+------------+------------+----------+

This table counts internal instructions

+---------------------------------IOP-FREQUENCIES--------------------------------------+
+----MNEMONIC-----+-----FROM-ANY-OP------+--FROM-NON-EXPANDED---+-----FROM-EXPANDED----+
+-----------------+---COUNT--+-FREQUENCY-+---COUNT--+-FREQUENCY-+---COUNT--+-FREQUENCY-+
| internal op name| # created| % of any  | # created| % of non  | # created|   % of    |
|                 | from any |  op total | from non | expanded  |    from  |  expanded |
|                 |    op    |           | expanded | op total  | expanded |  op total |
+-----------------+----------+-----------+----------+-----------+----------+-----------+




IBM CONFIDENTIAL - IBM CONFIDENTIAL - IBM CONFIDENTIAL - IBM CONFIDENTIAL


+-------------------------------ARCH-OP-FREQUENCIES------------------------------+-----+
+----MNEMONIC-----+--------ARCH-OPS---------+--------EXPANSIONS-------+---RATIO--+TYPE-+
+-----------------+----COUNT---+--FREQUENCY-+----COUNT---+--FREQUENCY-+----------+-----+
|          lxvd2x |     902720 |    18.0550 |     902720 |    16.8712 |    1.000 |  A  |
|              ld |     454514 |     9.0906 |     454514 |     8.4946 |    1.000 |  A  |
|            addi |     425069 |     8.5017 |     425069 |     7.9443 |    1.000 |  A  |
|         xvmuldp |     325532 |     6.5109 |     325532 |     6.0840 |    1.000 |  A  |
|        bc.001zy |     273936 |     5.4789 |     273936 |     5.1197 |    1.000 |  A  |
|            cmpl |     265299 |     5.3062 |     265299 |     4.9583 |    1.000 |  A  |
|         stxvd2x |     240359 |     4.8073 |     480718 |     8.9843 |    2.000 |  C  |
|         xvsubdp |     205262 |     4.1054 |     205262 |     3.8362 |    1.000 |  A  |
|             lfd |     175337 |     3.5069 |     175337 |     3.2769 |    1.000 |  A  |
|           fmadd |     135680 |     2.7137 |     135680 |     2.5358 |    1.000 |  A  |
|         xvadddp |      98023 |     1.9605 |      98023 |     1.8320 |    1.000 |  A  |
|       xvmaddmdp |      98023 |     1.9605 |      98023 |     1.8320 |    1.000 |  A  |
|          rldicr |      97013 |     1.9403 |      97013 |     1.8131 |    1.000 |  A  |
|            lfdx |      89616 |     1.7924 |      89616 |     1.6749 |    1.000 |  A  |
|             add |      88180 |     1.7637 |      88180 |     1.6480 |    1.000 |  A  |
|            fmul |      87568 |     1.7514 |      87568 |     1.6366 |    1.000 |  A  |
|         xvmaxdp |      66560 |     1.3312 |      66560 |     1.2440 |    1.000 |  A  |
|         xvmindp |      66560 |     1.3312 |      66560 |     1.2440 |    1.000 |  A  |
|       xvmsubmdp |      66560 |     1.3312 |      66560 |     1.2440 |    1.000 |  A  |
|        bc.011zy |      57281 |     1.1457 |      57281 |     1.0705 |    1.000 |  A  |
|           stfdx |      52224 |     1.0445 |     104448 |     1.9521 |    2.000 |  C  |
|       xsmaddmdp |      49152 |     0.9831 |      49152 |     0.9186 |    1.000 |  A  |
|          mfvsrd |      49152 |     0.9831 |      49152 |     0.9186 |    1.000 |  A  |
|           lxsdx |      49152 |     0.9831 |      49152 |     0.9186 |    1.000 |  A  |
|       xvmsubadp |      31463 |     0.6293 |      31463 |     0.5880 |    1.000 |  A  |
|           addis |      27853 |     0.5571 |      27853 |     0.5206 |    1.000 |  A  |
|              or |      27205 |     0.5441 |      27205 |     0.5084 |    1.000 |  A  |
|          rldicl |      26799 |     0.5360 |      26799 |     0.5009 |    1.000 |  A  |
|             ori |      25904 |     0.5181 |      25904 |     0.4841 |    1.000 |  A  |
|             fmr |      25616 |     0.5123 |      25616 |     0.4787 |    1.000 |  A  |
|           cmpdi |      25322 |     0.5065 |      25322 |     0.4733 |    1.000 |  A  |
|             blr |      24734 |     0.4947 |      24734 |     0.4623 |    1.000 |  A  |
|               b |      24733 |     0.4947 |      24733 |     0.4622 |    1.000 |  A  |
|           rldic |      24684 |     0.4937 |      24768 |     0.4629 |    1.003 |  A  |
|            stdu |      24633 |     0.4927 |      49266 |     0.9207 |    2.000 |  C  |
|             ldx |      24612 |     0.4923 |      24612 |     0.4600 |    1.000 |  A  |
|          cmplwi |      24582 |     0.4917 |      24582 |     0.4594 |    1.000 |  A  |
|         xsadddp |      24576 |     0.4915 |      24576 |     0.4593 |    1.000 |  A  |
|       xsmaddadp |      24576 |     0.4915 |      24576 |     0.4593 |    1.000 |  A  |
|         xssubdp |      24576 |     0.4915 |      24576 |     0.4593 |    1.000 |  A  |
|           xxlor |      24576 |     0.4915 |      24576 |     0.4593 |    1.000 |  A  |
|        mtvsrd.0 |      24576 |     0.4915 |      24576 |     0.4593 |    1.000 |  A  |
|            fdiv |      24576 |     0.4915 |      24576 |     0.4593 |    1.000 |  A  |
|             std |      21037 |     0.4208 |      42074 |     0.7863 |    2.000 |  C  |
|             lwz |      14005 |     0.2801 |      14005 |     0.2617 |    1.000 |  A  |
|            fsub |      12800 |     0.2560 |      12800 |     0.2392 |    1.000 |  A  |
|             lwa |      12303 |     0.2461 |      24606 |     0.4599 |    2.000 |  C  |
|           extsw |       6011 |     0.1202 |       6011 |     0.1123 |    1.000 |  A  |
|            cmpw |       5995 |     0.1199 |       5995 |     0.1120 |    1.000 |  A  |
|            cmpl |       3754 |     0.0751 |       3754 |     0.0702 |    1.000 |  A  |
|        bc.1z00y |       3513 |     0.0703 |       3513 |     0.0657 |    1.000 |  A  |
|           subfc |       1977 |     0.0395 |       1977 |     0.0369 |    1.000 |  A  |
|            xori |       1974 |     0.0395 |       1974 |     0.0369 |    1.000 |  A  |
|            adde |       1968 |     0.0394 |       1968 |     0.0368 |    1.000 |  A  |
|           sradi |       1489 |     0.0298 |       1489 |     0.0278 |    1.000 |  A  |
|            cror |       1024 |     0.0205 |       1024 |     0.0191 |    1.000 |  A  |
|           fcmpu |       1024 |     0.0205 |       1024 |     0.0191 |    1.000 |  A  |
|           cmpwi |        631 |     0.0126 |        631 |     0.0118 |    1.000 |  A  |
|          cmpldi |        619 |     0.0124 |        619 |     0.0116 |    1.000 |  A  |
|             and |        604 |     0.0121 |        604 |     0.0113 |    1.000 |  A  |
|      mtocrf_cr0 |        561 |     0.0112 |        561 |     0.0105 |    1.000 |  A  |
|           mulld |        554 |     0.0111 |        554 |     0.0104 |    1.000 |  A  |
|          rlwinm |        548 |     0.0110 |        548 |     0.0102 |    1.000 |  A  |
|            fadd |        512 |     0.0102 |        512 |     0.0096 |    1.000 |  A  |
|           fmsub |        512 |     0.0102 |        512 |     0.0096 |    1.000 |  A  |
|          subfic |        498 |     0.0100 |        498 |     0.0093 |    1.000 |  A  |
|      mtocrf_cr7 |        328 |     0.0066 |        328 |     0.0061 |    1.000 |  A  |
|           andi. |        218 |     0.0044 |        218 |     0.0041 |    1.000 |  A  |
|            cmpd |        144 |     0.0029 |        144 |     0.0027 |    1.000 |  A  |
|               b |        128 |     0.0026 |        128 |     0.0024 |    1.000 |  A  |
|             neg |        126 |     0.0025 |        126 |     0.0024 |    1.000 |  A  |
|            lwax |        116 |     0.0023 |        232 |     0.0043 |    2.000 |  C  |
|       mtspr_CTR |        110 |     0.0022 |        110 |     0.0021 |    1.000 |  A  |
|       xxpermdi0 |         48 |     0.0010 |         48 |     0.0009 |    1.000 |  A  |
|            subf |         46 |     0.0009 |         46 |     0.0009 |    1.000 |  A  |
|        mfspr_LR |         46 |     0.0009 |         46 |     0.0009 |    1.000 |  A  |
|        mtspr_LR |         31 |     0.0006 |         31 |     0.0006 |    1.000 |  A  |
|             stw |         26 |     0.0005 |         52 |     0.0010 |    2.000 |  C  |
|             slw |         18 |     0.0004 |         18 |     0.0003 |    1.000 |  A  |
|            stdx |         18 |     0.0004 |         36 |     0.0007 |    2.000 |  C  |
|             or. |         18 |     0.0004 |         18 |     0.0003 |    1.000 |  A  |
|       mfspr_CTR |         16 |     0.0003 |         16 |     0.0003 |    1.000 |  A  |
|            lwzx |         15 |     0.0003 |         15 |     0.0003 |    1.000 |  A  |
|           subfe |         15 |     0.0003 |         15 |     0.0003 |    1.000 |  A  |
|          mfocrf |         12 |     0.0002 |         12 |     0.0002 |    1.000 |  A  |
|      mtocrf_cr4 |         12 |     0.0002 |         12 |     0.0002 |    1.000 |  A  |
|            stfd |          9 |     0.0002 |         18 |     0.0003 |    2.000 |  C  |
|            xor. |          9 |     0.0002 |          9 |     0.0002 |    1.000 |  A  |
|           mulli |          6 |     0.0001 |          6 |     0.0001 |    1.000 |  A  |
|           addic |          6 |     0.0001 |          6 |     0.0001 |    1.000 |  A  |
|            andc |          6 |     0.0001 |          6 |     0.0001 |    1.000 |  A  |
|            stwx |          6 |     0.0001 |         12 |     0.0002 |    2.000 |  C  |
|          mfocrf |          5 |     0.0001 |          5 |     0.0001 |    1.000 |  A  |
|             nor |          4 |     0.0001 |          4 |     0.0001 |    1.000 |  A  |
|          cntlzw |          3 |     0.0001 |          3 |     0.0001 |    1.000 |  A  |
|          xxlxor |          1 |     0.0000 |          1 |     0.0000 |    1.000 |  A  |
|        vspltisw |          1 |     0.0000 |          1 |     0.0000 |    1.000 |  A  |
+-----------------+------------+------------+------------+------------+----------+-----+
|          *Total |    4999828 |   100.0000 |    5350643 |   100.0000 |    1.070 |
+-----------------+------------+------------+------------+------------+----------+-----+
 * The Total includes 1 unconditional branches that were inserted to fix trace
   address discontinuities.


+---------------------------------IOP-FREQUENCIES--------------------------------------+
+----MNEMONIC-----+-----FROM-ANY-OP------+--FROM-NON-EXPANDED---+-----FROM-EXPANDED----+
+-----------------+---COUNT--+-FREQUENCY-+---COUNT--+-FREQUENCY-+---COUNT--+-FREQUENCY-+
|          lxvd2x |   902720 |   16.8712 |   902720 |   19.4175 |        0 |    0.0000 |
|              ld |   454514 |    8.4946 |   454514 |    9.7766 |        0 |    0.0000 |
|            addi |   425069 |    7.9443 |   425069 |    9.1432 |        0 |    0.0000 |
|              bc |   334730 |    6.2559 |   334730 |    7.2000 |        0 |    0.0000 |
|         xvmuldp |   325532 |    6.0840 |   325532 |    7.0022 |        0 |    0.0000 |
|            cmpl |   269053 |    5.0284 |   269053 |    5.7873 |        0 |    0.0000 |
|    stxvd2x_agen |   240359 |    4.4922 |        0 |    0.0000 |   240359 |   34.2572 |
|    stxvd2x_data |   240359 |    4.4922 |        0 |    0.0000 |   240359 |   34.2572 |
|         xvsubdp |   205262 |    3.8362 |   205262 |    4.4152 |        0 |    0.0000 |
|             lfd |   175337 |    3.2769 |   175337 |    3.7715 |        0 |    0.0000 |
|           fmadd |   135680 |    2.5358 |   135680 |    2.9185 |        0 |    0.0000 |
|         xvadddp |    98023 |    1.8320 |    98023 |    2.1085 |        0 |    0.0000 |
|       xvmaddmdp |    98023 |    1.8320 |    98023 |    2.1085 |        0 |    0.0000 |
|          STAGEN |    97929 |    1.8302 |        0 |    0.0000 |    97929 |   13.9574 |
|          rldicr |    97013 |    1.8131 |    97013 |    2.0867 |        0 |    0.0000 |
|            lfdx |    89616 |    1.6749 |    89616 |    1.9276 |        0 |    0.0000 |
|             add |    88180 |    1.6480 |    88180 |    1.8967 |        0 |    0.0000 |
|            fmul |    87568 |    1.6366 |    87568 |    1.8836 |        0 |    0.0000 |
|         xvmindp |    66560 |    1.2440 |    66560 |    1.4317 |        0 |    0.0000 |
|       xvmsubmdp |    66560 |    1.2440 |    66560 |    1.4317 |        0 |    0.0000 |
|         xvmaxdp |    66560 |    1.2440 |    66560 |    1.4317 |        0 |    0.0000 |
|           stfdx |    52224 |    0.9760 |        0 |    0.0000 |    52224 |    7.4432 |
|           lxsdx |    49152 |    0.9186 |    49152 |    1.0573 |        0 |    0.0000 |
|       xsmaddmdp |    49152 |    0.9186 |    49152 |    1.0573 |        0 |    0.0000 |
|          mfvsrd |    49152 |    0.9186 |    49152 |    1.0573 |        0 |    0.0000 |
|       xvmsubadp |    31463 |    0.5880 |    31463 |    0.6768 |        0 |    0.0000 |
|           addis |    27853 |    0.5206 |    27853 |    0.5991 |        0 |    0.0000 |
|              or |    27205 |    0.5084 |    27205 |    0.5852 |        0 |    0.0000 |
|          rldicl |    26799 |    0.5009 |    26799 |    0.5764 |        0 |    0.0000 |
|             lwz |    26308 |    0.4917 |    14005 |    0.3012 |    12303 |    1.7535 |
|             ori |    25904 |    0.4841 |    25904 |    0.5572 |        0 |    0.0000 |
|             fmr |    25616 |    0.4787 |    25616 |    0.5510 |        0 |    0.0000 |
|           cmpdi |    25322 |    0.4733 |    25322 |    0.5447 |        0 |    0.0000 |
|            bclr |    24734 |    0.4623 |    24734 |    0.5320 |        0 |    0.0000 |
|              bl |    24733 |    0.4622 |    24733 |    0.5320 |        0 |    0.0000 |
|           rldic |    24684 |    0.4613 |    24600 |    0.5291 |       84 |    0.0120 |
|            stdu |    24633 |    0.4604 |        0 |    0.0000 |    24633 |    3.5108 |
|             ldx |    24612 |    0.4600 |    24612 |    0.5294 |        0 |    0.0000 |
|          cmplwi |    24582 |    0.4594 |    24582 |    0.5288 |        0 |    0.0000 |
|            fdiv |    24576 |    0.4593 |    24576 |    0.5286 |        0 |    0.0000 |
|        mtvsrd.0 |    24576 |    0.4593 |    24576 |    0.5286 |        0 |    0.0000 |
|           xxlor |    24576 |    0.4593 |    24576 |    0.5286 |        0 |    0.0000 |
|         xsadddp |    24576 |    0.4593 |    24576 |    0.5286 |        0 |    0.0000 |
|         xssubdp |    24576 |    0.4593 |    24576 |    0.5286 |        0 |    0.0000 |
|       xsmaddadp |    24576 |    0.4593 |    24576 |    0.5286 |        0 |    0.0000 |
|             std |    21037 |    0.3932 |        0 |    0.0000 |    21037 |    2.9983 |
|           extsw |    18430 |    0.3444 |     6011 |    0.1293 |    12419 |    1.7700 |
|            fsub |    12800 |    0.2392 |    12800 |    0.2753 |        0 |    0.0000 |
|            cmpw |     5995 |    0.1120 |     5995 |    0.1290 |        0 |    0.0000 |
|           subfc |     1977 |    0.0369 |     1977 |    0.0425 |        0 |    0.0000 |
|            xori |     1974 |    0.0369 |     1974 |    0.0425 |        0 |    0.0000 |
|            adde |     1968 |    0.0368 |     1968 |    0.0423 |        0 |    0.0000 |
|           sradi |     1489 |    0.0278 |     1489 |    0.0320 |        0 |    0.0000 |
|            cror |     1024 |    0.0191 |     1024 |    0.0220 |        0 |    0.0000 |
|           fcmpu |     1024 |    0.0191 |     1024 |    0.0220 |        0 |    0.0000 |
|           cmpwi |      631 |    0.0118 |      631 |    0.0136 |        0 |    0.0000 |
|          cmpldi |      619 |    0.0116 |      619 |    0.0133 |        0 |    0.0000 |
|             and |      604 |    0.0113 |      604 |    0.0130 |        0 |    0.0000 |
|      mtocrf_cr0 |      561 |    0.0105 |      561 |    0.0121 |        0 |    0.0000 |
|           mulld |      554 |    0.0104 |      554 |    0.0119 |        0 |    0.0000 |
|          rlwinm |      548 |    0.0102 |      548 |    0.0118 |        0 |    0.0000 |
|           fmsub |      512 |    0.0096 |      512 |    0.0110 |        0 |    0.0000 |
|            fadd |      512 |    0.0096 |      512 |    0.0110 |        0 |    0.0000 |
|          subfic |      498 |    0.0093 |      498 |    0.0107 |        0 |    0.0000 |
|      mtocrf_cr7 |      328 |    0.0061 |      328 |    0.0071 |        0 |    0.0000 |
|           andi. |      218 |    0.0041 |      218 |    0.0047 |        0 |    0.0000 |
|            cmpd |      144 |    0.0027 |      144 |    0.0031 |        0 |    0.0000 |
|               b |      128 |    0.0024 |      128 |    0.0028 |        0 |    0.0000 |
|             neg |      126 |    0.0024 |      126 |    0.0027 |        0 |    0.0000 |
|            lwax |      116 |    0.0022 |        0 |    0.0000 |      116 |    0.0165 |
|       mtspr_CTR |      110 |    0.0021 |      110 |    0.0024 |        0 |    0.0000 |
|           cmpxi |       84 |    0.0016 |        0 |    0.0000 |       84 |    0.0120 |
|       xxpermdi0 |       48 |    0.0009 |       48 |    0.0010 |        0 |    0.0000 |
|        mfspr_LR |       46 |    0.0009 |       46 |    0.0010 |        0 |    0.0000 |
|            subf |       46 |    0.0009 |       46 |    0.0010 |        0 |    0.0000 |
|        mtspr_LR |       31 |    0.0006 |       31 |    0.0007 |        0 |    0.0000 |
|             stw |       26 |    0.0005 |        0 |    0.0000 |       26 |    0.0037 |
|             or. |       18 |    0.0003 |       18 |    0.0004 |        0 |    0.0000 |
|        std_data |       18 |    0.0003 |        0 |    0.0000 |       18 |    0.0026 |
|       stdx_agen |       18 |    0.0003 |        0 |    0.0000 |       18 |    0.0026 |
|             slw |       18 |    0.0003 |       18 |    0.0004 |        0 |    0.0000 |
|          mfocrf |       17 |    0.0003 |       17 |    0.0004 |        0 |    0.0000 |
|       mfspr_CTR |       16 |    0.0003 |       16 |    0.0003 |        0 |    0.0000 |
|           subfe |       15 |    0.0003 |       15 |    0.0003 |        0 |    0.0000 |
|            lwzx |       15 |    0.0003 |       15 |    0.0003 |        0 |    0.0000 |
|      mtocrf_cr4 |       12 |    0.0002 |       12 |    0.0003 |        0 |    0.0000 |
|            stfd |        9 |    0.0002 |        0 |    0.0000 |        9 |    0.0013 |
|            xor. |        9 |    0.0002 |        9 |    0.0002 |        0 |    0.0000 |
|       stwx_agen |        6 |    0.0001 |        0 |    0.0000 |        6 |    0.0009 |
|           mulli |        6 |    0.0001 |        6 |    0.0001 |        0 |    0.0000 |
|        stw_data |        6 |    0.0001 |        0 |    0.0000 |        6 |    0.0009 |
|            andc |        6 |    0.0001 |        6 |    0.0001 |        0 |    0.0000 |
|           addic |        6 |    0.0001 |        6 |    0.0001 |        0 |    0.0000 |
|             nor |        4 |    0.0001 |        4 |    0.0001 |        0 |    0.0000 |
|          cntlzw |        3 |    0.0001 |        3 |    0.0001 |        0 |    0.0000 |
|        vspltisw |        1 |    0.0000 |        1 |    0.0000 |        0 |    0.0000 |
|          xxlxor |        1 |    0.0000 |        1 |    0.0000 |        0 |    0.0000 |
+-----------------+----------+-----------+----------+-----------+----------+-----------+
|           Total |  5350643 |   100.0000|  4649013 |   100.0000|   701630 |   100.0000|
+-----------------+----------+-----------+----------+-----------+----------+-----------+


+---------------------------------------------------------------------------------+
|                                  CPI Stack                                      |
+---------------------------------------------------------------------------------+

   The CPI stack which follows breaks down the final CPI of the run into 
   various CPI components.  The view is from the front end of the machine back.
   In each cycle the machine either completes a group or does not, so for
   each cycle in which no group completed the timer will try and account for why.
   There are 3 modes of counting.  The first is when there are no groups waiting
   to complete (groups begin waiting as soon as they are dispatched).  During this
   time the pipeline is empty and the cycles will be counted in a bucket under 
   "pipeline_empty".  The second mode of counting occurs when a group has been
   dispatched and is waiting to complete but has experienced no stall events in the
   pipelines so the cycles are counted under "pipeline_refill".  The final and
   most common mode of counting is when there are groups waiting to complete and they
   experienced stall conditions during their lifetime. If the group cannot complete
   on the cycle in which it became eligible the timer will look back over the life of all
   instructions in the group that have not finished from dispatch and moving towards finish and it
   will find the instruction within that group that went the deepest into the machine
   before encountering a stall condition.  The timer will then begin examining the
   stall events that happened to that instruction beginning with dispatch and
   incrementing that reasons bucket and decrement that stall condition.  If that
   instruction's stalls are exhausted before the group completes the next instruction
   yet to finish will be chosen in a similar manner.  If there is a tie the older instruction is
   chosen.  If all instrucitons have finished then the timer looks at the last instruciton to finish   and pulls stall events off starting at the end of the instuctions life.On the cycle when a group    does completes it is counted in the "Complete_current_grp" bucket.

   In the end the timer has made a count for each cycle simulated in one of the many
   reason counts.  This allows the timer to figure the fraction of the CPI for various
   stalls.  This can be used to compare against similar runs to provide insight into the
   behavior of the machine.  Please note that not all stall reasons are valid for a given
   timer configuration.

   Here is a break down of the various reason counts:

............................ pipeline_contention......... = This mode of counting occurs 
                                                            when there is a group waiting
                                                            to complete
CMPL: Wait_for_dispatch_requirements                      = groups was held at dispatch 
                                                            waiting for dispatch requirements
CMPL: Wait_for_execution_unit                             = sum of waiting for one of the 
                                                            following type of execution units 
                                                            (pipelines) to be free
CMPL:      cr_unit/vmx_unit                               = conditional register logical unit or
                                                            a VMX unit (store,simple,complex,float,
                                                            permute)
CMPL:      br_unit                                        = branch unit
CMPL:      fpu_unit                                       = floating point unit
CMPL:      fxu_unit                                       = fixed point unit
CMPL:      lsu_unit                                       = load store unit
CMPL: Wait_for_sources                                    = waiting a source register to be written
                                                            by one of the following type of op
CMPL:      written_by_br                                  = branch
CMPL:      written_by_cr                                  = conditional logical
CMPL:      written_by_fp                                  = floating point
CMPL:      written_by_fp_store                            = floating point store
CMPL:      written_by_fp_load                             = floating point load
CMPL:      written_by_fx                                  = fixed point
CMPL:      written_by_fx_store_agen                       = fixed point store address generation
CMPL:      written_by_fx_store_data                       = fixed point store data
CMPL:      written_by_fx_load                             = fixed point load
CMPL:      written_by_vmx                                 = VMX
CMPL: Wait_for_serializer_to_be_next_group                = waiting for op to be next to complete (NTC)
CMPL: Wait_for_agen                                       = sum of ops waiting in the address generation
                                                            of the LSU pipe for the following reasons
CMPL:      result_bus_busy_store                          = store rejected due to the result bus being busy
CMPL:      result_bus_busy_load                           = load  rejected due to the result bus being busy
CMPL:      erat_dir_update_store                          = store rejected due to the erat directory being 
                                                            busy with an update
CMPL:      erat_dir_update_load                           = load  rejected due to the erat directory being
                                                            busy with an update
CMPL:      L1D_dir_update_store                           = store rejected due to the L1 data cache directory
                                                            being busy with an update
CMPL:      L1D_dir_update_load                            = load  rejected due to the L1 data cache directory
                                                            being busy with an update
CMPL: Wait_for_translation                                = sum of ops waiting due to various address
                                                            translation problems
CMPL:      erat_miss_store                                = store rejected due to missing the erat
CMPL:      tlb_miss_store                                 = store rejected due to missing the erat and TLB
CMPL:      erat_miss_load                                 = load  rejected due to missing the erat
CMPL:      tlb_miss_load                                  = load  rejected due to missing the erat and TLB
CMPL:      erat_miss_store_guarded                        = guarded store waits rejected to missing the erat
CMPL:      tlb_miss_store_guarded                         = guarded store waits rejected to missing the TLB
CMPL:      erat_miss_load_guarded                         = guarded load  waits rejected to missing the erat
CMPL:      tlb_miss_load_guarded                          = guarded load  waits rejected to missing the TLB
CMPL: Wait_load_rejected                                  = sum of load waiting rejected to being rejected 
                                                            because of one of the following reasons
CMPL:      load_hit_dcbz                                  = load hits a dcbz or if dcache is interleaved then
                                                            the bank is busy
CMPL:      load_hit_stwcx                                 = load hits a stwcx
CMPL:      load_hit_lwarx                                 = load hits a lwarx
CMPL:      lwarx_hit_earlier_lwarx                        = lwarx hits earlier lwarx
CMPL:      load_hit_store_diff_grp_contained_sdq_not_read = load hits a store in a different group and the
                                                            load's address is contained by the store's
                                                            but the store's data is not ready
CMPL:      load_hit_store_diff_grp_overlap_not_contained  = load hit store in a different group but the load's
                                                            address is not contained by the store's
CMPL:      load_defers_to_prefetch                        = load  defers to a L1 touch using memory interface 
CMPL:      store_defers_to_prefetch                       = store defers to a L1 touch using memory interface 
CMPL:      load_hit_reload_lmq_full                       = a load miss hits in the LMQ (Load Miss Queue) but
                                                            there are too many misses on that LMQ entry
CMPL:      load_hit_reload_both_from_same_side            = a load miss hits in the LMQ but the load miss already
                                                            there is from the same side
CMPL:      load_hit_reload_store_invalidated              = a load miss hits in the LMQ but a store has
                                                            invalidated the entry as is had newer data
CMPL:      load_hit_reload_sector_already_came            = a load miss hits in the LMQ but it's sectors have
                                                            already begun coming back form memory
CMPL:      load_hit_reload_on_same_cycle                  = a load miss hits in the LMQ but the entry was
                                                            allocated on the same cycle
CMPL:      load_miss_congruence_class_busy                = a load misses L1 but there are too many outstanding
                                                            misses for its congruence class
CMPL:      load_miss_with_addr_compare_other_side_cyc     = a load miss' address matches EA bits 52-56 with
                                                            another op in the other LSU
CMPL:      load_miss_all_lmqs_used                        = a load miss finds all the LMQ entries used
CMPL:      load_miss_2nd_gps_request_this_cycle_side      = a load miss tries to make a memory request but another
                                                            op has already made a request
CMPL:      load_issued_with_virtual_lrq                   = a load was issued with a virtual LRQ
                                                            (Load  Reorder Queue) entry
CMPL:      store_issued_with_virtual_srq                  = a load was issued with a virtual SRQ
                                                            (Store Reorder Queue) entry
CMPL:      load_miss_while_load_ntc_rejecting             = a load saw a NTC load rejecting
CMPL: Wait_reject_fp_results_bus_busy                     = fp/vsx op rejeted due to a conflict with another op's finish
CMPL: Wait_reject_fx_results_bus_busy                     = fx op rejeted due to a conflict with another op's finish
CMPL: Wait_no_real_lrq                                    = issue hold as a load  waits for virtual LRQ to become real
CMPL: Wait_no_real_srq                                    = issue hold as a store waits for virtual SRQ to become real
CMPL: Wait_lmq_reject_issue_hold                          = issue hold as a LSU op after LMQ reject while wait for wakeup
CMPL: Wait_emq_reject_issue_hold                          = issue hold as a LSU op after erat reject while wait for wakeup
CMPL: Wait_ntc_rejecting_issue_hold                       = issue hold since next to finish op has not issued recentlly
CMPL: Wait_load_miss                                      = waiting on a load miss
CMPL: Wait_load_hit_reload                                = waiting on a load miss for which this load merged in
                                                            the LMQ with (Load Hit Reload)
CMPL: Wait_load_for_hit_store_path                        = waiting for store forward
CMPL: Wait_lwarx_gps_complete                             = waiting for lwarx to complete
CMPL: Wait_stwcx_gps_complete                             = waiting for stwcx to complete
CMPL: Wait_sync_gps_complete                              = waiting for sync to complete
CMPL: Wait_completion_serializer                          = waiting to become next to complete (NTC)

............................ pipeline_empty  ............ = this mode of counting is when no groups are in the
                                                            system (between dispatch and completion)
CMPL: Wait_for_ifetch                                     = waiting for ifetch (cache or translation miss)
CMPL: Wait_for_dispatch_requirements                      = waiting for dispatch requirements to be satisfied
CMPL: Wait_for_re_ifetch_on_branch_mis_predict            = sum of waiting for a re-ifetch after a branch 
                                                            mispredict flush for one of these branch types
                                                            (can include subsequent cache or translation miss)
CMPL:    unconditional_immediate                          = unconditional immediate
CMPL:    conditional_immediate                            = conditional immediate
CMPL:    unconditional_link                               = unconditional link
CMPL:    conditional_link                                 = conditional link
CMPL:    unconditional_count                              = unconditional count
CMPL:    conditional_count                                = conditional count
CMPL: Wait_for_re_ifetch_on_other_flushes                 = sum of waiting for a re-ifetch after one of the
                                                            following types of flushes
                                                            (can include subsequent cache or translation miss)
CMPL:    load_hit_store_same_grp_overlap_or_no_sdq        = load hit store in the same group with address not
                                                            contained or store data was not ready
CMPL:    load_value_mispredict                            = misaligned store flush
CMPL:    store_hit_load_same_grp                          = store hit load in the same group
CMPL:    store_hit_load_diff_grp                          = store hit load different group
CMPL:    lwarx_hits_later_load_same_line                  = lwarx hits later load in the same line
CMPL:    lwarx_hits_later_lwarx                           = lwarx hits older lwarx
CMPL:    isync_on_context_switch                          = isync flushed due to seeing a context switch
CMPL:    flush_misalligned_load                           = misaligned load

............................ pipeline_refill ............ = this mode of counting is when there is a group waiting
                                                            to complete but there are no stall
                                                            reasons for the group so the delay is simply due to
                                                            refilling the pipeline
CMPL: No_wait_after_dispatch_grp                          = sum of the below reasons (basically the last reason
                                                            before this group became NTC)
CMPL:    trace_start                                      = initial startup (includes icache misses or i-translation
                                                            misses suffered by the first group)
CMPL:    ifetch_miss_and..                                = refilling after ifetch miss, translation miss or spr
                                                            scorebaording
CMPL:    br_wrong_guess_flushes                           = refilling after a mispredict branch flush
CMPL:    all_non_branch_flushes                           = refilling after all other flushes (LSU,sync...)
CMPL:    logjam                                           = refilling due to the decode pipe being held due to a
                                                            dispatch hold by another group
CMPL:    spr_reader_waits_for_writer_dispatched           = refilling due to a SPR reader who had to wait at dispatch
                                                            for a writer to finish
CMPL:    isync_dispatched                                 = refilling after dispatching an isync
CMPL:    sync_dispatched                                  = refilling after dispatching a sync
CMPL:    other_waits_at_dispatch_for_req                  = refilling due to another group being held at dispatch
                                                            waiting for requirements

CMPL: Complete_current_grp                                = every cycle in which a group completed is counted here
CMPL: CPI----------------------------------- X  inst Y    = X = CPI and Y = number of architected instructions completed
CMPL: Total_internal_inst                    W  time Z    = W = internal op count and Z = total number of cycles executed





IBM CONFIDENTIAL - IBM CONFIDENTIAL - IBM CONFIDENTIAL - IBM CONFIDENTIAL

 Completion_Unit_CPI_STACK___________________________________CPI________CYC 
 _________________________________________________________________________

............................. pipeline_contention..............................
 CMPL: Wait_for_dispatch_requirements                      0.04506     225278
 CMPL: Wait_for_execution_unit                             0.06835     341736
 CMPL:      cr_unit/vmx_unit                                 0.00000          0
 CMPL:      br_unit                                          0.00001         38
 CMPL:      fpu_unit                                         0.05150     257487
 CMPL:      fxu_unit                                         0.00410      20489
 CMPL:      lsu_unit                                         0.01274      63722
 CMPL: Wait_for_sources                                    0.45442    2272026
 CMPL:      cant_use_dispatch_bypass                         0.27222    1361035
 CMPL:      written_by_br                                    0.00000          0
 CMPL:      written_by_cr                                    0.00000         23
 CMPL:      written_by_fp                                    0.08139     406953
 CMPL:      written_by_fp_load                               0.00000          0
 CMPL:      written_by_fx                                    0.00217      10826
 CMPL:      written_by_fx_store_agen                         0.00000          4
 CMPL:      written_by_fx_store_data                         0.00000          0
 CMPL:      written_by_fx_load                               0.08224     411187
 CMPL:      written_by_vmx                                   0.01640      81998
 CMPL: Wait_for_serializer_to_be_next_group                0.00000          0
 CMPL: Wait_for_next_to_finish_to_issue                    0.00000          0
 CMPL: Wait_store_data_wait_after_agen_issue               0.00000          0
 CMPL: Wait_for_agen                                       0.00261      13061
 CMPL:      result_bus_busy_store                            0.00000          0
 CMPL:      result_bus_busy_load                             0.00147       7329
 CMPL:      erat_dir_update_store                            0.00025       1274
 CMPL:      erat_dir_update_load                             0.00061       3061
 CMPL:      L1D_dir_update_load_store                        0.00000          0
 CMPL:      retry_issue_constraints                          0.00028       1397
 CMPL: Wait_for_translation                                0.01522      76111
 CMPL:      erat_miss_store                                  0.00104       5177
 CMPL:      tlb_miss_store                                   0.00375      18764
 CMPL:      erat_miss_load                                   0.00853      42672
 CMPL:      tlb_miss_load                                    0.00190       9498
 CMPL:      erat_miss_store_guarded                          0.00000          0
 CMPL:      tlb_miss_store_guarded                           0.00000          0
 CMPL:      erat_miss_load_guarded                           0.00000          0
 CMPL:      tlb_miss_load_guarded                            0.00000          0
 CMPL: Wait_load_rejected                                  0.01979      98928
 CMPL:      load_hit_dcbz                                    0.00928      46399
 CMPL:      load_hit_stwcx                                   0.00000          0
 CMPL:      load_hit_lwarx                                   0.00000          0
 CMPL:      lwarx_hit_earlier_lwarx                          0.00000          0
 CMPL:      load_hit_store_diff_grp_contained_sdq_not_ready  0.00000          7
 CMPL:      load_hit_store_diff_grp_overlap_not_contained    0.00002         93
 CMPL:      load_defers_to_prefetch                          0.00000          0
 CMPL:      store_defers_to_prefetch                         0.00000          0
 CMPL:      load_hit_reload_lmq_full                         0.00750      37496
 CMPL:      load_hit_reload_both_from_same_side              0.00000          0
 CMPL:      load_hit_reload_store_invalidated                0.00000          0
 CMPL:      load_hit_reload_sector_already_came              0.00233      11634
 CMPL:      load_hit_reload_on_same_cycle                    0.00000          0
 CMPL:      load_miss_congruence_class_busy                  0.00000          0
 CMPL:      load_miss_with_addr_compare_other_side_cyc       0.00000          0
 CMPL:      load_miss_all_lmqs_used                          0.00066       3299
 CMPL:      load_miss_2nd_gps_request_this_cycle_side        0.00000          0
 CMPL:      load_issued_with_virtual_lrq                     0.00000          0
 CMPL:      store_issued_with_virtual_srq                    0.00000          0
 CMPL:      load_miss_while_load_ntc_rejecting               0.00000          0
 CMPL: Wait_reject_fp_results_bus_busy                     0.00000          0
 CMPL: Wait_reject_fx_results_bus_busy                     0.00000          0
 CMPL: Wait_no_real_lrq                                    0.00016        775
 CMPL: Wait_no_real_srq                                    0.00000          0
 CMPL: Wait_lmq_reject_issue_hold                          0.05326     266295
 CMPL: Wait_emq_reject_issue_hold                          0.01015      50740
 CMPL: Wait_ntc_rejecting_issue_hold                       0.00000          0
 CMPL: Wait_load_miss                                      0.69082    3453991
 CMPL: Wait_load_hit_reload                                0.24926    1246258
 CMPL: Wait_load_for_hit_store_path                        0.00001         29
 CMPL: Wait_lwarx_gps_complete                             0.00000          0
 CMPL: Wait_stwcx_gps_complete                             0.00000          0
 CMPL: Wait_sync_gps_complete                              0.00000          0
 CMPL: Wait_completion_serializer                          0.00000          0

............................. pipeline_empty  ..............................
 CMPL: Wait_for_ifetch_in_pipe                             0.10523     526115
 CMPL: Wait_for_ifetch_in_pipe_stall                       0.01773      88640
 CMPL: Wait_for_ifetch_translate                           0.00000          0
 CMPL: Wait_for_ifetch_miss                                0.00107       5373
 CMPL: Wait_for_ifetch_other                               0.00025       1226
 CMPL: Wait_for_re_ifetch_on_branch_mis_predict            0.00092       4600
 CMPL:    unconditional_immediate                             0.00000          0
 CMPL:    conditional_immediate                               0.00092       4600
 CMPL:    unconditional_link                                  0.00000          0
 CMPL:    conditional_link                                    0.00000          0
 CMPL:    unconditional_count                                 0.00000          0
 CMPL:    conditional_count                                   0.00000          0
 CMPL: Wait_for_re_ifetch_on_other_flushes                 0.00852      42621
 CMPL:    load_hit_store_same_grp_overlap_or_no_sdq           0.00002         98
 CMPL:    mis_store+scv_etc                                   0.00000          0
 CMPL:    store_hit_load_same_grp                             0.00001         48
 CMPL:    store_hit_load_diff_grp                             0.00000          0
 CMPL:    lwarx_hits_later_load_same_line                     0.00000          0
 CMPL:    lwarx_hits_later_lwarx                              0.00000          0
 CMPL:    isync_on_context_switch                             0.00000          0
 CMPL:    flush_misalligned_load                              0.00850      42475

............................. pipeline_refill ..............................
 CMPL: No_wait_after_dispatch_grp                          0.38970    1948412
 CMPL:    trace_start                                         0.00009        432
 CMPL:    ifetch_miss_and..                                   0.28086    1404254
 CMPL:    br_wrong_guess_flushes                              0.00103       5131
 CMPL:    all_non_branch_flushes                              0.00266      13322
 CMPL:    logjam                                              0.09305     465221
 CMPL:    spr_reader_waits_for_writer_dispatched              0.00000          0
 CMPL:    isync_dispatched                                    0.00000          0
 CMPL:    sync_dispatched                                     0.00000          0
 CMPL:    other_waits_at_dispatch_for_req                     0.00000          0

 CMPL: Complete_current_grp                                0.00000          0
 CMPL: CPI---------------------------------------          2.18845 inst  4999829

 CMPL: Total_internal_inst                                 5710814 time 10941868


 CMPL: Old Complete_current_grp                                0.29528    1476362

IBM CONFIDENTIAL - IBM CONFIDENTIAL - IBM CONFIDENTIAL - IBM CONFIDENTIAL

 arch inst 5000001  time 10942490.000000 
 trace 0 lpar 0 completed arch 5000001 int 5711022 
   cumulative total lines from mem  33017 core0 33017 
   cumulative total lines to   mem  5018 core0 5018 
   split CPI ------------------------------------          3.61628 
 CMPL: CPI---------------------------------------          2.18850 
 trace ended on max inst 5000000 at time 10942491.000000
