<stg><name>md_kernel</name>


<trans_list>

<trans id="8334" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8170" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8171" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8172" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8173" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8174" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8175" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8176" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8177" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8178" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8179" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8180" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8181" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8182" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8183" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8184" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8185" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8186" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8187" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8188" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8189" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8190" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8191" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8192" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8193" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8194" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8195" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8196" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8197" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8198" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8199" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8200" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8201" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8202" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8203" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8204" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8205" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8206" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8207" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8208" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8209" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8210" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8211" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8212" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8213" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8214" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8215" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8216" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8217" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8218" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8219" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8220" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8221" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8222" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8223" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8224" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8225" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8226" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8227" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8228" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8229" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8230" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8231" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8232" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8233" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8234" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8235" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8236" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8237" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8238" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8239" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8240" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8241" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8242" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8243" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8244" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8245" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8246" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8247" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8248" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8249" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8250" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8251" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8252" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8253" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8254" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8255" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8256" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8257" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8258" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8259" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8260" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8261" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8262" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8263" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8264" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8265" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8266" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8267" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8268" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8269" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8270" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8271" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8272" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8273" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8274" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8275" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8276" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8277" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8278" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8279" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8280" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8281" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8282" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8283" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8284" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8285" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8286" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8287" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8288" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8289" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8290" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8291" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8292" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8293" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8294" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8295" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8296" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8297" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8298" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8299" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8300" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8301" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8302" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8303" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8304" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8305" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8306" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8307" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8308" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8309" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8310" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8311" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8312" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8313" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8314" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8315" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8316" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8317" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8318" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8319" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8320" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8321" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8322" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8323" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8324" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8325" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8326" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8327" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8328" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8329" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8330" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8331" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_278

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %force_x_0, void @empty_266, i32 0, i32 0, void @empty_285, i32 4294967295, i32 0, void @empty_285, void @empty_285, void @empty_285, i32 0, i32 0, i32 0, i32 0, void @empty_285, void @empty_285, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %force_x_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %force_x_1, void @empty_266, i32 0, i32 0, void @empty_285, i32 4294967295, i32 0, void @empty_285, void @empty_285, void @empty_285, i32 0, i32 0, i32 0, i32 0, void @empty_285, void @empty_285, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %force_x_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %force_y_0, void @empty_266, i32 0, i32 0, void @empty_285, i32 4294967295, i32 0, void @empty_285, void @empty_285, void @empty_285, i32 0, i32 0, i32 0, i32 0, void @empty_285, void @empty_285, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %force_y_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %force_y_1, void @empty_266, i32 0, i32 0, void @empty_285, i32 4294967295, i32 0, void @empty_285, void @empty_285, void @empty_285, i32 0, i32 0, i32 0, i32 0, void @empty_285, void @empty_285, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %force_y_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %force_z_0, void @empty_266, i32 0, i32 0, void @empty_285, i32 4294967295, i32 0, void @empty_285, void @empty_285, void @empty_285, i32 0, i32 0, i32 0, i32 0, void @empty_285, void @empty_285, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %force_z_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %force_z_1, void @empty_266, i32 0, i32 0, void @empty_285, i32 4294967295, i32 0, void @empty_285, void @empty_285, void @empty_285, i32 0, i32 0, i32 0, i32 0, void @empty_285, void @empty_285, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %force_z_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %position_x_0, void @empty_266, i32 0, i32 0, void @empty_285, i32 4294967295, i32 0, void @empty_285, void @empty_285, void @empty_285, i32 0, i32 0, i32 0, i32 0, void @empty_285, void @empty_285, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %position_x_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %position_x_1, void @empty_266, i32 0, i32 0, void @empty_285, i32 4294967295, i32 0, void @empty_285, void @empty_285, void @empty_285, i32 0, i32 0, i32 0, i32 0, void @empty_285, void @empty_285, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %position_x_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %position_y_0, void @empty_266, i32 0, i32 0, void @empty_285, i32 4294967295, i32 0, void @empty_285, void @empty_285, void @empty_285, i32 0, i32 0, i32 0, i32 0, void @empty_285, void @empty_285, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %position_y_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %position_y_1, void @empty_266, i32 0, i32 0, void @empty_285, i32 4294967295, i32 0, void @empty_285, void @empty_285, void @empty_285, i32 0, i32 0, i32 0, i32 0, void @empty_285, void @empty_285, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %position_y_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %position_z_0, void @empty_266, i32 0, i32 0, void @empty_285, i32 4294967295, i32 0, void @empty_285, void @empty_285, void @empty_285, i32 0, i32 0, i32 0, i32 0, void @empty_285, void @empty_285, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %position_z_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %position_z_1, void @empty_266, i32 0, i32 0, void @empty_285, i32 4294967295, i32 0, void @empty_285, void @empty_285, void @empty_285, i32 0, i32 0, i32 0, i32 0, void @empty_285, void @empty_285, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %position_z_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %NL_0, void @empty_266, i32 0, i32 0, void @empty_285, i32 4294967295, i32 0, void @empty_285, void @empty_285, void @empty_285, i32 0, i32 0, i32 0, i32 0, void @empty_285, void @empty_285, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %NL_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %NL_1, void @empty_266, i32 0, i32 0, void @empty_285, i32 4294967295, i32 0, void @empty_285, void @empty_285, void @empty_285, i32 0, i32 0, i32 0, i32 0, void @empty_285, void @empty_285, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %NL_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:30 %store_ln24 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
entry:31 %br_ln24 = br void %for.inc.1

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc.1:0 %i_1 = load i9 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc.1:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i_1, i32 8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.1:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.1:3 %br_ln24 = br i1 %tmp, void %fpga_resource_hint.for.inc.1.287, void %for.end43

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.1.287:0 %trunc_ln24 = trunc i9 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln24"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:3 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:6 %zext_ln25 = zext i6 %trunc_ln24

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:7 %position_x_0_addr = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="position_x_0_addr"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:8 %position_x_0_load = load i6 %position_x_0_addr

]]></Node>
<StgValue><ssdm name="position_x_0_load"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:13 %position_x_1_addr = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="position_x_1_addr"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:14 %position_x_1_load = load i6 %position_x_1_addr

]]></Node>
<StgValue><ssdm name="position_x_1_load"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:20 %position_y_0_addr = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="position_y_0_addr"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:21 %position_y_0_load = load i6 %position_y_0_addr

]]></Node>
<StgValue><ssdm name="position_y_0_load"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:26 %position_y_1_addr = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="position_y_1_addr"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:27 %position_y_1_load = load i6 %position_y_1_addr

]]></Node>
<StgValue><ssdm name="position_y_1_load"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:33 %position_z_0_addr = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="position_z_0_addr"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:34 %position_z_0_load = load i6 %position_z_0_addr

]]></Node>
<StgValue><ssdm name="position_z_0_load"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:39 %position_z_1_addr = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="position_z_1_addr"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:40 %position_z_1_load = load i6 %position_z_1_addr

]]></Node>
<StgValue><ssdm name="position_z_1_load"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.inc.1.287:47 %shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln24, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:48 %zext_ln33 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:49 %NL_0_addr = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="NL_0_addr"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:50 %NL_0_load = load i10 %NL_0_addr

]]></Node>
<StgValue><ssdm name="NL_0_load"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:54 %NL_1_addr = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="NL_1_addr"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:55 %NL_1_load = load i10 %NL_1_addr

]]></Node>
<StgValue><ssdm name="NL_1_load"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1794 %br_ln53 = br i1 %tmp_1, void %arrayidx4071.case.0, void %arrayidx4071.case.1

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx4071.case.0:0 %force_x_0_addr = getelementptr i128 %force_x_0, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="force_x_0_addr"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="128" op_0_bw="6">
<![CDATA[
arrayidx4071.case.0:1 %force_x_0_load = load i6 %force_x_0_addr

]]></Node>
<StgValue><ssdm name="force_x_0_load"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx4071.case.0:10 %force_y_0_addr = getelementptr i128 %force_y_0, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="force_y_0_addr"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="128" op_0_bw="6">
<![CDATA[
arrayidx4071.case.0:11 %force_y_0_load = load i6 %force_y_0_addr

]]></Node>
<StgValue><ssdm name="force_y_0_load"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx4071.case.0:20 %force_z_0_addr = getelementptr i128 %force_z_0, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="force_z_0_addr"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="128" op_0_bw="6">
<![CDATA[
arrayidx4071.case.0:21 %force_z_0_load = load i6 %force_z_0_addr

]]></Node>
<StgValue><ssdm name="force_z_0_load"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx4071.case.1:0 %force_x_1_addr = getelementptr i128 %force_x_1, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="force_x_1_addr"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="128" op_0_bw="6">
<![CDATA[
arrayidx4071.case.1:1 %force_x_1_load = load i6 %force_x_1_addr

]]></Node>
<StgValue><ssdm name="force_x_1_load"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx4071.case.1:10 %force_y_1_addr = getelementptr i128 %force_y_1, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="force_y_1_addr"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="128" op_0_bw="6">
<![CDATA[
arrayidx4071.case.1:11 %force_y_1_load = load i6 %force_y_1_addr

]]></Node>
<StgValue><ssdm name="force_y_1_load"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx4071.case.1:20 %force_z_1_addr = getelementptr i128 %force_z_1, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="force_z_1_addr"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="128" op_0_bw="6">
<![CDATA[
arrayidx4071.case.1:21 %force_z_1_load = load i6 %force_z_1_addr

]]></Node>
<StgValue><ssdm name="force_z_1_load"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:0 %or_ln24 = or i6 %trunc_ln24, i6 1

]]></Node>
<StgValue><ssdm name="or_ln24"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1 %zext_ln25_2 = zext i6 %or_ln24

]]></Node>
<StgValue><ssdm name="zext_ln25_2"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:2 %position_x_0_addr_17 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln25_2

]]></Node>
<StgValue><ssdm name="position_x_0_addr_17"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:3 %position_x_0_load_17 = load i6 %position_x_0_addr_17

]]></Node>
<StgValue><ssdm name="position_x_0_load_17"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:8 %position_x_1_addr_17 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln25_2

]]></Node>
<StgValue><ssdm name="position_x_1_addr_17"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:9 %position_x_1_load_17 = load i6 %position_x_1_addr_17

]]></Node>
<StgValue><ssdm name="position_x_1_load_17"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:15 %position_y_0_addr_17 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln25_2

]]></Node>
<StgValue><ssdm name="position_y_0_addr_17"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:16 %position_y_0_load_17 = load i6 %position_y_0_addr_17

]]></Node>
<StgValue><ssdm name="position_y_0_load_17"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:21 %position_y_1_addr_17 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln25_2

]]></Node>
<StgValue><ssdm name="position_y_1_addr_17"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:22 %position_y_1_load_17 = load i6 %position_y_1_addr_17

]]></Node>
<StgValue><ssdm name="position_y_1_load_17"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:28 %position_z_0_addr_17 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln25_2

]]></Node>
<StgValue><ssdm name="position_z_0_addr_17"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:29 %position_z_0_load_17 = load i6 %position_z_0_addr_17

]]></Node>
<StgValue><ssdm name="position_z_0_load_17"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:34 %position_z_1_addr_17 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln25_2

]]></Node>
<StgValue><ssdm name="position_z_1_addr_17"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:35 %position_z_1_load_17 = load i6 %position_z_1_addr_17

]]></Node>
<StgValue><ssdm name="position_z_1_load_17"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:41 %shl_ln33_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %or_ln24, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln33_1"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:42 %zext_ln33_17 = zext i10 %shl_ln33_1

]]></Node>
<StgValue><ssdm name="zext_ln33_17"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:43 %NL_0_addr_16 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_17

]]></Node>
<StgValue><ssdm name="NL_0_addr_16"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:44 %NL_0_load_16 = load i10 %NL_0_addr_16

]]></Node>
<StgValue><ssdm name="NL_0_load_16"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:48 %NL_1_addr_16 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_17

]]></Node>
<StgValue><ssdm name="NL_1_addr_16"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:49 %NL_1_load_16 = load i10 %NL_1_addr_16

]]></Node>
<StgValue><ssdm name="NL_1_load_16"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3701" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1788 %br_ln53 = br i1 %tmp_1, void %arrayidx40.1141.case.0, void %arrayidx40.1141.case.1

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3703" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx40.1141.case.0:0 %force_x_0_addr_1 = getelementptr i128 %force_x_0, i64 0, i64 %zext_ln25_2

]]></Node>
<StgValue><ssdm name="force_x_0_addr_1"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3704" bw="128" op_0_bw="6">
<![CDATA[
arrayidx40.1141.case.0:1 %force_x_0_load_1 = load i6 %force_x_0_addr_1

]]></Node>
<StgValue><ssdm name="force_x_0_load_1"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3713" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx40.1141.case.0:10 %force_y_0_addr_1 = getelementptr i128 %force_y_0, i64 0, i64 %zext_ln25_2

]]></Node>
<StgValue><ssdm name="force_y_0_addr_1"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3714" bw="128" op_0_bw="6">
<![CDATA[
arrayidx40.1141.case.0:11 %force_y_0_load_1 = load i6 %force_y_0_addr_1

]]></Node>
<StgValue><ssdm name="force_y_0_load_1"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3723" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx40.1141.case.0:20 %force_z_0_addr_1 = getelementptr i128 %force_z_0, i64 0, i64 %zext_ln25_2

]]></Node>
<StgValue><ssdm name="force_z_0_addr_1"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3724" bw="128" op_0_bw="6">
<![CDATA[
arrayidx40.1141.case.0:21 %force_z_0_load_1 = load i6 %force_z_0_addr_1

]]></Node>
<StgValue><ssdm name="force_z_0_load_1"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3735" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx40.1141.case.1:0 %force_x_1_addr_1 = getelementptr i128 %force_x_1, i64 0, i64 %zext_ln25_2

]]></Node>
<StgValue><ssdm name="force_x_1_addr_1"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3736" bw="128" op_0_bw="6">
<![CDATA[
arrayidx40.1141.case.1:1 %force_x_1_load_1 = load i6 %force_x_1_addr_1

]]></Node>
<StgValue><ssdm name="force_x_1_load_1"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3745" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx40.1141.case.1:10 %force_y_1_addr_1 = getelementptr i128 %force_y_1, i64 0, i64 %zext_ln25_2

]]></Node>
<StgValue><ssdm name="force_y_1_addr_1"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3746" bw="128" op_0_bw="6">
<![CDATA[
arrayidx40.1141.case.1:11 %force_y_1_load_1 = load i6 %force_y_1_addr_1

]]></Node>
<StgValue><ssdm name="force_y_1_load_1"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3755" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx40.1141.case.1:20 %force_z_1_addr_1 = getelementptr i128 %force_z_1, i64 0, i64 %zext_ln25_2

]]></Node>
<StgValue><ssdm name="force_z_1_addr_1"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3756" bw="128" op_0_bw="6">
<![CDATA[
arrayidx40.1141.case.1:21 %force_z_1_load_1 = load i6 %force_z_1_addr_1

]]></Node>
<StgValue><ssdm name="force_z_1_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:4 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i_1, i32 6

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:5 %and_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_2, i6 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:8 %position_x_0_load = load i6 %position_x_0_addr

]]></Node>
<StgValue><ssdm name="position_x_0_load"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:9 %zext_ln25_1 = zext i7 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln25_1"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:10 %lshr_ln25 = lshr i128 %position_x_0_load, i128 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="lshr_ln25"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:11 %trunc_ln25 = trunc i128 %lshr_ln25

]]></Node>
<StgValue><ssdm name="trunc_ln25"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:12 %bitcast_ln25 = bitcast i64 %trunc_ln25

]]></Node>
<StgValue><ssdm name="bitcast_ln25"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:14 %position_x_1_load = load i6 %position_x_1_addr

]]></Node>
<StgValue><ssdm name="position_x_1_load"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:15 %zext_ln25_3 = zext i7 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln25_3"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:16 %lshr_ln25_1 = lshr i128 %position_x_1_load, i128 %zext_ln25_3

]]></Node>
<StgValue><ssdm name="lshr_ln25_1"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:17 %trunc_ln25_1 = trunc i128 %lshr_ln25_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_1"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:18 %bitcast_ln25_1 = bitcast i64 %trunc_ln25_1

]]></Node>
<StgValue><ssdm name="bitcast_ln25_1"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.1.287:19 %i_x = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln25, i64 %bitcast_ln25_1, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="i_x"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:21 %position_y_0_load = load i6 %position_y_0_addr

]]></Node>
<StgValue><ssdm name="position_y_0_load"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:22 %zext_ln26 = zext i7 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:23 %lshr_ln26 = lshr i128 %position_y_0_load, i128 %zext_ln26

]]></Node>
<StgValue><ssdm name="lshr_ln26"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:24 %trunc_ln26 = trunc i128 %lshr_ln26

]]></Node>
<StgValue><ssdm name="trunc_ln26"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:25 %bitcast_ln26 = bitcast i64 %trunc_ln26

]]></Node>
<StgValue><ssdm name="bitcast_ln26"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:27 %position_y_1_load = load i6 %position_y_1_addr

]]></Node>
<StgValue><ssdm name="position_y_1_load"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:28 %zext_ln26_1 = zext i7 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln26_1"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:29 %lshr_ln26_1 = lshr i128 %position_y_1_load, i128 %zext_ln26_1

]]></Node>
<StgValue><ssdm name="lshr_ln26_1"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:30 %trunc_ln26_1 = trunc i128 %lshr_ln26_1

]]></Node>
<StgValue><ssdm name="trunc_ln26_1"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:31 %bitcast_ln26_1 = bitcast i64 %trunc_ln26_1

]]></Node>
<StgValue><ssdm name="bitcast_ln26_1"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.1.287:32 %i_y = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln26, i64 %bitcast_ln26_1, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="i_y"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:34 %position_z_0_load = load i6 %position_z_0_addr

]]></Node>
<StgValue><ssdm name="position_z_0_load"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:35 %zext_ln27 = zext i7 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:36 %lshr_ln27 = lshr i128 %position_z_0_load, i128 %zext_ln27

]]></Node>
<StgValue><ssdm name="lshr_ln27"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:37 %trunc_ln27 = trunc i128 %lshr_ln27

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:38 %bitcast_ln27 = bitcast i64 %trunc_ln27

]]></Node>
<StgValue><ssdm name="bitcast_ln27"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:40 %position_z_1_load = load i6 %position_z_1_addr

]]></Node>
<StgValue><ssdm name="position_z_1_load"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:41 %zext_ln27_1 = zext i7 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln27_1"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:42 %lshr_ln27_1 = lshr i128 %position_z_1_load, i128 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="lshr_ln27_1"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:43 %trunc_ln27_1 = trunc i128 %lshr_ln27_1

]]></Node>
<StgValue><ssdm name="trunc_ln27_1"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:44 %bitcast_ln27_1 = bitcast i64 %trunc_ln27_1

]]></Node>
<StgValue><ssdm name="bitcast_ln27_1"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.1.287:45 %i_z = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln27, i64 %bitcast_ln27_1, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="i_z"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.inc.1.287:46 %and_ln1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_2, i5 0

]]></Node>
<StgValue><ssdm name="and_ln1"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:50 %NL_0_load = load i10 %NL_0_addr

]]></Node>
<StgValue><ssdm name="NL_0_load"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:51 %zext_ln33_1 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_1"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:52 %lshr_ln33 = lshr i64 %NL_0_load, i64 %zext_ln33_1

]]></Node>
<StgValue><ssdm name="lshr_ln33"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:53 %trunc_ln33 = trunc i64 %lshr_ln33

]]></Node>
<StgValue><ssdm name="trunc_ln33"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:55 %NL_1_load = load i10 %NL_1_addr

]]></Node>
<StgValue><ssdm name="NL_1_load"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:56 %zext_ln33_33 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_33"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:57 %lshr_ln33_1 = lshr i64 %NL_1_load, i64 %zext_ln33_33

]]></Node>
<StgValue><ssdm name="lshr_ln33_1"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:58 %trunc_ln33_1 = trunc i64 %lshr_ln33_1

]]></Node>
<StgValue><ssdm name="trunc_ln33_1"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.1.287:59 %jidx = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33, i32 %trunc_ln33_1, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="jidx"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:60 %trunc_ln22 = trunc i32 %jidx

]]></Node>
<StgValue><ssdm name="trunc_ln22"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:61 %lshr_ln1 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:62 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx, i32 6

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:156 %or_ln33 = or i10 %shl_ln, i10 1

]]></Node>
<StgValue><ssdm name="or_ln33"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:157 %zext_ln33_2 = zext i10 %or_ln33

]]></Node>
<StgValue><ssdm name="zext_ln33_2"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:158 %NL_0_addr_1 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_2

]]></Node>
<StgValue><ssdm name="NL_0_addr_1"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:159 %NL_0_load_1 = load i10 %NL_0_addr_1

]]></Node>
<StgValue><ssdm name="NL_0_load_1"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:163 %NL_1_addr_1 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_2

]]></Node>
<StgValue><ssdm name="NL_1_addr_1"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:164 %NL_1_load_1 = load i10 %NL_1_addr_1

]]></Node>
<StgValue><ssdm name="NL_1_load_1"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="128" op_0_bw="6">
<![CDATA[
arrayidx4071.case.0:1 %force_x_0_load = load i6 %force_x_0_addr

]]></Node>
<StgValue><ssdm name="force_x_0_load"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="128" op_0_bw="6">
<![CDATA[
arrayidx4071.case.0:11 %force_y_0_load = load i6 %force_y_0_addr

]]></Node>
<StgValue><ssdm name="force_y_0_load"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="128" op_0_bw="6">
<![CDATA[
arrayidx4071.case.0:21 %force_z_0_load = load i6 %force_z_0_addr

]]></Node>
<StgValue><ssdm name="force_z_0_load"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="128" op_0_bw="6">
<![CDATA[
arrayidx4071.case.1:1 %force_x_1_load = load i6 %force_x_1_addr

]]></Node>
<StgValue><ssdm name="force_x_1_load"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="128" op_0_bw="6">
<![CDATA[
arrayidx4071.case.1:11 %force_y_1_load = load i6 %force_y_1_addr

]]></Node>
<StgValue><ssdm name="force_y_1_load"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="128" op_0_bw="6">
<![CDATA[
arrayidx4071.case.1:21 %force_z_1_load = load i6 %force_z_1_addr

]]></Node>
<StgValue><ssdm name="force_z_1_load"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:3 %position_x_0_load_17 = load i6 %position_x_0_addr_17

]]></Node>
<StgValue><ssdm name="position_x_0_load_17"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:4 %zext_ln25_4 = zext i7 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln25_4"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:5 %lshr_ln25_2 = lshr i128 %position_x_0_load_17, i128 %zext_ln25_4

]]></Node>
<StgValue><ssdm name="lshr_ln25_2"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:6 %trunc_ln25_2 = trunc i128 %lshr_ln25_2

]]></Node>
<StgValue><ssdm name="trunc_ln25_2"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:7 %bitcast_ln25_2 = bitcast i64 %trunc_ln25_2

]]></Node>
<StgValue><ssdm name="bitcast_ln25_2"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:9 %position_x_1_load_17 = load i6 %position_x_1_addr_17

]]></Node>
<StgValue><ssdm name="position_x_1_load_17"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:10 %zext_ln25_5 = zext i7 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln25_5"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:11 %lshr_ln25_3 = lshr i128 %position_x_1_load_17, i128 %zext_ln25_5

]]></Node>
<StgValue><ssdm name="lshr_ln25_3"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:12 %trunc_ln25_3 = trunc i128 %lshr_ln25_3

]]></Node>
<StgValue><ssdm name="trunc_ln25_3"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:13 %bitcast_ln25_3 = bitcast i64 %trunc_ln25_3

]]></Node>
<StgValue><ssdm name="bitcast_ln25_3"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:14 %i_x_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln25_2, i64 %bitcast_ln25_3, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="i_x_1"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:16 %position_y_0_load_17 = load i6 %position_y_0_addr_17

]]></Node>
<StgValue><ssdm name="position_y_0_load_17"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:17 %zext_ln26_2 = zext i7 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln26_2"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:18 %lshr_ln26_2 = lshr i128 %position_y_0_load_17, i128 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="lshr_ln26_2"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:19 %trunc_ln26_2 = trunc i128 %lshr_ln26_2

]]></Node>
<StgValue><ssdm name="trunc_ln26_2"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:20 %bitcast_ln26_2 = bitcast i64 %trunc_ln26_2

]]></Node>
<StgValue><ssdm name="bitcast_ln26_2"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:22 %position_y_1_load_17 = load i6 %position_y_1_addr_17

]]></Node>
<StgValue><ssdm name="position_y_1_load_17"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:23 %zext_ln26_3 = zext i7 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln26_3"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:24 %lshr_ln26_3 = lshr i128 %position_y_1_load_17, i128 %zext_ln26_3

]]></Node>
<StgValue><ssdm name="lshr_ln26_3"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:25 %trunc_ln26_3 = trunc i128 %lshr_ln26_3

]]></Node>
<StgValue><ssdm name="trunc_ln26_3"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:26 %bitcast_ln26_3 = bitcast i64 %trunc_ln26_3

]]></Node>
<StgValue><ssdm name="bitcast_ln26_3"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:27 %i_y_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln26_2, i64 %bitcast_ln26_3, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="i_y_1"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:29 %position_z_0_load_17 = load i6 %position_z_0_addr_17

]]></Node>
<StgValue><ssdm name="position_z_0_load_17"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:30 %zext_ln27_2 = zext i7 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln27_2"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:31 %lshr_ln27_2 = lshr i128 %position_z_0_load_17, i128 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="lshr_ln27_2"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:32 %trunc_ln27_2 = trunc i128 %lshr_ln27_2

]]></Node>
<StgValue><ssdm name="trunc_ln27_2"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:33 %bitcast_ln27_2 = bitcast i64 %trunc_ln27_2

]]></Node>
<StgValue><ssdm name="bitcast_ln27_2"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:35 %position_z_1_load_17 = load i6 %position_z_1_addr_17

]]></Node>
<StgValue><ssdm name="position_z_1_load_17"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:36 %zext_ln27_3 = zext i7 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln27_3"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:37 %lshr_ln27_3 = lshr i128 %position_z_1_load_17, i128 %zext_ln27_3

]]></Node>
<StgValue><ssdm name="lshr_ln27_3"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:38 %trunc_ln27_3 = trunc i128 %lshr_ln27_3

]]></Node>
<StgValue><ssdm name="trunc_ln27_3"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:39 %bitcast_ln27_3 = bitcast i64 %trunc_ln27_3

]]></Node>
<StgValue><ssdm name="bitcast_ln27_3"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:40 %i_z_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln27_2, i64 %bitcast_ln27_3, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="i_z_1"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:44 %NL_0_load_16 = load i10 %NL_0_addr_16

]]></Node>
<StgValue><ssdm name="NL_0_load_16"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:45 %zext_ln33_64 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_64"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:46 %lshr_ln33_32 = lshr i64 %NL_0_load_16, i64 %zext_ln33_64

]]></Node>
<StgValue><ssdm name="lshr_ln33_32"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:47 %trunc_ln33_32 = trunc i64 %lshr_ln33_32

]]></Node>
<StgValue><ssdm name="trunc_ln33_32"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:49 %NL_1_load_16 = load i10 %NL_1_addr_16

]]></Node>
<StgValue><ssdm name="NL_1_load_16"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:50 %zext_ln33_65 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_65"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:51 %lshr_ln33_33 = lshr i64 %NL_1_load_16, i64 %zext_ln33_65

]]></Node>
<StgValue><ssdm name="lshr_ln33_33"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:52 %trunc_ln33_33 = trunc i64 %lshr_ln33_33

]]></Node>
<StgValue><ssdm name="trunc_ln33_33"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:53 %jidx_16 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_32, i32 %trunc_ln33_33, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="jidx_16"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="6" op_0_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:54 %trunc_ln22_16 = trunc i32 %jidx_16

]]></Node>
<StgValue><ssdm name="trunc_ln22_16"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:55 %lshr_ln35_15 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_16, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln35_15"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:56 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_16, i32 6

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:150 %or_ln33_15 = or i10 %shl_ln33_1, i10 1

]]></Node>
<StgValue><ssdm name="or_ln33_15"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:151 %zext_ln33_18 = zext i10 %or_ln33_15

]]></Node>
<StgValue><ssdm name="zext_ln33_18"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:152 %NL_0_addr_17 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_18

]]></Node>
<StgValue><ssdm name="NL_0_addr_17"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:153 %NL_0_load_17 = load i10 %NL_0_addr_17

]]></Node>
<StgValue><ssdm name="NL_0_load_17"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:157 %NL_1_addr_17 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_18

]]></Node>
<StgValue><ssdm name="NL_1_addr_17"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:158 %NL_1_load_17 = load i10 %NL_1_addr_17

]]></Node>
<StgValue><ssdm name="NL_1_load_17"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3704" bw="128" op_0_bw="6">
<![CDATA[
arrayidx40.1141.case.0:1 %force_x_0_load_1 = load i6 %force_x_0_addr_1

]]></Node>
<StgValue><ssdm name="force_x_0_load_1"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3714" bw="128" op_0_bw="6">
<![CDATA[
arrayidx40.1141.case.0:11 %force_y_0_load_1 = load i6 %force_y_0_addr_1

]]></Node>
<StgValue><ssdm name="force_y_0_load_1"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3724" bw="128" op_0_bw="6">
<![CDATA[
arrayidx40.1141.case.0:21 %force_z_0_load_1 = load i6 %force_z_0_addr_1

]]></Node>
<StgValue><ssdm name="force_z_0_load_1"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3736" bw="128" op_0_bw="6">
<![CDATA[
arrayidx40.1141.case.1:1 %force_x_1_load_1 = load i6 %force_x_1_addr_1

]]></Node>
<StgValue><ssdm name="force_x_1_load_1"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3746" bw="128" op_0_bw="6">
<![CDATA[
arrayidx40.1141.case.1:11 %force_y_1_load_1 = load i6 %force_y_1_addr_1

]]></Node>
<StgValue><ssdm name="force_y_1_load_1"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3756" bw="128" op_0_bw="6">
<![CDATA[
arrayidx40.1141.case.1:21 %force_z_1_load_1 = load i6 %force_z_1_addr_1

]]></Node>
<StgValue><ssdm name="force_z_1_load_1"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3767" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx40.1141.exit:0 %add_ln24 = add i9 %i_1, i9 2

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3768" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx40.1141.exit:1 %store_ln24 = store i9 %add_ln24, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3769" bw="0" op_0_bw="0">
<![CDATA[
arrayidx40.1141.exit:2 %br_ln24 = br void %for.inc.1

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="390" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:64 %zext_ln35 = zext i6 %trunc_ln22

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:65 %position_x_0_addr_1 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="position_x_0_addr_1"/></StgValue>
</operation>

<operation id="392" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:66 %position_x_0_load_1 = load i6 %position_x_0_addr_1

]]></Node>
<StgValue><ssdm name="position_x_0_load_1"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:71 %position_x_1_addr_1 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="position_x_1_addr_1"/></StgValue>
</operation>

<operation id="394" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:72 %position_x_1_load_1 = load i6 %position_x_1_addr_1

]]></Node>
<StgValue><ssdm name="position_x_1_load_1"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:78 %position_y_0_addr_1 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="position_y_0_addr_1"/></StgValue>
</operation>

<operation id="396" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:79 %position_y_0_load_1 = load i6 %position_y_0_addr_1

]]></Node>
<StgValue><ssdm name="position_y_0_load_1"/></StgValue>
</operation>

<operation id="397" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:84 %position_y_1_addr_1 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="position_y_1_addr_1"/></StgValue>
</operation>

<operation id="398" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:85 %position_y_1_load_1 = load i6 %position_y_1_addr_1

]]></Node>
<StgValue><ssdm name="position_y_1_load_1"/></StgValue>
</operation>

<operation id="399" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:91 %position_z_0_addr_1 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="position_z_0_addr_1"/></StgValue>
</operation>

<operation id="400" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:92 %position_z_0_load_1 = load i6 %position_z_0_addr_1

]]></Node>
<StgValue><ssdm name="position_z_0_load_1"/></StgValue>
</operation>

<operation id="401" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:97 %position_z_1_addr_1 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="position_z_1_addr_1"/></StgValue>
</operation>

<operation id="402" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:98 %position_z_1_load_1 = load i6 %position_z_1_addr_1

]]></Node>
<StgValue><ssdm name="position_z_1_load_1"/></StgValue>
</operation>

<operation id="403" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:159 %NL_0_load_1 = load i10 %NL_0_addr_1

]]></Node>
<StgValue><ssdm name="NL_0_load_1"/></StgValue>
</operation>

<operation id="404" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:160 %zext_ln33_34 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_34"/></StgValue>
</operation>

<operation id="405" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:161 %lshr_ln33_2 = lshr i64 %NL_0_load_1, i64 %zext_ln33_34

]]></Node>
<StgValue><ssdm name="lshr_ln33_2"/></StgValue>
</operation>

<operation id="406" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:162 %trunc_ln33_2 = trunc i64 %lshr_ln33_2

]]></Node>
<StgValue><ssdm name="trunc_ln33_2"/></StgValue>
</operation>

<operation id="407" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:164 %NL_1_load_1 = load i10 %NL_1_addr_1

]]></Node>
<StgValue><ssdm name="NL_1_load_1"/></StgValue>
</operation>

<operation id="408" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:165 %zext_ln33_35 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_35"/></StgValue>
</operation>

<operation id="409" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:166 %lshr_ln33_3 = lshr i64 %NL_1_load_1, i64 %zext_ln33_35

]]></Node>
<StgValue><ssdm name="lshr_ln33_3"/></StgValue>
</operation>

<operation id="410" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:167 %trunc_ln33_3 = trunc i64 %lshr_ln33_3

]]></Node>
<StgValue><ssdm name="trunc_ln33_3"/></StgValue>
</operation>

<operation id="411" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.1.287:168 %jidx_1 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_2, i32 %trunc_ln33_3, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="jidx_1"/></StgValue>
</operation>

<operation id="412" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="6" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:169 %trunc_ln22_1 = trunc i32 %jidx_1

]]></Node>
<StgValue><ssdm name="trunc_ln22_1"/></StgValue>
</operation>

<operation id="413" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:170 %lshr_ln35_2 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_1, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln35_2"/></StgValue>
</operation>

<operation id="414" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:171 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_1, i32 6

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="415" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:265 %or_ln33_1 = or i10 %shl_ln, i10 2

]]></Node>
<StgValue><ssdm name="or_ln33_1"/></StgValue>
</operation>

<operation id="416" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:266 %zext_ln33_3 = zext i10 %or_ln33_1

]]></Node>
<StgValue><ssdm name="zext_ln33_3"/></StgValue>
</operation>

<operation id="417" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:267 %NL_0_addr_2 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_3

]]></Node>
<StgValue><ssdm name="NL_0_addr_2"/></StgValue>
</operation>

<operation id="418" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:268 %NL_0_load_2 = load i10 %NL_0_addr_2

]]></Node>
<StgValue><ssdm name="NL_0_load_2"/></StgValue>
</operation>

<operation id="419" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:272 %NL_1_addr_2 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_3

]]></Node>
<StgValue><ssdm name="NL_1_addr_2"/></StgValue>
</operation>

<operation id="420" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:273 %NL_1_load_2 = load i10 %NL_1_addr_2

]]></Node>
<StgValue><ssdm name="NL_1_load_2"/></StgValue>
</operation>

<operation id="421" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:58 %zext_ln35_33 = zext i6 %trunc_ln22_16

]]></Node>
<StgValue><ssdm name="zext_ln35_33"/></StgValue>
</operation>

<operation id="422" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:59 %position_x_0_addr_18 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_33

]]></Node>
<StgValue><ssdm name="position_x_0_addr_18"/></StgValue>
</operation>

<operation id="423" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:60 %position_x_0_load_18 = load i6 %position_x_0_addr_18

]]></Node>
<StgValue><ssdm name="position_x_0_load_18"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:65 %position_x_1_addr_18 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_33

]]></Node>
<StgValue><ssdm name="position_x_1_addr_18"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:66 %position_x_1_load_18 = load i6 %position_x_1_addr_18

]]></Node>
<StgValue><ssdm name="position_x_1_load_18"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:72 %position_y_0_addr_18 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_33

]]></Node>
<StgValue><ssdm name="position_y_0_addr_18"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:73 %position_y_0_load_18 = load i6 %position_y_0_addr_18

]]></Node>
<StgValue><ssdm name="position_y_0_load_18"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:78 %position_y_1_addr_18 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_33

]]></Node>
<StgValue><ssdm name="position_y_1_addr_18"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:79 %position_y_1_load_18 = load i6 %position_y_1_addr_18

]]></Node>
<StgValue><ssdm name="position_y_1_load_18"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:85 %position_z_0_addr_18 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_33

]]></Node>
<StgValue><ssdm name="position_z_0_addr_18"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:86 %position_z_0_load_18 = load i6 %position_z_0_addr_18

]]></Node>
<StgValue><ssdm name="position_z_0_load_18"/></StgValue>
</operation>

<operation id="432" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:91 %position_z_1_addr_18 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_33

]]></Node>
<StgValue><ssdm name="position_z_1_addr_18"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:92 %position_z_1_load_18 = load i6 %position_z_1_addr_18

]]></Node>
<StgValue><ssdm name="position_z_1_load_18"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:153 %NL_0_load_17 = load i10 %NL_0_addr_17

]]></Node>
<StgValue><ssdm name="NL_0_load_17"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:154 %zext_ln33_66 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_66"/></StgValue>
</operation>

<operation id="436" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:155 %lshr_ln33_34 = lshr i64 %NL_0_load_17, i64 %zext_ln33_66

]]></Node>
<StgValue><ssdm name="lshr_ln33_34"/></StgValue>
</operation>

<operation id="437" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:156 %trunc_ln33_34 = trunc i64 %lshr_ln33_34

]]></Node>
<StgValue><ssdm name="trunc_ln33_34"/></StgValue>
</operation>

<operation id="438" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:158 %NL_1_load_17 = load i10 %NL_1_addr_17

]]></Node>
<StgValue><ssdm name="NL_1_load_17"/></StgValue>
</operation>

<operation id="439" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:159 %zext_ln33_67 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_67"/></StgValue>
</operation>

<operation id="440" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:160 %lshr_ln33_35 = lshr i64 %NL_1_load_17, i64 %zext_ln33_67

]]></Node>
<StgValue><ssdm name="lshr_ln33_35"/></StgValue>
</operation>

<operation id="441" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:161 %trunc_ln33_35 = trunc i64 %lshr_ln33_35

]]></Node>
<StgValue><ssdm name="trunc_ln33_35"/></StgValue>
</operation>

<operation id="442" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:162 %jidx_17 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_34, i32 %trunc_ln33_35, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="jidx_17"/></StgValue>
</operation>

<operation id="443" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="6" op_0_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:163 %trunc_ln22_17 = trunc i32 %jidx_17

]]></Node>
<StgValue><ssdm name="trunc_ln22_17"/></StgValue>
</operation>

<operation id="444" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:164 %lshr_ln35_16 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_17, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln35_16"/></StgValue>
</operation>

<operation id="445" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:165 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_17, i32 6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="446" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:259 %or_ln33_16 = or i10 %shl_ln33_1, i10 2

]]></Node>
<StgValue><ssdm name="or_ln33_16"/></StgValue>
</operation>

<operation id="447" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:260 %zext_ln33_19 = zext i10 %or_ln33_16

]]></Node>
<StgValue><ssdm name="zext_ln33_19"/></StgValue>
</operation>

<operation id="448" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:261 %NL_0_addr_18 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_19

]]></Node>
<StgValue><ssdm name="NL_0_addr_18"/></StgValue>
</operation>

<operation id="449" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:262 %NL_0_load_18 = load i10 %NL_0_addr_18

]]></Node>
<StgValue><ssdm name="NL_0_load_18"/></StgValue>
</operation>

<operation id="450" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:266 %NL_1_addr_18 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_19

]]></Node>
<StgValue><ssdm name="NL_1_addr_18"/></StgValue>
</operation>

<operation id="451" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:267 %NL_1_load_18 = load i10 %NL_1_addr_18

]]></Node>
<StgValue><ssdm name="NL_1_load_18"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="452" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:63 %shl_ln1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_3, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:66 %position_x_0_load_1 = load i6 %position_x_0_addr_1

]]></Node>
<StgValue><ssdm name="position_x_0_load_1"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:67 %zext_ln35_1 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln35_1"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:68 %lshr_ln35 = lshr i128 %position_x_0_load_1, i128 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="lshr_ln35"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:69 %trunc_ln35 = trunc i128 %lshr_ln35

]]></Node>
<StgValue><ssdm name="trunc_ln35"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:70 %bitcast_ln35 = bitcast i64 %trunc_ln35

]]></Node>
<StgValue><ssdm name="bitcast_ln35"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:72 %position_x_1_load_1 = load i6 %position_x_1_addr_1

]]></Node>
<StgValue><ssdm name="position_x_1_load_1"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:73 %zext_ln35_2 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln35_2"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:74 %lshr_ln35_31 = lshr i128 %position_x_1_load_1, i128 %zext_ln35_2

]]></Node>
<StgValue><ssdm name="lshr_ln35_31"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:75 %trunc_ln35_1 = trunc i128 %lshr_ln35_31

]]></Node>
<StgValue><ssdm name="trunc_ln35_1"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:76 %bitcast_ln35_1 = bitcast i64 %trunc_ln35_1

]]></Node>
<StgValue><ssdm name="bitcast_ln35_1"/></StgValue>
</operation>

<operation id="463" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:77 %j_x = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35, i64 %bitcast_ln35_1, i25 %lshr_ln1

]]></Node>
<StgValue><ssdm name="j_x"/></StgValue>
</operation>

<operation id="464" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:79 %position_y_0_load_1 = load i6 %position_y_0_addr_1

]]></Node>
<StgValue><ssdm name="position_y_0_load_1"/></StgValue>
</operation>

<operation id="465" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:80 %zext_ln36 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="466" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:81 %lshr_ln36 = lshr i128 %position_y_0_load_1, i128 %zext_ln36

]]></Node>
<StgValue><ssdm name="lshr_ln36"/></StgValue>
</operation>

<operation id="467" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:82 %trunc_ln36 = trunc i128 %lshr_ln36

]]></Node>
<StgValue><ssdm name="trunc_ln36"/></StgValue>
</operation>

<operation id="468" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:83 %bitcast_ln36 = bitcast i64 %trunc_ln36

]]></Node>
<StgValue><ssdm name="bitcast_ln36"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:85 %position_y_1_load_1 = load i6 %position_y_1_addr_1

]]></Node>
<StgValue><ssdm name="position_y_1_load_1"/></StgValue>
</operation>

<operation id="470" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:86 %zext_ln36_1 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln36_1"/></StgValue>
</operation>

<operation id="471" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:87 %lshr_ln36_1 = lshr i128 %position_y_1_load_1, i128 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="lshr_ln36_1"/></StgValue>
</operation>

<operation id="472" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:88 %trunc_ln36_1 = trunc i128 %lshr_ln36_1

]]></Node>
<StgValue><ssdm name="trunc_ln36_1"/></StgValue>
</operation>

<operation id="473" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:89 %bitcast_ln36_1 = bitcast i64 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="bitcast_ln36_1"/></StgValue>
</operation>

<operation id="474" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:90 %j_y = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36, i64 %bitcast_ln36_1, i25 %lshr_ln1

]]></Node>
<StgValue><ssdm name="j_y"/></StgValue>
</operation>

<operation id="475" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:92 %position_z_0_load_1 = load i6 %position_z_0_addr_1

]]></Node>
<StgValue><ssdm name="position_z_0_load_1"/></StgValue>
</operation>

<operation id="476" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:93 %zext_ln37 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="477" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:94 %lshr_ln37 = lshr i128 %position_z_0_load_1, i128 %zext_ln37

]]></Node>
<StgValue><ssdm name="lshr_ln37"/></StgValue>
</operation>

<operation id="478" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:95 %trunc_ln37 = trunc i128 %lshr_ln37

]]></Node>
<StgValue><ssdm name="trunc_ln37"/></StgValue>
</operation>

<operation id="479" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:96 %bitcast_ln37 = bitcast i64 %trunc_ln37

]]></Node>
<StgValue><ssdm name="bitcast_ln37"/></StgValue>
</operation>

<operation id="480" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:98 %position_z_1_load_1 = load i6 %position_z_1_addr_1

]]></Node>
<StgValue><ssdm name="position_z_1_load_1"/></StgValue>
</operation>

<operation id="481" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:99 %zext_ln37_1 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln37_1"/></StgValue>
</operation>

<operation id="482" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:100 %lshr_ln37_1 = lshr i128 %position_z_1_load_1, i128 %zext_ln37_1

]]></Node>
<StgValue><ssdm name="lshr_ln37_1"/></StgValue>
</operation>

<operation id="483" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:101 %trunc_ln37_1 = trunc i128 %lshr_ln37_1

]]></Node>
<StgValue><ssdm name="trunc_ln37_1"/></StgValue>
</operation>

<operation id="484" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:102 %bitcast_ln37_1 = bitcast i64 %trunc_ln37_1

]]></Node>
<StgValue><ssdm name="bitcast_ln37_1"/></StgValue>
</operation>

<operation id="485" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:103 %j_z = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37, i64 %bitcast_ln37_1, i25 %lshr_ln1

]]></Node>
<StgValue><ssdm name="j_z"/></StgValue>
</operation>

<operation id="486" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:173 %zext_ln35_3 = zext i6 %trunc_ln22_1

]]></Node>
<StgValue><ssdm name="zext_ln35_3"/></StgValue>
</operation>

<operation id="487" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:174 %position_x_0_addr_2 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_3

]]></Node>
<StgValue><ssdm name="position_x_0_addr_2"/></StgValue>
</operation>

<operation id="488" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:175 %position_x_0_load_2 = load i6 %position_x_0_addr_2

]]></Node>
<StgValue><ssdm name="position_x_0_load_2"/></StgValue>
</operation>

<operation id="489" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:180 %position_x_1_addr_2 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_3

]]></Node>
<StgValue><ssdm name="position_x_1_addr_2"/></StgValue>
</operation>

<operation id="490" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:181 %position_x_1_load_2 = load i6 %position_x_1_addr_2

]]></Node>
<StgValue><ssdm name="position_x_1_load_2"/></StgValue>
</operation>

<operation id="491" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:187 %position_y_0_addr_2 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_3

]]></Node>
<StgValue><ssdm name="position_y_0_addr_2"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:188 %position_y_0_load_2 = load i6 %position_y_0_addr_2

]]></Node>
<StgValue><ssdm name="position_y_0_load_2"/></StgValue>
</operation>

<operation id="493" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:193 %position_y_1_addr_2 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_3

]]></Node>
<StgValue><ssdm name="position_y_1_addr_2"/></StgValue>
</operation>

<operation id="494" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:194 %position_y_1_load_2 = load i6 %position_y_1_addr_2

]]></Node>
<StgValue><ssdm name="position_y_1_load_2"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:200 %position_z_0_addr_2 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_3

]]></Node>
<StgValue><ssdm name="position_z_0_addr_2"/></StgValue>
</operation>

<operation id="496" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:201 %position_z_0_load_2 = load i6 %position_z_0_addr_2

]]></Node>
<StgValue><ssdm name="position_z_0_load_2"/></StgValue>
</operation>

<operation id="497" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:206 %position_z_1_addr_2 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_3

]]></Node>
<StgValue><ssdm name="position_z_1_addr_2"/></StgValue>
</operation>

<operation id="498" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:207 %position_z_1_load_2 = load i6 %position_z_1_addr_2

]]></Node>
<StgValue><ssdm name="position_z_1_load_2"/></StgValue>
</operation>

<operation id="499" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:268 %NL_0_load_2 = load i10 %NL_0_addr_2

]]></Node>
<StgValue><ssdm name="NL_0_load_2"/></StgValue>
</operation>

<operation id="500" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:269 %zext_ln33_36 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_36"/></StgValue>
</operation>

<operation id="501" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:270 %lshr_ln33_4 = lshr i64 %NL_0_load_2, i64 %zext_ln33_36

]]></Node>
<StgValue><ssdm name="lshr_ln33_4"/></StgValue>
</operation>

<operation id="502" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:271 %trunc_ln33_4 = trunc i64 %lshr_ln33_4

]]></Node>
<StgValue><ssdm name="trunc_ln33_4"/></StgValue>
</operation>

<operation id="503" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:273 %NL_1_load_2 = load i10 %NL_1_addr_2

]]></Node>
<StgValue><ssdm name="NL_1_load_2"/></StgValue>
</operation>

<operation id="504" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:274 %zext_ln33_37 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_37"/></StgValue>
</operation>

<operation id="505" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:275 %lshr_ln33_5 = lshr i64 %NL_1_load_2, i64 %zext_ln33_37

]]></Node>
<StgValue><ssdm name="lshr_ln33_5"/></StgValue>
</operation>

<operation id="506" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:276 %trunc_ln33_5 = trunc i64 %lshr_ln33_5

]]></Node>
<StgValue><ssdm name="trunc_ln33_5"/></StgValue>
</operation>

<operation id="507" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.1.287:277 %jidx_2 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_4, i32 %trunc_ln33_5, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="jidx_2"/></StgValue>
</operation>

<operation id="508" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="6" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:278 %trunc_ln22_2 = trunc i32 %jidx_2

]]></Node>
<StgValue><ssdm name="trunc_ln22_2"/></StgValue>
</operation>

<operation id="509" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:279 %lshr_ln35_4 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_2, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln35_4"/></StgValue>
</operation>

<operation id="510" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:280 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="511" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:374 %or_ln33_2 = or i10 %shl_ln, i10 3

]]></Node>
<StgValue><ssdm name="or_ln33_2"/></StgValue>
</operation>

<operation id="512" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:375 %zext_ln33_4 = zext i10 %or_ln33_2

]]></Node>
<StgValue><ssdm name="zext_ln33_4"/></StgValue>
</operation>

<operation id="513" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:376 %NL_0_addr_3 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_4

]]></Node>
<StgValue><ssdm name="NL_0_addr_3"/></StgValue>
</operation>

<operation id="514" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:377 %NL_0_load_3 = load i10 %NL_0_addr_3

]]></Node>
<StgValue><ssdm name="NL_0_load_3"/></StgValue>
</operation>

<operation id="515" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:381 %NL_1_addr_3 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_4

]]></Node>
<StgValue><ssdm name="NL_1_addr_3"/></StgValue>
</operation>

<operation id="516" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:382 %NL_1_load_3 = load i10 %NL_1_addr_3

]]></Node>
<StgValue><ssdm name="NL_1_load_3"/></StgValue>
</operation>

<operation id="517" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:57 %shl_ln35_15 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_19, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln35_15"/></StgValue>
</operation>

<operation id="518" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:60 %position_x_0_load_18 = load i6 %position_x_0_addr_18

]]></Node>
<StgValue><ssdm name="position_x_0_load_18"/></StgValue>
</operation>

<operation id="519" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:61 %zext_ln35_64 = zext i7 %shl_ln35_15

]]></Node>
<StgValue><ssdm name="zext_ln35_64"/></StgValue>
</operation>

<operation id="520" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:62 %lshr_ln35_62 = lshr i128 %position_x_0_load_18, i128 %zext_ln35_64

]]></Node>
<StgValue><ssdm name="lshr_ln35_62"/></StgValue>
</operation>

<operation id="521" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:63 %trunc_ln35_32 = trunc i128 %lshr_ln35_62

]]></Node>
<StgValue><ssdm name="trunc_ln35_32"/></StgValue>
</operation>

<operation id="522" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:64 %bitcast_ln35_32 = bitcast i64 %trunc_ln35_32

]]></Node>
<StgValue><ssdm name="bitcast_ln35_32"/></StgValue>
</operation>

<operation id="523" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:66 %position_x_1_load_18 = load i6 %position_x_1_addr_18

]]></Node>
<StgValue><ssdm name="position_x_1_load_18"/></StgValue>
</operation>

<operation id="524" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:67 %zext_ln35_65 = zext i7 %shl_ln35_15

]]></Node>
<StgValue><ssdm name="zext_ln35_65"/></StgValue>
</operation>

<operation id="525" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:68 %lshr_ln35_63 = lshr i128 %position_x_1_load_18, i128 %zext_ln35_65

]]></Node>
<StgValue><ssdm name="lshr_ln35_63"/></StgValue>
</operation>

<operation id="526" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:69 %trunc_ln35_33 = trunc i128 %lshr_ln35_63

]]></Node>
<StgValue><ssdm name="trunc_ln35_33"/></StgValue>
</operation>

<operation id="527" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:70 %bitcast_ln35_33 = bitcast i64 %trunc_ln35_33

]]></Node>
<StgValue><ssdm name="bitcast_ln35_33"/></StgValue>
</operation>

<operation id="528" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:71 %j_x_16 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_32, i64 %bitcast_ln35_33, i25 %lshr_ln35_15

]]></Node>
<StgValue><ssdm name="j_x_16"/></StgValue>
</operation>

<operation id="529" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:73 %position_y_0_load_18 = load i6 %position_y_0_addr_18

]]></Node>
<StgValue><ssdm name="position_y_0_load_18"/></StgValue>
</operation>

<operation id="530" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:74 %zext_ln36_32 = zext i7 %shl_ln35_15

]]></Node>
<StgValue><ssdm name="zext_ln36_32"/></StgValue>
</operation>

<operation id="531" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:75 %lshr_ln36_32 = lshr i128 %position_y_0_load_18, i128 %zext_ln36_32

]]></Node>
<StgValue><ssdm name="lshr_ln36_32"/></StgValue>
</operation>

<operation id="532" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:76 %trunc_ln36_32 = trunc i128 %lshr_ln36_32

]]></Node>
<StgValue><ssdm name="trunc_ln36_32"/></StgValue>
</operation>

<operation id="533" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:77 %bitcast_ln36_32 = bitcast i64 %trunc_ln36_32

]]></Node>
<StgValue><ssdm name="bitcast_ln36_32"/></StgValue>
</operation>

<operation id="534" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:79 %position_y_1_load_18 = load i6 %position_y_1_addr_18

]]></Node>
<StgValue><ssdm name="position_y_1_load_18"/></StgValue>
</operation>

<operation id="535" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:80 %zext_ln36_33 = zext i7 %shl_ln35_15

]]></Node>
<StgValue><ssdm name="zext_ln36_33"/></StgValue>
</operation>

<operation id="536" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:81 %lshr_ln36_33 = lshr i128 %position_y_1_load_18, i128 %zext_ln36_33

]]></Node>
<StgValue><ssdm name="lshr_ln36_33"/></StgValue>
</operation>

<operation id="537" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:82 %trunc_ln36_33 = trunc i128 %lshr_ln36_33

]]></Node>
<StgValue><ssdm name="trunc_ln36_33"/></StgValue>
</operation>

<operation id="538" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:83 %bitcast_ln36_33 = bitcast i64 %trunc_ln36_33

]]></Node>
<StgValue><ssdm name="bitcast_ln36_33"/></StgValue>
</operation>

<operation id="539" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:84 %j_y_16 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_32, i64 %bitcast_ln36_33, i25 %lshr_ln35_15

]]></Node>
<StgValue><ssdm name="j_y_16"/></StgValue>
</operation>

<operation id="540" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:86 %position_z_0_load_18 = load i6 %position_z_0_addr_18

]]></Node>
<StgValue><ssdm name="position_z_0_load_18"/></StgValue>
</operation>

<operation id="541" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:87 %zext_ln37_32 = zext i7 %shl_ln35_15

]]></Node>
<StgValue><ssdm name="zext_ln37_32"/></StgValue>
</operation>

<operation id="542" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:88 %lshr_ln37_32 = lshr i128 %position_z_0_load_18, i128 %zext_ln37_32

]]></Node>
<StgValue><ssdm name="lshr_ln37_32"/></StgValue>
</operation>

<operation id="543" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:89 %trunc_ln37_32 = trunc i128 %lshr_ln37_32

]]></Node>
<StgValue><ssdm name="trunc_ln37_32"/></StgValue>
</operation>

<operation id="544" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:90 %bitcast_ln37_32 = bitcast i64 %trunc_ln37_32

]]></Node>
<StgValue><ssdm name="bitcast_ln37_32"/></StgValue>
</operation>

<operation id="545" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:92 %position_z_1_load_18 = load i6 %position_z_1_addr_18

]]></Node>
<StgValue><ssdm name="position_z_1_load_18"/></StgValue>
</operation>

<operation id="546" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:93 %zext_ln37_33 = zext i7 %shl_ln35_15

]]></Node>
<StgValue><ssdm name="zext_ln37_33"/></StgValue>
</operation>

<operation id="547" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:94 %lshr_ln37_33 = lshr i128 %position_z_1_load_18, i128 %zext_ln37_33

]]></Node>
<StgValue><ssdm name="lshr_ln37_33"/></StgValue>
</operation>

<operation id="548" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:95 %trunc_ln37_33 = trunc i128 %lshr_ln37_33

]]></Node>
<StgValue><ssdm name="trunc_ln37_33"/></StgValue>
</operation>

<operation id="549" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:96 %bitcast_ln37_33 = bitcast i64 %trunc_ln37_33

]]></Node>
<StgValue><ssdm name="bitcast_ln37_33"/></StgValue>
</operation>

<operation id="550" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:97 %j_z_16 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_32, i64 %bitcast_ln37_33, i25 %lshr_ln35_15

]]></Node>
<StgValue><ssdm name="j_z_16"/></StgValue>
</operation>

<operation id="551" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:167 %zext_ln35_35 = zext i6 %trunc_ln22_17

]]></Node>
<StgValue><ssdm name="zext_ln35_35"/></StgValue>
</operation>

<operation id="552" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:168 %position_x_0_addr_19 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_35

]]></Node>
<StgValue><ssdm name="position_x_0_addr_19"/></StgValue>
</operation>

<operation id="553" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:169 %position_x_0_load_19 = load i6 %position_x_0_addr_19

]]></Node>
<StgValue><ssdm name="position_x_0_load_19"/></StgValue>
</operation>

<operation id="554" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:174 %position_x_1_addr_19 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_35

]]></Node>
<StgValue><ssdm name="position_x_1_addr_19"/></StgValue>
</operation>

<operation id="555" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:175 %position_x_1_load_19 = load i6 %position_x_1_addr_19

]]></Node>
<StgValue><ssdm name="position_x_1_load_19"/></StgValue>
</operation>

<operation id="556" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:181 %position_y_0_addr_19 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_35

]]></Node>
<StgValue><ssdm name="position_y_0_addr_19"/></StgValue>
</operation>

<operation id="557" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:182 %position_y_0_load_19 = load i6 %position_y_0_addr_19

]]></Node>
<StgValue><ssdm name="position_y_0_load_19"/></StgValue>
</operation>

<operation id="558" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:187 %position_y_1_addr_19 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_35

]]></Node>
<StgValue><ssdm name="position_y_1_addr_19"/></StgValue>
</operation>

<operation id="559" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:188 %position_y_1_load_19 = load i6 %position_y_1_addr_19

]]></Node>
<StgValue><ssdm name="position_y_1_load_19"/></StgValue>
</operation>

<operation id="560" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:194 %position_z_0_addr_19 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_35

]]></Node>
<StgValue><ssdm name="position_z_0_addr_19"/></StgValue>
</operation>

<operation id="561" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:195 %position_z_0_load_19 = load i6 %position_z_0_addr_19

]]></Node>
<StgValue><ssdm name="position_z_0_load_19"/></StgValue>
</operation>

<operation id="562" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:200 %position_z_1_addr_19 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_35

]]></Node>
<StgValue><ssdm name="position_z_1_addr_19"/></StgValue>
</operation>

<operation id="563" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:201 %position_z_1_load_19 = load i6 %position_z_1_addr_19

]]></Node>
<StgValue><ssdm name="position_z_1_load_19"/></StgValue>
</operation>

<operation id="564" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:262 %NL_0_load_18 = load i10 %NL_0_addr_18

]]></Node>
<StgValue><ssdm name="NL_0_load_18"/></StgValue>
</operation>

<operation id="565" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:263 %zext_ln33_68 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_68"/></StgValue>
</operation>

<operation id="566" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:264 %lshr_ln33_36 = lshr i64 %NL_0_load_18, i64 %zext_ln33_68

]]></Node>
<StgValue><ssdm name="lshr_ln33_36"/></StgValue>
</operation>

<operation id="567" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:265 %trunc_ln33_36 = trunc i64 %lshr_ln33_36

]]></Node>
<StgValue><ssdm name="trunc_ln33_36"/></StgValue>
</operation>

<operation id="568" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:267 %NL_1_load_18 = load i10 %NL_1_addr_18

]]></Node>
<StgValue><ssdm name="NL_1_load_18"/></StgValue>
</operation>

<operation id="569" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:268 %zext_ln33_69 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_69"/></StgValue>
</operation>

<operation id="570" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:269 %lshr_ln33_37 = lshr i64 %NL_1_load_18, i64 %zext_ln33_69

]]></Node>
<StgValue><ssdm name="lshr_ln33_37"/></StgValue>
</operation>

<operation id="571" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:270 %trunc_ln33_37 = trunc i64 %lshr_ln33_37

]]></Node>
<StgValue><ssdm name="trunc_ln33_37"/></StgValue>
</operation>

<operation id="572" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:271 %jidx_18 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_36, i32 %trunc_ln33_37, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="jidx_18"/></StgValue>
</operation>

<operation id="573" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="6" op_0_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:272 %trunc_ln22_18 = trunc i32 %jidx_18

]]></Node>
<StgValue><ssdm name="trunc_ln22_18"/></StgValue>
</operation>

<operation id="574" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:273 %lshr_ln35_17 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_18, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln35_17"/></StgValue>
</operation>

<operation id="575" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:274 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_18, i32 6

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="576" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:368 %or_ln33_17 = or i10 %shl_ln33_1, i10 3

]]></Node>
<StgValue><ssdm name="or_ln33_17"/></StgValue>
</operation>

<operation id="577" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:369 %zext_ln33_20 = zext i10 %or_ln33_17

]]></Node>
<StgValue><ssdm name="zext_ln33_20"/></StgValue>
</operation>

<operation id="578" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:370 %NL_0_addr_19 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_20

]]></Node>
<StgValue><ssdm name="NL_0_addr_19"/></StgValue>
</operation>

<operation id="579" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:371 %NL_0_load_19 = load i10 %NL_0_addr_19

]]></Node>
<StgValue><ssdm name="NL_0_load_19"/></StgValue>
</operation>

<operation id="580" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:375 %NL_1_addr_19 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_20

]]></Node>
<StgValue><ssdm name="NL_1_addr_19"/></StgValue>
</operation>

<operation id="581" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:376 %NL_1_load_19 = load i10 %NL_1_addr_19

]]></Node>
<StgValue><ssdm name="NL_1_load_19"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="582" st_id="5" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:105 %delx = dsub i64 %i_x, i64 %j_x

]]></Node>
<StgValue><ssdm name="delx"/></StgValue>
</operation>

<operation id="583" st_id="5" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:109 %dely = dsub i64 %i_y, i64 %j_y

]]></Node>
<StgValue><ssdm name="dely"/></StgValue>
</operation>

<operation id="584" st_id="5" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:113 %delz = dsub i64 %i_z, i64 %j_z

]]></Node>
<StgValue><ssdm name="delz"/></StgValue>
</operation>

<operation id="585" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:172 %shl_ln35_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_4, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln35_1"/></StgValue>
</operation>

<operation id="586" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:175 %position_x_0_load_2 = load i6 %position_x_0_addr_2

]]></Node>
<StgValue><ssdm name="position_x_0_load_2"/></StgValue>
</operation>

<operation id="587" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:176 %zext_ln35_4 = zext i7 %shl_ln35_1

]]></Node>
<StgValue><ssdm name="zext_ln35_4"/></StgValue>
</operation>

<operation id="588" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:177 %lshr_ln35_32 = lshr i128 %position_x_0_load_2, i128 %zext_ln35_4

]]></Node>
<StgValue><ssdm name="lshr_ln35_32"/></StgValue>
</operation>

<operation id="589" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:178 %trunc_ln35_2 = trunc i128 %lshr_ln35_32

]]></Node>
<StgValue><ssdm name="trunc_ln35_2"/></StgValue>
</operation>

<operation id="590" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:179 %bitcast_ln35_2 = bitcast i64 %trunc_ln35_2

]]></Node>
<StgValue><ssdm name="bitcast_ln35_2"/></StgValue>
</operation>

<operation id="591" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:181 %position_x_1_load_2 = load i6 %position_x_1_addr_2

]]></Node>
<StgValue><ssdm name="position_x_1_load_2"/></StgValue>
</operation>

<operation id="592" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:182 %zext_ln35_6 = zext i7 %shl_ln35_1

]]></Node>
<StgValue><ssdm name="zext_ln35_6"/></StgValue>
</operation>

<operation id="593" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:183 %lshr_ln35_33 = lshr i128 %position_x_1_load_2, i128 %zext_ln35_6

]]></Node>
<StgValue><ssdm name="lshr_ln35_33"/></StgValue>
</operation>

<operation id="594" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:184 %trunc_ln35_3 = trunc i128 %lshr_ln35_33

]]></Node>
<StgValue><ssdm name="trunc_ln35_3"/></StgValue>
</operation>

<operation id="595" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:185 %bitcast_ln35_3 = bitcast i64 %trunc_ln35_3

]]></Node>
<StgValue><ssdm name="bitcast_ln35_3"/></StgValue>
</operation>

<operation id="596" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:186 %j_x_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_2, i64 %bitcast_ln35_3, i25 %lshr_ln35_2

]]></Node>
<StgValue><ssdm name="j_x_1"/></StgValue>
</operation>

<operation id="597" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:188 %position_y_0_load_2 = load i6 %position_y_0_addr_2

]]></Node>
<StgValue><ssdm name="position_y_0_load_2"/></StgValue>
</operation>

<operation id="598" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:189 %zext_ln36_2 = zext i7 %shl_ln35_1

]]></Node>
<StgValue><ssdm name="zext_ln36_2"/></StgValue>
</operation>

<operation id="599" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:190 %lshr_ln36_2 = lshr i128 %position_y_0_load_2, i128 %zext_ln36_2

]]></Node>
<StgValue><ssdm name="lshr_ln36_2"/></StgValue>
</operation>

<operation id="600" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:191 %trunc_ln36_2 = trunc i128 %lshr_ln36_2

]]></Node>
<StgValue><ssdm name="trunc_ln36_2"/></StgValue>
</operation>

<operation id="601" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:192 %bitcast_ln36_2 = bitcast i64 %trunc_ln36_2

]]></Node>
<StgValue><ssdm name="bitcast_ln36_2"/></StgValue>
</operation>

<operation id="602" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:194 %position_y_1_load_2 = load i6 %position_y_1_addr_2

]]></Node>
<StgValue><ssdm name="position_y_1_load_2"/></StgValue>
</operation>

<operation id="603" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:195 %zext_ln36_3 = zext i7 %shl_ln35_1

]]></Node>
<StgValue><ssdm name="zext_ln36_3"/></StgValue>
</operation>

<operation id="604" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:196 %lshr_ln36_3 = lshr i128 %position_y_1_load_2, i128 %zext_ln36_3

]]></Node>
<StgValue><ssdm name="lshr_ln36_3"/></StgValue>
</operation>

<operation id="605" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:197 %trunc_ln36_3 = trunc i128 %lshr_ln36_3

]]></Node>
<StgValue><ssdm name="trunc_ln36_3"/></StgValue>
</operation>

<operation id="606" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:198 %bitcast_ln36_3 = bitcast i64 %trunc_ln36_3

]]></Node>
<StgValue><ssdm name="bitcast_ln36_3"/></StgValue>
</operation>

<operation id="607" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:199 %j_y_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_2, i64 %bitcast_ln36_3, i25 %lshr_ln35_2

]]></Node>
<StgValue><ssdm name="j_y_1"/></StgValue>
</operation>

<operation id="608" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:201 %position_z_0_load_2 = load i6 %position_z_0_addr_2

]]></Node>
<StgValue><ssdm name="position_z_0_load_2"/></StgValue>
</operation>

<operation id="609" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:202 %zext_ln37_2 = zext i7 %shl_ln35_1

]]></Node>
<StgValue><ssdm name="zext_ln37_2"/></StgValue>
</operation>

<operation id="610" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:203 %lshr_ln37_2 = lshr i128 %position_z_0_load_2, i128 %zext_ln37_2

]]></Node>
<StgValue><ssdm name="lshr_ln37_2"/></StgValue>
</operation>

<operation id="611" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:204 %trunc_ln37_2 = trunc i128 %lshr_ln37_2

]]></Node>
<StgValue><ssdm name="trunc_ln37_2"/></StgValue>
</operation>

<operation id="612" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:205 %bitcast_ln37_2 = bitcast i64 %trunc_ln37_2

]]></Node>
<StgValue><ssdm name="bitcast_ln37_2"/></StgValue>
</operation>

<operation id="613" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:207 %position_z_1_load_2 = load i6 %position_z_1_addr_2

]]></Node>
<StgValue><ssdm name="position_z_1_load_2"/></StgValue>
</operation>

<operation id="614" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:208 %zext_ln37_3 = zext i7 %shl_ln35_1

]]></Node>
<StgValue><ssdm name="zext_ln37_3"/></StgValue>
</operation>

<operation id="615" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:209 %lshr_ln37_3 = lshr i128 %position_z_1_load_2, i128 %zext_ln37_3

]]></Node>
<StgValue><ssdm name="lshr_ln37_3"/></StgValue>
</operation>

<operation id="616" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:210 %trunc_ln37_3 = trunc i128 %lshr_ln37_3

]]></Node>
<StgValue><ssdm name="trunc_ln37_3"/></StgValue>
</operation>

<operation id="617" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:211 %bitcast_ln37_3 = bitcast i64 %trunc_ln37_3

]]></Node>
<StgValue><ssdm name="bitcast_ln37_3"/></StgValue>
</operation>

<operation id="618" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:212 %j_z_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_2, i64 %bitcast_ln37_3, i25 %lshr_ln35_2

]]></Node>
<StgValue><ssdm name="j_z_1"/></StgValue>
</operation>

<operation id="619" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:282 %zext_ln35_5 = zext i6 %trunc_ln22_2

]]></Node>
<StgValue><ssdm name="zext_ln35_5"/></StgValue>
</operation>

<operation id="620" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:283 %position_x_0_addr_3 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_5

]]></Node>
<StgValue><ssdm name="position_x_0_addr_3"/></StgValue>
</operation>

<operation id="621" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:284 %position_x_0_load_3 = load i6 %position_x_0_addr_3

]]></Node>
<StgValue><ssdm name="position_x_0_load_3"/></StgValue>
</operation>

<operation id="622" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:289 %position_x_1_addr_3 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_5

]]></Node>
<StgValue><ssdm name="position_x_1_addr_3"/></StgValue>
</operation>

<operation id="623" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:290 %position_x_1_load_3 = load i6 %position_x_1_addr_3

]]></Node>
<StgValue><ssdm name="position_x_1_load_3"/></StgValue>
</operation>

<operation id="624" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:296 %position_y_0_addr_3 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_5

]]></Node>
<StgValue><ssdm name="position_y_0_addr_3"/></StgValue>
</operation>

<operation id="625" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:297 %position_y_0_load_3 = load i6 %position_y_0_addr_3

]]></Node>
<StgValue><ssdm name="position_y_0_load_3"/></StgValue>
</operation>

<operation id="626" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:302 %position_y_1_addr_3 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_5

]]></Node>
<StgValue><ssdm name="position_y_1_addr_3"/></StgValue>
</operation>

<operation id="627" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:303 %position_y_1_load_3 = load i6 %position_y_1_addr_3

]]></Node>
<StgValue><ssdm name="position_y_1_load_3"/></StgValue>
</operation>

<operation id="628" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:309 %position_z_0_addr_3 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_5

]]></Node>
<StgValue><ssdm name="position_z_0_addr_3"/></StgValue>
</operation>

<operation id="629" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:310 %position_z_0_load_3 = load i6 %position_z_0_addr_3

]]></Node>
<StgValue><ssdm name="position_z_0_load_3"/></StgValue>
</operation>

<operation id="630" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:315 %position_z_1_addr_3 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_5

]]></Node>
<StgValue><ssdm name="position_z_1_addr_3"/></StgValue>
</operation>

<operation id="631" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:316 %position_z_1_load_3 = load i6 %position_z_1_addr_3

]]></Node>
<StgValue><ssdm name="position_z_1_load_3"/></StgValue>
</operation>

<operation id="632" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:377 %NL_0_load_3 = load i10 %NL_0_addr_3

]]></Node>
<StgValue><ssdm name="NL_0_load_3"/></StgValue>
</operation>

<operation id="633" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:378 %zext_ln33_38 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_38"/></StgValue>
</operation>

<operation id="634" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:379 %lshr_ln33_6 = lshr i64 %NL_0_load_3, i64 %zext_ln33_38

]]></Node>
<StgValue><ssdm name="lshr_ln33_6"/></StgValue>
</operation>

<operation id="635" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:380 %trunc_ln33_6 = trunc i64 %lshr_ln33_6

]]></Node>
<StgValue><ssdm name="trunc_ln33_6"/></StgValue>
</operation>

<operation id="636" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:382 %NL_1_load_3 = load i10 %NL_1_addr_3

]]></Node>
<StgValue><ssdm name="NL_1_load_3"/></StgValue>
</operation>

<operation id="637" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:383 %zext_ln33_39 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_39"/></StgValue>
</operation>

<operation id="638" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:384 %lshr_ln33_7 = lshr i64 %NL_1_load_3, i64 %zext_ln33_39

]]></Node>
<StgValue><ssdm name="lshr_ln33_7"/></StgValue>
</operation>

<operation id="639" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:385 %trunc_ln33_7 = trunc i64 %lshr_ln33_7

]]></Node>
<StgValue><ssdm name="trunc_ln33_7"/></StgValue>
</operation>

<operation id="640" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.1.287:386 %jidx_3 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_6, i32 %trunc_ln33_7, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="jidx_3"/></StgValue>
</operation>

<operation id="641" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="6" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:387 %trunc_ln22_3 = trunc i32 %jidx_3

]]></Node>
<StgValue><ssdm name="trunc_ln22_3"/></StgValue>
</operation>

<operation id="642" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:388 %lshr_ln35_6 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_3, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln35_6"/></StgValue>
</operation>

<operation id="643" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:389 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_3, i32 6

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="644" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:483 %or_ln33_3 = or i10 %shl_ln, i10 4

]]></Node>
<StgValue><ssdm name="or_ln33_3"/></StgValue>
</operation>

<operation id="645" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:484 %zext_ln33_5 = zext i10 %or_ln33_3

]]></Node>
<StgValue><ssdm name="zext_ln33_5"/></StgValue>
</operation>

<operation id="646" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:485 %NL_0_addr_4 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_5

]]></Node>
<StgValue><ssdm name="NL_0_addr_4"/></StgValue>
</operation>

<operation id="647" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:486 %NL_0_load_4 = load i10 %NL_0_addr_4

]]></Node>
<StgValue><ssdm name="NL_0_load_4"/></StgValue>
</operation>

<operation id="648" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:490 %NL_1_addr_4 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_5

]]></Node>
<StgValue><ssdm name="NL_1_addr_4"/></StgValue>
</operation>

<operation id="649" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:491 %NL_1_load_4 = load i10 %NL_1_addr_4

]]></Node>
<StgValue><ssdm name="NL_1_load_4"/></StgValue>
</operation>

<operation id="650" st_id="5" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:99 %delx_16 = dsub i64 %i_x_1, i64 %j_x_16

]]></Node>
<StgValue><ssdm name="delx_16"/></StgValue>
</operation>

<operation id="651" st_id="5" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:103 %dely_16 = dsub i64 %i_y_1, i64 %j_y_16

]]></Node>
<StgValue><ssdm name="dely_16"/></StgValue>
</operation>

<operation id="652" st_id="5" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:107 %delz_16 = dsub i64 %i_z_1, i64 %j_z_16

]]></Node>
<StgValue><ssdm name="delz_16"/></StgValue>
</operation>

<operation id="653" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:166 %shl_ln35_16 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_20, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln35_16"/></StgValue>
</operation>

<operation id="654" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:169 %position_x_0_load_19 = load i6 %position_x_0_addr_19

]]></Node>
<StgValue><ssdm name="position_x_0_load_19"/></StgValue>
</operation>

<operation id="655" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:170 %zext_ln35_66 = zext i7 %shl_ln35_16

]]></Node>
<StgValue><ssdm name="zext_ln35_66"/></StgValue>
</operation>

<operation id="656" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:171 %lshr_ln35_64 = lshr i128 %position_x_0_load_19, i128 %zext_ln35_66

]]></Node>
<StgValue><ssdm name="lshr_ln35_64"/></StgValue>
</operation>

<operation id="657" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:172 %trunc_ln35_34 = trunc i128 %lshr_ln35_64

]]></Node>
<StgValue><ssdm name="trunc_ln35_34"/></StgValue>
</operation>

<operation id="658" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:173 %bitcast_ln35_34 = bitcast i64 %trunc_ln35_34

]]></Node>
<StgValue><ssdm name="bitcast_ln35_34"/></StgValue>
</operation>

<operation id="659" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:175 %position_x_1_load_19 = load i6 %position_x_1_addr_19

]]></Node>
<StgValue><ssdm name="position_x_1_load_19"/></StgValue>
</operation>

<operation id="660" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:176 %zext_ln35_67 = zext i7 %shl_ln35_16

]]></Node>
<StgValue><ssdm name="zext_ln35_67"/></StgValue>
</operation>

<operation id="661" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:177 %lshr_ln35_65 = lshr i128 %position_x_1_load_19, i128 %zext_ln35_67

]]></Node>
<StgValue><ssdm name="lshr_ln35_65"/></StgValue>
</operation>

<operation id="662" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:178 %trunc_ln35_35 = trunc i128 %lshr_ln35_65

]]></Node>
<StgValue><ssdm name="trunc_ln35_35"/></StgValue>
</operation>

<operation id="663" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:179 %bitcast_ln35_35 = bitcast i64 %trunc_ln35_35

]]></Node>
<StgValue><ssdm name="bitcast_ln35_35"/></StgValue>
</operation>

<operation id="664" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:180 %j_x_17 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_34, i64 %bitcast_ln35_35, i25 %lshr_ln35_16

]]></Node>
<StgValue><ssdm name="j_x_17"/></StgValue>
</operation>

<operation id="665" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:182 %position_y_0_load_19 = load i6 %position_y_0_addr_19

]]></Node>
<StgValue><ssdm name="position_y_0_load_19"/></StgValue>
</operation>

<operation id="666" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:183 %zext_ln36_34 = zext i7 %shl_ln35_16

]]></Node>
<StgValue><ssdm name="zext_ln36_34"/></StgValue>
</operation>

<operation id="667" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:184 %lshr_ln36_34 = lshr i128 %position_y_0_load_19, i128 %zext_ln36_34

]]></Node>
<StgValue><ssdm name="lshr_ln36_34"/></StgValue>
</operation>

<operation id="668" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:185 %trunc_ln36_34 = trunc i128 %lshr_ln36_34

]]></Node>
<StgValue><ssdm name="trunc_ln36_34"/></StgValue>
</operation>

<operation id="669" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:186 %bitcast_ln36_34 = bitcast i64 %trunc_ln36_34

]]></Node>
<StgValue><ssdm name="bitcast_ln36_34"/></StgValue>
</operation>

<operation id="670" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:188 %position_y_1_load_19 = load i6 %position_y_1_addr_19

]]></Node>
<StgValue><ssdm name="position_y_1_load_19"/></StgValue>
</operation>

<operation id="671" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:189 %zext_ln36_35 = zext i7 %shl_ln35_16

]]></Node>
<StgValue><ssdm name="zext_ln36_35"/></StgValue>
</operation>

<operation id="672" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:190 %lshr_ln36_35 = lshr i128 %position_y_1_load_19, i128 %zext_ln36_35

]]></Node>
<StgValue><ssdm name="lshr_ln36_35"/></StgValue>
</operation>

<operation id="673" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:191 %trunc_ln36_35 = trunc i128 %lshr_ln36_35

]]></Node>
<StgValue><ssdm name="trunc_ln36_35"/></StgValue>
</operation>

<operation id="674" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:192 %bitcast_ln36_35 = bitcast i64 %trunc_ln36_35

]]></Node>
<StgValue><ssdm name="bitcast_ln36_35"/></StgValue>
</operation>

<operation id="675" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:193 %j_y_17 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_34, i64 %bitcast_ln36_35, i25 %lshr_ln35_16

]]></Node>
<StgValue><ssdm name="j_y_17"/></StgValue>
</operation>

<operation id="676" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:195 %position_z_0_load_19 = load i6 %position_z_0_addr_19

]]></Node>
<StgValue><ssdm name="position_z_0_load_19"/></StgValue>
</operation>

<operation id="677" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:196 %zext_ln37_34 = zext i7 %shl_ln35_16

]]></Node>
<StgValue><ssdm name="zext_ln37_34"/></StgValue>
</operation>

<operation id="678" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:197 %lshr_ln37_34 = lshr i128 %position_z_0_load_19, i128 %zext_ln37_34

]]></Node>
<StgValue><ssdm name="lshr_ln37_34"/></StgValue>
</operation>

<operation id="679" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:198 %trunc_ln37_34 = trunc i128 %lshr_ln37_34

]]></Node>
<StgValue><ssdm name="trunc_ln37_34"/></StgValue>
</operation>

<operation id="680" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:199 %bitcast_ln37_34 = bitcast i64 %trunc_ln37_34

]]></Node>
<StgValue><ssdm name="bitcast_ln37_34"/></StgValue>
</operation>

<operation id="681" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:201 %position_z_1_load_19 = load i6 %position_z_1_addr_19

]]></Node>
<StgValue><ssdm name="position_z_1_load_19"/></StgValue>
</operation>

<operation id="682" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:202 %zext_ln37_35 = zext i7 %shl_ln35_16

]]></Node>
<StgValue><ssdm name="zext_ln37_35"/></StgValue>
</operation>

<operation id="683" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:203 %lshr_ln37_35 = lshr i128 %position_z_1_load_19, i128 %zext_ln37_35

]]></Node>
<StgValue><ssdm name="lshr_ln37_35"/></StgValue>
</operation>

<operation id="684" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:204 %trunc_ln37_35 = trunc i128 %lshr_ln37_35

]]></Node>
<StgValue><ssdm name="trunc_ln37_35"/></StgValue>
</operation>

<operation id="685" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:205 %bitcast_ln37_35 = bitcast i64 %trunc_ln37_35

]]></Node>
<StgValue><ssdm name="bitcast_ln37_35"/></StgValue>
</operation>

<operation id="686" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:206 %j_z_17 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_34, i64 %bitcast_ln37_35, i25 %lshr_ln35_16

]]></Node>
<StgValue><ssdm name="j_z_17"/></StgValue>
</operation>

<operation id="687" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:276 %zext_ln35_37 = zext i6 %trunc_ln22_18

]]></Node>
<StgValue><ssdm name="zext_ln35_37"/></StgValue>
</operation>

<operation id="688" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:277 %position_x_0_addr_20 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_37

]]></Node>
<StgValue><ssdm name="position_x_0_addr_20"/></StgValue>
</operation>

<operation id="689" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:278 %position_x_0_load_20 = load i6 %position_x_0_addr_20

]]></Node>
<StgValue><ssdm name="position_x_0_load_20"/></StgValue>
</operation>

<operation id="690" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:283 %position_x_1_addr_20 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_37

]]></Node>
<StgValue><ssdm name="position_x_1_addr_20"/></StgValue>
</operation>

<operation id="691" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:284 %position_x_1_load_20 = load i6 %position_x_1_addr_20

]]></Node>
<StgValue><ssdm name="position_x_1_load_20"/></StgValue>
</operation>

<operation id="692" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:290 %position_y_0_addr_20 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_37

]]></Node>
<StgValue><ssdm name="position_y_0_addr_20"/></StgValue>
</operation>

<operation id="693" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:291 %position_y_0_load_20 = load i6 %position_y_0_addr_20

]]></Node>
<StgValue><ssdm name="position_y_0_load_20"/></StgValue>
</operation>

<operation id="694" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:296 %position_y_1_addr_20 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_37

]]></Node>
<StgValue><ssdm name="position_y_1_addr_20"/></StgValue>
</operation>

<operation id="695" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:297 %position_y_1_load_20 = load i6 %position_y_1_addr_20

]]></Node>
<StgValue><ssdm name="position_y_1_load_20"/></StgValue>
</operation>

<operation id="696" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:303 %position_z_0_addr_20 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_37

]]></Node>
<StgValue><ssdm name="position_z_0_addr_20"/></StgValue>
</operation>

<operation id="697" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:304 %position_z_0_load_20 = load i6 %position_z_0_addr_20

]]></Node>
<StgValue><ssdm name="position_z_0_load_20"/></StgValue>
</operation>

<operation id="698" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:309 %position_z_1_addr_20 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_37

]]></Node>
<StgValue><ssdm name="position_z_1_addr_20"/></StgValue>
</operation>

<operation id="699" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:310 %position_z_1_load_20 = load i6 %position_z_1_addr_20

]]></Node>
<StgValue><ssdm name="position_z_1_load_20"/></StgValue>
</operation>

<operation id="700" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:371 %NL_0_load_19 = load i10 %NL_0_addr_19

]]></Node>
<StgValue><ssdm name="NL_0_load_19"/></StgValue>
</operation>

<operation id="701" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:372 %zext_ln33_70 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_70"/></StgValue>
</operation>

<operation id="702" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:373 %lshr_ln33_38 = lshr i64 %NL_0_load_19, i64 %zext_ln33_70

]]></Node>
<StgValue><ssdm name="lshr_ln33_38"/></StgValue>
</operation>

<operation id="703" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:374 %trunc_ln33_38 = trunc i64 %lshr_ln33_38

]]></Node>
<StgValue><ssdm name="trunc_ln33_38"/></StgValue>
</operation>

<operation id="704" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:376 %NL_1_load_19 = load i10 %NL_1_addr_19

]]></Node>
<StgValue><ssdm name="NL_1_load_19"/></StgValue>
</operation>

<operation id="705" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:377 %zext_ln33_71 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_71"/></StgValue>
</operation>

<operation id="706" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:378 %lshr_ln33_39 = lshr i64 %NL_1_load_19, i64 %zext_ln33_71

]]></Node>
<StgValue><ssdm name="lshr_ln33_39"/></StgValue>
</operation>

<operation id="707" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:379 %trunc_ln33_39 = trunc i64 %lshr_ln33_39

]]></Node>
<StgValue><ssdm name="trunc_ln33_39"/></StgValue>
</operation>

<operation id="708" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:380 %jidx_19 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_38, i32 %trunc_ln33_39, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="jidx_19"/></StgValue>
</operation>

<operation id="709" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="6" op_0_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:381 %trunc_ln22_19 = trunc i32 %jidx_19

]]></Node>
<StgValue><ssdm name="trunc_ln22_19"/></StgValue>
</operation>

<operation id="710" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:382 %lshr_ln35_18 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_19, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln35_18"/></StgValue>
</operation>

<operation id="711" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:383 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_19, i32 6

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="712" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:477 %or_ln33_18 = or i10 %shl_ln33_1, i10 4

]]></Node>
<StgValue><ssdm name="or_ln33_18"/></StgValue>
</operation>

<operation id="713" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:478 %zext_ln33_21 = zext i10 %or_ln33_18

]]></Node>
<StgValue><ssdm name="zext_ln33_21"/></StgValue>
</operation>

<operation id="714" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:479 %NL_0_addr_20 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_21

]]></Node>
<StgValue><ssdm name="NL_0_addr_20"/></StgValue>
</operation>

<operation id="715" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:480 %NL_0_load_20 = load i10 %NL_0_addr_20

]]></Node>
<StgValue><ssdm name="NL_0_load_20"/></StgValue>
</operation>

<operation id="716" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:484 %NL_1_addr_20 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_21

]]></Node>
<StgValue><ssdm name="NL_1_addr_20"/></StgValue>
</operation>

<operation id="717" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:485 %NL_1_load_20 = load i10 %NL_1_addr_20

]]></Node>
<StgValue><ssdm name="NL_1_load_20"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="718" st_id="6" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:105 %delx = dsub i64 %i_x, i64 %j_x

]]></Node>
<StgValue><ssdm name="delx"/></StgValue>
</operation>

<operation id="719" st_id="6" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:109 %dely = dsub i64 %i_y, i64 %j_y

]]></Node>
<StgValue><ssdm name="dely"/></StgValue>
</operation>

<operation id="720" st_id="6" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:113 %delz = dsub i64 %i_z, i64 %j_z

]]></Node>
<StgValue><ssdm name="delz"/></StgValue>
</operation>

<operation id="721" st_id="6" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:214 %delx_1 = dsub i64 %i_x, i64 %j_x_1

]]></Node>
<StgValue><ssdm name="delx_1"/></StgValue>
</operation>

<operation id="722" st_id="6" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:218 %dely_1 = dsub i64 %i_y, i64 %j_y_1

]]></Node>
<StgValue><ssdm name="dely_1"/></StgValue>
</operation>

<operation id="723" st_id="6" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:222 %delz_1 = dsub i64 %i_z, i64 %j_z_1

]]></Node>
<StgValue><ssdm name="delz_1"/></StgValue>
</operation>

<operation id="724" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:281 %shl_ln35_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_5, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln35_2"/></StgValue>
</operation>

<operation id="725" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:284 %position_x_0_load_3 = load i6 %position_x_0_addr_3

]]></Node>
<StgValue><ssdm name="position_x_0_load_3"/></StgValue>
</operation>

<operation id="726" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:285 %zext_ln35_8 = zext i7 %shl_ln35_2

]]></Node>
<StgValue><ssdm name="zext_ln35_8"/></StgValue>
</operation>

<operation id="727" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:286 %lshr_ln35_34 = lshr i128 %position_x_0_load_3, i128 %zext_ln35_8

]]></Node>
<StgValue><ssdm name="lshr_ln35_34"/></StgValue>
</operation>

<operation id="728" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:287 %trunc_ln35_4 = trunc i128 %lshr_ln35_34

]]></Node>
<StgValue><ssdm name="trunc_ln35_4"/></StgValue>
</operation>

<operation id="729" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:288 %bitcast_ln35_4 = bitcast i64 %trunc_ln35_4

]]></Node>
<StgValue><ssdm name="bitcast_ln35_4"/></StgValue>
</operation>

<operation id="730" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:290 %position_x_1_load_3 = load i6 %position_x_1_addr_3

]]></Node>
<StgValue><ssdm name="position_x_1_load_3"/></StgValue>
</operation>

<operation id="731" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:291 %zext_ln35_10 = zext i7 %shl_ln35_2

]]></Node>
<StgValue><ssdm name="zext_ln35_10"/></StgValue>
</operation>

<operation id="732" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:292 %lshr_ln35_35 = lshr i128 %position_x_1_load_3, i128 %zext_ln35_10

]]></Node>
<StgValue><ssdm name="lshr_ln35_35"/></StgValue>
</operation>

<operation id="733" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:293 %trunc_ln35_5 = trunc i128 %lshr_ln35_35

]]></Node>
<StgValue><ssdm name="trunc_ln35_5"/></StgValue>
</operation>

<operation id="734" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:294 %bitcast_ln35_5 = bitcast i64 %trunc_ln35_5

]]></Node>
<StgValue><ssdm name="bitcast_ln35_5"/></StgValue>
</operation>

<operation id="735" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:295 %j_x_2 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_4, i64 %bitcast_ln35_5, i25 %lshr_ln35_4

]]></Node>
<StgValue><ssdm name="j_x_2"/></StgValue>
</operation>

<operation id="736" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:297 %position_y_0_load_3 = load i6 %position_y_0_addr_3

]]></Node>
<StgValue><ssdm name="position_y_0_load_3"/></StgValue>
</operation>

<operation id="737" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:298 %zext_ln36_4 = zext i7 %shl_ln35_2

]]></Node>
<StgValue><ssdm name="zext_ln36_4"/></StgValue>
</operation>

<operation id="738" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:299 %lshr_ln36_4 = lshr i128 %position_y_0_load_3, i128 %zext_ln36_4

]]></Node>
<StgValue><ssdm name="lshr_ln36_4"/></StgValue>
</operation>

<operation id="739" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:300 %trunc_ln36_4 = trunc i128 %lshr_ln36_4

]]></Node>
<StgValue><ssdm name="trunc_ln36_4"/></StgValue>
</operation>

<operation id="740" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:301 %bitcast_ln36_4 = bitcast i64 %trunc_ln36_4

]]></Node>
<StgValue><ssdm name="bitcast_ln36_4"/></StgValue>
</operation>

<operation id="741" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:303 %position_y_1_load_3 = load i6 %position_y_1_addr_3

]]></Node>
<StgValue><ssdm name="position_y_1_load_3"/></StgValue>
</operation>

<operation id="742" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:304 %zext_ln36_5 = zext i7 %shl_ln35_2

]]></Node>
<StgValue><ssdm name="zext_ln36_5"/></StgValue>
</operation>

<operation id="743" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:305 %lshr_ln36_5 = lshr i128 %position_y_1_load_3, i128 %zext_ln36_5

]]></Node>
<StgValue><ssdm name="lshr_ln36_5"/></StgValue>
</operation>

<operation id="744" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:306 %trunc_ln36_5 = trunc i128 %lshr_ln36_5

]]></Node>
<StgValue><ssdm name="trunc_ln36_5"/></StgValue>
</operation>

<operation id="745" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:307 %bitcast_ln36_5 = bitcast i64 %trunc_ln36_5

]]></Node>
<StgValue><ssdm name="bitcast_ln36_5"/></StgValue>
</operation>

<operation id="746" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:308 %j_y_2 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_4, i64 %bitcast_ln36_5, i25 %lshr_ln35_4

]]></Node>
<StgValue><ssdm name="j_y_2"/></StgValue>
</operation>

<operation id="747" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:310 %position_z_0_load_3 = load i6 %position_z_0_addr_3

]]></Node>
<StgValue><ssdm name="position_z_0_load_3"/></StgValue>
</operation>

<operation id="748" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:311 %zext_ln37_4 = zext i7 %shl_ln35_2

]]></Node>
<StgValue><ssdm name="zext_ln37_4"/></StgValue>
</operation>

<operation id="749" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:312 %lshr_ln37_4 = lshr i128 %position_z_0_load_3, i128 %zext_ln37_4

]]></Node>
<StgValue><ssdm name="lshr_ln37_4"/></StgValue>
</operation>

<operation id="750" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:313 %trunc_ln37_4 = trunc i128 %lshr_ln37_4

]]></Node>
<StgValue><ssdm name="trunc_ln37_4"/></StgValue>
</operation>

<operation id="751" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:314 %bitcast_ln37_4 = bitcast i64 %trunc_ln37_4

]]></Node>
<StgValue><ssdm name="bitcast_ln37_4"/></StgValue>
</operation>

<operation id="752" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:316 %position_z_1_load_3 = load i6 %position_z_1_addr_3

]]></Node>
<StgValue><ssdm name="position_z_1_load_3"/></StgValue>
</operation>

<operation id="753" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:317 %zext_ln37_5 = zext i7 %shl_ln35_2

]]></Node>
<StgValue><ssdm name="zext_ln37_5"/></StgValue>
</operation>

<operation id="754" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:318 %lshr_ln37_5 = lshr i128 %position_z_1_load_3, i128 %zext_ln37_5

]]></Node>
<StgValue><ssdm name="lshr_ln37_5"/></StgValue>
</operation>

<operation id="755" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:319 %trunc_ln37_5 = trunc i128 %lshr_ln37_5

]]></Node>
<StgValue><ssdm name="trunc_ln37_5"/></StgValue>
</operation>

<operation id="756" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:320 %bitcast_ln37_5 = bitcast i64 %trunc_ln37_5

]]></Node>
<StgValue><ssdm name="bitcast_ln37_5"/></StgValue>
</operation>

<operation id="757" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:321 %j_z_2 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_4, i64 %bitcast_ln37_5, i25 %lshr_ln35_4

]]></Node>
<StgValue><ssdm name="j_z_2"/></StgValue>
</operation>

<operation id="758" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:391 %zext_ln35_7 = zext i6 %trunc_ln22_3

]]></Node>
<StgValue><ssdm name="zext_ln35_7"/></StgValue>
</operation>

<operation id="759" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:392 %position_x_0_addr_4 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_7

]]></Node>
<StgValue><ssdm name="position_x_0_addr_4"/></StgValue>
</operation>

<operation id="760" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:393 %position_x_0_load_4 = load i6 %position_x_0_addr_4

]]></Node>
<StgValue><ssdm name="position_x_0_load_4"/></StgValue>
</operation>

<operation id="761" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:398 %position_x_1_addr_4 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_7

]]></Node>
<StgValue><ssdm name="position_x_1_addr_4"/></StgValue>
</operation>

<operation id="762" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:399 %position_x_1_load_4 = load i6 %position_x_1_addr_4

]]></Node>
<StgValue><ssdm name="position_x_1_load_4"/></StgValue>
</operation>

<operation id="763" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:405 %position_y_0_addr_4 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_7

]]></Node>
<StgValue><ssdm name="position_y_0_addr_4"/></StgValue>
</operation>

<operation id="764" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:406 %position_y_0_load_4 = load i6 %position_y_0_addr_4

]]></Node>
<StgValue><ssdm name="position_y_0_load_4"/></StgValue>
</operation>

<operation id="765" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:411 %position_y_1_addr_4 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_7

]]></Node>
<StgValue><ssdm name="position_y_1_addr_4"/></StgValue>
</operation>

<operation id="766" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:412 %position_y_1_load_4 = load i6 %position_y_1_addr_4

]]></Node>
<StgValue><ssdm name="position_y_1_load_4"/></StgValue>
</operation>

<operation id="767" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:418 %position_z_0_addr_4 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_7

]]></Node>
<StgValue><ssdm name="position_z_0_addr_4"/></StgValue>
</operation>

<operation id="768" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:419 %position_z_0_load_4 = load i6 %position_z_0_addr_4

]]></Node>
<StgValue><ssdm name="position_z_0_load_4"/></StgValue>
</operation>

<operation id="769" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:424 %position_z_1_addr_4 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_7

]]></Node>
<StgValue><ssdm name="position_z_1_addr_4"/></StgValue>
</operation>

<operation id="770" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:425 %position_z_1_load_4 = load i6 %position_z_1_addr_4

]]></Node>
<StgValue><ssdm name="position_z_1_load_4"/></StgValue>
</operation>

<operation id="771" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:486 %NL_0_load_4 = load i10 %NL_0_addr_4

]]></Node>
<StgValue><ssdm name="NL_0_load_4"/></StgValue>
</operation>

<operation id="772" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:487 %zext_ln33_40 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_40"/></StgValue>
</operation>

<operation id="773" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:488 %lshr_ln33_8 = lshr i64 %NL_0_load_4, i64 %zext_ln33_40

]]></Node>
<StgValue><ssdm name="lshr_ln33_8"/></StgValue>
</operation>

<operation id="774" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:489 %trunc_ln33_8 = trunc i64 %lshr_ln33_8

]]></Node>
<StgValue><ssdm name="trunc_ln33_8"/></StgValue>
</operation>

<operation id="775" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:491 %NL_1_load_4 = load i10 %NL_1_addr_4

]]></Node>
<StgValue><ssdm name="NL_1_load_4"/></StgValue>
</operation>

<operation id="776" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:492 %zext_ln33_41 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_41"/></StgValue>
</operation>

<operation id="777" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:493 %lshr_ln33_9 = lshr i64 %NL_1_load_4, i64 %zext_ln33_41

]]></Node>
<StgValue><ssdm name="lshr_ln33_9"/></StgValue>
</operation>

<operation id="778" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:494 %trunc_ln33_9 = trunc i64 %lshr_ln33_9

]]></Node>
<StgValue><ssdm name="trunc_ln33_9"/></StgValue>
</operation>

<operation id="779" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.1.287:495 %jidx_4 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_8, i32 %trunc_ln33_9, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="jidx_4"/></StgValue>
</operation>

<operation id="780" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="6" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:496 %trunc_ln22_4 = trunc i32 %jidx_4

]]></Node>
<StgValue><ssdm name="trunc_ln22_4"/></StgValue>
</operation>

<operation id="781" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:497 %lshr_ln35_8 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_4, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln35_8"/></StgValue>
</operation>

<operation id="782" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:498 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_4, i32 6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="783" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:592 %or_ln33_4 = or i10 %shl_ln, i10 5

]]></Node>
<StgValue><ssdm name="or_ln33_4"/></StgValue>
</operation>

<operation id="784" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:593 %zext_ln33_6 = zext i10 %or_ln33_4

]]></Node>
<StgValue><ssdm name="zext_ln33_6"/></StgValue>
</operation>

<operation id="785" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:594 %NL_0_addr_5 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_6

]]></Node>
<StgValue><ssdm name="NL_0_addr_5"/></StgValue>
</operation>

<operation id="786" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:595 %NL_0_load_5 = load i10 %NL_0_addr_5

]]></Node>
<StgValue><ssdm name="NL_0_load_5"/></StgValue>
</operation>

<operation id="787" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:599 %NL_1_addr_5 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_6

]]></Node>
<StgValue><ssdm name="NL_1_addr_5"/></StgValue>
</operation>

<operation id="788" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:600 %NL_1_load_5 = load i10 %NL_1_addr_5

]]></Node>
<StgValue><ssdm name="NL_1_load_5"/></StgValue>
</operation>

<operation id="789" st_id="6" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:99 %delx_16 = dsub i64 %i_x_1, i64 %j_x_16

]]></Node>
<StgValue><ssdm name="delx_16"/></StgValue>
</operation>

<operation id="790" st_id="6" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:103 %dely_16 = dsub i64 %i_y_1, i64 %j_y_16

]]></Node>
<StgValue><ssdm name="dely_16"/></StgValue>
</operation>

<operation id="791" st_id="6" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:107 %delz_16 = dsub i64 %i_z_1, i64 %j_z_16

]]></Node>
<StgValue><ssdm name="delz_16"/></StgValue>
</operation>

<operation id="792" st_id="6" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:208 %delx_17 = dsub i64 %i_x_1, i64 %j_x_17

]]></Node>
<StgValue><ssdm name="delx_17"/></StgValue>
</operation>

<operation id="793" st_id="6" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:212 %dely_17 = dsub i64 %i_y_1, i64 %j_y_17

]]></Node>
<StgValue><ssdm name="dely_17"/></StgValue>
</operation>

<operation id="794" st_id="6" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:216 %delz_17 = dsub i64 %i_z_1, i64 %j_z_17

]]></Node>
<StgValue><ssdm name="delz_17"/></StgValue>
</operation>

<operation id="795" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:275 %shl_ln35_17 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_21, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln35_17"/></StgValue>
</operation>

<operation id="796" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:278 %position_x_0_load_20 = load i6 %position_x_0_addr_20

]]></Node>
<StgValue><ssdm name="position_x_0_load_20"/></StgValue>
</operation>

<operation id="797" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:279 %zext_ln35_68 = zext i7 %shl_ln35_17

]]></Node>
<StgValue><ssdm name="zext_ln35_68"/></StgValue>
</operation>

<operation id="798" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:280 %lshr_ln35_66 = lshr i128 %position_x_0_load_20, i128 %zext_ln35_68

]]></Node>
<StgValue><ssdm name="lshr_ln35_66"/></StgValue>
</operation>

<operation id="799" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:281 %trunc_ln35_36 = trunc i128 %lshr_ln35_66

]]></Node>
<StgValue><ssdm name="trunc_ln35_36"/></StgValue>
</operation>

<operation id="800" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:282 %bitcast_ln35_36 = bitcast i64 %trunc_ln35_36

]]></Node>
<StgValue><ssdm name="bitcast_ln35_36"/></StgValue>
</operation>

<operation id="801" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:284 %position_x_1_load_20 = load i6 %position_x_1_addr_20

]]></Node>
<StgValue><ssdm name="position_x_1_load_20"/></StgValue>
</operation>

<operation id="802" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:285 %zext_ln35_69 = zext i7 %shl_ln35_17

]]></Node>
<StgValue><ssdm name="zext_ln35_69"/></StgValue>
</operation>

<operation id="803" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:286 %lshr_ln35_67 = lshr i128 %position_x_1_load_20, i128 %zext_ln35_69

]]></Node>
<StgValue><ssdm name="lshr_ln35_67"/></StgValue>
</operation>

<operation id="804" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:287 %trunc_ln35_37 = trunc i128 %lshr_ln35_67

]]></Node>
<StgValue><ssdm name="trunc_ln35_37"/></StgValue>
</operation>

<operation id="805" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:288 %bitcast_ln35_37 = bitcast i64 %trunc_ln35_37

]]></Node>
<StgValue><ssdm name="bitcast_ln35_37"/></StgValue>
</operation>

<operation id="806" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:289 %j_x_18 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_36, i64 %bitcast_ln35_37, i25 %lshr_ln35_17

]]></Node>
<StgValue><ssdm name="j_x_18"/></StgValue>
</operation>

<operation id="807" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:291 %position_y_0_load_20 = load i6 %position_y_0_addr_20

]]></Node>
<StgValue><ssdm name="position_y_0_load_20"/></StgValue>
</operation>

<operation id="808" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:292 %zext_ln36_36 = zext i7 %shl_ln35_17

]]></Node>
<StgValue><ssdm name="zext_ln36_36"/></StgValue>
</operation>

<operation id="809" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:293 %lshr_ln36_36 = lshr i128 %position_y_0_load_20, i128 %zext_ln36_36

]]></Node>
<StgValue><ssdm name="lshr_ln36_36"/></StgValue>
</operation>

<operation id="810" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:294 %trunc_ln36_36 = trunc i128 %lshr_ln36_36

]]></Node>
<StgValue><ssdm name="trunc_ln36_36"/></StgValue>
</operation>

<operation id="811" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:295 %bitcast_ln36_36 = bitcast i64 %trunc_ln36_36

]]></Node>
<StgValue><ssdm name="bitcast_ln36_36"/></StgValue>
</operation>

<operation id="812" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:297 %position_y_1_load_20 = load i6 %position_y_1_addr_20

]]></Node>
<StgValue><ssdm name="position_y_1_load_20"/></StgValue>
</operation>

<operation id="813" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:298 %zext_ln36_37 = zext i7 %shl_ln35_17

]]></Node>
<StgValue><ssdm name="zext_ln36_37"/></StgValue>
</operation>

<operation id="814" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:299 %lshr_ln36_37 = lshr i128 %position_y_1_load_20, i128 %zext_ln36_37

]]></Node>
<StgValue><ssdm name="lshr_ln36_37"/></StgValue>
</operation>

<operation id="815" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:300 %trunc_ln36_37 = trunc i128 %lshr_ln36_37

]]></Node>
<StgValue><ssdm name="trunc_ln36_37"/></StgValue>
</operation>

<operation id="816" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:301 %bitcast_ln36_37 = bitcast i64 %trunc_ln36_37

]]></Node>
<StgValue><ssdm name="bitcast_ln36_37"/></StgValue>
</operation>

<operation id="817" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:302 %j_y_18 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_36, i64 %bitcast_ln36_37, i25 %lshr_ln35_17

]]></Node>
<StgValue><ssdm name="j_y_18"/></StgValue>
</operation>

<operation id="818" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:304 %position_z_0_load_20 = load i6 %position_z_0_addr_20

]]></Node>
<StgValue><ssdm name="position_z_0_load_20"/></StgValue>
</operation>

<operation id="819" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:305 %zext_ln37_36 = zext i7 %shl_ln35_17

]]></Node>
<StgValue><ssdm name="zext_ln37_36"/></StgValue>
</operation>

<operation id="820" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:306 %lshr_ln37_36 = lshr i128 %position_z_0_load_20, i128 %zext_ln37_36

]]></Node>
<StgValue><ssdm name="lshr_ln37_36"/></StgValue>
</operation>

<operation id="821" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:307 %trunc_ln37_36 = trunc i128 %lshr_ln37_36

]]></Node>
<StgValue><ssdm name="trunc_ln37_36"/></StgValue>
</operation>

<operation id="822" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:308 %bitcast_ln37_36 = bitcast i64 %trunc_ln37_36

]]></Node>
<StgValue><ssdm name="bitcast_ln37_36"/></StgValue>
</operation>

<operation id="823" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:310 %position_z_1_load_20 = load i6 %position_z_1_addr_20

]]></Node>
<StgValue><ssdm name="position_z_1_load_20"/></StgValue>
</operation>

<operation id="824" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:311 %zext_ln37_37 = zext i7 %shl_ln35_17

]]></Node>
<StgValue><ssdm name="zext_ln37_37"/></StgValue>
</operation>

<operation id="825" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:312 %lshr_ln37_37 = lshr i128 %position_z_1_load_20, i128 %zext_ln37_37

]]></Node>
<StgValue><ssdm name="lshr_ln37_37"/></StgValue>
</operation>

<operation id="826" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:313 %trunc_ln37_37 = trunc i128 %lshr_ln37_37

]]></Node>
<StgValue><ssdm name="trunc_ln37_37"/></StgValue>
</operation>

<operation id="827" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:314 %bitcast_ln37_37 = bitcast i64 %trunc_ln37_37

]]></Node>
<StgValue><ssdm name="bitcast_ln37_37"/></StgValue>
</operation>

<operation id="828" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:315 %j_z_18 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_36, i64 %bitcast_ln37_37, i25 %lshr_ln35_17

]]></Node>
<StgValue><ssdm name="j_z_18"/></StgValue>
</operation>

<operation id="829" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:385 %zext_ln35_39 = zext i6 %trunc_ln22_19

]]></Node>
<StgValue><ssdm name="zext_ln35_39"/></StgValue>
</operation>

<operation id="830" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:386 %position_x_0_addr_21 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_39

]]></Node>
<StgValue><ssdm name="position_x_0_addr_21"/></StgValue>
</operation>

<operation id="831" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:387 %position_x_0_load_21 = load i6 %position_x_0_addr_21

]]></Node>
<StgValue><ssdm name="position_x_0_load_21"/></StgValue>
</operation>

<operation id="832" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:392 %position_x_1_addr_21 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_39

]]></Node>
<StgValue><ssdm name="position_x_1_addr_21"/></StgValue>
</operation>

<operation id="833" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:393 %position_x_1_load_21 = load i6 %position_x_1_addr_21

]]></Node>
<StgValue><ssdm name="position_x_1_load_21"/></StgValue>
</operation>

<operation id="834" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:399 %position_y_0_addr_21 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_39

]]></Node>
<StgValue><ssdm name="position_y_0_addr_21"/></StgValue>
</operation>

<operation id="835" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:400 %position_y_0_load_21 = load i6 %position_y_0_addr_21

]]></Node>
<StgValue><ssdm name="position_y_0_load_21"/></StgValue>
</operation>

<operation id="836" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:405 %position_y_1_addr_21 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_39

]]></Node>
<StgValue><ssdm name="position_y_1_addr_21"/></StgValue>
</operation>

<operation id="837" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:406 %position_y_1_load_21 = load i6 %position_y_1_addr_21

]]></Node>
<StgValue><ssdm name="position_y_1_load_21"/></StgValue>
</operation>

<operation id="838" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:412 %position_z_0_addr_21 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_39

]]></Node>
<StgValue><ssdm name="position_z_0_addr_21"/></StgValue>
</operation>

<operation id="839" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:413 %position_z_0_load_21 = load i6 %position_z_0_addr_21

]]></Node>
<StgValue><ssdm name="position_z_0_load_21"/></StgValue>
</operation>

<operation id="840" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:418 %position_z_1_addr_21 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_39

]]></Node>
<StgValue><ssdm name="position_z_1_addr_21"/></StgValue>
</operation>

<operation id="841" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:419 %position_z_1_load_21 = load i6 %position_z_1_addr_21

]]></Node>
<StgValue><ssdm name="position_z_1_load_21"/></StgValue>
</operation>

<operation id="842" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:480 %NL_0_load_20 = load i10 %NL_0_addr_20

]]></Node>
<StgValue><ssdm name="NL_0_load_20"/></StgValue>
</operation>

<operation id="843" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:481 %zext_ln33_72 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_72"/></StgValue>
</operation>

<operation id="844" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:482 %lshr_ln33_40 = lshr i64 %NL_0_load_20, i64 %zext_ln33_72

]]></Node>
<StgValue><ssdm name="lshr_ln33_40"/></StgValue>
</operation>

<operation id="845" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:483 %trunc_ln33_40 = trunc i64 %lshr_ln33_40

]]></Node>
<StgValue><ssdm name="trunc_ln33_40"/></StgValue>
</operation>

<operation id="846" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:485 %NL_1_load_20 = load i10 %NL_1_addr_20

]]></Node>
<StgValue><ssdm name="NL_1_load_20"/></StgValue>
</operation>

<operation id="847" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:486 %zext_ln33_73 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_73"/></StgValue>
</operation>

<operation id="848" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:487 %lshr_ln33_41 = lshr i64 %NL_1_load_20, i64 %zext_ln33_73

]]></Node>
<StgValue><ssdm name="lshr_ln33_41"/></StgValue>
</operation>

<operation id="849" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:488 %trunc_ln33_41 = trunc i64 %lshr_ln33_41

]]></Node>
<StgValue><ssdm name="trunc_ln33_41"/></StgValue>
</operation>

<operation id="850" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:489 %jidx_20 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_40, i32 %trunc_ln33_41, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="jidx_20"/></StgValue>
</operation>

<operation id="851" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="6" op_0_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:490 %trunc_ln22_20 = trunc i32 %jidx_20

]]></Node>
<StgValue><ssdm name="trunc_ln22_20"/></StgValue>
</operation>

<operation id="852" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:491 %lshr_ln35_19 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_20, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln35_19"/></StgValue>
</operation>

<operation id="853" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:492 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_20, i32 6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="854" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:586 %or_ln33_19 = or i10 %shl_ln33_1, i10 5

]]></Node>
<StgValue><ssdm name="or_ln33_19"/></StgValue>
</operation>

<operation id="855" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:587 %zext_ln33_22 = zext i10 %or_ln33_19

]]></Node>
<StgValue><ssdm name="zext_ln33_22"/></StgValue>
</operation>

<operation id="856" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:588 %NL_0_addr_21 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_22

]]></Node>
<StgValue><ssdm name="NL_0_addr_21"/></StgValue>
</operation>

<operation id="857" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:589 %NL_0_load_21 = load i10 %NL_0_addr_21

]]></Node>
<StgValue><ssdm name="NL_0_load_21"/></StgValue>
</operation>

<operation id="858" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:593 %NL_1_addr_21 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_22

]]></Node>
<StgValue><ssdm name="NL_1_addr_21"/></StgValue>
</operation>

<operation id="859" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:594 %NL_1_load_21 = load i10 %NL_1_addr_21

]]></Node>
<StgValue><ssdm name="NL_1_load_21"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="860" st_id="7" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:105 %delx = dsub i64 %i_x, i64 %j_x

]]></Node>
<StgValue><ssdm name="delx"/></StgValue>
</operation>

<operation id="861" st_id="7" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:109 %dely = dsub i64 %i_y, i64 %j_y

]]></Node>
<StgValue><ssdm name="dely"/></StgValue>
</operation>

<operation id="862" st_id="7" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:113 %delz = dsub i64 %i_z, i64 %j_z

]]></Node>
<StgValue><ssdm name="delz"/></StgValue>
</operation>

<operation id="863" st_id="7" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:214 %delx_1 = dsub i64 %i_x, i64 %j_x_1

]]></Node>
<StgValue><ssdm name="delx_1"/></StgValue>
</operation>

<operation id="864" st_id="7" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:218 %dely_1 = dsub i64 %i_y, i64 %j_y_1

]]></Node>
<StgValue><ssdm name="dely_1"/></StgValue>
</operation>

<operation id="865" st_id="7" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:222 %delz_1 = dsub i64 %i_z, i64 %j_z_1

]]></Node>
<StgValue><ssdm name="delz_1"/></StgValue>
</operation>

<operation id="866" st_id="7" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:323 %delx_2 = dsub i64 %i_x, i64 %j_x_2

]]></Node>
<StgValue><ssdm name="delx_2"/></StgValue>
</operation>

<operation id="867" st_id="7" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:327 %dely_2 = dsub i64 %i_y, i64 %j_y_2

]]></Node>
<StgValue><ssdm name="dely_2"/></StgValue>
</operation>

<operation id="868" st_id="7" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:331 %delz_2 = dsub i64 %i_z, i64 %j_z_2

]]></Node>
<StgValue><ssdm name="delz_2"/></StgValue>
</operation>

<operation id="869" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:390 %shl_ln35_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_6, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln35_3"/></StgValue>
</operation>

<operation id="870" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:393 %position_x_0_load_4 = load i6 %position_x_0_addr_4

]]></Node>
<StgValue><ssdm name="position_x_0_load_4"/></StgValue>
</operation>

<operation id="871" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:394 %zext_ln35_12 = zext i7 %shl_ln35_3

]]></Node>
<StgValue><ssdm name="zext_ln35_12"/></StgValue>
</operation>

<operation id="872" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:395 %lshr_ln35_36 = lshr i128 %position_x_0_load_4, i128 %zext_ln35_12

]]></Node>
<StgValue><ssdm name="lshr_ln35_36"/></StgValue>
</operation>

<operation id="873" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:396 %trunc_ln35_6 = trunc i128 %lshr_ln35_36

]]></Node>
<StgValue><ssdm name="trunc_ln35_6"/></StgValue>
</operation>

<operation id="874" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:397 %bitcast_ln35_6 = bitcast i64 %trunc_ln35_6

]]></Node>
<StgValue><ssdm name="bitcast_ln35_6"/></StgValue>
</operation>

<operation id="875" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:399 %position_x_1_load_4 = load i6 %position_x_1_addr_4

]]></Node>
<StgValue><ssdm name="position_x_1_load_4"/></StgValue>
</operation>

<operation id="876" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:400 %zext_ln35_14 = zext i7 %shl_ln35_3

]]></Node>
<StgValue><ssdm name="zext_ln35_14"/></StgValue>
</operation>

<operation id="877" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:401 %lshr_ln35_37 = lshr i128 %position_x_1_load_4, i128 %zext_ln35_14

]]></Node>
<StgValue><ssdm name="lshr_ln35_37"/></StgValue>
</operation>

<operation id="878" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:402 %trunc_ln35_7 = trunc i128 %lshr_ln35_37

]]></Node>
<StgValue><ssdm name="trunc_ln35_7"/></StgValue>
</operation>

<operation id="879" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:403 %bitcast_ln35_7 = bitcast i64 %trunc_ln35_7

]]></Node>
<StgValue><ssdm name="bitcast_ln35_7"/></StgValue>
</operation>

<operation id="880" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:404 %j_x_3 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_6, i64 %bitcast_ln35_7, i25 %lshr_ln35_6

]]></Node>
<StgValue><ssdm name="j_x_3"/></StgValue>
</operation>

<operation id="881" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:406 %position_y_0_load_4 = load i6 %position_y_0_addr_4

]]></Node>
<StgValue><ssdm name="position_y_0_load_4"/></StgValue>
</operation>

<operation id="882" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:407 %zext_ln36_6 = zext i7 %shl_ln35_3

]]></Node>
<StgValue><ssdm name="zext_ln36_6"/></StgValue>
</operation>

<operation id="883" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:408 %lshr_ln36_6 = lshr i128 %position_y_0_load_4, i128 %zext_ln36_6

]]></Node>
<StgValue><ssdm name="lshr_ln36_6"/></StgValue>
</operation>

<operation id="884" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:409 %trunc_ln36_6 = trunc i128 %lshr_ln36_6

]]></Node>
<StgValue><ssdm name="trunc_ln36_6"/></StgValue>
</operation>

<operation id="885" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:410 %bitcast_ln36_6 = bitcast i64 %trunc_ln36_6

]]></Node>
<StgValue><ssdm name="bitcast_ln36_6"/></StgValue>
</operation>

<operation id="886" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:412 %position_y_1_load_4 = load i6 %position_y_1_addr_4

]]></Node>
<StgValue><ssdm name="position_y_1_load_4"/></StgValue>
</operation>

<operation id="887" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:413 %zext_ln36_7 = zext i7 %shl_ln35_3

]]></Node>
<StgValue><ssdm name="zext_ln36_7"/></StgValue>
</operation>

<operation id="888" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:414 %lshr_ln36_7 = lshr i128 %position_y_1_load_4, i128 %zext_ln36_7

]]></Node>
<StgValue><ssdm name="lshr_ln36_7"/></StgValue>
</operation>

<operation id="889" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:415 %trunc_ln36_7 = trunc i128 %lshr_ln36_7

]]></Node>
<StgValue><ssdm name="trunc_ln36_7"/></StgValue>
</operation>

<operation id="890" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:416 %bitcast_ln36_7 = bitcast i64 %trunc_ln36_7

]]></Node>
<StgValue><ssdm name="bitcast_ln36_7"/></StgValue>
</operation>

<operation id="891" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:417 %j_y_3 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_6, i64 %bitcast_ln36_7, i25 %lshr_ln35_6

]]></Node>
<StgValue><ssdm name="j_y_3"/></StgValue>
</operation>

<operation id="892" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:419 %position_z_0_load_4 = load i6 %position_z_0_addr_4

]]></Node>
<StgValue><ssdm name="position_z_0_load_4"/></StgValue>
</operation>

<operation id="893" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:420 %zext_ln37_6 = zext i7 %shl_ln35_3

]]></Node>
<StgValue><ssdm name="zext_ln37_6"/></StgValue>
</operation>

<operation id="894" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:421 %lshr_ln37_6 = lshr i128 %position_z_0_load_4, i128 %zext_ln37_6

]]></Node>
<StgValue><ssdm name="lshr_ln37_6"/></StgValue>
</operation>

<operation id="895" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:422 %trunc_ln37_6 = trunc i128 %lshr_ln37_6

]]></Node>
<StgValue><ssdm name="trunc_ln37_6"/></StgValue>
</operation>

<operation id="896" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:423 %bitcast_ln37_6 = bitcast i64 %trunc_ln37_6

]]></Node>
<StgValue><ssdm name="bitcast_ln37_6"/></StgValue>
</operation>

<operation id="897" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:425 %position_z_1_load_4 = load i6 %position_z_1_addr_4

]]></Node>
<StgValue><ssdm name="position_z_1_load_4"/></StgValue>
</operation>

<operation id="898" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:426 %zext_ln37_7 = zext i7 %shl_ln35_3

]]></Node>
<StgValue><ssdm name="zext_ln37_7"/></StgValue>
</operation>

<operation id="899" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:427 %lshr_ln37_7 = lshr i128 %position_z_1_load_4, i128 %zext_ln37_7

]]></Node>
<StgValue><ssdm name="lshr_ln37_7"/></StgValue>
</operation>

<operation id="900" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:428 %trunc_ln37_7 = trunc i128 %lshr_ln37_7

]]></Node>
<StgValue><ssdm name="trunc_ln37_7"/></StgValue>
</operation>

<operation id="901" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:429 %bitcast_ln37_7 = bitcast i64 %trunc_ln37_7

]]></Node>
<StgValue><ssdm name="bitcast_ln37_7"/></StgValue>
</operation>

<operation id="902" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:430 %j_z_3 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_6, i64 %bitcast_ln37_7, i25 %lshr_ln35_6

]]></Node>
<StgValue><ssdm name="j_z_3"/></StgValue>
</operation>

<operation id="903" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:500 %zext_ln35_9 = zext i6 %trunc_ln22_4

]]></Node>
<StgValue><ssdm name="zext_ln35_9"/></StgValue>
</operation>

<operation id="904" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:501 %position_x_0_addr_5 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_9

]]></Node>
<StgValue><ssdm name="position_x_0_addr_5"/></StgValue>
</operation>

<operation id="905" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:502 %position_x_0_load_5 = load i6 %position_x_0_addr_5

]]></Node>
<StgValue><ssdm name="position_x_0_load_5"/></StgValue>
</operation>

<operation id="906" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:507 %position_x_1_addr_5 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_9

]]></Node>
<StgValue><ssdm name="position_x_1_addr_5"/></StgValue>
</operation>

<operation id="907" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:508 %position_x_1_load_5 = load i6 %position_x_1_addr_5

]]></Node>
<StgValue><ssdm name="position_x_1_load_5"/></StgValue>
</operation>

<operation id="908" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:514 %position_y_0_addr_5 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_9

]]></Node>
<StgValue><ssdm name="position_y_0_addr_5"/></StgValue>
</operation>

<operation id="909" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:515 %position_y_0_load_5 = load i6 %position_y_0_addr_5

]]></Node>
<StgValue><ssdm name="position_y_0_load_5"/></StgValue>
</operation>

<operation id="910" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:520 %position_y_1_addr_5 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_9

]]></Node>
<StgValue><ssdm name="position_y_1_addr_5"/></StgValue>
</operation>

<operation id="911" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:521 %position_y_1_load_5 = load i6 %position_y_1_addr_5

]]></Node>
<StgValue><ssdm name="position_y_1_load_5"/></StgValue>
</operation>

<operation id="912" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:527 %position_z_0_addr_5 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_9

]]></Node>
<StgValue><ssdm name="position_z_0_addr_5"/></StgValue>
</operation>

<operation id="913" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:528 %position_z_0_load_5 = load i6 %position_z_0_addr_5

]]></Node>
<StgValue><ssdm name="position_z_0_load_5"/></StgValue>
</operation>

<operation id="914" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:533 %position_z_1_addr_5 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_9

]]></Node>
<StgValue><ssdm name="position_z_1_addr_5"/></StgValue>
</operation>

<operation id="915" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:534 %position_z_1_load_5 = load i6 %position_z_1_addr_5

]]></Node>
<StgValue><ssdm name="position_z_1_load_5"/></StgValue>
</operation>

<operation id="916" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:595 %NL_0_load_5 = load i10 %NL_0_addr_5

]]></Node>
<StgValue><ssdm name="NL_0_load_5"/></StgValue>
</operation>

<operation id="917" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:596 %zext_ln33_42 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_42"/></StgValue>
</operation>

<operation id="918" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:597 %lshr_ln33_10 = lshr i64 %NL_0_load_5, i64 %zext_ln33_42

]]></Node>
<StgValue><ssdm name="lshr_ln33_10"/></StgValue>
</operation>

<operation id="919" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:598 %trunc_ln33_10 = trunc i64 %lshr_ln33_10

]]></Node>
<StgValue><ssdm name="trunc_ln33_10"/></StgValue>
</operation>

<operation id="920" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:600 %NL_1_load_5 = load i10 %NL_1_addr_5

]]></Node>
<StgValue><ssdm name="NL_1_load_5"/></StgValue>
</operation>

<operation id="921" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:601 %zext_ln33_43 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_43"/></StgValue>
</operation>

<operation id="922" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:602 %lshr_ln33_11 = lshr i64 %NL_1_load_5, i64 %zext_ln33_43

]]></Node>
<StgValue><ssdm name="lshr_ln33_11"/></StgValue>
</operation>

<operation id="923" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:603 %trunc_ln33_11 = trunc i64 %lshr_ln33_11

]]></Node>
<StgValue><ssdm name="trunc_ln33_11"/></StgValue>
</operation>

<operation id="924" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.1.287:604 %jidx_5 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_10, i32 %trunc_ln33_11, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="jidx_5"/></StgValue>
</operation>

<operation id="925" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="6" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:605 %trunc_ln22_5 = trunc i32 %jidx_5

]]></Node>
<StgValue><ssdm name="trunc_ln22_5"/></StgValue>
</operation>

<operation id="926" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:606 %lshr_ln35_s = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_5, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln35_s"/></StgValue>
</operation>

<operation id="927" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:607 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_5, i32 6

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="928" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:701 %or_ln33_5 = or i10 %shl_ln, i10 6

]]></Node>
<StgValue><ssdm name="or_ln33_5"/></StgValue>
</operation>

<operation id="929" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:702 %zext_ln33_7 = zext i10 %or_ln33_5

]]></Node>
<StgValue><ssdm name="zext_ln33_7"/></StgValue>
</operation>

<operation id="930" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:703 %NL_0_addr_6 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_7

]]></Node>
<StgValue><ssdm name="NL_0_addr_6"/></StgValue>
</operation>

<operation id="931" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:704 %NL_0_load_6 = load i10 %NL_0_addr_6

]]></Node>
<StgValue><ssdm name="NL_0_load_6"/></StgValue>
</operation>

<operation id="932" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:708 %NL_1_addr_6 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_7

]]></Node>
<StgValue><ssdm name="NL_1_addr_6"/></StgValue>
</operation>

<operation id="933" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:709 %NL_1_load_6 = load i10 %NL_1_addr_6

]]></Node>
<StgValue><ssdm name="NL_1_load_6"/></StgValue>
</operation>

<operation id="934" st_id="7" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:99 %delx_16 = dsub i64 %i_x_1, i64 %j_x_16

]]></Node>
<StgValue><ssdm name="delx_16"/></StgValue>
</operation>

<operation id="935" st_id="7" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:103 %dely_16 = dsub i64 %i_y_1, i64 %j_y_16

]]></Node>
<StgValue><ssdm name="dely_16"/></StgValue>
</operation>

<operation id="936" st_id="7" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:107 %delz_16 = dsub i64 %i_z_1, i64 %j_z_16

]]></Node>
<StgValue><ssdm name="delz_16"/></StgValue>
</operation>

<operation id="937" st_id="7" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:208 %delx_17 = dsub i64 %i_x_1, i64 %j_x_17

]]></Node>
<StgValue><ssdm name="delx_17"/></StgValue>
</operation>

<operation id="938" st_id="7" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:212 %dely_17 = dsub i64 %i_y_1, i64 %j_y_17

]]></Node>
<StgValue><ssdm name="dely_17"/></StgValue>
</operation>

<operation id="939" st_id="7" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:216 %delz_17 = dsub i64 %i_z_1, i64 %j_z_17

]]></Node>
<StgValue><ssdm name="delz_17"/></StgValue>
</operation>

<operation id="940" st_id="7" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:317 %delx_18 = dsub i64 %i_x_1, i64 %j_x_18

]]></Node>
<StgValue><ssdm name="delx_18"/></StgValue>
</operation>

<operation id="941" st_id="7" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:321 %dely_18 = dsub i64 %i_y_1, i64 %j_y_18

]]></Node>
<StgValue><ssdm name="dely_18"/></StgValue>
</operation>

<operation id="942" st_id="7" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:325 %delz_18 = dsub i64 %i_z_1, i64 %j_z_18

]]></Node>
<StgValue><ssdm name="delz_18"/></StgValue>
</operation>

<operation id="943" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:384 %shl_ln35_18 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_22, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln35_18"/></StgValue>
</operation>

<operation id="944" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:387 %position_x_0_load_21 = load i6 %position_x_0_addr_21

]]></Node>
<StgValue><ssdm name="position_x_0_load_21"/></StgValue>
</operation>

<operation id="945" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:388 %zext_ln35_70 = zext i7 %shl_ln35_18

]]></Node>
<StgValue><ssdm name="zext_ln35_70"/></StgValue>
</operation>

<operation id="946" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:389 %lshr_ln35_68 = lshr i128 %position_x_0_load_21, i128 %zext_ln35_70

]]></Node>
<StgValue><ssdm name="lshr_ln35_68"/></StgValue>
</operation>

<operation id="947" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:390 %trunc_ln35_38 = trunc i128 %lshr_ln35_68

]]></Node>
<StgValue><ssdm name="trunc_ln35_38"/></StgValue>
</operation>

<operation id="948" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:391 %bitcast_ln35_38 = bitcast i64 %trunc_ln35_38

]]></Node>
<StgValue><ssdm name="bitcast_ln35_38"/></StgValue>
</operation>

<operation id="949" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:393 %position_x_1_load_21 = load i6 %position_x_1_addr_21

]]></Node>
<StgValue><ssdm name="position_x_1_load_21"/></StgValue>
</operation>

<operation id="950" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:394 %zext_ln35_71 = zext i7 %shl_ln35_18

]]></Node>
<StgValue><ssdm name="zext_ln35_71"/></StgValue>
</operation>

<operation id="951" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:395 %lshr_ln35_69 = lshr i128 %position_x_1_load_21, i128 %zext_ln35_71

]]></Node>
<StgValue><ssdm name="lshr_ln35_69"/></StgValue>
</operation>

<operation id="952" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:396 %trunc_ln35_39 = trunc i128 %lshr_ln35_69

]]></Node>
<StgValue><ssdm name="trunc_ln35_39"/></StgValue>
</operation>

<operation id="953" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:397 %bitcast_ln35_39 = bitcast i64 %trunc_ln35_39

]]></Node>
<StgValue><ssdm name="bitcast_ln35_39"/></StgValue>
</operation>

<operation id="954" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:398 %j_x_19 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_38, i64 %bitcast_ln35_39, i25 %lshr_ln35_18

]]></Node>
<StgValue><ssdm name="j_x_19"/></StgValue>
</operation>

<operation id="955" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:400 %position_y_0_load_21 = load i6 %position_y_0_addr_21

]]></Node>
<StgValue><ssdm name="position_y_0_load_21"/></StgValue>
</operation>

<operation id="956" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:401 %zext_ln36_38 = zext i7 %shl_ln35_18

]]></Node>
<StgValue><ssdm name="zext_ln36_38"/></StgValue>
</operation>

<operation id="957" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:402 %lshr_ln36_38 = lshr i128 %position_y_0_load_21, i128 %zext_ln36_38

]]></Node>
<StgValue><ssdm name="lshr_ln36_38"/></StgValue>
</operation>

<operation id="958" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:403 %trunc_ln36_38 = trunc i128 %lshr_ln36_38

]]></Node>
<StgValue><ssdm name="trunc_ln36_38"/></StgValue>
</operation>

<operation id="959" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:404 %bitcast_ln36_38 = bitcast i64 %trunc_ln36_38

]]></Node>
<StgValue><ssdm name="bitcast_ln36_38"/></StgValue>
</operation>

<operation id="960" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:406 %position_y_1_load_21 = load i6 %position_y_1_addr_21

]]></Node>
<StgValue><ssdm name="position_y_1_load_21"/></StgValue>
</operation>

<operation id="961" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:407 %zext_ln36_39 = zext i7 %shl_ln35_18

]]></Node>
<StgValue><ssdm name="zext_ln36_39"/></StgValue>
</operation>

<operation id="962" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:408 %lshr_ln36_39 = lshr i128 %position_y_1_load_21, i128 %zext_ln36_39

]]></Node>
<StgValue><ssdm name="lshr_ln36_39"/></StgValue>
</operation>

<operation id="963" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:409 %trunc_ln36_39 = trunc i128 %lshr_ln36_39

]]></Node>
<StgValue><ssdm name="trunc_ln36_39"/></StgValue>
</operation>

<operation id="964" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:410 %bitcast_ln36_39 = bitcast i64 %trunc_ln36_39

]]></Node>
<StgValue><ssdm name="bitcast_ln36_39"/></StgValue>
</operation>

<operation id="965" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:411 %j_y_19 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_38, i64 %bitcast_ln36_39, i25 %lshr_ln35_18

]]></Node>
<StgValue><ssdm name="j_y_19"/></StgValue>
</operation>

<operation id="966" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:413 %position_z_0_load_21 = load i6 %position_z_0_addr_21

]]></Node>
<StgValue><ssdm name="position_z_0_load_21"/></StgValue>
</operation>

<operation id="967" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:414 %zext_ln37_38 = zext i7 %shl_ln35_18

]]></Node>
<StgValue><ssdm name="zext_ln37_38"/></StgValue>
</operation>

<operation id="968" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:415 %lshr_ln37_38 = lshr i128 %position_z_0_load_21, i128 %zext_ln37_38

]]></Node>
<StgValue><ssdm name="lshr_ln37_38"/></StgValue>
</operation>

<operation id="969" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:416 %trunc_ln37_38 = trunc i128 %lshr_ln37_38

]]></Node>
<StgValue><ssdm name="trunc_ln37_38"/></StgValue>
</operation>

<operation id="970" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:417 %bitcast_ln37_38 = bitcast i64 %trunc_ln37_38

]]></Node>
<StgValue><ssdm name="bitcast_ln37_38"/></StgValue>
</operation>

<operation id="971" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:419 %position_z_1_load_21 = load i6 %position_z_1_addr_21

]]></Node>
<StgValue><ssdm name="position_z_1_load_21"/></StgValue>
</operation>

<operation id="972" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:420 %zext_ln37_39 = zext i7 %shl_ln35_18

]]></Node>
<StgValue><ssdm name="zext_ln37_39"/></StgValue>
</operation>

<operation id="973" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:421 %lshr_ln37_39 = lshr i128 %position_z_1_load_21, i128 %zext_ln37_39

]]></Node>
<StgValue><ssdm name="lshr_ln37_39"/></StgValue>
</operation>

<operation id="974" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:422 %trunc_ln37_39 = trunc i128 %lshr_ln37_39

]]></Node>
<StgValue><ssdm name="trunc_ln37_39"/></StgValue>
</operation>

<operation id="975" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:423 %bitcast_ln37_39 = bitcast i64 %trunc_ln37_39

]]></Node>
<StgValue><ssdm name="bitcast_ln37_39"/></StgValue>
</operation>

<operation id="976" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:424 %j_z_19 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_38, i64 %bitcast_ln37_39, i25 %lshr_ln35_18

]]></Node>
<StgValue><ssdm name="j_z_19"/></StgValue>
</operation>

<operation id="977" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:494 %zext_ln35_41 = zext i6 %trunc_ln22_20

]]></Node>
<StgValue><ssdm name="zext_ln35_41"/></StgValue>
</operation>

<operation id="978" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:495 %position_x_0_addr_22 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_41

]]></Node>
<StgValue><ssdm name="position_x_0_addr_22"/></StgValue>
</operation>

<operation id="979" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:496 %position_x_0_load_22 = load i6 %position_x_0_addr_22

]]></Node>
<StgValue><ssdm name="position_x_0_load_22"/></StgValue>
</operation>

<operation id="980" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:501 %position_x_1_addr_22 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_41

]]></Node>
<StgValue><ssdm name="position_x_1_addr_22"/></StgValue>
</operation>

<operation id="981" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:502 %position_x_1_load_22 = load i6 %position_x_1_addr_22

]]></Node>
<StgValue><ssdm name="position_x_1_load_22"/></StgValue>
</operation>

<operation id="982" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:508 %position_y_0_addr_22 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_41

]]></Node>
<StgValue><ssdm name="position_y_0_addr_22"/></StgValue>
</operation>

<operation id="983" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:509 %position_y_0_load_22 = load i6 %position_y_0_addr_22

]]></Node>
<StgValue><ssdm name="position_y_0_load_22"/></StgValue>
</operation>

<operation id="984" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:514 %position_y_1_addr_22 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_41

]]></Node>
<StgValue><ssdm name="position_y_1_addr_22"/></StgValue>
</operation>

<operation id="985" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:515 %position_y_1_load_22 = load i6 %position_y_1_addr_22

]]></Node>
<StgValue><ssdm name="position_y_1_load_22"/></StgValue>
</operation>

<operation id="986" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:521 %position_z_0_addr_22 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_41

]]></Node>
<StgValue><ssdm name="position_z_0_addr_22"/></StgValue>
</operation>

<operation id="987" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:522 %position_z_0_load_22 = load i6 %position_z_0_addr_22

]]></Node>
<StgValue><ssdm name="position_z_0_load_22"/></StgValue>
</operation>

<operation id="988" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:527 %position_z_1_addr_22 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_41

]]></Node>
<StgValue><ssdm name="position_z_1_addr_22"/></StgValue>
</operation>

<operation id="989" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:528 %position_z_1_load_22 = load i6 %position_z_1_addr_22

]]></Node>
<StgValue><ssdm name="position_z_1_load_22"/></StgValue>
</operation>

<operation id="990" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:589 %NL_0_load_21 = load i10 %NL_0_addr_21

]]></Node>
<StgValue><ssdm name="NL_0_load_21"/></StgValue>
</operation>

<operation id="991" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:590 %zext_ln33_74 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_74"/></StgValue>
</operation>

<operation id="992" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:591 %lshr_ln33_42 = lshr i64 %NL_0_load_21, i64 %zext_ln33_74

]]></Node>
<StgValue><ssdm name="lshr_ln33_42"/></StgValue>
</operation>

<operation id="993" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:592 %trunc_ln33_42 = trunc i64 %lshr_ln33_42

]]></Node>
<StgValue><ssdm name="trunc_ln33_42"/></StgValue>
</operation>

<operation id="994" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:594 %NL_1_load_21 = load i10 %NL_1_addr_21

]]></Node>
<StgValue><ssdm name="NL_1_load_21"/></StgValue>
</operation>

<operation id="995" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:595 %zext_ln33_75 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_75"/></StgValue>
</operation>

<operation id="996" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:596 %lshr_ln33_43 = lshr i64 %NL_1_load_21, i64 %zext_ln33_75

]]></Node>
<StgValue><ssdm name="lshr_ln33_43"/></StgValue>
</operation>

<operation id="997" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:597 %trunc_ln33_43 = trunc i64 %lshr_ln33_43

]]></Node>
<StgValue><ssdm name="trunc_ln33_43"/></StgValue>
</operation>

<operation id="998" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:598 %jidx_21 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_42, i32 %trunc_ln33_43, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="jidx_21"/></StgValue>
</operation>

<operation id="999" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="6" op_0_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:599 %trunc_ln22_21 = trunc i32 %jidx_21

]]></Node>
<StgValue><ssdm name="trunc_ln22_21"/></StgValue>
</operation>

<operation id="1000" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:600 %lshr_ln35_20 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_21, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln35_20"/></StgValue>
</operation>

<operation id="1001" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:601 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_21, i32 6

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1002" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:695 %or_ln33_20 = or i10 %shl_ln33_1, i10 6

]]></Node>
<StgValue><ssdm name="or_ln33_20"/></StgValue>
</operation>

<operation id="1003" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:696 %zext_ln33_23 = zext i10 %or_ln33_20

]]></Node>
<StgValue><ssdm name="zext_ln33_23"/></StgValue>
</operation>

<operation id="1004" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:697 %NL_0_addr_22 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_23

]]></Node>
<StgValue><ssdm name="NL_0_addr_22"/></StgValue>
</operation>

<operation id="1005" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:698 %NL_0_load_22 = load i10 %NL_0_addr_22

]]></Node>
<StgValue><ssdm name="NL_0_load_22"/></StgValue>
</operation>

<operation id="1006" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:702 %NL_1_addr_22 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_23

]]></Node>
<StgValue><ssdm name="NL_1_addr_22"/></StgValue>
</operation>

<operation id="1007" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:703 %NL_1_load_22 = load i10 %NL_1_addr_22

]]></Node>
<StgValue><ssdm name="NL_1_load_22"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="1008" st_id="8" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:105 %delx = dsub i64 %i_x, i64 %j_x

]]></Node>
<StgValue><ssdm name="delx"/></StgValue>
</operation>

<operation id="1009" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:106 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="1010" st_id="8" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:109 %dely = dsub i64 %i_y, i64 %j_y

]]></Node>
<StgValue><ssdm name="dely"/></StgValue>
</operation>

<operation id="1011" st_id="8" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:113 %delz = dsub i64 %i_z, i64 %j_z

]]></Node>
<StgValue><ssdm name="delz"/></StgValue>
</operation>

<operation id="1012" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:114 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="1013" st_id="8" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:214 %delx_1 = dsub i64 %i_x, i64 %j_x_1

]]></Node>
<StgValue><ssdm name="delx_1"/></StgValue>
</operation>

<operation id="1014" st_id="8" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:218 %dely_1 = dsub i64 %i_y, i64 %j_y_1

]]></Node>
<StgValue><ssdm name="dely_1"/></StgValue>
</operation>

<operation id="1015" st_id="8" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:222 %delz_1 = dsub i64 %i_z, i64 %j_z_1

]]></Node>
<StgValue><ssdm name="delz_1"/></StgValue>
</operation>

<operation id="1016" st_id="8" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:323 %delx_2 = dsub i64 %i_x, i64 %j_x_2

]]></Node>
<StgValue><ssdm name="delx_2"/></StgValue>
</operation>

<operation id="1017" st_id="8" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:327 %dely_2 = dsub i64 %i_y, i64 %j_y_2

]]></Node>
<StgValue><ssdm name="dely_2"/></StgValue>
</operation>

<operation id="1018" st_id="8" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:331 %delz_2 = dsub i64 %i_z, i64 %j_z_2

]]></Node>
<StgValue><ssdm name="delz_2"/></StgValue>
</operation>

<operation id="1019" st_id="8" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:432 %delx_3 = dsub i64 %i_x, i64 %j_x_3

]]></Node>
<StgValue><ssdm name="delx_3"/></StgValue>
</operation>

<operation id="1020" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:436 %dely_3 = dsub i64 %i_y, i64 %j_y_3

]]></Node>
<StgValue><ssdm name="dely_3"/></StgValue>
</operation>

<operation id="1021" st_id="8" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:440 %delz_3 = dsub i64 %i_z, i64 %j_z_3

]]></Node>
<StgValue><ssdm name="delz_3"/></StgValue>
</operation>

<operation id="1022" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:499 %shl_ln35_4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_7, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln35_4"/></StgValue>
</operation>

<operation id="1023" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:502 %position_x_0_load_5 = load i6 %position_x_0_addr_5

]]></Node>
<StgValue><ssdm name="position_x_0_load_5"/></StgValue>
</operation>

<operation id="1024" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:503 %zext_ln35_16 = zext i7 %shl_ln35_4

]]></Node>
<StgValue><ssdm name="zext_ln35_16"/></StgValue>
</operation>

<operation id="1025" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:504 %lshr_ln35_38 = lshr i128 %position_x_0_load_5, i128 %zext_ln35_16

]]></Node>
<StgValue><ssdm name="lshr_ln35_38"/></StgValue>
</operation>

<operation id="1026" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:505 %trunc_ln35_8 = trunc i128 %lshr_ln35_38

]]></Node>
<StgValue><ssdm name="trunc_ln35_8"/></StgValue>
</operation>

<operation id="1027" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:506 %bitcast_ln35_8 = bitcast i64 %trunc_ln35_8

]]></Node>
<StgValue><ssdm name="bitcast_ln35_8"/></StgValue>
</operation>

<operation id="1028" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:508 %position_x_1_load_5 = load i6 %position_x_1_addr_5

]]></Node>
<StgValue><ssdm name="position_x_1_load_5"/></StgValue>
</operation>

<operation id="1029" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:509 %zext_ln35_18 = zext i7 %shl_ln35_4

]]></Node>
<StgValue><ssdm name="zext_ln35_18"/></StgValue>
</operation>

<operation id="1030" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:510 %lshr_ln35_39 = lshr i128 %position_x_1_load_5, i128 %zext_ln35_18

]]></Node>
<StgValue><ssdm name="lshr_ln35_39"/></StgValue>
</operation>

<operation id="1031" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:511 %trunc_ln35_9 = trunc i128 %lshr_ln35_39

]]></Node>
<StgValue><ssdm name="trunc_ln35_9"/></StgValue>
</operation>

<operation id="1032" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:512 %bitcast_ln35_9 = bitcast i64 %trunc_ln35_9

]]></Node>
<StgValue><ssdm name="bitcast_ln35_9"/></StgValue>
</operation>

<operation id="1033" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:513 %j_x_4 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_8, i64 %bitcast_ln35_9, i25 %lshr_ln35_8

]]></Node>
<StgValue><ssdm name="j_x_4"/></StgValue>
</operation>

<operation id="1034" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:515 %position_y_0_load_5 = load i6 %position_y_0_addr_5

]]></Node>
<StgValue><ssdm name="position_y_0_load_5"/></StgValue>
</operation>

<operation id="1035" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:516 %zext_ln36_8 = zext i7 %shl_ln35_4

]]></Node>
<StgValue><ssdm name="zext_ln36_8"/></StgValue>
</operation>

<operation id="1036" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:517 %lshr_ln36_8 = lshr i128 %position_y_0_load_5, i128 %zext_ln36_8

]]></Node>
<StgValue><ssdm name="lshr_ln36_8"/></StgValue>
</operation>

<operation id="1037" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:518 %trunc_ln36_8 = trunc i128 %lshr_ln36_8

]]></Node>
<StgValue><ssdm name="trunc_ln36_8"/></StgValue>
</operation>

<operation id="1038" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:519 %bitcast_ln36_8 = bitcast i64 %trunc_ln36_8

]]></Node>
<StgValue><ssdm name="bitcast_ln36_8"/></StgValue>
</operation>

<operation id="1039" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:521 %position_y_1_load_5 = load i6 %position_y_1_addr_5

]]></Node>
<StgValue><ssdm name="position_y_1_load_5"/></StgValue>
</operation>

<operation id="1040" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:522 %zext_ln36_9 = zext i7 %shl_ln35_4

]]></Node>
<StgValue><ssdm name="zext_ln36_9"/></StgValue>
</operation>

<operation id="1041" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:523 %lshr_ln36_9 = lshr i128 %position_y_1_load_5, i128 %zext_ln36_9

]]></Node>
<StgValue><ssdm name="lshr_ln36_9"/></StgValue>
</operation>

<operation id="1042" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:524 %trunc_ln36_9 = trunc i128 %lshr_ln36_9

]]></Node>
<StgValue><ssdm name="trunc_ln36_9"/></StgValue>
</operation>

<operation id="1043" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:525 %bitcast_ln36_9 = bitcast i64 %trunc_ln36_9

]]></Node>
<StgValue><ssdm name="bitcast_ln36_9"/></StgValue>
</operation>

<operation id="1044" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:526 %j_y_4 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_8, i64 %bitcast_ln36_9, i25 %lshr_ln35_8

]]></Node>
<StgValue><ssdm name="j_y_4"/></StgValue>
</operation>

<operation id="1045" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:528 %position_z_0_load_5 = load i6 %position_z_0_addr_5

]]></Node>
<StgValue><ssdm name="position_z_0_load_5"/></StgValue>
</operation>

<operation id="1046" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:529 %zext_ln37_8 = zext i7 %shl_ln35_4

]]></Node>
<StgValue><ssdm name="zext_ln37_8"/></StgValue>
</operation>

<operation id="1047" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:530 %lshr_ln37_8 = lshr i128 %position_z_0_load_5, i128 %zext_ln37_8

]]></Node>
<StgValue><ssdm name="lshr_ln37_8"/></StgValue>
</operation>

<operation id="1048" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:531 %trunc_ln37_8 = trunc i128 %lshr_ln37_8

]]></Node>
<StgValue><ssdm name="trunc_ln37_8"/></StgValue>
</operation>

<operation id="1049" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:532 %bitcast_ln37_8 = bitcast i64 %trunc_ln37_8

]]></Node>
<StgValue><ssdm name="bitcast_ln37_8"/></StgValue>
</operation>

<operation id="1050" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:534 %position_z_1_load_5 = load i6 %position_z_1_addr_5

]]></Node>
<StgValue><ssdm name="position_z_1_load_5"/></StgValue>
</operation>

<operation id="1051" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:535 %zext_ln37_9 = zext i7 %shl_ln35_4

]]></Node>
<StgValue><ssdm name="zext_ln37_9"/></StgValue>
</operation>

<operation id="1052" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:536 %lshr_ln37_9 = lshr i128 %position_z_1_load_5, i128 %zext_ln37_9

]]></Node>
<StgValue><ssdm name="lshr_ln37_9"/></StgValue>
</operation>

<operation id="1053" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:537 %trunc_ln37_9 = trunc i128 %lshr_ln37_9

]]></Node>
<StgValue><ssdm name="trunc_ln37_9"/></StgValue>
</operation>

<operation id="1054" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:538 %bitcast_ln37_9 = bitcast i64 %trunc_ln37_9

]]></Node>
<StgValue><ssdm name="bitcast_ln37_9"/></StgValue>
</operation>

<operation id="1055" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:539 %j_z_4 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_8, i64 %bitcast_ln37_9, i25 %lshr_ln35_8

]]></Node>
<StgValue><ssdm name="j_z_4"/></StgValue>
</operation>

<operation id="1056" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:609 %zext_ln35_11 = zext i6 %trunc_ln22_5

]]></Node>
<StgValue><ssdm name="zext_ln35_11"/></StgValue>
</operation>

<operation id="1057" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:610 %position_x_0_addr_6 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_11

]]></Node>
<StgValue><ssdm name="position_x_0_addr_6"/></StgValue>
</operation>

<operation id="1058" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:611 %position_x_0_load_6 = load i6 %position_x_0_addr_6

]]></Node>
<StgValue><ssdm name="position_x_0_load_6"/></StgValue>
</operation>

<operation id="1059" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:616 %position_x_1_addr_6 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_11

]]></Node>
<StgValue><ssdm name="position_x_1_addr_6"/></StgValue>
</operation>

<operation id="1060" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:617 %position_x_1_load_6 = load i6 %position_x_1_addr_6

]]></Node>
<StgValue><ssdm name="position_x_1_load_6"/></StgValue>
</operation>

<operation id="1061" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:623 %position_y_0_addr_6 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_11

]]></Node>
<StgValue><ssdm name="position_y_0_addr_6"/></StgValue>
</operation>

<operation id="1062" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:624 %position_y_0_load_6 = load i6 %position_y_0_addr_6

]]></Node>
<StgValue><ssdm name="position_y_0_load_6"/></StgValue>
</operation>

<operation id="1063" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:629 %position_y_1_addr_6 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_11

]]></Node>
<StgValue><ssdm name="position_y_1_addr_6"/></StgValue>
</operation>

<operation id="1064" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:630 %position_y_1_load_6 = load i6 %position_y_1_addr_6

]]></Node>
<StgValue><ssdm name="position_y_1_load_6"/></StgValue>
</operation>

<operation id="1065" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:636 %position_z_0_addr_6 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_11

]]></Node>
<StgValue><ssdm name="position_z_0_addr_6"/></StgValue>
</operation>

<operation id="1066" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:637 %position_z_0_load_6 = load i6 %position_z_0_addr_6

]]></Node>
<StgValue><ssdm name="position_z_0_load_6"/></StgValue>
</operation>

<operation id="1067" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:642 %position_z_1_addr_6 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_11

]]></Node>
<StgValue><ssdm name="position_z_1_addr_6"/></StgValue>
</operation>

<operation id="1068" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:643 %position_z_1_load_6 = load i6 %position_z_1_addr_6

]]></Node>
<StgValue><ssdm name="position_z_1_load_6"/></StgValue>
</operation>

<operation id="1069" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:704 %NL_0_load_6 = load i10 %NL_0_addr_6

]]></Node>
<StgValue><ssdm name="NL_0_load_6"/></StgValue>
</operation>

<operation id="1070" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:705 %zext_ln33_44 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_44"/></StgValue>
</operation>

<operation id="1071" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:706 %lshr_ln33_12 = lshr i64 %NL_0_load_6, i64 %zext_ln33_44

]]></Node>
<StgValue><ssdm name="lshr_ln33_12"/></StgValue>
</operation>

<operation id="1072" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:707 %trunc_ln33_12 = trunc i64 %lshr_ln33_12

]]></Node>
<StgValue><ssdm name="trunc_ln33_12"/></StgValue>
</operation>

<operation id="1073" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:709 %NL_1_load_6 = load i10 %NL_1_addr_6

]]></Node>
<StgValue><ssdm name="NL_1_load_6"/></StgValue>
</operation>

<operation id="1074" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:710 %zext_ln33_45 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_45"/></StgValue>
</operation>

<operation id="1075" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:711 %lshr_ln33_13 = lshr i64 %NL_1_load_6, i64 %zext_ln33_45

]]></Node>
<StgValue><ssdm name="lshr_ln33_13"/></StgValue>
</operation>

<operation id="1076" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:712 %trunc_ln33_13 = trunc i64 %lshr_ln33_13

]]></Node>
<StgValue><ssdm name="trunc_ln33_13"/></StgValue>
</operation>

<operation id="1077" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.1.287:713 %jidx_6 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_12, i32 %trunc_ln33_13, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="jidx_6"/></StgValue>
</operation>

<operation id="1078" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="6" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:714 %trunc_ln22_6 = trunc i32 %jidx_6

]]></Node>
<StgValue><ssdm name="trunc_ln22_6"/></StgValue>
</operation>

<operation id="1079" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:715 %lshr_ln35_1 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_6, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln35_1"/></StgValue>
</operation>

<operation id="1080" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:716 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_6, i32 6

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1081" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:810 %or_ln33_6 = or i10 %shl_ln, i10 7

]]></Node>
<StgValue><ssdm name="or_ln33_6"/></StgValue>
</operation>

<operation id="1082" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:811 %zext_ln33_8 = zext i10 %or_ln33_6

]]></Node>
<StgValue><ssdm name="zext_ln33_8"/></StgValue>
</operation>

<operation id="1083" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:812 %NL_0_addr_7 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_8

]]></Node>
<StgValue><ssdm name="NL_0_addr_7"/></StgValue>
</operation>

<operation id="1084" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:813 %NL_0_load_7 = load i10 %NL_0_addr_7

]]></Node>
<StgValue><ssdm name="NL_0_load_7"/></StgValue>
</operation>

<operation id="1085" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:817 %NL_1_addr_7 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_8

]]></Node>
<StgValue><ssdm name="NL_1_addr_7"/></StgValue>
</operation>

<operation id="1086" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:818 %NL_1_load_7 = load i10 %NL_1_addr_7

]]></Node>
<StgValue><ssdm name="NL_1_load_7"/></StgValue>
</operation>

<operation id="1087" st_id="8" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:99 %delx_16 = dsub i64 %i_x_1, i64 %j_x_16

]]></Node>
<StgValue><ssdm name="delx_16"/></StgValue>
</operation>

<operation id="1088" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:100 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_16, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="1089" st_id="8" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:103 %dely_16 = dsub i64 %i_y_1, i64 %j_y_16

]]></Node>
<StgValue><ssdm name="dely_16"/></StgValue>
</operation>

<operation id="1090" st_id="8" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:107 %delz_16 = dsub i64 %i_z_1, i64 %j_z_16

]]></Node>
<StgValue><ssdm name="delz_16"/></StgValue>
</operation>

<operation id="1091" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:108 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_16, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="1092" st_id="8" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:208 %delx_17 = dsub i64 %i_x_1, i64 %j_x_17

]]></Node>
<StgValue><ssdm name="delx_17"/></StgValue>
</operation>

<operation id="1093" st_id="8" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:212 %dely_17 = dsub i64 %i_y_1, i64 %j_y_17

]]></Node>
<StgValue><ssdm name="dely_17"/></StgValue>
</operation>

<operation id="1094" st_id="8" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:216 %delz_17 = dsub i64 %i_z_1, i64 %j_z_17

]]></Node>
<StgValue><ssdm name="delz_17"/></StgValue>
</operation>

<operation id="1095" st_id="8" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:317 %delx_18 = dsub i64 %i_x_1, i64 %j_x_18

]]></Node>
<StgValue><ssdm name="delx_18"/></StgValue>
</operation>

<operation id="1096" st_id="8" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:321 %dely_18 = dsub i64 %i_y_1, i64 %j_y_18

]]></Node>
<StgValue><ssdm name="dely_18"/></StgValue>
</operation>

<operation id="1097" st_id="8" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:325 %delz_18 = dsub i64 %i_z_1, i64 %j_z_18

]]></Node>
<StgValue><ssdm name="delz_18"/></StgValue>
</operation>

<operation id="1098" st_id="8" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:426 %delx_19 = dsub i64 %i_x_1, i64 %j_x_19

]]></Node>
<StgValue><ssdm name="delx_19"/></StgValue>
</operation>

<operation id="1099" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:430 %dely_19 = dsub i64 %i_y_1, i64 %j_y_19

]]></Node>
<StgValue><ssdm name="dely_19"/></StgValue>
</operation>

<operation id="1100" st_id="8" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:434 %delz_19 = dsub i64 %i_z_1, i64 %j_z_19

]]></Node>
<StgValue><ssdm name="delz_19"/></StgValue>
</operation>

<operation id="1101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:493 %shl_ln35_19 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_23, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln35_19"/></StgValue>
</operation>

<operation id="1102" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:496 %position_x_0_load_22 = load i6 %position_x_0_addr_22

]]></Node>
<StgValue><ssdm name="position_x_0_load_22"/></StgValue>
</operation>

<operation id="1103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:497 %zext_ln35_72 = zext i7 %shl_ln35_19

]]></Node>
<StgValue><ssdm name="zext_ln35_72"/></StgValue>
</operation>

<operation id="1104" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:498 %lshr_ln35_70 = lshr i128 %position_x_0_load_22, i128 %zext_ln35_72

]]></Node>
<StgValue><ssdm name="lshr_ln35_70"/></StgValue>
</operation>

<operation id="1105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:499 %trunc_ln35_40 = trunc i128 %lshr_ln35_70

]]></Node>
<StgValue><ssdm name="trunc_ln35_40"/></StgValue>
</operation>

<operation id="1106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:500 %bitcast_ln35_40 = bitcast i64 %trunc_ln35_40

]]></Node>
<StgValue><ssdm name="bitcast_ln35_40"/></StgValue>
</operation>

<operation id="1107" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:502 %position_x_1_load_22 = load i6 %position_x_1_addr_22

]]></Node>
<StgValue><ssdm name="position_x_1_load_22"/></StgValue>
</operation>

<operation id="1108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:503 %zext_ln35_73 = zext i7 %shl_ln35_19

]]></Node>
<StgValue><ssdm name="zext_ln35_73"/></StgValue>
</operation>

<operation id="1109" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:504 %lshr_ln35_71 = lshr i128 %position_x_1_load_22, i128 %zext_ln35_73

]]></Node>
<StgValue><ssdm name="lshr_ln35_71"/></StgValue>
</operation>

<operation id="1110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:505 %trunc_ln35_41 = trunc i128 %lshr_ln35_71

]]></Node>
<StgValue><ssdm name="trunc_ln35_41"/></StgValue>
</operation>

<operation id="1111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:506 %bitcast_ln35_41 = bitcast i64 %trunc_ln35_41

]]></Node>
<StgValue><ssdm name="bitcast_ln35_41"/></StgValue>
</operation>

<operation id="1112" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:507 %j_x_20 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_40, i64 %bitcast_ln35_41, i25 %lshr_ln35_19

]]></Node>
<StgValue><ssdm name="j_x_20"/></StgValue>
</operation>

<operation id="1113" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:509 %position_y_0_load_22 = load i6 %position_y_0_addr_22

]]></Node>
<StgValue><ssdm name="position_y_0_load_22"/></StgValue>
</operation>

<operation id="1114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:510 %zext_ln36_40 = zext i7 %shl_ln35_19

]]></Node>
<StgValue><ssdm name="zext_ln36_40"/></StgValue>
</operation>

<operation id="1115" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:511 %lshr_ln36_40 = lshr i128 %position_y_0_load_22, i128 %zext_ln36_40

]]></Node>
<StgValue><ssdm name="lshr_ln36_40"/></StgValue>
</operation>

<operation id="1116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:512 %trunc_ln36_40 = trunc i128 %lshr_ln36_40

]]></Node>
<StgValue><ssdm name="trunc_ln36_40"/></StgValue>
</operation>

<operation id="1117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:513 %bitcast_ln36_40 = bitcast i64 %trunc_ln36_40

]]></Node>
<StgValue><ssdm name="bitcast_ln36_40"/></StgValue>
</operation>

<operation id="1118" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:515 %position_y_1_load_22 = load i6 %position_y_1_addr_22

]]></Node>
<StgValue><ssdm name="position_y_1_load_22"/></StgValue>
</operation>

<operation id="1119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:516 %zext_ln36_41 = zext i7 %shl_ln35_19

]]></Node>
<StgValue><ssdm name="zext_ln36_41"/></StgValue>
</operation>

<operation id="1120" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:517 %lshr_ln36_41 = lshr i128 %position_y_1_load_22, i128 %zext_ln36_41

]]></Node>
<StgValue><ssdm name="lshr_ln36_41"/></StgValue>
</operation>

<operation id="1121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:518 %trunc_ln36_41 = trunc i128 %lshr_ln36_41

]]></Node>
<StgValue><ssdm name="trunc_ln36_41"/></StgValue>
</operation>

<operation id="1122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:519 %bitcast_ln36_41 = bitcast i64 %trunc_ln36_41

]]></Node>
<StgValue><ssdm name="bitcast_ln36_41"/></StgValue>
</operation>

<operation id="1123" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:520 %j_y_20 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_40, i64 %bitcast_ln36_41, i25 %lshr_ln35_19

]]></Node>
<StgValue><ssdm name="j_y_20"/></StgValue>
</operation>

<operation id="1124" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:522 %position_z_0_load_22 = load i6 %position_z_0_addr_22

]]></Node>
<StgValue><ssdm name="position_z_0_load_22"/></StgValue>
</operation>

<operation id="1125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:523 %zext_ln37_40 = zext i7 %shl_ln35_19

]]></Node>
<StgValue><ssdm name="zext_ln37_40"/></StgValue>
</operation>

<operation id="1126" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:524 %lshr_ln37_40 = lshr i128 %position_z_0_load_22, i128 %zext_ln37_40

]]></Node>
<StgValue><ssdm name="lshr_ln37_40"/></StgValue>
</operation>

<operation id="1127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:525 %trunc_ln37_40 = trunc i128 %lshr_ln37_40

]]></Node>
<StgValue><ssdm name="trunc_ln37_40"/></StgValue>
</operation>

<operation id="1128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:526 %bitcast_ln37_40 = bitcast i64 %trunc_ln37_40

]]></Node>
<StgValue><ssdm name="bitcast_ln37_40"/></StgValue>
</operation>

<operation id="1129" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:528 %position_z_1_load_22 = load i6 %position_z_1_addr_22

]]></Node>
<StgValue><ssdm name="position_z_1_load_22"/></StgValue>
</operation>

<operation id="1130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:529 %zext_ln37_41 = zext i7 %shl_ln35_19

]]></Node>
<StgValue><ssdm name="zext_ln37_41"/></StgValue>
</operation>

<operation id="1131" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:530 %lshr_ln37_41 = lshr i128 %position_z_1_load_22, i128 %zext_ln37_41

]]></Node>
<StgValue><ssdm name="lshr_ln37_41"/></StgValue>
</operation>

<operation id="1132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:531 %trunc_ln37_41 = trunc i128 %lshr_ln37_41

]]></Node>
<StgValue><ssdm name="trunc_ln37_41"/></StgValue>
</operation>

<operation id="1133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:532 %bitcast_ln37_41 = bitcast i64 %trunc_ln37_41

]]></Node>
<StgValue><ssdm name="bitcast_ln37_41"/></StgValue>
</operation>

<operation id="1134" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:533 %j_z_20 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_40, i64 %bitcast_ln37_41, i25 %lshr_ln35_19

]]></Node>
<StgValue><ssdm name="j_z_20"/></StgValue>
</operation>

<operation id="1135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:603 %zext_ln35_43 = zext i6 %trunc_ln22_21

]]></Node>
<StgValue><ssdm name="zext_ln35_43"/></StgValue>
</operation>

<operation id="1136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:604 %position_x_0_addr_23 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_43

]]></Node>
<StgValue><ssdm name="position_x_0_addr_23"/></StgValue>
</operation>

<operation id="1137" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:605 %position_x_0_load_23 = load i6 %position_x_0_addr_23

]]></Node>
<StgValue><ssdm name="position_x_0_load_23"/></StgValue>
</operation>

<operation id="1138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:610 %position_x_1_addr_23 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_43

]]></Node>
<StgValue><ssdm name="position_x_1_addr_23"/></StgValue>
</operation>

<operation id="1139" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:611 %position_x_1_load_23 = load i6 %position_x_1_addr_23

]]></Node>
<StgValue><ssdm name="position_x_1_load_23"/></StgValue>
</operation>

<operation id="1140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:617 %position_y_0_addr_23 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_43

]]></Node>
<StgValue><ssdm name="position_y_0_addr_23"/></StgValue>
</operation>

<operation id="1141" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:618 %position_y_0_load_23 = load i6 %position_y_0_addr_23

]]></Node>
<StgValue><ssdm name="position_y_0_load_23"/></StgValue>
</operation>

<operation id="1142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:623 %position_y_1_addr_23 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_43

]]></Node>
<StgValue><ssdm name="position_y_1_addr_23"/></StgValue>
</operation>

<operation id="1143" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:624 %position_y_1_load_23 = load i6 %position_y_1_addr_23

]]></Node>
<StgValue><ssdm name="position_y_1_load_23"/></StgValue>
</operation>

<operation id="1144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:630 %position_z_0_addr_23 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_43

]]></Node>
<StgValue><ssdm name="position_z_0_addr_23"/></StgValue>
</operation>

<operation id="1145" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:631 %position_z_0_load_23 = load i6 %position_z_0_addr_23

]]></Node>
<StgValue><ssdm name="position_z_0_load_23"/></StgValue>
</operation>

<operation id="1146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:636 %position_z_1_addr_23 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_43

]]></Node>
<StgValue><ssdm name="position_z_1_addr_23"/></StgValue>
</operation>

<operation id="1147" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:637 %position_z_1_load_23 = load i6 %position_z_1_addr_23

]]></Node>
<StgValue><ssdm name="position_z_1_load_23"/></StgValue>
</operation>

<operation id="1148" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:698 %NL_0_load_22 = load i10 %NL_0_addr_22

]]></Node>
<StgValue><ssdm name="NL_0_load_22"/></StgValue>
</operation>

<operation id="1149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:699 %zext_ln33_76 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_76"/></StgValue>
</operation>

<operation id="1150" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:700 %lshr_ln33_44 = lshr i64 %NL_0_load_22, i64 %zext_ln33_76

]]></Node>
<StgValue><ssdm name="lshr_ln33_44"/></StgValue>
</operation>

<operation id="1151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:701 %trunc_ln33_44 = trunc i64 %lshr_ln33_44

]]></Node>
<StgValue><ssdm name="trunc_ln33_44"/></StgValue>
</operation>

<operation id="1152" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:703 %NL_1_load_22 = load i10 %NL_1_addr_22

]]></Node>
<StgValue><ssdm name="NL_1_load_22"/></StgValue>
</operation>

<operation id="1153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:704 %zext_ln33_77 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_77"/></StgValue>
</operation>

<operation id="1154" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:705 %lshr_ln33_45 = lshr i64 %NL_1_load_22, i64 %zext_ln33_77

]]></Node>
<StgValue><ssdm name="lshr_ln33_45"/></StgValue>
</operation>

<operation id="1155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:706 %trunc_ln33_45 = trunc i64 %lshr_ln33_45

]]></Node>
<StgValue><ssdm name="trunc_ln33_45"/></StgValue>
</operation>

<operation id="1156" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:707 %jidx_22 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_44, i32 %trunc_ln33_45, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="jidx_22"/></StgValue>
</operation>

<operation id="1157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="6" op_0_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:708 %trunc_ln22_22 = trunc i32 %jidx_22

]]></Node>
<StgValue><ssdm name="trunc_ln22_22"/></StgValue>
</operation>

<operation id="1158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:709 %lshr_ln35_21 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_22, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln35_21"/></StgValue>
</operation>

<operation id="1159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:710 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_22, i32 6

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2717" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:804 %or_ln33_21 = or i10 %shl_ln33_1, i10 7

]]></Node>
<StgValue><ssdm name="or_ln33_21"/></StgValue>
</operation>

<operation id="1161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2718" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:805 %zext_ln33_24 = zext i10 %or_ln33_21

]]></Node>
<StgValue><ssdm name="zext_ln33_24"/></StgValue>
</operation>

<operation id="1162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2719" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:806 %NL_0_addr_23 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_24

]]></Node>
<StgValue><ssdm name="NL_0_addr_23"/></StgValue>
</operation>

<operation id="1163" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:807 %NL_0_load_23 = load i10 %NL_0_addr_23

]]></Node>
<StgValue><ssdm name="NL_0_load_23"/></StgValue>
</operation>

<operation id="1164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2724" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:811 %NL_1_addr_23 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_24

]]></Node>
<StgValue><ssdm name="NL_1_addr_23"/></StgValue>
</operation>

<operation id="1165" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2725" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:812 %NL_1_load_23 = load i10 %NL_1_addr_23

]]></Node>
<StgValue><ssdm name="NL_1_load_23"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="1166" st_id="9" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:109 %dely = dsub i64 %i_y, i64 %j_y

]]></Node>
<StgValue><ssdm name="dely"/></StgValue>
</operation>

<operation id="1167" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:110 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely, i64 509, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="1168" st_id="9" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:117 %mul = dmul i64 %delx, i64 %delx

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="1169" st_id="9" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:122 %mul2 = dmul i64 %delz, i64 %delz

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="1170" st_id="9" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:214 %delx_1 = dsub i64 %i_x, i64 %j_x_1

]]></Node>
<StgValue><ssdm name="delx_1"/></StgValue>
</operation>

<operation id="1171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:215 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_1, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="1172" st_id="9" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:218 %dely_1 = dsub i64 %i_y, i64 %j_y_1

]]></Node>
<StgValue><ssdm name="dely_1"/></StgValue>
</operation>

<operation id="1173" st_id="9" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:222 %delz_1 = dsub i64 %i_z, i64 %j_z_1

]]></Node>
<StgValue><ssdm name="delz_1"/></StgValue>
</operation>

<operation id="1174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:223 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_1, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="1175" st_id="9" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:323 %delx_2 = dsub i64 %i_x, i64 %j_x_2

]]></Node>
<StgValue><ssdm name="delx_2"/></StgValue>
</operation>

<operation id="1176" st_id="9" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:327 %dely_2 = dsub i64 %i_y, i64 %j_y_2

]]></Node>
<StgValue><ssdm name="dely_2"/></StgValue>
</operation>

<operation id="1177" st_id="9" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:331 %delz_2 = dsub i64 %i_z, i64 %j_z_2

]]></Node>
<StgValue><ssdm name="delz_2"/></StgValue>
</operation>

<operation id="1178" st_id="9" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:432 %delx_3 = dsub i64 %i_x, i64 %j_x_3

]]></Node>
<StgValue><ssdm name="delx_3"/></StgValue>
</operation>

<operation id="1179" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:436 %dely_3 = dsub i64 %i_y, i64 %j_y_3

]]></Node>
<StgValue><ssdm name="dely_3"/></StgValue>
</operation>

<operation id="1180" st_id="9" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:440 %delz_3 = dsub i64 %i_z, i64 %j_z_3

]]></Node>
<StgValue><ssdm name="delz_3"/></StgValue>
</operation>

<operation id="1181" st_id="9" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:541 %delx_4 = dsub i64 %i_x, i64 %j_x_4

]]></Node>
<StgValue><ssdm name="delx_4"/></StgValue>
</operation>

<operation id="1182" st_id="9" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:545 %dely_4 = dsub i64 %i_y, i64 %j_y_4

]]></Node>
<StgValue><ssdm name="dely_4"/></StgValue>
</operation>

<operation id="1183" st_id="9" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:549 %delz_4 = dsub i64 %i_z, i64 %j_z_4

]]></Node>
<StgValue><ssdm name="delz_4"/></StgValue>
</operation>

<operation id="1184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:608 %shl_ln35_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_8, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln35_5"/></StgValue>
</operation>

<operation id="1185" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:611 %position_x_0_load_6 = load i6 %position_x_0_addr_6

]]></Node>
<StgValue><ssdm name="position_x_0_load_6"/></StgValue>
</operation>

<operation id="1186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:612 %zext_ln35_20 = zext i7 %shl_ln35_5

]]></Node>
<StgValue><ssdm name="zext_ln35_20"/></StgValue>
</operation>

<operation id="1187" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:613 %lshr_ln35_40 = lshr i128 %position_x_0_load_6, i128 %zext_ln35_20

]]></Node>
<StgValue><ssdm name="lshr_ln35_40"/></StgValue>
</operation>

<operation id="1188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:614 %trunc_ln35_10 = trunc i128 %lshr_ln35_40

]]></Node>
<StgValue><ssdm name="trunc_ln35_10"/></StgValue>
</operation>

<operation id="1189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:615 %bitcast_ln35_10 = bitcast i64 %trunc_ln35_10

]]></Node>
<StgValue><ssdm name="bitcast_ln35_10"/></StgValue>
</operation>

<operation id="1190" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:617 %position_x_1_load_6 = load i6 %position_x_1_addr_6

]]></Node>
<StgValue><ssdm name="position_x_1_load_6"/></StgValue>
</operation>

<operation id="1191" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:618 %zext_ln35_22 = zext i7 %shl_ln35_5

]]></Node>
<StgValue><ssdm name="zext_ln35_22"/></StgValue>
</operation>

<operation id="1192" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:619 %lshr_ln35_41 = lshr i128 %position_x_1_load_6, i128 %zext_ln35_22

]]></Node>
<StgValue><ssdm name="lshr_ln35_41"/></StgValue>
</operation>

<operation id="1193" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:620 %trunc_ln35_11 = trunc i128 %lshr_ln35_41

]]></Node>
<StgValue><ssdm name="trunc_ln35_11"/></StgValue>
</operation>

<operation id="1194" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:621 %bitcast_ln35_11 = bitcast i64 %trunc_ln35_11

]]></Node>
<StgValue><ssdm name="bitcast_ln35_11"/></StgValue>
</operation>

<operation id="1195" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:622 %j_x_5 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_10, i64 %bitcast_ln35_11, i25 %lshr_ln35_s

]]></Node>
<StgValue><ssdm name="j_x_5"/></StgValue>
</operation>

<operation id="1196" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:624 %position_y_0_load_6 = load i6 %position_y_0_addr_6

]]></Node>
<StgValue><ssdm name="position_y_0_load_6"/></StgValue>
</operation>

<operation id="1197" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:625 %zext_ln36_10 = zext i7 %shl_ln35_5

]]></Node>
<StgValue><ssdm name="zext_ln36_10"/></StgValue>
</operation>

<operation id="1198" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:626 %lshr_ln36_10 = lshr i128 %position_y_0_load_6, i128 %zext_ln36_10

]]></Node>
<StgValue><ssdm name="lshr_ln36_10"/></StgValue>
</operation>

<operation id="1199" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:627 %trunc_ln36_10 = trunc i128 %lshr_ln36_10

]]></Node>
<StgValue><ssdm name="trunc_ln36_10"/></StgValue>
</operation>

<operation id="1200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:628 %bitcast_ln36_10 = bitcast i64 %trunc_ln36_10

]]></Node>
<StgValue><ssdm name="bitcast_ln36_10"/></StgValue>
</operation>

<operation id="1201" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:630 %position_y_1_load_6 = load i6 %position_y_1_addr_6

]]></Node>
<StgValue><ssdm name="position_y_1_load_6"/></StgValue>
</operation>

<operation id="1202" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:631 %zext_ln36_11 = zext i7 %shl_ln35_5

]]></Node>
<StgValue><ssdm name="zext_ln36_11"/></StgValue>
</operation>

<operation id="1203" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:632 %lshr_ln36_11 = lshr i128 %position_y_1_load_6, i128 %zext_ln36_11

]]></Node>
<StgValue><ssdm name="lshr_ln36_11"/></StgValue>
</operation>

<operation id="1204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:633 %trunc_ln36_11 = trunc i128 %lshr_ln36_11

]]></Node>
<StgValue><ssdm name="trunc_ln36_11"/></StgValue>
</operation>

<operation id="1205" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:634 %bitcast_ln36_11 = bitcast i64 %trunc_ln36_11

]]></Node>
<StgValue><ssdm name="bitcast_ln36_11"/></StgValue>
</operation>

<operation id="1206" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:635 %j_y_5 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_10, i64 %bitcast_ln36_11, i25 %lshr_ln35_s

]]></Node>
<StgValue><ssdm name="j_y_5"/></StgValue>
</operation>

<operation id="1207" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:637 %position_z_0_load_6 = load i6 %position_z_0_addr_6

]]></Node>
<StgValue><ssdm name="position_z_0_load_6"/></StgValue>
</operation>

<operation id="1208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:638 %zext_ln37_10 = zext i7 %shl_ln35_5

]]></Node>
<StgValue><ssdm name="zext_ln37_10"/></StgValue>
</operation>

<operation id="1209" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:639 %lshr_ln37_10 = lshr i128 %position_z_0_load_6, i128 %zext_ln37_10

]]></Node>
<StgValue><ssdm name="lshr_ln37_10"/></StgValue>
</operation>

<operation id="1210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:640 %trunc_ln37_10 = trunc i128 %lshr_ln37_10

]]></Node>
<StgValue><ssdm name="trunc_ln37_10"/></StgValue>
</operation>

<operation id="1211" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:641 %bitcast_ln37_10 = bitcast i64 %trunc_ln37_10

]]></Node>
<StgValue><ssdm name="bitcast_ln37_10"/></StgValue>
</operation>

<operation id="1212" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:643 %position_z_1_load_6 = load i6 %position_z_1_addr_6

]]></Node>
<StgValue><ssdm name="position_z_1_load_6"/></StgValue>
</operation>

<operation id="1213" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:644 %zext_ln37_11 = zext i7 %shl_ln35_5

]]></Node>
<StgValue><ssdm name="zext_ln37_11"/></StgValue>
</operation>

<operation id="1214" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:645 %lshr_ln37_11 = lshr i128 %position_z_1_load_6, i128 %zext_ln37_11

]]></Node>
<StgValue><ssdm name="lshr_ln37_11"/></StgValue>
</operation>

<operation id="1215" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:646 %trunc_ln37_11 = trunc i128 %lshr_ln37_11

]]></Node>
<StgValue><ssdm name="trunc_ln37_11"/></StgValue>
</operation>

<operation id="1216" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:647 %bitcast_ln37_11 = bitcast i64 %trunc_ln37_11

]]></Node>
<StgValue><ssdm name="bitcast_ln37_11"/></StgValue>
</operation>

<operation id="1217" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:648 %j_z_5 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_10, i64 %bitcast_ln37_11, i25 %lshr_ln35_s

]]></Node>
<StgValue><ssdm name="j_z_5"/></StgValue>
</operation>

<operation id="1218" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:718 %zext_ln35_13 = zext i6 %trunc_ln22_6

]]></Node>
<StgValue><ssdm name="zext_ln35_13"/></StgValue>
</operation>

<operation id="1219" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:719 %position_x_0_addr_7 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_13

]]></Node>
<StgValue><ssdm name="position_x_0_addr_7"/></StgValue>
</operation>

<operation id="1220" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:720 %position_x_0_load_7 = load i6 %position_x_0_addr_7

]]></Node>
<StgValue><ssdm name="position_x_0_load_7"/></StgValue>
</operation>

<operation id="1221" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:725 %position_x_1_addr_7 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_13

]]></Node>
<StgValue><ssdm name="position_x_1_addr_7"/></StgValue>
</operation>

<operation id="1222" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:726 %position_x_1_load_7 = load i6 %position_x_1_addr_7

]]></Node>
<StgValue><ssdm name="position_x_1_load_7"/></StgValue>
</operation>

<operation id="1223" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:732 %position_y_0_addr_7 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_13

]]></Node>
<StgValue><ssdm name="position_y_0_addr_7"/></StgValue>
</operation>

<operation id="1224" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:733 %position_y_0_load_7 = load i6 %position_y_0_addr_7

]]></Node>
<StgValue><ssdm name="position_y_0_load_7"/></StgValue>
</operation>

<operation id="1225" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:738 %position_y_1_addr_7 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_13

]]></Node>
<StgValue><ssdm name="position_y_1_addr_7"/></StgValue>
</operation>

<operation id="1226" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:739 %position_y_1_load_7 = load i6 %position_y_1_addr_7

]]></Node>
<StgValue><ssdm name="position_y_1_load_7"/></StgValue>
</operation>

<operation id="1227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:745 %position_z_0_addr_7 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_13

]]></Node>
<StgValue><ssdm name="position_z_0_addr_7"/></StgValue>
</operation>

<operation id="1228" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:746 %position_z_0_load_7 = load i6 %position_z_0_addr_7

]]></Node>
<StgValue><ssdm name="position_z_0_load_7"/></StgValue>
</operation>

<operation id="1229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:751 %position_z_1_addr_7 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_13

]]></Node>
<StgValue><ssdm name="position_z_1_addr_7"/></StgValue>
</operation>

<operation id="1230" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:752 %position_z_1_load_7 = load i6 %position_z_1_addr_7

]]></Node>
<StgValue><ssdm name="position_z_1_load_7"/></StgValue>
</operation>

<operation id="1231" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:813 %NL_0_load_7 = load i10 %NL_0_addr_7

]]></Node>
<StgValue><ssdm name="NL_0_load_7"/></StgValue>
</operation>

<operation id="1232" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:814 %zext_ln33_46 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_46"/></StgValue>
</operation>

<operation id="1233" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:815 %lshr_ln33_14 = lshr i64 %NL_0_load_7, i64 %zext_ln33_46

]]></Node>
<StgValue><ssdm name="lshr_ln33_14"/></StgValue>
</operation>

<operation id="1234" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:816 %trunc_ln33_14 = trunc i64 %lshr_ln33_14

]]></Node>
<StgValue><ssdm name="trunc_ln33_14"/></StgValue>
</operation>

<operation id="1235" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:818 %NL_1_load_7 = load i10 %NL_1_addr_7

]]></Node>
<StgValue><ssdm name="NL_1_load_7"/></StgValue>
</operation>

<operation id="1236" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:819 %zext_ln33_47 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_47"/></StgValue>
</operation>

<operation id="1237" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:820 %lshr_ln33_15 = lshr i64 %NL_1_load_7, i64 %zext_ln33_47

]]></Node>
<StgValue><ssdm name="lshr_ln33_15"/></StgValue>
</operation>

<operation id="1238" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:821 %trunc_ln33_15 = trunc i64 %lshr_ln33_15

]]></Node>
<StgValue><ssdm name="trunc_ln33_15"/></StgValue>
</operation>

<operation id="1239" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.1.287:822 %jidx_7 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_14, i32 %trunc_ln33_15, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="jidx_7"/></StgValue>
</operation>

<operation id="1240" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="6" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:823 %trunc_ln22_7 = trunc i32 %jidx_7

]]></Node>
<StgValue><ssdm name="trunc_ln22_7"/></StgValue>
</operation>

<operation id="1241" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:824 %lshr_ln35_3 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_7, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln35_3"/></StgValue>
</operation>

<operation id="1242" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:825 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_7, i32 6

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1243" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:919 %or_ln33_7 = or i10 %shl_ln, i10 8

]]></Node>
<StgValue><ssdm name="or_ln33_7"/></StgValue>
</operation>

<operation id="1244" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:920 %zext_ln33_9 = zext i10 %or_ln33_7

]]></Node>
<StgValue><ssdm name="zext_ln33_9"/></StgValue>
</operation>

<operation id="1245" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:921 %NL_0_addr_8 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_9

]]></Node>
<StgValue><ssdm name="NL_0_addr_8"/></StgValue>
</operation>

<operation id="1246" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:922 %NL_0_load_8 = load i10 %NL_0_addr_8

]]></Node>
<StgValue><ssdm name="NL_0_load_8"/></StgValue>
</operation>

<operation id="1247" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:926 %NL_1_addr_8 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_9

]]></Node>
<StgValue><ssdm name="NL_1_addr_8"/></StgValue>
</operation>

<operation id="1248" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:927 %NL_1_load_8 = load i10 %NL_1_addr_8

]]></Node>
<StgValue><ssdm name="NL_1_load_8"/></StgValue>
</operation>

<operation id="1249" st_id="9" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:103 %dely_16 = dsub i64 %i_y_1, i64 %j_y_16

]]></Node>
<StgValue><ssdm name="dely_16"/></StgValue>
</operation>

<operation id="1250" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:104 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_16, i64 509, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="1251" st_id="9" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:111 %mul18_1 = dmul i64 %delx_16, i64 %delx_16

]]></Node>
<StgValue><ssdm name="mul18_1"/></StgValue>
</operation>

<operation id="1252" st_id="9" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:116 %mul21_1 = dmul i64 %delz_16, i64 %delz_16

]]></Node>
<StgValue><ssdm name="mul21_1"/></StgValue>
</operation>

<operation id="1253" st_id="9" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:208 %delx_17 = dsub i64 %i_x_1, i64 %j_x_17

]]></Node>
<StgValue><ssdm name="delx_17"/></StgValue>
</operation>

<operation id="1254" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:209 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_17, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="1255" st_id="9" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:212 %dely_17 = dsub i64 %i_y_1, i64 %j_y_17

]]></Node>
<StgValue><ssdm name="dely_17"/></StgValue>
</operation>

<operation id="1256" st_id="9" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:216 %delz_17 = dsub i64 %i_z_1, i64 %j_z_17

]]></Node>
<StgValue><ssdm name="delz_17"/></StgValue>
</operation>

<operation id="1257" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:217 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_17, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="1258" st_id="9" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:317 %delx_18 = dsub i64 %i_x_1, i64 %j_x_18

]]></Node>
<StgValue><ssdm name="delx_18"/></StgValue>
</operation>

<operation id="1259" st_id="9" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:321 %dely_18 = dsub i64 %i_y_1, i64 %j_y_18

]]></Node>
<StgValue><ssdm name="dely_18"/></StgValue>
</operation>

<operation id="1260" st_id="9" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:325 %delz_18 = dsub i64 %i_z_1, i64 %j_z_18

]]></Node>
<StgValue><ssdm name="delz_18"/></StgValue>
</operation>

<operation id="1261" st_id="9" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:426 %delx_19 = dsub i64 %i_x_1, i64 %j_x_19

]]></Node>
<StgValue><ssdm name="delx_19"/></StgValue>
</operation>

<operation id="1262" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:430 %dely_19 = dsub i64 %i_y_1, i64 %j_y_19

]]></Node>
<StgValue><ssdm name="dely_19"/></StgValue>
</operation>

<operation id="1263" st_id="9" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:434 %delz_19 = dsub i64 %i_z_1, i64 %j_z_19

]]></Node>
<StgValue><ssdm name="delz_19"/></StgValue>
</operation>

<operation id="1264" st_id="9" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:535 %delx_20 = dsub i64 %i_x_1, i64 %j_x_20

]]></Node>
<StgValue><ssdm name="delx_20"/></StgValue>
</operation>

<operation id="1265" st_id="9" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:539 %dely_20 = dsub i64 %i_y_1, i64 %j_y_20

]]></Node>
<StgValue><ssdm name="dely_20"/></StgValue>
</operation>

<operation id="1266" st_id="9" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:543 %delz_20 = dsub i64 %i_z_1, i64 %j_z_20

]]></Node>
<StgValue><ssdm name="delz_20"/></StgValue>
</operation>

<operation id="1267" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:602 %shl_ln35_20 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_24, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln35_20"/></StgValue>
</operation>

<operation id="1268" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:605 %position_x_0_load_23 = load i6 %position_x_0_addr_23

]]></Node>
<StgValue><ssdm name="position_x_0_load_23"/></StgValue>
</operation>

<operation id="1269" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:606 %zext_ln35_74 = zext i7 %shl_ln35_20

]]></Node>
<StgValue><ssdm name="zext_ln35_74"/></StgValue>
</operation>

<operation id="1270" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:607 %lshr_ln35_72 = lshr i128 %position_x_0_load_23, i128 %zext_ln35_74

]]></Node>
<StgValue><ssdm name="lshr_ln35_72"/></StgValue>
</operation>

<operation id="1271" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:608 %trunc_ln35_42 = trunc i128 %lshr_ln35_72

]]></Node>
<StgValue><ssdm name="trunc_ln35_42"/></StgValue>
</operation>

<operation id="1272" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:609 %bitcast_ln35_42 = bitcast i64 %trunc_ln35_42

]]></Node>
<StgValue><ssdm name="bitcast_ln35_42"/></StgValue>
</operation>

<operation id="1273" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:611 %position_x_1_load_23 = load i6 %position_x_1_addr_23

]]></Node>
<StgValue><ssdm name="position_x_1_load_23"/></StgValue>
</operation>

<operation id="1274" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:612 %zext_ln35_75 = zext i7 %shl_ln35_20

]]></Node>
<StgValue><ssdm name="zext_ln35_75"/></StgValue>
</operation>

<operation id="1275" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:613 %lshr_ln35_73 = lshr i128 %position_x_1_load_23, i128 %zext_ln35_75

]]></Node>
<StgValue><ssdm name="lshr_ln35_73"/></StgValue>
</operation>

<operation id="1276" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:614 %trunc_ln35_43 = trunc i128 %lshr_ln35_73

]]></Node>
<StgValue><ssdm name="trunc_ln35_43"/></StgValue>
</operation>

<operation id="1277" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:615 %bitcast_ln35_43 = bitcast i64 %trunc_ln35_43

]]></Node>
<StgValue><ssdm name="bitcast_ln35_43"/></StgValue>
</operation>

<operation id="1278" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:616 %j_x_21 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_42, i64 %bitcast_ln35_43, i25 %lshr_ln35_20

]]></Node>
<StgValue><ssdm name="j_x_21"/></StgValue>
</operation>

<operation id="1279" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:618 %position_y_0_load_23 = load i6 %position_y_0_addr_23

]]></Node>
<StgValue><ssdm name="position_y_0_load_23"/></StgValue>
</operation>

<operation id="1280" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:619 %zext_ln36_42 = zext i7 %shl_ln35_20

]]></Node>
<StgValue><ssdm name="zext_ln36_42"/></StgValue>
</operation>

<operation id="1281" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:620 %lshr_ln36_42 = lshr i128 %position_y_0_load_23, i128 %zext_ln36_42

]]></Node>
<StgValue><ssdm name="lshr_ln36_42"/></StgValue>
</operation>

<operation id="1282" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:621 %trunc_ln36_42 = trunc i128 %lshr_ln36_42

]]></Node>
<StgValue><ssdm name="trunc_ln36_42"/></StgValue>
</operation>

<operation id="1283" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:622 %bitcast_ln36_42 = bitcast i64 %trunc_ln36_42

]]></Node>
<StgValue><ssdm name="bitcast_ln36_42"/></StgValue>
</operation>

<operation id="1284" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:624 %position_y_1_load_23 = load i6 %position_y_1_addr_23

]]></Node>
<StgValue><ssdm name="position_y_1_load_23"/></StgValue>
</operation>

<operation id="1285" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:625 %zext_ln36_43 = zext i7 %shl_ln35_20

]]></Node>
<StgValue><ssdm name="zext_ln36_43"/></StgValue>
</operation>

<operation id="1286" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:626 %lshr_ln36_43 = lshr i128 %position_y_1_load_23, i128 %zext_ln36_43

]]></Node>
<StgValue><ssdm name="lshr_ln36_43"/></StgValue>
</operation>

<operation id="1287" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:627 %trunc_ln36_43 = trunc i128 %lshr_ln36_43

]]></Node>
<StgValue><ssdm name="trunc_ln36_43"/></StgValue>
</operation>

<operation id="1288" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:628 %bitcast_ln36_43 = bitcast i64 %trunc_ln36_43

]]></Node>
<StgValue><ssdm name="bitcast_ln36_43"/></StgValue>
</operation>

<operation id="1289" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:629 %j_y_21 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_42, i64 %bitcast_ln36_43, i25 %lshr_ln35_20

]]></Node>
<StgValue><ssdm name="j_y_21"/></StgValue>
</operation>

<operation id="1290" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:631 %position_z_0_load_23 = load i6 %position_z_0_addr_23

]]></Node>
<StgValue><ssdm name="position_z_0_load_23"/></StgValue>
</operation>

<operation id="1291" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:632 %zext_ln37_42 = zext i7 %shl_ln35_20

]]></Node>
<StgValue><ssdm name="zext_ln37_42"/></StgValue>
</operation>

<operation id="1292" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:633 %lshr_ln37_42 = lshr i128 %position_z_0_load_23, i128 %zext_ln37_42

]]></Node>
<StgValue><ssdm name="lshr_ln37_42"/></StgValue>
</operation>

<operation id="1293" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:634 %trunc_ln37_42 = trunc i128 %lshr_ln37_42

]]></Node>
<StgValue><ssdm name="trunc_ln37_42"/></StgValue>
</operation>

<operation id="1294" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:635 %bitcast_ln37_42 = bitcast i64 %trunc_ln37_42

]]></Node>
<StgValue><ssdm name="bitcast_ln37_42"/></StgValue>
</operation>

<operation id="1295" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:637 %position_z_1_load_23 = load i6 %position_z_1_addr_23

]]></Node>
<StgValue><ssdm name="position_z_1_load_23"/></StgValue>
</operation>

<operation id="1296" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:638 %zext_ln37_43 = zext i7 %shl_ln35_20

]]></Node>
<StgValue><ssdm name="zext_ln37_43"/></StgValue>
</operation>

<operation id="1297" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:639 %lshr_ln37_43 = lshr i128 %position_z_1_load_23, i128 %zext_ln37_43

]]></Node>
<StgValue><ssdm name="lshr_ln37_43"/></StgValue>
</operation>

<operation id="1298" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:640 %trunc_ln37_43 = trunc i128 %lshr_ln37_43

]]></Node>
<StgValue><ssdm name="trunc_ln37_43"/></StgValue>
</operation>

<operation id="1299" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:641 %bitcast_ln37_43 = bitcast i64 %trunc_ln37_43

]]></Node>
<StgValue><ssdm name="bitcast_ln37_43"/></StgValue>
</operation>

<operation id="1300" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:642 %j_z_21 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_42, i64 %bitcast_ln37_43, i25 %lshr_ln35_20

]]></Node>
<StgValue><ssdm name="j_z_21"/></StgValue>
</operation>

<operation id="1301" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:712 %zext_ln35_45 = zext i6 %trunc_ln22_22

]]></Node>
<StgValue><ssdm name="zext_ln35_45"/></StgValue>
</operation>

<operation id="1302" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:713 %position_x_0_addr_24 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_45

]]></Node>
<StgValue><ssdm name="position_x_0_addr_24"/></StgValue>
</operation>

<operation id="1303" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2627" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:714 %position_x_0_load_24 = load i6 %position_x_0_addr_24

]]></Node>
<StgValue><ssdm name="position_x_0_load_24"/></StgValue>
</operation>

<operation id="1304" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:719 %position_x_1_addr_24 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_45

]]></Node>
<StgValue><ssdm name="position_x_1_addr_24"/></StgValue>
</operation>

<operation id="1305" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:720 %position_x_1_load_24 = load i6 %position_x_1_addr_24

]]></Node>
<StgValue><ssdm name="position_x_1_load_24"/></StgValue>
</operation>

<operation id="1306" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:726 %position_y_0_addr_24 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_45

]]></Node>
<StgValue><ssdm name="position_y_0_addr_24"/></StgValue>
</operation>

<operation id="1307" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:727 %position_y_0_load_24 = load i6 %position_y_0_addr_24

]]></Node>
<StgValue><ssdm name="position_y_0_load_24"/></StgValue>
</operation>

<operation id="1308" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2645" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:732 %position_y_1_addr_24 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_45

]]></Node>
<StgValue><ssdm name="position_y_1_addr_24"/></StgValue>
</operation>

<operation id="1309" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:733 %position_y_1_load_24 = load i6 %position_y_1_addr_24

]]></Node>
<StgValue><ssdm name="position_y_1_load_24"/></StgValue>
</operation>

<operation id="1310" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:739 %position_z_0_addr_24 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_45

]]></Node>
<StgValue><ssdm name="position_z_0_addr_24"/></StgValue>
</operation>

<operation id="1311" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:740 %position_z_0_load_24 = load i6 %position_z_0_addr_24

]]></Node>
<StgValue><ssdm name="position_z_0_load_24"/></StgValue>
</operation>

<operation id="1312" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:745 %position_z_1_addr_24 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_45

]]></Node>
<StgValue><ssdm name="position_z_1_addr_24"/></StgValue>
</operation>

<operation id="1313" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2659" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:746 %position_z_1_load_24 = load i6 %position_z_1_addr_24

]]></Node>
<StgValue><ssdm name="position_z_1_load_24"/></StgValue>
</operation>

<operation id="1314" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:807 %NL_0_load_23 = load i10 %NL_0_addr_23

]]></Node>
<StgValue><ssdm name="NL_0_load_23"/></StgValue>
</operation>

<operation id="1315" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2721" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:808 %zext_ln33_78 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_78"/></StgValue>
</operation>

<operation id="1316" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2722" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:809 %lshr_ln33_46 = lshr i64 %NL_0_load_23, i64 %zext_ln33_78

]]></Node>
<StgValue><ssdm name="lshr_ln33_46"/></StgValue>
</operation>

<operation id="1317" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:810 %trunc_ln33_46 = trunc i64 %lshr_ln33_46

]]></Node>
<StgValue><ssdm name="trunc_ln33_46"/></StgValue>
</operation>

<operation id="1318" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2725" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:812 %NL_1_load_23 = load i10 %NL_1_addr_23

]]></Node>
<StgValue><ssdm name="NL_1_load_23"/></StgValue>
</operation>

<operation id="1319" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2726" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:813 %zext_ln33_79 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_79"/></StgValue>
</operation>

<operation id="1320" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2727" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:814 %lshr_ln33_47 = lshr i64 %NL_1_load_23, i64 %zext_ln33_79

]]></Node>
<StgValue><ssdm name="lshr_ln33_47"/></StgValue>
</operation>

<operation id="1321" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2728" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:815 %trunc_ln33_47 = trunc i64 %lshr_ln33_47

]]></Node>
<StgValue><ssdm name="trunc_ln33_47"/></StgValue>
</operation>

<operation id="1322" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:816 %jidx_23 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_46, i32 %trunc_ln33_47, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="jidx_23"/></StgValue>
</operation>

<operation id="1323" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2730" bw="6" op_0_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:817 %trunc_ln22_23 = trunc i32 %jidx_23

]]></Node>
<StgValue><ssdm name="trunc_ln22_23"/></StgValue>
</operation>

<operation id="1324" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:818 %lshr_ln35_22 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_23, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln35_22"/></StgValue>
</operation>

<operation id="1325" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2732" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:819 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_23, i32 6

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1326" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2826" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:913 %or_ln33_22 = or i10 %shl_ln33_1, i10 8

]]></Node>
<StgValue><ssdm name="or_ln33_22"/></StgValue>
</operation>

<operation id="1327" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2827" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:914 %zext_ln33_25 = zext i10 %or_ln33_22

]]></Node>
<StgValue><ssdm name="zext_ln33_25"/></StgValue>
</operation>

<operation id="1328" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2828" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:915 %NL_0_addr_24 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_25

]]></Node>
<StgValue><ssdm name="NL_0_addr_24"/></StgValue>
</operation>

<operation id="1329" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2829" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:916 %NL_0_load_24 = load i10 %NL_0_addr_24

]]></Node>
<StgValue><ssdm name="NL_0_load_24"/></StgValue>
</operation>

<operation id="1330" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2833" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:920 %NL_1_addr_24 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_25

]]></Node>
<StgValue><ssdm name="NL_1_addr_24"/></StgValue>
</operation>

<operation id="1331" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2834" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:921 %NL_1_load_24 = load i10 %NL_1_addr_24

]]></Node>
<StgValue><ssdm name="NL_1_load_24"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="1332" st_id="10" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:117 %mul = dmul i64 %delx, i64 %delx

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="1333" st_id="10" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:119 %mul1 = dmul i64 %dely, i64 %dely

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="1334" st_id="10" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:122 %mul2 = dmul i64 %delz, i64 %delz

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="1335" st_id="10" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:218 %dely_1 = dsub i64 %i_y, i64 %j_y_1

]]></Node>
<StgValue><ssdm name="dely_1"/></StgValue>
</operation>

<operation id="1336" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:219 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_1, i64 509, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="1337" st_id="10" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:226 %mul18_s = dmul i64 %delx_1, i64 %delx_1

]]></Node>
<StgValue><ssdm name="mul18_s"/></StgValue>
</operation>

<operation id="1338" st_id="10" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:231 %mul21_s = dmul i64 %delz_1, i64 %delz_1

]]></Node>
<StgValue><ssdm name="mul21_s"/></StgValue>
</operation>

<operation id="1339" st_id="10" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:323 %delx_2 = dsub i64 %i_x, i64 %j_x_2

]]></Node>
<StgValue><ssdm name="delx_2"/></StgValue>
</operation>

<operation id="1340" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:324 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_2, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="1341" st_id="10" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:327 %dely_2 = dsub i64 %i_y, i64 %j_y_2

]]></Node>
<StgValue><ssdm name="dely_2"/></StgValue>
</operation>

<operation id="1342" st_id="10" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:331 %delz_2 = dsub i64 %i_z, i64 %j_z_2

]]></Node>
<StgValue><ssdm name="delz_2"/></StgValue>
</operation>

<operation id="1343" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:332 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_2, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="1344" st_id="10" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:432 %delx_3 = dsub i64 %i_x, i64 %j_x_3

]]></Node>
<StgValue><ssdm name="delx_3"/></StgValue>
</operation>

<operation id="1345" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:436 %dely_3 = dsub i64 %i_y, i64 %j_y_3

]]></Node>
<StgValue><ssdm name="dely_3"/></StgValue>
</operation>

<operation id="1346" st_id="10" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:440 %delz_3 = dsub i64 %i_z, i64 %j_z_3

]]></Node>
<StgValue><ssdm name="delz_3"/></StgValue>
</operation>

<operation id="1347" st_id="10" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:541 %delx_4 = dsub i64 %i_x, i64 %j_x_4

]]></Node>
<StgValue><ssdm name="delx_4"/></StgValue>
</operation>

<operation id="1348" st_id="10" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:545 %dely_4 = dsub i64 %i_y, i64 %j_y_4

]]></Node>
<StgValue><ssdm name="dely_4"/></StgValue>
</operation>

<operation id="1349" st_id="10" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:549 %delz_4 = dsub i64 %i_z, i64 %j_z_4

]]></Node>
<StgValue><ssdm name="delz_4"/></StgValue>
</operation>

<operation id="1350" st_id="10" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:650 %delx_5 = dsub i64 %i_x, i64 %j_x_5

]]></Node>
<StgValue><ssdm name="delx_5"/></StgValue>
</operation>

<operation id="1351" st_id="10" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:654 %dely_5 = dsub i64 %i_y, i64 %j_y_5

]]></Node>
<StgValue><ssdm name="dely_5"/></StgValue>
</operation>

<operation id="1352" st_id="10" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:658 %delz_5 = dsub i64 %i_z, i64 %j_z_5

]]></Node>
<StgValue><ssdm name="delz_5"/></StgValue>
</operation>

<operation id="1353" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:717 %shl_ln35_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_9, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln35_6"/></StgValue>
</operation>

<operation id="1354" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:720 %position_x_0_load_7 = load i6 %position_x_0_addr_7

]]></Node>
<StgValue><ssdm name="position_x_0_load_7"/></StgValue>
</operation>

<operation id="1355" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:721 %zext_ln35_24 = zext i7 %shl_ln35_6

]]></Node>
<StgValue><ssdm name="zext_ln35_24"/></StgValue>
</operation>

<operation id="1356" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:722 %lshr_ln35_42 = lshr i128 %position_x_0_load_7, i128 %zext_ln35_24

]]></Node>
<StgValue><ssdm name="lshr_ln35_42"/></StgValue>
</operation>

<operation id="1357" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:723 %trunc_ln35_12 = trunc i128 %lshr_ln35_42

]]></Node>
<StgValue><ssdm name="trunc_ln35_12"/></StgValue>
</operation>

<operation id="1358" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:724 %bitcast_ln35_12 = bitcast i64 %trunc_ln35_12

]]></Node>
<StgValue><ssdm name="bitcast_ln35_12"/></StgValue>
</operation>

<operation id="1359" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:726 %position_x_1_load_7 = load i6 %position_x_1_addr_7

]]></Node>
<StgValue><ssdm name="position_x_1_load_7"/></StgValue>
</operation>

<operation id="1360" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:727 %zext_ln35_26 = zext i7 %shl_ln35_6

]]></Node>
<StgValue><ssdm name="zext_ln35_26"/></StgValue>
</operation>

<operation id="1361" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:728 %lshr_ln35_43 = lshr i128 %position_x_1_load_7, i128 %zext_ln35_26

]]></Node>
<StgValue><ssdm name="lshr_ln35_43"/></StgValue>
</operation>

<operation id="1362" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:729 %trunc_ln35_13 = trunc i128 %lshr_ln35_43

]]></Node>
<StgValue><ssdm name="trunc_ln35_13"/></StgValue>
</operation>

<operation id="1363" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:730 %bitcast_ln35_13 = bitcast i64 %trunc_ln35_13

]]></Node>
<StgValue><ssdm name="bitcast_ln35_13"/></StgValue>
</operation>

<operation id="1364" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:731 %j_x_6 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_12, i64 %bitcast_ln35_13, i25 %lshr_ln35_1

]]></Node>
<StgValue><ssdm name="j_x_6"/></StgValue>
</operation>

<operation id="1365" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:733 %position_y_0_load_7 = load i6 %position_y_0_addr_7

]]></Node>
<StgValue><ssdm name="position_y_0_load_7"/></StgValue>
</operation>

<operation id="1366" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:734 %zext_ln36_12 = zext i7 %shl_ln35_6

]]></Node>
<StgValue><ssdm name="zext_ln36_12"/></StgValue>
</operation>

<operation id="1367" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:735 %lshr_ln36_12 = lshr i128 %position_y_0_load_7, i128 %zext_ln36_12

]]></Node>
<StgValue><ssdm name="lshr_ln36_12"/></StgValue>
</operation>

<operation id="1368" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:736 %trunc_ln36_12 = trunc i128 %lshr_ln36_12

]]></Node>
<StgValue><ssdm name="trunc_ln36_12"/></StgValue>
</operation>

<operation id="1369" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:737 %bitcast_ln36_12 = bitcast i64 %trunc_ln36_12

]]></Node>
<StgValue><ssdm name="bitcast_ln36_12"/></StgValue>
</operation>

<operation id="1370" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:739 %position_y_1_load_7 = load i6 %position_y_1_addr_7

]]></Node>
<StgValue><ssdm name="position_y_1_load_7"/></StgValue>
</operation>

<operation id="1371" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:740 %zext_ln36_13 = zext i7 %shl_ln35_6

]]></Node>
<StgValue><ssdm name="zext_ln36_13"/></StgValue>
</operation>

<operation id="1372" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:741 %lshr_ln36_13 = lshr i128 %position_y_1_load_7, i128 %zext_ln36_13

]]></Node>
<StgValue><ssdm name="lshr_ln36_13"/></StgValue>
</operation>

<operation id="1373" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:742 %trunc_ln36_13 = trunc i128 %lshr_ln36_13

]]></Node>
<StgValue><ssdm name="trunc_ln36_13"/></StgValue>
</operation>

<operation id="1374" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:743 %bitcast_ln36_13 = bitcast i64 %trunc_ln36_13

]]></Node>
<StgValue><ssdm name="bitcast_ln36_13"/></StgValue>
</operation>

<operation id="1375" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:744 %j_y_6 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_12, i64 %bitcast_ln36_13, i25 %lshr_ln35_1

]]></Node>
<StgValue><ssdm name="j_y_6"/></StgValue>
</operation>

<operation id="1376" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:746 %position_z_0_load_7 = load i6 %position_z_0_addr_7

]]></Node>
<StgValue><ssdm name="position_z_0_load_7"/></StgValue>
</operation>

<operation id="1377" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:747 %zext_ln37_12 = zext i7 %shl_ln35_6

]]></Node>
<StgValue><ssdm name="zext_ln37_12"/></StgValue>
</operation>

<operation id="1378" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:748 %lshr_ln37_12 = lshr i128 %position_z_0_load_7, i128 %zext_ln37_12

]]></Node>
<StgValue><ssdm name="lshr_ln37_12"/></StgValue>
</operation>

<operation id="1379" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:749 %trunc_ln37_12 = trunc i128 %lshr_ln37_12

]]></Node>
<StgValue><ssdm name="trunc_ln37_12"/></StgValue>
</operation>

<operation id="1380" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:750 %bitcast_ln37_12 = bitcast i64 %trunc_ln37_12

]]></Node>
<StgValue><ssdm name="bitcast_ln37_12"/></StgValue>
</operation>

<operation id="1381" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:752 %position_z_1_load_7 = load i6 %position_z_1_addr_7

]]></Node>
<StgValue><ssdm name="position_z_1_load_7"/></StgValue>
</operation>

<operation id="1382" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:753 %zext_ln37_13 = zext i7 %shl_ln35_6

]]></Node>
<StgValue><ssdm name="zext_ln37_13"/></StgValue>
</operation>

<operation id="1383" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:754 %lshr_ln37_13 = lshr i128 %position_z_1_load_7, i128 %zext_ln37_13

]]></Node>
<StgValue><ssdm name="lshr_ln37_13"/></StgValue>
</operation>

<operation id="1384" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:755 %trunc_ln37_13 = trunc i128 %lshr_ln37_13

]]></Node>
<StgValue><ssdm name="trunc_ln37_13"/></StgValue>
</operation>

<operation id="1385" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:756 %bitcast_ln37_13 = bitcast i64 %trunc_ln37_13

]]></Node>
<StgValue><ssdm name="bitcast_ln37_13"/></StgValue>
</operation>

<operation id="1386" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:757 %j_z_6 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_12, i64 %bitcast_ln37_13, i25 %lshr_ln35_1

]]></Node>
<StgValue><ssdm name="j_z_6"/></StgValue>
</operation>

<operation id="1387" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:827 %zext_ln35_15 = zext i6 %trunc_ln22_7

]]></Node>
<StgValue><ssdm name="zext_ln35_15"/></StgValue>
</operation>

<operation id="1388" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:828 %position_x_0_addr_8 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_15

]]></Node>
<StgValue><ssdm name="position_x_0_addr_8"/></StgValue>
</operation>

<operation id="1389" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:829 %position_x_0_load_8 = load i6 %position_x_0_addr_8

]]></Node>
<StgValue><ssdm name="position_x_0_load_8"/></StgValue>
</operation>

<operation id="1390" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:834 %position_x_1_addr_8 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_15

]]></Node>
<StgValue><ssdm name="position_x_1_addr_8"/></StgValue>
</operation>

<operation id="1391" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:835 %position_x_1_load_8 = load i6 %position_x_1_addr_8

]]></Node>
<StgValue><ssdm name="position_x_1_load_8"/></StgValue>
</operation>

<operation id="1392" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:841 %position_y_0_addr_8 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_15

]]></Node>
<StgValue><ssdm name="position_y_0_addr_8"/></StgValue>
</operation>

<operation id="1393" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:842 %position_y_0_load_8 = load i6 %position_y_0_addr_8

]]></Node>
<StgValue><ssdm name="position_y_0_load_8"/></StgValue>
</operation>

<operation id="1394" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:847 %position_y_1_addr_8 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_15

]]></Node>
<StgValue><ssdm name="position_y_1_addr_8"/></StgValue>
</operation>

<operation id="1395" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:848 %position_y_1_load_8 = load i6 %position_y_1_addr_8

]]></Node>
<StgValue><ssdm name="position_y_1_load_8"/></StgValue>
</operation>

<operation id="1396" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:854 %position_z_0_addr_8 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_15

]]></Node>
<StgValue><ssdm name="position_z_0_addr_8"/></StgValue>
</operation>

<operation id="1397" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:855 %position_z_0_load_8 = load i6 %position_z_0_addr_8

]]></Node>
<StgValue><ssdm name="position_z_0_load_8"/></StgValue>
</operation>

<operation id="1398" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:860 %position_z_1_addr_8 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_15

]]></Node>
<StgValue><ssdm name="position_z_1_addr_8"/></StgValue>
</operation>

<operation id="1399" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:861 %position_z_1_load_8 = load i6 %position_z_1_addr_8

]]></Node>
<StgValue><ssdm name="position_z_1_load_8"/></StgValue>
</operation>

<operation id="1400" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:922 %NL_0_load_8 = load i10 %NL_0_addr_8

]]></Node>
<StgValue><ssdm name="NL_0_load_8"/></StgValue>
</operation>

<operation id="1401" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:923 %zext_ln33_48 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_48"/></StgValue>
</operation>

<operation id="1402" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:924 %lshr_ln33_16 = lshr i64 %NL_0_load_8, i64 %zext_ln33_48

]]></Node>
<StgValue><ssdm name="lshr_ln33_16"/></StgValue>
</operation>

<operation id="1403" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:925 %trunc_ln33_16 = trunc i64 %lshr_ln33_16

]]></Node>
<StgValue><ssdm name="trunc_ln33_16"/></StgValue>
</operation>

<operation id="1404" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:927 %NL_1_load_8 = load i10 %NL_1_addr_8

]]></Node>
<StgValue><ssdm name="NL_1_load_8"/></StgValue>
</operation>

<operation id="1405" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:928 %zext_ln33_49 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_49"/></StgValue>
</operation>

<operation id="1406" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:929 %lshr_ln33_17 = lshr i64 %NL_1_load_8, i64 %zext_ln33_49

]]></Node>
<StgValue><ssdm name="lshr_ln33_17"/></StgValue>
</operation>

<operation id="1407" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:930 %trunc_ln33_17 = trunc i64 %lshr_ln33_17

]]></Node>
<StgValue><ssdm name="trunc_ln33_17"/></StgValue>
</operation>

<operation id="1408" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.1.287:931 %jidx_8 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_16, i32 %trunc_ln33_17, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="jidx_8"/></StgValue>
</operation>

<operation id="1409" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="6" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:932 %trunc_ln22_8 = trunc i32 %jidx_8

]]></Node>
<StgValue><ssdm name="trunc_ln22_8"/></StgValue>
</operation>

<operation id="1410" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:933 %lshr_ln35_5 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_8, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln35_5"/></StgValue>
</operation>

<operation id="1411" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:934 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_8, i32 6

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1412" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1028 %or_ln33_8 = or i10 %shl_ln, i10 9

]]></Node>
<StgValue><ssdm name="or_ln33_8"/></StgValue>
</operation>

<operation id="1413" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1029 %zext_ln33_10 = zext i10 %or_ln33_8

]]></Node>
<StgValue><ssdm name="zext_ln33_10"/></StgValue>
</operation>

<operation id="1414" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1030 %NL_0_addr_9 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_10

]]></Node>
<StgValue><ssdm name="NL_0_addr_9"/></StgValue>
</operation>

<operation id="1415" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1031 %NL_0_load_9 = load i10 %NL_0_addr_9

]]></Node>
<StgValue><ssdm name="NL_0_load_9"/></StgValue>
</operation>

<operation id="1416" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1035 %NL_1_addr_9 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_10

]]></Node>
<StgValue><ssdm name="NL_1_addr_9"/></StgValue>
</operation>

<operation id="1417" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1036 %NL_1_load_9 = load i10 %NL_1_addr_9

]]></Node>
<StgValue><ssdm name="NL_1_load_9"/></StgValue>
</operation>

<operation id="1418" st_id="10" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:111 %mul18_1 = dmul i64 %delx_16, i64 %delx_16

]]></Node>
<StgValue><ssdm name="mul18_1"/></StgValue>
</operation>

<operation id="1419" st_id="10" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:113 %mul19_1 = dmul i64 %dely_16, i64 %dely_16

]]></Node>
<StgValue><ssdm name="mul19_1"/></StgValue>
</operation>

<operation id="1420" st_id="10" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:116 %mul21_1 = dmul i64 %delz_16, i64 %delz_16

]]></Node>
<StgValue><ssdm name="mul21_1"/></StgValue>
</operation>

<operation id="1421" st_id="10" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:212 %dely_17 = dsub i64 %i_y_1, i64 %j_y_17

]]></Node>
<StgValue><ssdm name="dely_17"/></StgValue>
</operation>

<operation id="1422" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:213 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_17, i64 509, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="1423" st_id="10" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:220 %mul18_1_1 = dmul i64 %delx_17, i64 %delx_17

]]></Node>
<StgValue><ssdm name="mul18_1_1"/></StgValue>
</operation>

<operation id="1424" st_id="10" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:225 %mul21_1_1 = dmul i64 %delz_17, i64 %delz_17

]]></Node>
<StgValue><ssdm name="mul21_1_1"/></StgValue>
</operation>

<operation id="1425" st_id="10" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:317 %delx_18 = dsub i64 %i_x_1, i64 %j_x_18

]]></Node>
<StgValue><ssdm name="delx_18"/></StgValue>
</operation>

<operation id="1426" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:318 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_18, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="1427" st_id="10" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:321 %dely_18 = dsub i64 %i_y_1, i64 %j_y_18

]]></Node>
<StgValue><ssdm name="dely_18"/></StgValue>
</operation>

<operation id="1428" st_id="10" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:325 %delz_18 = dsub i64 %i_z_1, i64 %j_z_18

]]></Node>
<StgValue><ssdm name="delz_18"/></StgValue>
</operation>

<operation id="1429" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:326 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_18, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="1430" st_id="10" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:426 %delx_19 = dsub i64 %i_x_1, i64 %j_x_19

]]></Node>
<StgValue><ssdm name="delx_19"/></StgValue>
</operation>

<operation id="1431" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:430 %dely_19 = dsub i64 %i_y_1, i64 %j_y_19

]]></Node>
<StgValue><ssdm name="dely_19"/></StgValue>
</operation>

<operation id="1432" st_id="10" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:434 %delz_19 = dsub i64 %i_z_1, i64 %j_z_19

]]></Node>
<StgValue><ssdm name="delz_19"/></StgValue>
</operation>

<operation id="1433" st_id="10" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:535 %delx_20 = dsub i64 %i_x_1, i64 %j_x_20

]]></Node>
<StgValue><ssdm name="delx_20"/></StgValue>
</operation>

<operation id="1434" st_id="10" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:539 %dely_20 = dsub i64 %i_y_1, i64 %j_y_20

]]></Node>
<StgValue><ssdm name="dely_20"/></StgValue>
</operation>

<operation id="1435" st_id="10" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:543 %delz_20 = dsub i64 %i_z_1, i64 %j_z_20

]]></Node>
<StgValue><ssdm name="delz_20"/></StgValue>
</operation>

<operation id="1436" st_id="10" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:644 %delx_21 = dsub i64 %i_x_1, i64 %j_x_21

]]></Node>
<StgValue><ssdm name="delx_21"/></StgValue>
</operation>

<operation id="1437" st_id="10" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:648 %dely_21 = dsub i64 %i_y_1, i64 %j_y_21

]]></Node>
<StgValue><ssdm name="dely_21"/></StgValue>
</operation>

<operation id="1438" st_id="10" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:652 %delz_21 = dsub i64 %i_z_1, i64 %j_z_21

]]></Node>
<StgValue><ssdm name="delz_21"/></StgValue>
</operation>

<operation id="1439" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:711 %shl_ln35_21 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_25, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln35_21"/></StgValue>
</operation>

<operation id="1440" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2627" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:714 %position_x_0_load_24 = load i6 %position_x_0_addr_24

]]></Node>
<StgValue><ssdm name="position_x_0_load_24"/></StgValue>
</operation>

<operation id="1441" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:715 %zext_ln35_76 = zext i7 %shl_ln35_21

]]></Node>
<StgValue><ssdm name="zext_ln35_76"/></StgValue>
</operation>

<operation id="1442" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:716 %lshr_ln35_74 = lshr i128 %position_x_0_load_24, i128 %zext_ln35_76

]]></Node>
<StgValue><ssdm name="lshr_ln35_74"/></StgValue>
</operation>

<operation id="1443" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:717 %trunc_ln35_44 = trunc i128 %lshr_ln35_74

]]></Node>
<StgValue><ssdm name="trunc_ln35_44"/></StgValue>
</operation>

<operation id="1444" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:718 %bitcast_ln35_44 = bitcast i64 %trunc_ln35_44

]]></Node>
<StgValue><ssdm name="bitcast_ln35_44"/></StgValue>
</operation>

<operation id="1445" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:720 %position_x_1_load_24 = load i6 %position_x_1_addr_24

]]></Node>
<StgValue><ssdm name="position_x_1_load_24"/></StgValue>
</operation>

<operation id="1446" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:721 %zext_ln35_77 = zext i7 %shl_ln35_21

]]></Node>
<StgValue><ssdm name="zext_ln35_77"/></StgValue>
</operation>

<operation id="1447" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:722 %lshr_ln35_75 = lshr i128 %position_x_1_load_24, i128 %zext_ln35_77

]]></Node>
<StgValue><ssdm name="lshr_ln35_75"/></StgValue>
</operation>

<operation id="1448" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:723 %trunc_ln35_45 = trunc i128 %lshr_ln35_75

]]></Node>
<StgValue><ssdm name="trunc_ln35_45"/></StgValue>
</operation>

<operation id="1449" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:724 %bitcast_ln35_45 = bitcast i64 %trunc_ln35_45

]]></Node>
<StgValue><ssdm name="bitcast_ln35_45"/></StgValue>
</operation>

<operation id="1450" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:725 %j_x_22 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_44, i64 %bitcast_ln35_45, i25 %lshr_ln35_21

]]></Node>
<StgValue><ssdm name="j_x_22"/></StgValue>
</operation>

<operation id="1451" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:727 %position_y_0_load_24 = load i6 %position_y_0_addr_24

]]></Node>
<StgValue><ssdm name="position_y_0_load_24"/></StgValue>
</operation>

<operation id="1452" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:728 %zext_ln36_44 = zext i7 %shl_ln35_21

]]></Node>
<StgValue><ssdm name="zext_ln36_44"/></StgValue>
</operation>

<operation id="1453" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2642" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:729 %lshr_ln36_44 = lshr i128 %position_y_0_load_24, i128 %zext_ln36_44

]]></Node>
<StgValue><ssdm name="lshr_ln36_44"/></StgValue>
</operation>

<operation id="1454" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2643" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:730 %trunc_ln36_44 = trunc i128 %lshr_ln36_44

]]></Node>
<StgValue><ssdm name="trunc_ln36_44"/></StgValue>
</operation>

<operation id="1455" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:731 %bitcast_ln36_44 = bitcast i64 %trunc_ln36_44

]]></Node>
<StgValue><ssdm name="bitcast_ln36_44"/></StgValue>
</operation>

<operation id="1456" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:733 %position_y_1_load_24 = load i6 %position_y_1_addr_24

]]></Node>
<StgValue><ssdm name="position_y_1_load_24"/></StgValue>
</operation>

<operation id="1457" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2647" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:734 %zext_ln36_45 = zext i7 %shl_ln35_21

]]></Node>
<StgValue><ssdm name="zext_ln36_45"/></StgValue>
</operation>

<operation id="1458" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:735 %lshr_ln36_45 = lshr i128 %position_y_1_load_24, i128 %zext_ln36_45

]]></Node>
<StgValue><ssdm name="lshr_ln36_45"/></StgValue>
</operation>

<operation id="1459" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:736 %trunc_ln36_45 = trunc i128 %lshr_ln36_45

]]></Node>
<StgValue><ssdm name="trunc_ln36_45"/></StgValue>
</operation>

<operation id="1460" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:737 %bitcast_ln36_45 = bitcast i64 %trunc_ln36_45

]]></Node>
<StgValue><ssdm name="bitcast_ln36_45"/></StgValue>
</operation>

<operation id="1461" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:738 %j_y_22 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_44, i64 %bitcast_ln36_45, i25 %lshr_ln35_21

]]></Node>
<StgValue><ssdm name="j_y_22"/></StgValue>
</operation>

<operation id="1462" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:740 %position_z_0_load_24 = load i6 %position_z_0_addr_24

]]></Node>
<StgValue><ssdm name="position_z_0_load_24"/></StgValue>
</operation>

<operation id="1463" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:741 %zext_ln37_44 = zext i7 %shl_ln35_21

]]></Node>
<StgValue><ssdm name="zext_ln37_44"/></StgValue>
</operation>

<operation id="1464" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2655" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:742 %lshr_ln37_44 = lshr i128 %position_z_0_load_24, i128 %zext_ln37_44

]]></Node>
<StgValue><ssdm name="lshr_ln37_44"/></StgValue>
</operation>

<operation id="1465" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2656" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:743 %trunc_ln37_44 = trunc i128 %lshr_ln37_44

]]></Node>
<StgValue><ssdm name="trunc_ln37_44"/></StgValue>
</operation>

<operation id="1466" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2657" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:744 %bitcast_ln37_44 = bitcast i64 %trunc_ln37_44

]]></Node>
<StgValue><ssdm name="bitcast_ln37_44"/></StgValue>
</operation>

<operation id="1467" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2659" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:746 %position_z_1_load_24 = load i6 %position_z_1_addr_24

]]></Node>
<StgValue><ssdm name="position_z_1_load_24"/></StgValue>
</operation>

<operation id="1468" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:747 %zext_ln37_45 = zext i7 %shl_ln35_21

]]></Node>
<StgValue><ssdm name="zext_ln37_45"/></StgValue>
</operation>

<operation id="1469" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:748 %lshr_ln37_45 = lshr i128 %position_z_1_load_24, i128 %zext_ln37_45

]]></Node>
<StgValue><ssdm name="lshr_ln37_45"/></StgValue>
</operation>

<operation id="1470" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2662" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:749 %trunc_ln37_45 = trunc i128 %lshr_ln37_45

]]></Node>
<StgValue><ssdm name="trunc_ln37_45"/></StgValue>
</operation>

<operation id="1471" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:750 %bitcast_ln37_45 = bitcast i64 %trunc_ln37_45

]]></Node>
<StgValue><ssdm name="bitcast_ln37_45"/></StgValue>
</operation>

<operation id="1472" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:751 %j_z_22 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_44, i64 %bitcast_ln37_45, i25 %lshr_ln35_21

]]></Node>
<StgValue><ssdm name="j_z_22"/></StgValue>
</operation>

<operation id="1473" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2734" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:821 %zext_ln35_47 = zext i6 %trunc_ln22_23

]]></Node>
<StgValue><ssdm name="zext_ln35_47"/></StgValue>
</operation>

<operation id="1474" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:822 %position_x_0_addr_25 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_47

]]></Node>
<StgValue><ssdm name="position_x_0_addr_25"/></StgValue>
</operation>

<operation id="1475" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2736" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:823 %position_x_0_load_25 = load i6 %position_x_0_addr_25

]]></Node>
<StgValue><ssdm name="position_x_0_load_25"/></StgValue>
</operation>

<operation id="1476" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2741" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:828 %position_x_1_addr_25 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_47

]]></Node>
<StgValue><ssdm name="position_x_1_addr_25"/></StgValue>
</operation>

<operation id="1477" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:829 %position_x_1_load_25 = load i6 %position_x_1_addr_25

]]></Node>
<StgValue><ssdm name="position_x_1_load_25"/></StgValue>
</operation>

<operation id="1478" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2748" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:835 %position_y_0_addr_25 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_47

]]></Node>
<StgValue><ssdm name="position_y_0_addr_25"/></StgValue>
</operation>

<operation id="1479" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:836 %position_y_0_load_25 = load i6 %position_y_0_addr_25

]]></Node>
<StgValue><ssdm name="position_y_0_load_25"/></StgValue>
</operation>

<operation id="1480" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:841 %position_y_1_addr_25 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_47

]]></Node>
<StgValue><ssdm name="position_y_1_addr_25"/></StgValue>
</operation>

<operation id="1481" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2755" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:842 %position_y_1_load_25 = load i6 %position_y_1_addr_25

]]></Node>
<StgValue><ssdm name="position_y_1_load_25"/></StgValue>
</operation>

<operation id="1482" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2761" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:848 %position_z_0_addr_25 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_47

]]></Node>
<StgValue><ssdm name="position_z_0_addr_25"/></StgValue>
</operation>

<operation id="1483" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2762" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:849 %position_z_0_load_25 = load i6 %position_z_0_addr_25

]]></Node>
<StgValue><ssdm name="position_z_0_load_25"/></StgValue>
</operation>

<operation id="1484" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2767" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:854 %position_z_1_addr_25 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_47

]]></Node>
<StgValue><ssdm name="position_z_1_addr_25"/></StgValue>
</operation>

<operation id="1485" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2768" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:855 %position_z_1_load_25 = load i6 %position_z_1_addr_25

]]></Node>
<StgValue><ssdm name="position_z_1_load_25"/></StgValue>
</operation>

<operation id="1486" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2829" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:916 %NL_0_load_24 = load i10 %NL_0_addr_24

]]></Node>
<StgValue><ssdm name="NL_0_load_24"/></StgValue>
</operation>

<operation id="1487" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2830" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:917 %zext_ln33_80 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_80"/></StgValue>
</operation>

<operation id="1488" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2831" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:918 %lshr_ln33_48 = lshr i64 %NL_0_load_24, i64 %zext_ln33_80

]]></Node>
<StgValue><ssdm name="lshr_ln33_48"/></StgValue>
</operation>

<operation id="1489" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2832" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:919 %trunc_ln33_48 = trunc i64 %lshr_ln33_48

]]></Node>
<StgValue><ssdm name="trunc_ln33_48"/></StgValue>
</operation>

<operation id="1490" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2834" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:921 %NL_1_load_24 = load i10 %NL_1_addr_24

]]></Node>
<StgValue><ssdm name="NL_1_load_24"/></StgValue>
</operation>

<operation id="1491" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2835" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:922 %zext_ln33_81 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_81"/></StgValue>
</operation>

<operation id="1492" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2836" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:923 %lshr_ln33_49 = lshr i64 %NL_1_load_24, i64 %zext_ln33_81

]]></Node>
<StgValue><ssdm name="lshr_ln33_49"/></StgValue>
</operation>

<operation id="1493" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2837" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:924 %trunc_ln33_49 = trunc i64 %lshr_ln33_49

]]></Node>
<StgValue><ssdm name="trunc_ln33_49"/></StgValue>
</operation>

<operation id="1494" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2838" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:925 %jidx_24 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_48, i32 %trunc_ln33_49, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="jidx_24"/></StgValue>
</operation>

<operation id="1495" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2839" bw="6" op_0_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:926 %trunc_ln22_24 = trunc i32 %jidx_24

]]></Node>
<StgValue><ssdm name="trunc_ln22_24"/></StgValue>
</operation>

<operation id="1496" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:927 %lshr_ln35_23 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_24, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln35_23"/></StgValue>
</operation>

<operation id="1497" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2841" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:928 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_24, i32 6

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1498" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2935" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1022 %or_ln33_23 = or i10 %shl_ln33_1, i10 9

]]></Node>
<StgValue><ssdm name="or_ln33_23"/></StgValue>
</operation>

<operation id="1499" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1023 %zext_ln33_26 = zext i10 %or_ln33_23

]]></Node>
<StgValue><ssdm name="zext_ln33_26"/></StgValue>
</operation>

<operation id="1500" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2937" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1024 %NL_0_addr_25 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_26

]]></Node>
<StgValue><ssdm name="NL_0_addr_25"/></StgValue>
</operation>

<operation id="1501" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1025 %NL_0_load_25 = load i10 %NL_0_addr_25

]]></Node>
<StgValue><ssdm name="NL_0_load_25"/></StgValue>
</operation>

<operation id="1502" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2942" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1029 %NL_1_addr_25 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_26

]]></Node>
<StgValue><ssdm name="NL_1_addr_25"/></StgValue>
</operation>

<operation id="1503" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2943" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1030 %NL_1_load_25 = load i10 %NL_1_addr_25

]]></Node>
<StgValue><ssdm name="NL_1_load_25"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="1504" st_id="11" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:117 %mul = dmul i64 %delx, i64 %delx

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="1505" st_id="11" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:119 %mul1 = dmul i64 %dely, i64 %dely

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="1506" st_id="11" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:122 %mul2 = dmul i64 %delz, i64 %delz

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="1507" st_id="11" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:226 %mul18_s = dmul i64 %delx_1, i64 %delx_1

]]></Node>
<StgValue><ssdm name="mul18_s"/></StgValue>
</operation>

<operation id="1508" st_id="11" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:228 %mul19_s = dmul i64 %dely_1, i64 %dely_1

]]></Node>
<StgValue><ssdm name="mul19_s"/></StgValue>
</operation>

<operation id="1509" st_id="11" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:231 %mul21_s = dmul i64 %delz_1, i64 %delz_1

]]></Node>
<StgValue><ssdm name="mul21_s"/></StgValue>
</operation>

<operation id="1510" st_id="11" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:327 %dely_2 = dsub i64 %i_y, i64 %j_y_2

]]></Node>
<StgValue><ssdm name="dely_2"/></StgValue>
</operation>

<operation id="1511" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:328 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_2, i64 509, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="1512" st_id="11" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:335 %mul18_2 = dmul i64 %delx_2, i64 %delx_2

]]></Node>
<StgValue><ssdm name="mul18_2"/></StgValue>
</operation>

<operation id="1513" st_id="11" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:340 %mul21_2 = dmul i64 %delz_2, i64 %delz_2

]]></Node>
<StgValue><ssdm name="mul21_2"/></StgValue>
</operation>

<operation id="1514" st_id="11" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:432 %delx_3 = dsub i64 %i_x, i64 %j_x_3

]]></Node>
<StgValue><ssdm name="delx_3"/></StgValue>
</operation>

<operation id="1515" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:433 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_3, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="1516" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:436 %dely_3 = dsub i64 %i_y, i64 %j_y_3

]]></Node>
<StgValue><ssdm name="dely_3"/></StgValue>
</operation>

<operation id="1517" st_id="11" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:440 %delz_3 = dsub i64 %i_z, i64 %j_z_3

]]></Node>
<StgValue><ssdm name="delz_3"/></StgValue>
</operation>

<operation id="1518" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:441 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_3, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="1519" st_id="11" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:541 %delx_4 = dsub i64 %i_x, i64 %j_x_4

]]></Node>
<StgValue><ssdm name="delx_4"/></StgValue>
</operation>

<operation id="1520" st_id="11" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:545 %dely_4 = dsub i64 %i_y, i64 %j_y_4

]]></Node>
<StgValue><ssdm name="dely_4"/></StgValue>
</operation>

<operation id="1521" st_id="11" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:549 %delz_4 = dsub i64 %i_z, i64 %j_z_4

]]></Node>
<StgValue><ssdm name="delz_4"/></StgValue>
</operation>

<operation id="1522" st_id="11" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:650 %delx_5 = dsub i64 %i_x, i64 %j_x_5

]]></Node>
<StgValue><ssdm name="delx_5"/></StgValue>
</operation>

<operation id="1523" st_id="11" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:654 %dely_5 = dsub i64 %i_y, i64 %j_y_5

]]></Node>
<StgValue><ssdm name="dely_5"/></StgValue>
</operation>

<operation id="1524" st_id="11" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:658 %delz_5 = dsub i64 %i_z, i64 %j_z_5

]]></Node>
<StgValue><ssdm name="delz_5"/></StgValue>
</operation>

<operation id="1525" st_id="11" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:759 %delx_6 = dsub i64 %i_x, i64 %j_x_6

]]></Node>
<StgValue><ssdm name="delx_6"/></StgValue>
</operation>

<operation id="1526" st_id="11" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:763 %dely_6 = dsub i64 %i_y, i64 %j_y_6

]]></Node>
<StgValue><ssdm name="dely_6"/></StgValue>
</operation>

<operation id="1527" st_id="11" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:767 %delz_6 = dsub i64 %i_z, i64 %j_z_6

]]></Node>
<StgValue><ssdm name="delz_6"/></StgValue>
</operation>

<operation id="1528" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:826 %shl_ln35_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_10, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln35_7"/></StgValue>
</operation>

<operation id="1529" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:829 %position_x_0_load_8 = load i6 %position_x_0_addr_8

]]></Node>
<StgValue><ssdm name="position_x_0_load_8"/></StgValue>
</operation>

<operation id="1530" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:830 %zext_ln35_28 = zext i7 %shl_ln35_7

]]></Node>
<StgValue><ssdm name="zext_ln35_28"/></StgValue>
</operation>

<operation id="1531" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:831 %lshr_ln35_44 = lshr i128 %position_x_0_load_8, i128 %zext_ln35_28

]]></Node>
<StgValue><ssdm name="lshr_ln35_44"/></StgValue>
</operation>

<operation id="1532" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:832 %trunc_ln35_14 = trunc i128 %lshr_ln35_44

]]></Node>
<StgValue><ssdm name="trunc_ln35_14"/></StgValue>
</operation>

<operation id="1533" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:833 %bitcast_ln35_14 = bitcast i64 %trunc_ln35_14

]]></Node>
<StgValue><ssdm name="bitcast_ln35_14"/></StgValue>
</operation>

<operation id="1534" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:835 %position_x_1_load_8 = load i6 %position_x_1_addr_8

]]></Node>
<StgValue><ssdm name="position_x_1_load_8"/></StgValue>
</operation>

<operation id="1535" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:836 %zext_ln35_30 = zext i7 %shl_ln35_7

]]></Node>
<StgValue><ssdm name="zext_ln35_30"/></StgValue>
</operation>

<operation id="1536" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:837 %lshr_ln35_45 = lshr i128 %position_x_1_load_8, i128 %zext_ln35_30

]]></Node>
<StgValue><ssdm name="lshr_ln35_45"/></StgValue>
</operation>

<operation id="1537" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:838 %trunc_ln35_15 = trunc i128 %lshr_ln35_45

]]></Node>
<StgValue><ssdm name="trunc_ln35_15"/></StgValue>
</operation>

<operation id="1538" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:839 %bitcast_ln35_15 = bitcast i64 %trunc_ln35_15

]]></Node>
<StgValue><ssdm name="bitcast_ln35_15"/></StgValue>
</operation>

<operation id="1539" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:840 %j_x_7 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_14, i64 %bitcast_ln35_15, i25 %lshr_ln35_3

]]></Node>
<StgValue><ssdm name="j_x_7"/></StgValue>
</operation>

<operation id="1540" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:842 %position_y_0_load_8 = load i6 %position_y_0_addr_8

]]></Node>
<StgValue><ssdm name="position_y_0_load_8"/></StgValue>
</operation>

<operation id="1541" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:843 %zext_ln36_14 = zext i7 %shl_ln35_7

]]></Node>
<StgValue><ssdm name="zext_ln36_14"/></StgValue>
</operation>

<operation id="1542" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:844 %lshr_ln36_14 = lshr i128 %position_y_0_load_8, i128 %zext_ln36_14

]]></Node>
<StgValue><ssdm name="lshr_ln36_14"/></StgValue>
</operation>

<operation id="1543" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:845 %trunc_ln36_14 = trunc i128 %lshr_ln36_14

]]></Node>
<StgValue><ssdm name="trunc_ln36_14"/></StgValue>
</operation>

<operation id="1544" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:846 %bitcast_ln36_14 = bitcast i64 %trunc_ln36_14

]]></Node>
<StgValue><ssdm name="bitcast_ln36_14"/></StgValue>
</operation>

<operation id="1545" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:848 %position_y_1_load_8 = load i6 %position_y_1_addr_8

]]></Node>
<StgValue><ssdm name="position_y_1_load_8"/></StgValue>
</operation>

<operation id="1546" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:849 %zext_ln36_15 = zext i7 %shl_ln35_7

]]></Node>
<StgValue><ssdm name="zext_ln36_15"/></StgValue>
</operation>

<operation id="1547" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:850 %lshr_ln36_15 = lshr i128 %position_y_1_load_8, i128 %zext_ln36_15

]]></Node>
<StgValue><ssdm name="lshr_ln36_15"/></StgValue>
</operation>

<operation id="1548" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:851 %trunc_ln36_15 = trunc i128 %lshr_ln36_15

]]></Node>
<StgValue><ssdm name="trunc_ln36_15"/></StgValue>
</operation>

<operation id="1549" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:852 %bitcast_ln36_15 = bitcast i64 %trunc_ln36_15

]]></Node>
<StgValue><ssdm name="bitcast_ln36_15"/></StgValue>
</operation>

<operation id="1550" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:853 %j_y_7 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_14, i64 %bitcast_ln36_15, i25 %lshr_ln35_3

]]></Node>
<StgValue><ssdm name="j_y_7"/></StgValue>
</operation>

<operation id="1551" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:855 %position_z_0_load_8 = load i6 %position_z_0_addr_8

]]></Node>
<StgValue><ssdm name="position_z_0_load_8"/></StgValue>
</operation>

<operation id="1552" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:856 %zext_ln37_14 = zext i7 %shl_ln35_7

]]></Node>
<StgValue><ssdm name="zext_ln37_14"/></StgValue>
</operation>

<operation id="1553" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:857 %lshr_ln37_14 = lshr i128 %position_z_0_load_8, i128 %zext_ln37_14

]]></Node>
<StgValue><ssdm name="lshr_ln37_14"/></StgValue>
</operation>

<operation id="1554" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:858 %trunc_ln37_14 = trunc i128 %lshr_ln37_14

]]></Node>
<StgValue><ssdm name="trunc_ln37_14"/></StgValue>
</operation>

<operation id="1555" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:859 %bitcast_ln37_14 = bitcast i64 %trunc_ln37_14

]]></Node>
<StgValue><ssdm name="bitcast_ln37_14"/></StgValue>
</operation>

<operation id="1556" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:861 %position_z_1_load_8 = load i6 %position_z_1_addr_8

]]></Node>
<StgValue><ssdm name="position_z_1_load_8"/></StgValue>
</operation>

<operation id="1557" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:862 %zext_ln37_15 = zext i7 %shl_ln35_7

]]></Node>
<StgValue><ssdm name="zext_ln37_15"/></StgValue>
</operation>

<operation id="1558" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:863 %lshr_ln37_15 = lshr i128 %position_z_1_load_8, i128 %zext_ln37_15

]]></Node>
<StgValue><ssdm name="lshr_ln37_15"/></StgValue>
</operation>

<operation id="1559" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:864 %trunc_ln37_15 = trunc i128 %lshr_ln37_15

]]></Node>
<StgValue><ssdm name="trunc_ln37_15"/></StgValue>
</operation>

<operation id="1560" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:865 %bitcast_ln37_15 = bitcast i64 %trunc_ln37_15

]]></Node>
<StgValue><ssdm name="bitcast_ln37_15"/></StgValue>
</operation>

<operation id="1561" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:866 %j_z_7 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_14, i64 %bitcast_ln37_15, i25 %lshr_ln35_3

]]></Node>
<StgValue><ssdm name="j_z_7"/></StgValue>
</operation>

<operation id="1562" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:936 %zext_ln35_17 = zext i6 %trunc_ln22_8

]]></Node>
<StgValue><ssdm name="zext_ln35_17"/></StgValue>
</operation>

<operation id="1563" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:937 %position_x_0_addr_9 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_17

]]></Node>
<StgValue><ssdm name="position_x_0_addr_9"/></StgValue>
</operation>

<operation id="1564" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:938 %position_x_0_load_9 = load i6 %position_x_0_addr_9

]]></Node>
<StgValue><ssdm name="position_x_0_load_9"/></StgValue>
</operation>

<operation id="1565" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:943 %position_x_1_addr_9 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_17

]]></Node>
<StgValue><ssdm name="position_x_1_addr_9"/></StgValue>
</operation>

<operation id="1566" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:944 %position_x_1_load_9 = load i6 %position_x_1_addr_9

]]></Node>
<StgValue><ssdm name="position_x_1_load_9"/></StgValue>
</operation>

<operation id="1567" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:950 %position_y_0_addr_9 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_17

]]></Node>
<StgValue><ssdm name="position_y_0_addr_9"/></StgValue>
</operation>

<operation id="1568" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:951 %position_y_0_load_9 = load i6 %position_y_0_addr_9

]]></Node>
<StgValue><ssdm name="position_y_0_load_9"/></StgValue>
</operation>

<operation id="1569" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:956 %position_y_1_addr_9 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_17

]]></Node>
<StgValue><ssdm name="position_y_1_addr_9"/></StgValue>
</operation>

<operation id="1570" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:957 %position_y_1_load_9 = load i6 %position_y_1_addr_9

]]></Node>
<StgValue><ssdm name="position_y_1_load_9"/></StgValue>
</operation>

<operation id="1571" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:963 %position_z_0_addr_9 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_17

]]></Node>
<StgValue><ssdm name="position_z_0_addr_9"/></StgValue>
</operation>

<operation id="1572" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:964 %position_z_0_load_9 = load i6 %position_z_0_addr_9

]]></Node>
<StgValue><ssdm name="position_z_0_load_9"/></StgValue>
</operation>

<operation id="1573" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:969 %position_z_1_addr_9 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_17

]]></Node>
<StgValue><ssdm name="position_z_1_addr_9"/></StgValue>
</operation>

<operation id="1574" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:970 %position_z_1_load_9 = load i6 %position_z_1_addr_9

]]></Node>
<StgValue><ssdm name="position_z_1_load_9"/></StgValue>
</operation>

<operation id="1575" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1031 %NL_0_load_9 = load i10 %NL_0_addr_9

]]></Node>
<StgValue><ssdm name="NL_0_load_9"/></StgValue>
</operation>

<operation id="1576" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1032 %zext_ln33_50 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_50"/></StgValue>
</operation>

<operation id="1577" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1033 %lshr_ln33_18 = lshr i64 %NL_0_load_9, i64 %zext_ln33_50

]]></Node>
<StgValue><ssdm name="lshr_ln33_18"/></StgValue>
</operation>

<operation id="1578" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1034 %trunc_ln33_18 = trunc i64 %lshr_ln33_18

]]></Node>
<StgValue><ssdm name="trunc_ln33_18"/></StgValue>
</operation>

<operation id="1579" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1036 %NL_1_load_9 = load i10 %NL_1_addr_9

]]></Node>
<StgValue><ssdm name="NL_1_load_9"/></StgValue>
</operation>

<operation id="1580" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1037 %zext_ln33_51 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_51"/></StgValue>
</operation>

<operation id="1581" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1038 %lshr_ln33_19 = lshr i64 %NL_1_load_9, i64 %zext_ln33_51

]]></Node>
<StgValue><ssdm name="lshr_ln33_19"/></StgValue>
</operation>

<operation id="1582" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1039 %trunc_ln33_19 = trunc i64 %lshr_ln33_19

]]></Node>
<StgValue><ssdm name="trunc_ln33_19"/></StgValue>
</operation>

<operation id="1583" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1040 %jidx_9 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_18, i32 %trunc_ln33_19, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="jidx_9"/></StgValue>
</operation>

<operation id="1584" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="6" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1041 %trunc_ln22_9 = trunc i32 %jidx_9

]]></Node>
<StgValue><ssdm name="trunc_ln22_9"/></StgValue>
</operation>

<operation id="1585" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1042 %lshr_ln35_7 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_9, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln35_7"/></StgValue>
</operation>

<operation id="1586" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1043 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_9, i32 6

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1587" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1137 %or_ln33_9 = or i10 %shl_ln, i10 10

]]></Node>
<StgValue><ssdm name="or_ln33_9"/></StgValue>
</operation>

<operation id="1588" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1138 %zext_ln33_11 = zext i10 %or_ln33_9

]]></Node>
<StgValue><ssdm name="zext_ln33_11"/></StgValue>
</operation>

<operation id="1589" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1139 %NL_0_addr_10 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_11

]]></Node>
<StgValue><ssdm name="NL_0_addr_10"/></StgValue>
</operation>

<operation id="1590" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1140 %NL_0_load_10 = load i10 %NL_0_addr_10

]]></Node>
<StgValue><ssdm name="NL_0_load_10"/></StgValue>
</operation>

<operation id="1591" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1144 %NL_1_addr_10 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_11

]]></Node>
<StgValue><ssdm name="NL_1_addr_10"/></StgValue>
</operation>

<operation id="1592" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1145 %NL_1_load_10 = load i10 %NL_1_addr_10

]]></Node>
<StgValue><ssdm name="NL_1_load_10"/></StgValue>
</operation>

<operation id="1593" st_id="11" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:111 %mul18_1 = dmul i64 %delx_16, i64 %delx_16

]]></Node>
<StgValue><ssdm name="mul18_1"/></StgValue>
</operation>

<operation id="1594" st_id="11" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:113 %mul19_1 = dmul i64 %dely_16, i64 %dely_16

]]></Node>
<StgValue><ssdm name="mul19_1"/></StgValue>
</operation>

<operation id="1595" st_id="11" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:116 %mul21_1 = dmul i64 %delz_16, i64 %delz_16

]]></Node>
<StgValue><ssdm name="mul21_1"/></StgValue>
</operation>

<operation id="1596" st_id="11" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:220 %mul18_1_1 = dmul i64 %delx_17, i64 %delx_17

]]></Node>
<StgValue><ssdm name="mul18_1_1"/></StgValue>
</operation>

<operation id="1597" st_id="11" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:222 %mul19_1_1 = dmul i64 %dely_17, i64 %dely_17

]]></Node>
<StgValue><ssdm name="mul19_1_1"/></StgValue>
</operation>

<operation id="1598" st_id="11" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:225 %mul21_1_1 = dmul i64 %delz_17, i64 %delz_17

]]></Node>
<StgValue><ssdm name="mul21_1_1"/></StgValue>
</operation>

<operation id="1599" st_id="11" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:321 %dely_18 = dsub i64 %i_y_1, i64 %j_y_18

]]></Node>
<StgValue><ssdm name="dely_18"/></StgValue>
</operation>

<operation id="1600" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:322 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_18, i64 509, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="1601" st_id="11" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:329 %mul18_1_2 = dmul i64 %delx_18, i64 %delx_18

]]></Node>
<StgValue><ssdm name="mul18_1_2"/></StgValue>
</operation>

<operation id="1602" st_id="11" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:334 %mul21_1_2 = dmul i64 %delz_18, i64 %delz_18

]]></Node>
<StgValue><ssdm name="mul21_1_2"/></StgValue>
</operation>

<operation id="1603" st_id="11" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:426 %delx_19 = dsub i64 %i_x_1, i64 %j_x_19

]]></Node>
<StgValue><ssdm name="delx_19"/></StgValue>
</operation>

<operation id="1604" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:427 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_19, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="1605" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:430 %dely_19 = dsub i64 %i_y_1, i64 %j_y_19

]]></Node>
<StgValue><ssdm name="dely_19"/></StgValue>
</operation>

<operation id="1606" st_id="11" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:434 %delz_19 = dsub i64 %i_z_1, i64 %j_z_19

]]></Node>
<StgValue><ssdm name="delz_19"/></StgValue>
</operation>

<operation id="1607" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:435 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_19, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="1608" st_id="11" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:535 %delx_20 = dsub i64 %i_x_1, i64 %j_x_20

]]></Node>
<StgValue><ssdm name="delx_20"/></StgValue>
</operation>

<operation id="1609" st_id="11" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:539 %dely_20 = dsub i64 %i_y_1, i64 %j_y_20

]]></Node>
<StgValue><ssdm name="dely_20"/></StgValue>
</operation>

<operation id="1610" st_id="11" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:543 %delz_20 = dsub i64 %i_z_1, i64 %j_z_20

]]></Node>
<StgValue><ssdm name="delz_20"/></StgValue>
</operation>

<operation id="1611" st_id="11" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:644 %delx_21 = dsub i64 %i_x_1, i64 %j_x_21

]]></Node>
<StgValue><ssdm name="delx_21"/></StgValue>
</operation>

<operation id="1612" st_id="11" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:648 %dely_21 = dsub i64 %i_y_1, i64 %j_y_21

]]></Node>
<StgValue><ssdm name="dely_21"/></StgValue>
</operation>

<operation id="1613" st_id="11" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:652 %delz_21 = dsub i64 %i_z_1, i64 %j_z_21

]]></Node>
<StgValue><ssdm name="delz_21"/></StgValue>
</operation>

<operation id="1614" st_id="11" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:753 %delx_22 = dsub i64 %i_x_1, i64 %j_x_22

]]></Node>
<StgValue><ssdm name="delx_22"/></StgValue>
</operation>

<operation id="1615" st_id="11" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:757 %dely_22 = dsub i64 %i_y_1, i64 %j_y_22

]]></Node>
<StgValue><ssdm name="dely_22"/></StgValue>
</operation>

<operation id="1616" st_id="11" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:761 %delz_22 = dsub i64 %i_z_1, i64 %j_z_22

]]></Node>
<StgValue><ssdm name="delz_22"/></StgValue>
</operation>

<operation id="1617" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2733" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:820 %shl_ln35_22 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_26, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln35_22"/></StgValue>
</operation>

<operation id="1618" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2736" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:823 %position_x_0_load_25 = load i6 %position_x_0_addr_25

]]></Node>
<StgValue><ssdm name="position_x_0_load_25"/></StgValue>
</operation>

<operation id="1619" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:824 %zext_ln35_78 = zext i7 %shl_ln35_22

]]></Node>
<StgValue><ssdm name="zext_ln35_78"/></StgValue>
</operation>

<operation id="1620" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:825 %lshr_ln35_76 = lshr i128 %position_x_0_load_25, i128 %zext_ln35_78

]]></Node>
<StgValue><ssdm name="lshr_ln35_76"/></StgValue>
</operation>

<operation id="1621" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2739" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:826 %trunc_ln35_46 = trunc i128 %lshr_ln35_76

]]></Node>
<StgValue><ssdm name="trunc_ln35_46"/></StgValue>
</operation>

<operation id="1622" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2740" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:827 %bitcast_ln35_46 = bitcast i64 %trunc_ln35_46

]]></Node>
<StgValue><ssdm name="bitcast_ln35_46"/></StgValue>
</operation>

<operation id="1623" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:829 %position_x_1_load_25 = load i6 %position_x_1_addr_25

]]></Node>
<StgValue><ssdm name="position_x_1_load_25"/></StgValue>
</operation>

<operation id="1624" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2743" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:830 %zext_ln35_79 = zext i7 %shl_ln35_22

]]></Node>
<StgValue><ssdm name="zext_ln35_79"/></StgValue>
</operation>

<operation id="1625" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:831 %lshr_ln35_77 = lshr i128 %position_x_1_load_25, i128 %zext_ln35_79

]]></Node>
<StgValue><ssdm name="lshr_ln35_77"/></StgValue>
</operation>

<operation id="1626" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2745" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:832 %trunc_ln35_47 = trunc i128 %lshr_ln35_77

]]></Node>
<StgValue><ssdm name="trunc_ln35_47"/></StgValue>
</operation>

<operation id="1627" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:833 %bitcast_ln35_47 = bitcast i64 %trunc_ln35_47

]]></Node>
<StgValue><ssdm name="bitcast_ln35_47"/></StgValue>
</operation>

<operation id="1628" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2747" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:834 %j_x_23 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_46, i64 %bitcast_ln35_47, i25 %lshr_ln35_22

]]></Node>
<StgValue><ssdm name="j_x_23"/></StgValue>
</operation>

<operation id="1629" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:836 %position_y_0_load_25 = load i6 %position_y_0_addr_25

]]></Node>
<StgValue><ssdm name="position_y_0_load_25"/></StgValue>
</operation>

<operation id="1630" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:837 %zext_ln36_46 = zext i7 %shl_ln35_22

]]></Node>
<StgValue><ssdm name="zext_ln36_46"/></StgValue>
</operation>

<operation id="1631" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2751" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:838 %lshr_ln36_46 = lshr i128 %position_y_0_load_25, i128 %zext_ln36_46

]]></Node>
<StgValue><ssdm name="lshr_ln36_46"/></StgValue>
</operation>

<operation id="1632" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2752" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:839 %trunc_ln36_46 = trunc i128 %lshr_ln36_46

]]></Node>
<StgValue><ssdm name="trunc_ln36_46"/></StgValue>
</operation>

<operation id="1633" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2753" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:840 %bitcast_ln36_46 = bitcast i64 %trunc_ln36_46

]]></Node>
<StgValue><ssdm name="bitcast_ln36_46"/></StgValue>
</operation>

<operation id="1634" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2755" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:842 %position_y_1_load_25 = load i6 %position_y_1_addr_25

]]></Node>
<StgValue><ssdm name="position_y_1_load_25"/></StgValue>
</operation>

<operation id="1635" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2756" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:843 %zext_ln36_47 = zext i7 %shl_ln35_22

]]></Node>
<StgValue><ssdm name="zext_ln36_47"/></StgValue>
</operation>

<operation id="1636" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2757" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:844 %lshr_ln36_47 = lshr i128 %position_y_1_load_25, i128 %zext_ln36_47

]]></Node>
<StgValue><ssdm name="lshr_ln36_47"/></StgValue>
</operation>

<operation id="1637" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:845 %trunc_ln36_47 = trunc i128 %lshr_ln36_47

]]></Node>
<StgValue><ssdm name="trunc_ln36_47"/></StgValue>
</operation>

<operation id="1638" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:846 %bitcast_ln36_47 = bitcast i64 %trunc_ln36_47

]]></Node>
<StgValue><ssdm name="bitcast_ln36_47"/></StgValue>
</operation>

<operation id="1639" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2760" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:847 %j_y_23 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_46, i64 %bitcast_ln36_47, i25 %lshr_ln35_22

]]></Node>
<StgValue><ssdm name="j_y_23"/></StgValue>
</operation>

<operation id="1640" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2762" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:849 %position_z_0_load_25 = load i6 %position_z_0_addr_25

]]></Node>
<StgValue><ssdm name="position_z_0_load_25"/></StgValue>
</operation>

<operation id="1641" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2763" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:850 %zext_ln37_46 = zext i7 %shl_ln35_22

]]></Node>
<StgValue><ssdm name="zext_ln37_46"/></StgValue>
</operation>

<operation id="1642" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2764" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:851 %lshr_ln37_46 = lshr i128 %position_z_0_load_25, i128 %zext_ln37_46

]]></Node>
<StgValue><ssdm name="lshr_ln37_46"/></StgValue>
</operation>

<operation id="1643" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2765" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:852 %trunc_ln37_46 = trunc i128 %lshr_ln37_46

]]></Node>
<StgValue><ssdm name="trunc_ln37_46"/></StgValue>
</operation>

<operation id="1644" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2766" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:853 %bitcast_ln37_46 = bitcast i64 %trunc_ln37_46

]]></Node>
<StgValue><ssdm name="bitcast_ln37_46"/></StgValue>
</operation>

<operation id="1645" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2768" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:855 %position_z_1_load_25 = load i6 %position_z_1_addr_25

]]></Node>
<StgValue><ssdm name="position_z_1_load_25"/></StgValue>
</operation>

<operation id="1646" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2769" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:856 %zext_ln37_47 = zext i7 %shl_ln35_22

]]></Node>
<StgValue><ssdm name="zext_ln37_47"/></StgValue>
</operation>

<operation id="1647" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2770" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:857 %lshr_ln37_47 = lshr i128 %position_z_1_load_25, i128 %zext_ln37_47

]]></Node>
<StgValue><ssdm name="lshr_ln37_47"/></StgValue>
</operation>

<operation id="1648" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2771" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:858 %trunc_ln37_47 = trunc i128 %lshr_ln37_47

]]></Node>
<StgValue><ssdm name="trunc_ln37_47"/></StgValue>
</operation>

<operation id="1649" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2772" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:859 %bitcast_ln37_47 = bitcast i64 %trunc_ln37_47

]]></Node>
<StgValue><ssdm name="bitcast_ln37_47"/></StgValue>
</operation>

<operation id="1650" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:860 %j_z_23 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_46, i64 %bitcast_ln37_47, i25 %lshr_ln35_22

]]></Node>
<StgValue><ssdm name="j_z_23"/></StgValue>
</operation>

<operation id="1651" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2843" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:930 %zext_ln35_49 = zext i6 %trunc_ln22_24

]]></Node>
<StgValue><ssdm name="zext_ln35_49"/></StgValue>
</operation>

<operation id="1652" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2844" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:931 %position_x_0_addr_26 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_49

]]></Node>
<StgValue><ssdm name="position_x_0_addr_26"/></StgValue>
</operation>

<operation id="1653" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:932 %position_x_0_load_26 = load i6 %position_x_0_addr_26

]]></Node>
<StgValue><ssdm name="position_x_0_load_26"/></StgValue>
</operation>

<operation id="1654" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2850" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:937 %position_x_1_addr_26 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_49

]]></Node>
<StgValue><ssdm name="position_x_1_addr_26"/></StgValue>
</operation>

<operation id="1655" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2851" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:938 %position_x_1_load_26 = load i6 %position_x_1_addr_26

]]></Node>
<StgValue><ssdm name="position_x_1_load_26"/></StgValue>
</operation>

<operation id="1656" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2857" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:944 %position_y_0_addr_26 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_49

]]></Node>
<StgValue><ssdm name="position_y_0_addr_26"/></StgValue>
</operation>

<operation id="1657" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2858" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:945 %position_y_0_load_26 = load i6 %position_y_0_addr_26

]]></Node>
<StgValue><ssdm name="position_y_0_load_26"/></StgValue>
</operation>

<operation id="1658" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2863" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:950 %position_y_1_addr_26 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_49

]]></Node>
<StgValue><ssdm name="position_y_1_addr_26"/></StgValue>
</operation>

<operation id="1659" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2864" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:951 %position_y_1_load_26 = load i6 %position_y_1_addr_26

]]></Node>
<StgValue><ssdm name="position_y_1_load_26"/></StgValue>
</operation>

<operation id="1660" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2870" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:957 %position_z_0_addr_26 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_49

]]></Node>
<StgValue><ssdm name="position_z_0_addr_26"/></StgValue>
</operation>

<operation id="1661" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2871" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:958 %position_z_0_load_26 = load i6 %position_z_0_addr_26

]]></Node>
<StgValue><ssdm name="position_z_0_load_26"/></StgValue>
</operation>

<operation id="1662" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2876" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:963 %position_z_1_addr_26 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_49

]]></Node>
<StgValue><ssdm name="position_z_1_addr_26"/></StgValue>
</operation>

<operation id="1663" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2877" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:964 %position_z_1_load_26 = load i6 %position_z_1_addr_26

]]></Node>
<StgValue><ssdm name="position_z_1_load_26"/></StgValue>
</operation>

<operation id="1664" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1025 %NL_0_load_25 = load i10 %NL_0_addr_25

]]></Node>
<StgValue><ssdm name="NL_0_load_25"/></StgValue>
</operation>

<operation id="1665" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1026 %zext_ln33_82 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_82"/></StgValue>
</operation>

<operation id="1666" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1027 %lshr_ln33_50 = lshr i64 %NL_0_load_25, i64 %zext_ln33_82

]]></Node>
<StgValue><ssdm name="lshr_ln33_50"/></StgValue>
</operation>

<operation id="1667" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2941" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1028 %trunc_ln33_50 = trunc i64 %lshr_ln33_50

]]></Node>
<StgValue><ssdm name="trunc_ln33_50"/></StgValue>
</operation>

<operation id="1668" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2943" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1030 %NL_1_load_25 = load i10 %NL_1_addr_25

]]></Node>
<StgValue><ssdm name="NL_1_load_25"/></StgValue>
</operation>

<operation id="1669" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2944" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1031 %zext_ln33_83 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_83"/></StgValue>
</operation>

<operation id="1670" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2945" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1032 %lshr_ln33_51 = lshr i64 %NL_1_load_25, i64 %zext_ln33_83

]]></Node>
<StgValue><ssdm name="lshr_ln33_51"/></StgValue>
</operation>

<operation id="1671" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1033 %trunc_ln33_51 = trunc i64 %lshr_ln33_51

]]></Node>
<StgValue><ssdm name="trunc_ln33_51"/></StgValue>
</operation>

<operation id="1672" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2947" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1034 %jidx_25 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_50, i32 %trunc_ln33_51, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="jidx_25"/></StgValue>
</operation>

<operation id="1673" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2948" bw="6" op_0_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1035 %trunc_ln22_25 = trunc i32 %jidx_25

]]></Node>
<StgValue><ssdm name="trunc_ln22_25"/></StgValue>
</operation>

<operation id="1674" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2949" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1036 %lshr_ln35_24 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_25, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln35_24"/></StgValue>
</operation>

<operation id="1675" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2950" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1037 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_25, i32 6

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1676" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3044" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1131 %or_ln33_24 = or i10 %shl_ln33_1, i10 10

]]></Node>
<StgValue><ssdm name="or_ln33_24"/></StgValue>
</operation>

<operation id="1677" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3045" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1132 %zext_ln33_27 = zext i10 %or_ln33_24

]]></Node>
<StgValue><ssdm name="zext_ln33_27"/></StgValue>
</operation>

<operation id="1678" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3046" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1133 %NL_0_addr_26 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_27

]]></Node>
<StgValue><ssdm name="NL_0_addr_26"/></StgValue>
</operation>

<operation id="1679" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3047" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1134 %NL_0_load_26 = load i10 %NL_0_addr_26

]]></Node>
<StgValue><ssdm name="NL_0_load_26"/></StgValue>
</operation>

<operation id="1680" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3051" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1138 %NL_1_addr_26 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_27

]]></Node>
<StgValue><ssdm name="NL_1_addr_26"/></StgValue>
</operation>

<operation id="1681" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3052" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1139 %NL_1_load_26 = load i10 %NL_1_addr_26

]]></Node>
<StgValue><ssdm name="NL_1_load_26"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="1682" st_id="12" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:117 %mul = dmul i64 %delx, i64 %delx

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="1683" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:118 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="1684" st_id="12" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:119 %mul1 = dmul i64 %dely, i64 %dely

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="1685" st_id="12" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:122 %mul2 = dmul i64 %delz, i64 %delz

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="1686" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:123 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul2, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="1687" st_id="12" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:226 %mul18_s = dmul i64 %delx_1, i64 %delx_1

]]></Node>
<StgValue><ssdm name="mul18_s"/></StgValue>
</operation>

<operation id="1688" st_id="12" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:228 %mul19_s = dmul i64 %dely_1, i64 %dely_1

]]></Node>
<StgValue><ssdm name="mul19_s"/></StgValue>
</operation>

<operation id="1689" st_id="12" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:231 %mul21_s = dmul i64 %delz_1, i64 %delz_1

]]></Node>
<StgValue><ssdm name="mul21_s"/></StgValue>
</operation>

<operation id="1690" st_id="12" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:335 %mul18_2 = dmul i64 %delx_2, i64 %delx_2

]]></Node>
<StgValue><ssdm name="mul18_2"/></StgValue>
</operation>

<operation id="1691" st_id="12" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:337 %mul19_2 = dmul i64 %dely_2, i64 %dely_2

]]></Node>
<StgValue><ssdm name="mul19_2"/></StgValue>
</operation>

<operation id="1692" st_id="12" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:340 %mul21_2 = dmul i64 %delz_2, i64 %delz_2

]]></Node>
<StgValue><ssdm name="mul21_2"/></StgValue>
</operation>

<operation id="1693" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:436 %dely_3 = dsub i64 %i_y, i64 %j_y_3

]]></Node>
<StgValue><ssdm name="dely_3"/></StgValue>
</operation>

<operation id="1694" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:437 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_3, i64 509, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="1695" st_id="12" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:444 %mul18_3 = dmul i64 %delx_3, i64 %delx_3

]]></Node>
<StgValue><ssdm name="mul18_3"/></StgValue>
</operation>

<operation id="1696" st_id="12" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:449 %mul21_3 = dmul i64 %delz_3, i64 %delz_3

]]></Node>
<StgValue><ssdm name="mul21_3"/></StgValue>
</operation>

<operation id="1697" st_id="12" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:541 %delx_4 = dsub i64 %i_x, i64 %j_x_4

]]></Node>
<StgValue><ssdm name="delx_4"/></StgValue>
</operation>

<operation id="1698" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:542 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_4, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="1699" st_id="12" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:545 %dely_4 = dsub i64 %i_y, i64 %j_y_4

]]></Node>
<StgValue><ssdm name="dely_4"/></StgValue>
</operation>

<operation id="1700" st_id="12" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:549 %delz_4 = dsub i64 %i_z, i64 %j_z_4

]]></Node>
<StgValue><ssdm name="delz_4"/></StgValue>
</operation>

<operation id="1701" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:550 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_4, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="1702" st_id="12" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:650 %delx_5 = dsub i64 %i_x, i64 %j_x_5

]]></Node>
<StgValue><ssdm name="delx_5"/></StgValue>
</operation>

<operation id="1703" st_id="12" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:654 %dely_5 = dsub i64 %i_y, i64 %j_y_5

]]></Node>
<StgValue><ssdm name="dely_5"/></StgValue>
</operation>

<operation id="1704" st_id="12" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:658 %delz_5 = dsub i64 %i_z, i64 %j_z_5

]]></Node>
<StgValue><ssdm name="delz_5"/></StgValue>
</operation>

<operation id="1705" st_id="12" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:759 %delx_6 = dsub i64 %i_x, i64 %j_x_6

]]></Node>
<StgValue><ssdm name="delx_6"/></StgValue>
</operation>

<operation id="1706" st_id="12" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:763 %dely_6 = dsub i64 %i_y, i64 %j_y_6

]]></Node>
<StgValue><ssdm name="dely_6"/></StgValue>
</operation>

<operation id="1707" st_id="12" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:767 %delz_6 = dsub i64 %i_z, i64 %j_z_6

]]></Node>
<StgValue><ssdm name="delz_6"/></StgValue>
</operation>

<operation id="1708" st_id="12" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:868 %delx_7 = dsub i64 %i_x, i64 %j_x_7

]]></Node>
<StgValue><ssdm name="delx_7"/></StgValue>
</operation>

<operation id="1709" st_id="12" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:872 %dely_7 = dsub i64 %i_y, i64 %j_y_7

]]></Node>
<StgValue><ssdm name="dely_7"/></StgValue>
</operation>

<operation id="1710" st_id="12" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:876 %delz_7 = dsub i64 %i_z, i64 %j_z_7

]]></Node>
<StgValue><ssdm name="delz_7"/></StgValue>
</operation>

<operation id="1711" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:935 %shl_ln35_8 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_11, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln35_8"/></StgValue>
</operation>

<operation id="1712" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:938 %position_x_0_load_9 = load i6 %position_x_0_addr_9

]]></Node>
<StgValue><ssdm name="position_x_0_load_9"/></StgValue>
</operation>

<operation id="1713" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:939 %zext_ln35_32 = zext i7 %shl_ln35_8

]]></Node>
<StgValue><ssdm name="zext_ln35_32"/></StgValue>
</operation>

<operation id="1714" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:940 %lshr_ln35_46 = lshr i128 %position_x_0_load_9, i128 %zext_ln35_32

]]></Node>
<StgValue><ssdm name="lshr_ln35_46"/></StgValue>
</operation>

<operation id="1715" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:941 %trunc_ln35_16 = trunc i128 %lshr_ln35_46

]]></Node>
<StgValue><ssdm name="trunc_ln35_16"/></StgValue>
</operation>

<operation id="1716" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:942 %bitcast_ln35_16 = bitcast i64 %trunc_ln35_16

]]></Node>
<StgValue><ssdm name="bitcast_ln35_16"/></StgValue>
</operation>

<operation id="1717" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:944 %position_x_1_load_9 = load i6 %position_x_1_addr_9

]]></Node>
<StgValue><ssdm name="position_x_1_load_9"/></StgValue>
</operation>

<operation id="1718" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:945 %zext_ln35_34 = zext i7 %shl_ln35_8

]]></Node>
<StgValue><ssdm name="zext_ln35_34"/></StgValue>
</operation>

<operation id="1719" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:946 %lshr_ln35_47 = lshr i128 %position_x_1_load_9, i128 %zext_ln35_34

]]></Node>
<StgValue><ssdm name="lshr_ln35_47"/></StgValue>
</operation>

<operation id="1720" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:947 %trunc_ln35_17 = trunc i128 %lshr_ln35_47

]]></Node>
<StgValue><ssdm name="trunc_ln35_17"/></StgValue>
</operation>

<operation id="1721" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:948 %bitcast_ln35_17 = bitcast i64 %trunc_ln35_17

]]></Node>
<StgValue><ssdm name="bitcast_ln35_17"/></StgValue>
</operation>

<operation id="1722" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:949 %j_x_8 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_16, i64 %bitcast_ln35_17, i25 %lshr_ln35_5

]]></Node>
<StgValue><ssdm name="j_x_8"/></StgValue>
</operation>

<operation id="1723" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:951 %position_y_0_load_9 = load i6 %position_y_0_addr_9

]]></Node>
<StgValue><ssdm name="position_y_0_load_9"/></StgValue>
</operation>

<operation id="1724" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:952 %zext_ln36_16 = zext i7 %shl_ln35_8

]]></Node>
<StgValue><ssdm name="zext_ln36_16"/></StgValue>
</operation>

<operation id="1725" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:953 %lshr_ln36_16 = lshr i128 %position_y_0_load_9, i128 %zext_ln36_16

]]></Node>
<StgValue><ssdm name="lshr_ln36_16"/></StgValue>
</operation>

<operation id="1726" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:954 %trunc_ln36_16 = trunc i128 %lshr_ln36_16

]]></Node>
<StgValue><ssdm name="trunc_ln36_16"/></StgValue>
</operation>

<operation id="1727" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:955 %bitcast_ln36_16 = bitcast i64 %trunc_ln36_16

]]></Node>
<StgValue><ssdm name="bitcast_ln36_16"/></StgValue>
</operation>

<operation id="1728" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:957 %position_y_1_load_9 = load i6 %position_y_1_addr_9

]]></Node>
<StgValue><ssdm name="position_y_1_load_9"/></StgValue>
</operation>

<operation id="1729" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:958 %zext_ln36_17 = zext i7 %shl_ln35_8

]]></Node>
<StgValue><ssdm name="zext_ln36_17"/></StgValue>
</operation>

<operation id="1730" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:959 %lshr_ln36_17 = lshr i128 %position_y_1_load_9, i128 %zext_ln36_17

]]></Node>
<StgValue><ssdm name="lshr_ln36_17"/></StgValue>
</operation>

<operation id="1731" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:960 %trunc_ln36_17 = trunc i128 %lshr_ln36_17

]]></Node>
<StgValue><ssdm name="trunc_ln36_17"/></StgValue>
</operation>

<operation id="1732" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:961 %bitcast_ln36_17 = bitcast i64 %trunc_ln36_17

]]></Node>
<StgValue><ssdm name="bitcast_ln36_17"/></StgValue>
</operation>

<operation id="1733" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:962 %j_y_8 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_16, i64 %bitcast_ln36_17, i25 %lshr_ln35_5

]]></Node>
<StgValue><ssdm name="j_y_8"/></StgValue>
</operation>

<operation id="1734" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:964 %position_z_0_load_9 = load i6 %position_z_0_addr_9

]]></Node>
<StgValue><ssdm name="position_z_0_load_9"/></StgValue>
</operation>

<operation id="1735" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:965 %zext_ln37_16 = zext i7 %shl_ln35_8

]]></Node>
<StgValue><ssdm name="zext_ln37_16"/></StgValue>
</operation>

<operation id="1736" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:966 %lshr_ln37_16 = lshr i128 %position_z_0_load_9, i128 %zext_ln37_16

]]></Node>
<StgValue><ssdm name="lshr_ln37_16"/></StgValue>
</operation>

<operation id="1737" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:967 %trunc_ln37_16 = trunc i128 %lshr_ln37_16

]]></Node>
<StgValue><ssdm name="trunc_ln37_16"/></StgValue>
</operation>

<operation id="1738" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:968 %bitcast_ln37_16 = bitcast i64 %trunc_ln37_16

]]></Node>
<StgValue><ssdm name="bitcast_ln37_16"/></StgValue>
</operation>

<operation id="1739" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:970 %position_z_1_load_9 = load i6 %position_z_1_addr_9

]]></Node>
<StgValue><ssdm name="position_z_1_load_9"/></StgValue>
</operation>

<operation id="1740" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:971 %zext_ln37_17 = zext i7 %shl_ln35_8

]]></Node>
<StgValue><ssdm name="zext_ln37_17"/></StgValue>
</operation>

<operation id="1741" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:972 %lshr_ln37_17 = lshr i128 %position_z_1_load_9, i128 %zext_ln37_17

]]></Node>
<StgValue><ssdm name="lshr_ln37_17"/></StgValue>
</operation>

<operation id="1742" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:973 %trunc_ln37_17 = trunc i128 %lshr_ln37_17

]]></Node>
<StgValue><ssdm name="trunc_ln37_17"/></StgValue>
</operation>

<operation id="1743" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:974 %bitcast_ln37_17 = bitcast i64 %trunc_ln37_17

]]></Node>
<StgValue><ssdm name="bitcast_ln37_17"/></StgValue>
</operation>

<operation id="1744" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:975 %j_z_8 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_16, i64 %bitcast_ln37_17, i25 %lshr_ln35_5

]]></Node>
<StgValue><ssdm name="j_z_8"/></StgValue>
</operation>

<operation id="1745" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1045 %zext_ln35_19 = zext i6 %trunc_ln22_9

]]></Node>
<StgValue><ssdm name="zext_ln35_19"/></StgValue>
</operation>

<operation id="1746" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1046 %position_x_0_addr_10 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_19

]]></Node>
<StgValue><ssdm name="position_x_0_addr_10"/></StgValue>
</operation>

<operation id="1747" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1047 %position_x_0_load_10 = load i6 %position_x_0_addr_10

]]></Node>
<StgValue><ssdm name="position_x_0_load_10"/></StgValue>
</operation>

<operation id="1748" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1052 %position_x_1_addr_10 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_19

]]></Node>
<StgValue><ssdm name="position_x_1_addr_10"/></StgValue>
</operation>

<operation id="1749" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1053 %position_x_1_load_10 = load i6 %position_x_1_addr_10

]]></Node>
<StgValue><ssdm name="position_x_1_load_10"/></StgValue>
</operation>

<operation id="1750" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1059 %position_y_0_addr_10 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_19

]]></Node>
<StgValue><ssdm name="position_y_0_addr_10"/></StgValue>
</operation>

<operation id="1751" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1060 %position_y_0_load_10 = load i6 %position_y_0_addr_10

]]></Node>
<StgValue><ssdm name="position_y_0_load_10"/></StgValue>
</operation>

<operation id="1752" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1065 %position_y_1_addr_10 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_19

]]></Node>
<StgValue><ssdm name="position_y_1_addr_10"/></StgValue>
</operation>

<operation id="1753" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1066 %position_y_1_load_10 = load i6 %position_y_1_addr_10

]]></Node>
<StgValue><ssdm name="position_y_1_load_10"/></StgValue>
</operation>

<operation id="1754" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1072 %position_z_0_addr_10 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_19

]]></Node>
<StgValue><ssdm name="position_z_0_addr_10"/></StgValue>
</operation>

<operation id="1755" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1073 %position_z_0_load_10 = load i6 %position_z_0_addr_10

]]></Node>
<StgValue><ssdm name="position_z_0_load_10"/></StgValue>
</operation>

<operation id="1756" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1078 %position_z_1_addr_10 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_19

]]></Node>
<StgValue><ssdm name="position_z_1_addr_10"/></StgValue>
</operation>

<operation id="1757" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1079 %position_z_1_load_10 = load i6 %position_z_1_addr_10

]]></Node>
<StgValue><ssdm name="position_z_1_load_10"/></StgValue>
</operation>

<operation id="1758" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1140 %NL_0_load_10 = load i10 %NL_0_addr_10

]]></Node>
<StgValue><ssdm name="NL_0_load_10"/></StgValue>
</operation>

<operation id="1759" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1141 %zext_ln33_52 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_52"/></StgValue>
</operation>

<operation id="1760" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1142 %lshr_ln33_20 = lshr i64 %NL_0_load_10, i64 %zext_ln33_52

]]></Node>
<StgValue><ssdm name="lshr_ln33_20"/></StgValue>
</operation>

<operation id="1761" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1143 %trunc_ln33_20 = trunc i64 %lshr_ln33_20

]]></Node>
<StgValue><ssdm name="trunc_ln33_20"/></StgValue>
</operation>

<operation id="1762" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1145 %NL_1_load_10 = load i10 %NL_1_addr_10

]]></Node>
<StgValue><ssdm name="NL_1_load_10"/></StgValue>
</operation>

<operation id="1763" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1146 %zext_ln33_53 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_53"/></StgValue>
</operation>

<operation id="1764" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1147 %lshr_ln33_21 = lshr i64 %NL_1_load_10, i64 %zext_ln33_53

]]></Node>
<StgValue><ssdm name="lshr_ln33_21"/></StgValue>
</operation>

<operation id="1765" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1148 %trunc_ln33_21 = trunc i64 %lshr_ln33_21

]]></Node>
<StgValue><ssdm name="trunc_ln33_21"/></StgValue>
</operation>

<operation id="1766" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1149 %jidx_10 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_20, i32 %trunc_ln33_21, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="jidx_10"/></StgValue>
</operation>

<operation id="1767" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="6" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1150 %trunc_ln22_10 = trunc i32 %jidx_10

]]></Node>
<StgValue><ssdm name="trunc_ln22_10"/></StgValue>
</operation>

<operation id="1768" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1151 %lshr_ln35_9 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_10, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln35_9"/></StgValue>
</operation>

<operation id="1769" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1152 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_10, i32 6

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1770" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1246 %or_ln33_10 = or i10 %shl_ln, i10 11

]]></Node>
<StgValue><ssdm name="or_ln33_10"/></StgValue>
</operation>

<operation id="1771" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1247 %zext_ln33_12 = zext i10 %or_ln33_10

]]></Node>
<StgValue><ssdm name="zext_ln33_12"/></StgValue>
</operation>

<operation id="1772" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1248 %NL_0_addr_11 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_12

]]></Node>
<StgValue><ssdm name="NL_0_addr_11"/></StgValue>
</operation>

<operation id="1773" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1249 %NL_0_load_11 = load i10 %NL_0_addr_11

]]></Node>
<StgValue><ssdm name="NL_0_load_11"/></StgValue>
</operation>

<operation id="1774" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1253 %NL_1_addr_11 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_12

]]></Node>
<StgValue><ssdm name="NL_1_addr_11"/></StgValue>
</operation>

<operation id="1775" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1254 %NL_1_load_11 = load i10 %NL_1_addr_11

]]></Node>
<StgValue><ssdm name="NL_1_load_11"/></StgValue>
</operation>

<operation id="1776" st_id="12" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:111 %mul18_1 = dmul i64 %delx_16, i64 %delx_16

]]></Node>
<StgValue><ssdm name="mul18_1"/></StgValue>
</operation>

<operation id="1777" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:112 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_1, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="1778" st_id="12" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:113 %mul19_1 = dmul i64 %dely_16, i64 %dely_16

]]></Node>
<StgValue><ssdm name="mul19_1"/></StgValue>
</operation>

<operation id="1779" st_id="12" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:116 %mul21_1 = dmul i64 %delz_16, i64 %delz_16

]]></Node>
<StgValue><ssdm name="mul21_1"/></StgValue>
</operation>

<operation id="1780" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:117 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_1, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="1781" st_id="12" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:220 %mul18_1_1 = dmul i64 %delx_17, i64 %delx_17

]]></Node>
<StgValue><ssdm name="mul18_1_1"/></StgValue>
</operation>

<operation id="1782" st_id="12" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:222 %mul19_1_1 = dmul i64 %dely_17, i64 %dely_17

]]></Node>
<StgValue><ssdm name="mul19_1_1"/></StgValue>
</operation>

<operation id="1783" st_id="12" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:225 %mul21_1_1 = dmul i64 %delz_17, i64 %delz_17

]]></Node>
<StgValue><ssdm name="mul21_1_1"/></StgValue>
</operation>

<operation id="1784" st_id="12" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:329 %mul18_1_2 = dmul i64 %delx_18, i64 %delx_18

]]></Node>
<StgValue><ssdm name="mul18_1_2"/></StgValue>
</operation>

<operation id="1785" st_id="12" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:331 %mul19_1_2 = dmul i64 %dely_18, i64 %dely_18

]]></Node>
<StgValue><ssdm name="mul19_1_2"/></StgValue>
</operation>

<operation id="1786" st_id="12" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:334 %mul21_1_2 = dmul i64 %delz_18, i64 %delz_18

]]></Node>
<StgValue><ssdm name="mul21_1_2"/></StgValue>
</operation>

<operation id="1787" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:430 %dely_19 = dsub i64 %i_y_1, i64 %j_y_19

]]></Node>
<StgValue><ssdm name="dely_19"/></StgValue>
</operation>

<operation id="1788" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:431 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_19, i64 509, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="1789" st_id="12" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:438 %mul18_1_3 = dmul i64 %delx_19, i64 %delx_19

]]></Node>
<StgValue><ssdm name="mul18_1_3"/></StgValue>
</operation>

<operation id="1790" st_id="12" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:443 %mul21_1_3 = dmul i64 %delz_19, i64 %delz_19

]]></Node>
<StgValue><ssdm name="mul21_1_3"/></StgValue>
</operation>

<operation id="1791" st_id="12" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:535 %delx_20 = dsub i64 %i_x_1, i64 %j_x_20

]]></Node>
<StgValue><ssdm name="delx_20"/></StgValue>
</operation>

<operation id="1792" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:536 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_20, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="1793" st_id="12" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:539 %dely_20 = dsub i64 %i_y_1, i64 %j_y_20

]]></Node>
<StgValue><ssdm name="dely_20"/></StgValue>
</operation>

<operation id="1794" st_id="12" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:543 %delz_20 = dsub i64 %i_z_1, i64 %j_z_20

]]></Node>
<StgValue><ssdm name="delz_20"/></StgValue>
</operation>

<operation id="1795" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:544 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_20, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="1796" st_id="12" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:644 %delx_21 = dsub i64 %i_x_1, i64 %j_x_21

]]></Node>
<StgValue><ssdm name="delx_21"/></StgValue>
</operation>

<operation id="1797" st_id="12" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:648 %dely_21 = dsub i64 %i_y_1, i64 %j_y_21

]]></Node>
<StgValue><ssdm name="dely_21"/></StgValue>
</operation>

<operation id="1798" st_id="12" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:652 %delz_21 = dsub i64 %i_z_1, i64 %j_z_21

]]></Node>
<StgValue><ssdm name="delz_21"/></StgValue>
</operation>

<operation id="1799" st_id="12" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:753 %delx_22 = dsub i64 %i_x_1, i64 %j_x_22

]]></Node>
<StgValue><ssdm name="delx_22"/></StgValue>
</operation>

<operation id="1800" st_id="12" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:757 %dely_22 = dsub i64 %i_y_1, i64 %j_y_22

]]></Node>
<StgValue><ssdm name="dely_22"/></StgValue>
</operation>

<operation id="1801" st_id="12" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:761 %delz_22 = dsub i64 %i_z_1, i64 %j_z_22

]]></Node>
<StgValue><ssdm name="delz_22"/></StgValue>
</operation>

<operation id="1802" st_id="12" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2775" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:862 %delx_23 = dsub i64 %i_x_1, i64 %j_x_23

]]></Node>
<StgValue><ssdm name="delx_23"/></StgValue>
</operation>

<operation id="1803" st_id="12" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:866 %dely_23 = dsub i64 %i_y_1, i64 %j_y_23

]]></Node>
<StgValue><ssdm name="dely_23"/></StgValue>
</operation>

<operation id="1804" st_id="12" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:870 %delz_23 = dsub i64 %i_z_1, i64 %j_z_23

]]></Node>
<StgValue><ssdm name="delz_23"/></StgValue>
</operation>

<operation id="1805" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2842" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:929 %shl_ln35_23 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_27, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln35_23"/></StgValue>
</operation>

<operation id="1806" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:932 %position_x_0_load_26 = load i6 %position_x_0_addr_26

]]></Node>
<StgValue><ssdm name="position_x_0_load_26"/></StgValue>
</operation>

<operation id="1807" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2846" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:933 %zext_ln35_80 = zext i7 %shl_ln35_23

]]></Node>
<StgValue><ssdm name="zext_ln35_80"/></StgValue>
</operation>

<operation id="1808" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:934 %lshr_ln35_78 = lshr i128 %position_x_0_load_26, i128 %zext_ln35_80

]]></Node>
<StgValue><ssdm name="lshr_ln35_78"/></StgValue>
</operation>

<operation id="1809" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2848" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:935 %trunc_ln35_48 = trunc i128 %lshr_ln35_78

]]></Node>
<StgValue><ssdm name="trunc_ln35_48"/></StgValue>
</operation>

<operation id="1810" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2849" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:936 %bitcast_ln35_48 = bitcast i64 %trunc_ln35_48

]]></Node>
<StgValue><ssdm name="bitcast_ln35_48"/></StgValue>
</operation>

<operation id="1811" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2851" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:938 %position_x_1_load_26 = load i6 %position_x_1_addr_26

]]></Node>
<StgValue><ssdm name="position_x_1_load_26"/></StgValue>
</operation>

<operation id="1812" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2852" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:939 %zext_ln35_81 = zext i7 %shl_ln35_23

]]></Node>
<StgValue><ssdm name="zext_ln35_81"/></StgValue>
</operation>

<operation id="1813" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2853" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:940 %lshr_ln35_79 = lshr i128 %position_x_1_load_26, i128 %zext_ln35_81

]]></Node>
<StgValue><ssdm name="lshr_ln35_79"/></StgValue>
</operation>

<operation id="1814" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2854" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:941 %trunc_ln35_49 = trunc i128 %lshr_ln35_79

]]></Node>
<StgValue><ssdm name="trunc_ln35_49"/></StgValue>
</operation>

<operation id="1815" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2855" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:942 %bitcast_ln35_49 = bitcast i64 %trunc_ln35_49

]]></Node>
<StgValue><ssdm name="bitcast_ln35_49"/></StgValue>
</operation>

<operation id="1816" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2856" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:943 %j_x_24 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_48, i64 %bitcast_ln35_49, i25 %lshr_ln35_23

]]></Node>
<StgValue><ssdm name="j_x_24"/></StgValue>
</operation>

<operation id="1817" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2858" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:945 %position_y_0_load_26 = load i6 %position_y_0_addr_26

]]></Node>
<StgValue><ssdm name="position_y_0_load_26"/></StgValue>
</operation>

<operation id="1818" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2859" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:946 %zext_ln36_48 = zext i7 %shl_ln35_23

]]></Node>
<StgValue><ssdm name="zext_ln36_48"/></StgValue>
</operation>

<operation id="1819" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2860" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:947 %lshr_ln36_48 = lshr i128 %position_y_0_load_26, i128 %zext_ln36_48

]]></Node>
<StgValue><ssdm name="lshr_ln36_48"/></StgValue>
</operation>

<operation id="1820" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2861" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:948 %trunc_ln36_48 = trunc i128 %lshr_ln36_48

]]></Node>
<StgValue><ssdm name="trunc_ln36_48"/></StgValue>
</operation>

<operation id="1821" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2862" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:949 %bitcast_ln36_48 = bitcast i64 %trunc_ln36_48

]]></Node>
<StgValue><ssdm name="bitcast_ln36_48"/></StgValue>
</operation>

<operation id="1822" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2864" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:951 %position_y_1_load_26 = load i6 %position_y_1_addr_26

]]></Node>
<StgValue><ssdm name="position_y_1_load_26"/></StgValue>
</operation>

<operation id="1823" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2865" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:952 %zext_ln36_49 = zext i7 %shl_ln35_23

]]></Node>
<StgValue><ssdm name="zext_ln36_49"/></StgValue>
</operation>

<operation id="1824" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2866" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:953 %lshr_ln36_49 = lshr i128 %position_y_1_load_26, i128 %zext_ln36_49

]]></Node>
<StgValue><ssdm name="lshr_ln36_49"/></StgValue>
</operation>

<operation id="1825" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2867" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:954 %trunc_ln36_49 = trunc i128 %lshr_ln36_49

]]></Node>
<StgValue><ssdm name="trunc_ln36_49"/></StgValue>
</operation>

<operation id="1826" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2868" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:955 %bitcast_ln36_49 = bitcast i64 %trunc_ln36_49

]]></Node>
<StgValue><ssdm name="bitcast_ln36_49"/></StgValue>
</operation>

<operation id="1827" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2869" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:956 %j_y_24 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_48, i64 %bitcast_ln36_49, i25 %lshr_ln35_23

]]></Node>
<StgValue><ssdm name="j_y_24"/></StgValue>
</operation>

<operation id="1828" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2871" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:958 %position_z_0_load_26 = load i6 %position_z_0_addr_26

]]></Node>
<StgValue><ssdm name="position_z_0_load_26"/></StgValue>
</operation>

<operation id="1829" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2872" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:959 %zext_ln37_48 = zext i7 %shl_ln35_23

]]></Node>
<StgValue><ssdm name="zext_ln37_48"/></StgValue>
</operation>

<operation id="1830" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2873" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:960 %lshr_ln37_48 = lshr i128 %position_z_0_load_26, i128 %zext_ln37_48

]]></Node>
<StgValue><ssdm name="lshr_ln37_48"/></StgValue>
</operation>

<operation id="1831" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2874" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:961 %trunc_ln37_48 = trunc i128 %lshr_ln37_48

]]></Node>
<StgValue><ssdm name="trunc_ln37_48"/></StgValue>
</operation>

<operation id="1832" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2875" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:962 %bitcast_ln37_48 = bitcast i64 %trunc_ln37_48

]]></Node>
<StgValue><ssdm name="bitcast_ln37_48"/></StgValue>
</operation>

<operation id="1833" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2877" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:964 %position_z_1_load_26 = load i6 %position_z_1_addr_26

]]></Node>
<StgValue><ssdm name="position_z_1_load_26"/></StgValue>
</operation>

<operation id="1834" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:965 %zext_ln37_49 = zext i7 %shl_ln35_23

]]></Node>
<StgValue><ssdm name="zext_ln37_49"/></StgValue>
</operation>

<operation id="1835" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2879" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:966 %lshr_ln37_49 = lshr i128 %position_z_1_load_26, i128 %zext_ln37_49

]]></Node>
<StgValue><ssdm name="lshr_ln37_49"/></StgValue>
</operation>

<operation id="1836" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2880" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:967 %trunc_ln37_49 = trunc i128 %lshr_ln37_49

]]></Node>
<StgValue><ssdm name="trunc_ln37_49"/></StgValue>
</operation>

<operation id="1837" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2881" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:968 %bitcast_ln37_49 = bitcast i64 %trunc_ln37_49

]]></Node>
<StgValue><ssdm name="bitcast_ln37_49"/></StgValue>
</operation>

<operation id="1838" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2882" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:969 %j_z_24 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_48, i64 %bitcast_ln37_49, i25 %lshr_ln35_23

]]></Node>
<StgValue><ssdm name="j_z_24"/></StgValue>
</operation>

<operation id="1839" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2952" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1039 %zext_ln35_51 = zext i6 %trunc_ln22_25

]]></Node>
<StgValue><ssdm name="zext_ln35_51"/></StgValue>
</operation>

<operation id="1840" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2953" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1040 %position_x_0_addr_27 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_51

]]></Node>
<StgValue><ssdm name="position_x_0_addr_27"/></StgValue>
</operation>

<operation id="1841" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2954" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1041 %position_x_0_load_27 = load i6 %position_x_0_addr_27

]]></Node>
<StgValue><ssdm name="position_x_0_load_27"/></StgValue>
</operation>

<operation id="1842" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2959" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1046 %position_x_1_addr_27 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_51

]]></Node>
<StgValue><ssdm name="position_x_1_addr_27"/></StgValue>
</operation>

<operation id="1843" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2960" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1047 %position_x_1_load_27 = load i6 %position_x_1_addr_27

]]></Node>
<StgValue><ssdm name="position_x_1_load_27"/></StgValue>
</operation>

<operation id="1844" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1053 %position_y_0_addr_27 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_51

]]></Node>
<StgValue><ssdm name="position_y_0_addr_27"/></StgValue>
</operation>

<operation id="1845" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2967" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1054 %position_y_0_load_27 = load i6 %position_y_0_addr_27

]]></Node>
<StgValue><ssdm name="position_y_0_load_27"/></StgValue>
</operation>

<operation id="1846" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2972" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1059 %position_y_1_addr_27 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_51

]]></Node>
<StgValue><ssdm name="position_y_1_addr_27"/></StgValue>
</operation>

<operation id="1847" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2973" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1060 %position_y_1_load_27 = load i6 %position_y_1_addr_27

]]></Node>
<StgValue><ssdm name="position_y_1_load_27"/></StgValue>
</operation>

<operation id="1848" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2979" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1066 %position_z_0_addr_27 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_51

]]></Node>
<StgValue><ssdm name="position_z_0_addr_27"/></StgValue>
</operation>

<operation id="1849" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2980" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1067 %position_z_0_load_27 = load i6 %position_z_0_addr_27

]]></Node>
<StgValue><ssdm name="position_z_0_load_27"/></StgValue>
</operation>

<operation id="1850" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2985" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1072 %position_z_1_addr_27 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_51

]]></Node>
<StgValue><ssdm name="position_z_1_addr_27"/></StgValue>
</operation>

<operation id="1851" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1073 %position_z_1_load_27 = load i6 %position_z_1_addr_27

]]></Node>
<StgValue><ssdm name="position_z_1_load_27"/></StgValue>
</operation>

<operation id="1852" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3047" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1134 %NL_0_load_26 = load i10 %NL_0_addr_26

]]></Node>
<StgValue><ssdm name="NL_0_load_26"/></StgValue>
</operation>

<operation id="1853" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3048" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1135 %zext_ln33_84 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_84"/></StgValue>
</operation>

<operation id="1854" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3049" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1136 %lshr_ln33_52 = lshr i64 %NL_0_load_26, i64 %zext_ln33_84

]]></Node>
<StgValue><ssdm name="lshr_ln33_52"/></StgValue>
</operation>

<operation id="1855" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1137 %trunc_ln33_52 = trunc i64 %lshr_ln33_52

]]></Node>
<StgValue><ssdm name="trunc_ln33_52"/></StgValue>
</operation>

<operation id="1856" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3052" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1139 %NL_1_load_26 = load i10 %NL_1_addr_26

]]></Node>
<StgValue><ssdm name="NL_1_load_26"/></StgValue>
</operation>

<operation id="1857" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3053" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1140 %zext_ln33_85 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_85"/></StgValue>
</operation>

<operation id="1858" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1141 %lshr_ln33_53 = lshr i64 %NL_1_load_26, i64 %zext_ln33_85

]]></Node>
<StgValue><ssdm name="lshr_ln33_53"/></StgValue>
</operation>

<operation id="1859" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3055" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1142 %trunc_ln33_53 = trunc i64 %lshr_ln33_53

]]></Node>
<StgValue><ssdm name="trunc_ln33_53"/></StgValue>
</operation>

<operation id="1860" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3056" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1143 %jidx_26 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_52, i32 %trunc_ln33_53, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="jidx_26"/></StgValue>
</operation>

<operation id="1861" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3057" bw="6" op_0_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1144 %trunc_ln22_26 = trunc i32 %jidx_26

]]></Node>
<StgValue><ssdm name="trunc_ln22_26"/></StgValue>
</operation>

<operation id="1862" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3058" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1145 %lshr_ln35_25 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_26, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln35_25"/></StgValue>
</operation>

<operation id="1863" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3059" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1146 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_26, i32 6

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1864" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3153" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1240 %or_ln33_25 = or i10 %shl_ln33_1, i10 11

]]></Node>
<StgValue><ssdm name="or_ln33_25"/></StgValue>
</operation>

<operation id="1865" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3154" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1241 %zext_ln33_28 = zext i10 %or_ln33_25

]]></Node>
<StgValue><ssdm name="zext_ln33_28"/></StgValue>
</operation>

<operation id="1866" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3155" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1242 %NL_0_addr_27 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_28

]]></Node>
<StgValue><ssdm name="NL_0_addr_27"/></StgValue>
</operation>

<operation id="1867" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1243 %NL_0_load_27 = load i10 %NL_0_addr_27

]]></Node>
<StgValue><ssdm name="NL_0_load_27"/></StgValue>
</operation>

<operation id="1868" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3160" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1247 %NL_1_addr_27 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_28

]]></Node>
<StgValue><ssdm name="NL_1_addr_27"/></StgValue>
</operation>

<operation id="1869" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1248 %NL_1_load_27 = load i10 %NL_1_addr_27

]]></Node>
<StgValue><ssdm name="NL_1_load_27"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="1870" st_id="13" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:119 %mul1 = dmul i64 %dely, i64 %dely

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="1871" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:120 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul1, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="1872" st_id="13" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:226 %mul18_s = dmul i64 %delx_1, i64 %delx_1

]]></Node>
<StgValue><ssdm name="mul18_s"/></StgValue>
</operation>

<operation id="1873" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:227 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_s, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="1874" st_id="13" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:228 %mul19_s = dmul i64 %dely_1, i64 %dely_1

]]></Node>
<StgValue><ssdm name="mul19_s"/></StgValue>
</operation>

<operation id="1875" st_id="13" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:231 %mul21_s = dmul i64 %delz_1, i64 %delz_1

]]></Node>
<StgValue><ssdm name="mul21_s"/></StgValue>
</operation>

<operation id="1876" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:232 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_s, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="1877" st_id="13" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:335 %mul18_2 = dmul i64 %delx_2, i64 %delx_2

]]></Node>
<StgValue><ssdm name="mul18_2"/></StgValue>
</operation>

<operation id="1878" st_id="13" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:337 %mul19_2 = dmul i64 %dely_2, i64 %dely_2

]]></Node>
<StgValue><ssdm name="mul19_2"/></StgValue>
</operation>

<operation id="1879" st_id="13" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:340 %mul21_2 = dmul i64 %delz_2, i64 %delz_2

]]></Node>
<StgValue><ssdm name="mul21_2"/></StgValue>
</operation>

<operation id="1880" st_id="13" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:444 %mul18_3 = dmul i64 %delx_3, i64 %delx_3

]]></Node>
<StgValue><ssdm name="mul18_3"/></StgValue>
</operation>

<operation id="1881" st_id="13" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:446 %mul19_3 = dmul i64 %dely_3, i64 %dely_3

]]></Node>
<StgValue><ssdm name="mul19_3"/></StgValue>
</operation>

<operation id="1882" st_id="13" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:449 %mul21_3 = dmul i64 %delz_3, i64 %delz_3

]]></Node>
<StgValue><ssdm name="mul21_3"/></StgValue>
</operation>

<operation id="1883" st_id="13" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:545 %dely_4 = dsub i64 %i_y, i64 %j_y_4

]]></Node>
<StgValue><ssdm name="dely_4"/></StgValue>
</operation>

<operation id="1884" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:546 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_4, i64 509, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="1885" st_id="13" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:553 %mul18_4 = dmul i64 %delx_4, i64 %delx_4

]]></Node>
<StgValue><ssdm name="mul18_4"/></StgValue>
</operation>

<operation id="1886" st_id="13" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:558 %mul21_4 = dmul i64 %delz_4, i64 %delz_4

]]></Node>
<StgValue><ssdm name="mul21_4"/></StgValue>
</operation>

<operation id="1887" st_id="13" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:650 %delx_5 = dsub i64 %i_x, i64 %j_x_5

]]></Node>
<StgValue><ssdm name="delx_5"/></StgValue>
</operation>

<operation id="1888" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:651 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_5, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="1889" st_id="13" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:654 %dely_5 = dsub i64 %i_y, i64 %j_y_5

]]></Node>
<StgValue><ssdm name="dely_5"/></StgValue>
</operation>

<operation id="1890" st_id="13" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:658 %delz_5 = dsub i64 %i_z, i64 %j_z_5

]]></Node>
<StgValue><ssdm name="delz_5"/></StgValue>
</operation>

<operation id="1891" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:659 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_5, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="1892" st_id="13" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:759 %delx_6 = dsub i64 %i_x, i64 %j_x_6

]]></Node>
<StgValue><ssdm name="delx_6"/></StgValue>
</operation>

<operation id="1893" st_id="13" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:763 %dely_6 = dsub i64 %i_y, i64 %j_y_6

]]></Node>
<StgValue><ssdm name="dely_6"/></StgValue>
</operation>

<operation id="1894" st_id="13" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:767 %delz_6 = dsub i64 %i_z, i64 %j_z_6

]]></Node>
<StgValue><ssdm name="delz_6"/></StgValue>
</operation>

<operation id="1895" st_id="13" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:868 %delx_7 = dsub i64 %i_x, i64 %j_x_7

]]></Node>
<StgValue><ssdm name="delx_7"/></StgValue>
</operation>

<operation id="1896" st_id="13" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:872 %dely_7 = dsub i64 %i_y, i64 %j_y_7

]]></Node>
<StgValue><ssdm name="dely_7"/></StgValue>
</operation>

<operation id="1897" st_id="13" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:876 %delz_7 = dsub i64 %i_z, i64 %j_z_7

]]></Node>
<StgValue><ssdm name="delz_7"/></StgValue>
</operation>

<operation id="1898" st_id="13" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:977 %delx_8 = dsub i64 %i_x, i64 %j_x_8

]]></Node>
<StgValue><ssdm name="delx_8"/></StgValue>
</operation>

<operation id="1899" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:981 %dely_8 = dsub i64 %i_y, i64 %j_y_8

]]></Node>
<StgValue><ssdm name="dely_8"/></StgValue>
</operation>

<operation id="1900" st_id="13" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:985 %delz_8 = dsub i64 %i_z, i64 %j_z_8

]]></Node>
<StgValue><ssdm name="delz_8"/></StgValue>
</operation>

<operation id="1901" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1044 %shl_ln35_9 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_12, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln35_9"/></StgValue>
</operation>

<operation id="1902" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1047 %position_x_0_load_10 = load i6 %position_x_0_addr_10

]]></Node>
<StgValue><ssdm name="position_x_0_load_10"/></StgValue>
</operation>

<operation id="1903" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1048 %zext_ln35_36 = zext i7 %shl_ln35_9

]]></Node>
<StgValue><ssdm name="zext_ln35_36"/></StgValue>
</operation>

<operation id="1904" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1049 %lshr_ln35_48 = lshr i128 %position_x_0_load_10, i128 %zext_ln35_36

]]></Node>
<StgValue><ssdm name="lshr_ln35_48"/></StgValue>
</operation>

<operation id="1905" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1050 %trunc_ln35_18 = trunc i128 %lshr_ln35_48

]]></Node>
<StgValue><ssdm name="trunc_ln35_18"/></StgValue>
</operation>

<operation id="1906" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1051 %bitcast_ln35_18 = bitcast i64 %trunc_ln35_18

]]></Node>
<StgValue><ssdm name="bitcast_ln35_18"/></StgValue>
</operation>

<operation id="1907" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1053 %position_x_1_load_10 = load i6 %position_x_1_addr_10

]]></Node>
<StgValue><ssdm name="position_x_1_load_10"/></StgValue>
</operation>

<operation id="1908" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1054 %zext_ln35_38 = zext i7 %shl_ln35_9

]]></Node>
<StgValue><ssdm name="zext_ln35_38"/></StgValue>
</operation>

<operation id="1909" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1055 %lshr_ln35_49 = lshr i128 %position_x_1_load_10, i128 %zext_ln35_38

]]></Node>
<StgValue><ssdm name="lshr_ln35_49"/></StgValue>
</operation>

<operation id="1910" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1056 %trunc_ln35_19 = trunc i128 %lshr_ln35_49

]]></Node>
<StgValue><ssdm name="trunc_ln35_19"/></StgValue>
</operation>

<operation id="1911" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1057 %bitcast_ln35_19 = bitcast i64 %trunc_ln35_19

]]></Node>
<StgValue><ssdm name="bitcast_ln35_19"/></StgValue>
</operation>

<operation id="1912" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1058 %j_x_9 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_18, i64 %bitcast_ln35_19, i25 %lshr_ln35_7

]]></Node>
<StgValue><ssdm name="j_x_9"/></StgValue>
</operation>

<operation id="1913" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1060 %position_y_0_load_10 = load i6 %position_y_0_addr_10

]]></Node>
<StgValue><ssdm name="position_y_0_load_10"/></StgValue>
</operation>

<operation id="1914" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1061 %zext_ln36_18 = zext i7 %shl_ln35_9

]]></Node>
<StgValue><ssdm name="zext_ln36_18"/></StgValue>
</operation>

<operation id="1915" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1062 %lshr_ln36_18 = lshr i128 %position_y_0_load_10, i128 %zext_ln36_18

]]></Node>
<StgValue><ssdm name="lshr_ln36_18"/></StgValue>
</operation>

<operation id="1916" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1063 %trunc_ln36_18 = trunc i128 %lshr_ln36_18

]]></Node>
<StgValue><ssdm name="trunc_ln36_18"/></StgValue>
</operation>

<operation id="1917" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1064 %bitcast_ln36_18 = bitcast i64 %trunc_ln36_18

]]></Node>
<StgValue><ssdm name="bitcast_ln36_18"/></StgValue>
</operation>

<operation id="1918" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1066 %position_y_1_load_10 = load i6 %position_y_1_addr_10

]]></Node>
<StgValue><ssdm name="position_y_1_load_10"/></StgValue>
</operation>

<operation id="1919" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1067 %zext_ln36_19 = zext i7 %shl_ln35_9

]]></Node>
<StgValue><ssdm name="zext_ln36_19"/></StgValue>
</operation>

<operation id="1920" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1068 %lshr_ln36_19 = lshr i128 %position_y_1_load_10, i128 %zext_ln36_19

]]></Node>
<StgValue><ssdm name="lshr_ln36_19"/></StgValue>
</operation>

<operation id="1921" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1069 %trunc_ln36_19 = trunc i128 %lshr_ln36_19

]]></Node>
<StgValue><ssdm name="trunc_ln36_19"/></StgValue>
</operation>

<operation id="1922" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1070 %bitcast_ln36_19 = bitcast i64 %trunc_ln36_19

]]></Node>
<StgValue><ssdm name="bitcast_ln36_19"/></StgValue>
</operation>

<operation id="1923" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1071 %j_y_9 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_18, i64 %bitcast_ln36_19, i25 %lshr_ln35_7

]]></Node>
<StgValue><ssdm name="j_y_9"/></StgValue>
</operation>

<operation id="1924" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1073 %position_z_0_load_10 = load i6 %position_z_0_addr_10

]]></Node>
<StgValue><ssdm name="position_z_0_load_10"/></StgValue>
</operation>

<operation id="1925" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1074 %zext_ln37_18 = zext i7 %shl_ln35_9

]]></Node>
<StgValue><ssdm name="zext_ln37_18"/></StgValue>
</operation>

<operation id="1926" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1075 %lshr_ln37_18 = lshr i128 %position_z_0_load_10, i128 %zext_ln37_18

]]></Node>
<StgValue><ssdm name="lshr_ln37_18"/></StgValue>
</operation>

<operation id="1927" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1076 %trunc_ln37_18 = trunc i128 %lshr_ln37_18

]]></Node>
<StgValue><ssdm name="trunc_ln37_18"/></StgValue>
</operation>

<operation id="1928" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1077 %bitcast_ln37_18 = bitcast i64 %trunc_ln37_18

]]></Node>
<StgValue><ssdm name="bitcast_ln37_18"/></StgValue>
</operation>

<operation id="1929" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1079 %position_z_1_load_10 = load i6 %position_z_1_addr_10

]]></Node>
<StgValue><ssdm name="position_z_1_load_10"/></StgValue>
</operation>

<operation id="1930" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1080 %zext_ln37_19 = zext i7 %shl_ln35_9

]]></Node>
<StgValue><ssdm name="zext_ln37_19"/></StgValue>
</operation>

<operation id="1931" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1081 %lshr_ln37_19 = lshr i128 %position_z_1_load_10, i128 %zext_ln37_19

]]></Node>
<StgValue><ssdm name="lshr_ln37_19"/></StgValue>
</operation>

<operation id="1932" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1082 %trunc_ln37_19 = trunc i128 %lshr_ln37_19

]]></Node>
<StgValue><ssdm name="trunc_ln37_19"/></StgValue>
</operation>

<operation id="1933" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1083 %bitcast_ln37_19 = bitcast i64 %trunc_ln37_19

]]></Node>
<StgValue><ssdm name="bitcast_ln37_19"/></StgValue>
</operation>

<operation id="1934" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1084 %j_z_9 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_18, i64 %bitcast_ln37_19, i25 %lshr_ln35_7

]]></Node>
<StgValue><ssdm name="j_z_9"/></StgValue>
</operation>

<operation id="1935" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1154 %zext_ln35_21 = zext i6 %trunc_ln22_10

]]></Node>
<StgValue><ssdm name="zext_ln35_21"/></StgValue>
</operation>

<operation id="1936" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1155 %position_x_0_addr_11 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_21

]]></Node>
<StgValue><ssdm name="position_x_0_addr_11"/></StgValue>
</operation>

<operation id="1937" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1156 %position_x_0_load_11 = load i6 %position_x_0_addr_11

]]></Node>
<StgValue><ssdm name="position_x_0_load_11"/></StgValue>
</operation>

<operation id="1938" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1161 %position_x_1_addr_11 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_21

]]></Node>
<StgValue><ssdm name="position_x_1_addr_11"/></StgValue>
</operation>

<operation id="1939" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1162 %position_x_1_load_11 = load i6 %position_x_1_addr_11

]]></Node>
<StgValue><ssdm name="position_x_1_load_11"/></StgValue>
</operation>

<operation id="1940" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1168 %position_y_0_addr_11 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_21

]]></Node>
<StgValue><ssdm name="position_y_0_addr_11"/></StgValue>
</operation>

<operation id="1941" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1169 %position_y_0_load_11 = load i6 %position_y_0_addr_11

]]></Node>
<StgValue><ssdm name="position_y_0_load_11"/></StgValue>
</operation>

<operation id="1942" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1174 %position_y_1_addr_11 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_21

]]></Node>
<StgValue><ssdm name="position_y_1_addr_11"/></StgValue>
</operation>

<operation id="1943" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1175 %position_y_1_load_11 = load i6 %position_y_1_addr_11

]]></Node>
<StgValue><ssdm name="position_y_1_load_11"/></StgValue>
</operation>

<operation id="1944" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1181 %position_z_0_addr_11 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_21

]]></Node>
<StgValue><ssdm name="position_z_0_addr_11"/></StgValue>
</operation>

<operation id="1945" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1182 %position_z_0_load_11 = load i6 %position_z_0_addr_11

]]></Node>
<StgValue><ssdm name="position_z_0_load_11"/></StgValue>
</operation>

<operation id="1946" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1187 %position_z_1_addr_11 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_21

]]></Node>
<StgValue><ssdm name="position_z_1_addr_11"/></StgValue>
</operation>

<operation id="1947" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1188 %position_z_1_load_11 = load i6 %position_z_1_addr_11

]]></Node>
<StgValue><ssdm name="position_z_1_load_11"/></StgValue>
</operation>

<operation id="1948" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1249 %NL_0_load_11 = load i10 %NL_0_addr_11

]]></Node>
<StgValue><ssdm name="NL_0_load_11"/></StgValue>
</operation>

<operation id="1949" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1250 %zext_ln33_54 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_54"/></StgValue>
</operation>

<operation id="1950" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1251 %lshr_ln33_22 = lshr i64 %NL_0_load_11, i64 %zext_ln33_54

]]></Node>
<StgValue><ssdm name="lshr_ln33_22"/></StgValue>
</operation>

<operation id="1951" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1252 %trunc_ln33_22 = trunc i64 %lshr_ln33_22

]]></Node>
<StgValue><ssdm name="trunc_ln33_22"/></StgValue>
</operation>

<operation id="1952" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1254 %NL_1_load_11 = load i10 %NL_1_addr_11

]]></Node>
<StgValue><ssdm name="NL_1_load_11"/></StgValue>
</operation>

<operation id="1953" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1255 %zext_ln33_55 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_55"/></StgValue>
</operation>

<operation id="1954" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1256 %lshr_ln33_23 = lshr i64 %NL_1_load_11, i64 %zext_ln33_55

]]></Node>
<StgValue><ssdm name="lshr_ln33_23"/></StgValue>
</operation>

<operation id="1955" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1257 %trunc_ln33_23 = trunc i64 %lshr_ln33_23

]]></Node>
<StgValue><ssdm name="trunc_ln33_23"/></StgValue>
</operation>

<operation id="1956" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1258 %jidx_11 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_22, i32 %trunc_ln33_23, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="jidx_11"/></StgValue>
</operation>

<operation id="1957" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="6" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1259 %trunc_ln22_11 = trunc i32 %jidx_11

]]></Node>
<StgValue><ssdm name="trunc_ln22_11"/></StgValue>
</operation>

<operation id="1958" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1260 %lshr_ln35_10 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_11, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln35_10"/></StgValue>
</operation>

<operation id="1959" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1261 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_11, i32 6

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="1960" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1355 %or_ln33_11 = or i10 %shl_ln, i10 12

]]></Node>
<StgValue><ssdm name="or_ln33_11"/></StgValue>
</operation>

<operation id="1961" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1356 %zext_ln33_13 = zext i10 %or_ln33_11

]]></Node>
<StgValue><ssdm name="zext_ln33_13"/></StgValue>
</operation>

<operation id="1962" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1357 %NL_0_addr_12 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_13

]]></Node>
<StgValue><ssdm name="NL_0_addr_12"/></StgValue>
</operation>

<operation id="1963" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1358 %NL_0_load_12 = load i10 %NL_0_addr_12

]]></Node>
<StgValue><ssdm name="NL_0_load_12"/></StgValue>
</operation>

<operation id="1964" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1362 %NL_1_addr_12 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_13

]]></Node>
<StgValue><ssdm name="NL_1_addr_12"/></StgValue>
</operation>

<operation id="1965" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1363 %NL_1_load_12 = load i10 %NL_1_addr_12

]]></Node>
<StgValue><ssdm name="NL_1_load_12"/></StgValue>
</operation>

<operation id="1966" st_id="13" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:113 %mul19_1 = dmul i64 %dely_16, i64 %dely_16

]]></Node>
<StgValue><ssdm name="mul19_1"/></StgValue>
</operation>

<operation id="1967" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:114 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_1, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="1968" st_id="13" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:220 %mul18_1_1 = dmul i64 %delx_17, i64 %delx_17

]]></Node>
<StgValue><ssdm name="mul18_1_1"/></StgValue>
</operation>

<operation id="1969" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:221 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_1_1, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="1970" st_id="13" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:222 %mul19_1_1 = dmul i64 %dely_17, i64 %dely_17

]]></Node>
<StgValue><ssdm name="mul19_1_1"/></StgValue>
</operation>

<operation id="1971" st_id="13" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:225 %mul21_1_1 = dmul i64 %delz_17, i64 %delz_17

]]></Node>
<StgValue><ssdm name="mul21_1_1"/></StgValue>
</operation>

<operation id="1972" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:226 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_1_1, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="1973" st_id="13" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:329 %mul18_1_2 = dmul i64 %delx_18, i64 %delx_18

]]></Node>
<StgValue><ssdm name="mul18_1_2"/></StgValue>
</operation>

<operation id="1974" st_id="13" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:331 %mul19_1_2 = dmul i64 %dely_18, i64 %dely_18

]]></Node>
<StgValue><ssdm name="mul19_1_2"/></StgValue>
</operation>

<operation id="1975" st_id="13" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:334 %mul21_1_2 = dmul i64 %delz_18, i64 %delz_18

]]></Node>
<StgValue><ssdm name="mul21_1_2"/></StgValue>
</operation>

<operation id="1976" st_id="13" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:438 %mul18_1_3 = dmul i64 %delx_19, i64 %delx_19

]]></Node>
<StgValue><ssdm name="mul18_1_3"/></StgValue>
</operation>

<operation id="1977" st_id="13" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:440 %mul19_1_3 = dmul i64 %dely_19, i64 %dely_19

]]></Node>
<StgValue><ssdm name="mul19_1_3"/></StgValue>
</operation>

<operation id="1978" st_id="13" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:443 %mul21_1_3 = dmul i64 %delz_19, i64 %delz_19

]]></Node>
<StgValue><ssdm name="mul21_1_3"/></StgValue>
</operation>

<operation id="1979" st_id="13" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:539 %dely_20 = dsub i64 %i_y_1, i64 %j_y_20

]]></Node>
<StgValue><ssdm name="dely_20"/></StgValue>
</operation>

<operation id="1980" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:540 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_20, i64 509, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="1981" st_id="13" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:547 %mul18_1_4 = dmul i64 %delx_20, i64 %delx_20

]]></Node>
<StgValue><ssdm name="mul18_1_4"/></StgValue>
</operation>

<operation id="1982" st_id="13" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:552 %mul21_1_4 = dmul i64 %delz_20, i64 %delz_20

]]></Node>
<StgValue><ssdm name="mul21_1_4"/></StgValue>
</operation>

<operation id="1983" st_id="13" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:644 %delx_21 = dsub i64 %i_x_1, i64 %j_x_21

]]></Node>
<StgValue><ssdm name="delx_21"/></StgValue>
</operation>

<operation id="1984" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:645 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_21, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="1985" st_id="13" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:648 %dely_21 = dsub i64 %i_y_1, i64 %j_y_21

]]></Node>
<StgValue><ssdm name="dely_21"/></StgValue>
</operation>

<operation id="1986" st_id="13" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:652 %delz_21 = dsub i64 %i_z_1, i64 %j_z_21

]]></Node>
<StgValue><ssdm name="delz_21"/></StgValue>
</operation>

<operation id="1987" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:653 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_21, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="1988" st_id="13" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:753 %delx_22 = dsub i64 %i_x_1, i64 %j_x_22

]]></Node>
<StgValue><ssdm name="delx_22"/></StgValue>
</operation>

<operation id="1989" st_id="13" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:757 %dely_22 = dsub i64 %i_y_1, i64 %j_y_22

]]></Node>
<StgValue><ssdm name="dely_22"/></StgValue>
</operation>

<operation id="1990" st_id="13" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:761 %delz_22 = dsub i64 %i_z_1, i64 %j_z_22

]]></Node>
<StgValue><ssdm name="delz_22"/></StgValue>
</operation>

<operation id="1991" st_id="13" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2775" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:862 %delx_23 = dsub i64 %i_x_1, i64 %j_x_23

]]></Node>
<StgValue><ssdm name="delx_23"/></StgValue>
</operation>

<operation id="1992" st_id="13" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:866 %dely_23 = dsub i64 %i_y_1, i64 %j_y_23

]]></Node>
<StgValue><ssdm name="dely_23"/></StgValue>
</operation>

<operation id="1993" st_id="13" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:870 %delz_23 = dsub i64 %i_z_1, i64 %j_z_23

]]></Node>
<StgValue><ssdm name="delz_23"/></StgValue>
</operation>

<operation id="1994" st_id="13" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2884" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:971 %delx_24 = dsub i64 %i_x_1, i64 %j_x_24

]]></Node>
<StgValue><ssdm name="delx_24"/></StgValue>
</operation>

<operation id="1995" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2888" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:975 %dely_24 = dsub i64 %i_y_1, i64 %j_y_24

]]></Node>
<StgValue><ssdm name="dely_24"/></StgValue>
</operation>

<operation id="1996" st_id="13" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2892" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:979 %delz_24 = dsub i64 %i_z_1, i64 %j_z_24

]]></Node>
<StgValue><ssdm name="delz_24"/></StgValue>
</operation>

<operation id="1997" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2951" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1038 %shl_ln35_24 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_28, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln35_24"/></StgValue>
</operation>

<operation id="1998" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2954" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1041 %position_x_0_load_27 = load i6 %position_x_0_addr_27

]]></Node>
<StgValue><ssdm name="position_x_0_load_27"/></StgValue>
</operation>

<operation id="1999" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2955" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1042 %zext_ln35_82 = zext i7 %shl_ln35_24

]]></Node>
<StgValue><ssdm name="zext_ln35_82"/></StgValue>
</operation>

<operation id="2000" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2956" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1043 %lshr_ln35_80 = lshr i128 %position_x_0_load_27, i128 %zext_ln35_82

]]></Node>
<StgValue><ssdm name="lshr_ln35_80"/></StgValue>
</operation>

<operation id="2001" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2957" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1044 %trunc_ln35_50 = trunc i128 %lshr_ln35_80

]]></Node>
<StgValue><ssdm name="trunc_ln35_50"/></StgValue>
</operation>

<operation id="2002" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2958" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1045 %bitcast_ln35_50 = bitcast i64 %trunc_ln35_50

]]></Node>
<StgValue><ssdm name="bitcast_ln35_50"/></StgValue>
</operation>

<operation id="2003" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2960" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1047 %position_x_1_load_27 = load i6 %position_x_1_addr_27

]]></Node>
<StgValue><ssdm name="position_x_1_load_27"/></StgValue>
</operation>

<operation id="2004" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2961" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1048 %zext_ln35_83 = zext i7 %shl_ln35_24

]]></Node>
<StgValue><ssdm name="zext_ln35_83"/></StgValue>
</operation>

<operation id="2005" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2962" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1049 %lshr_ln35_81 = lshr i128 %position_x_1_load_27, i128 %zext_ln35_83

]]></Node>
<StgValue><ssdm name="lshr_ln35_81"/></StgValue>
</operation>

<operation id="2006" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2963" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1050 %trunc_ln35_51 = trunc i128 %lshr_ln35_81

]]></Node>
<StgValue><ssdm name="trunc_ln35_51"/></StgValue>
</operation>

<operation id="2007" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2964" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1051 %bitcast_ln35_51 = bitcast i64 %trunc_ln35_51

]]></Node>
<StgValue><ssdm name="bitcast_ln35_51"/></StgValue>
</operation>

<operation id="2008" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2965" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1052 %j_x_25 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_50, i64 %bitcast_ln35_51, i25 %lshr_ln35_24

]]></Node>
<StgValue><ssdm name="j_x_25"/></StgValue>
</operation>

<operation id="2009" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2967" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1054 %position_y_0_load_27 = load i6 %position_y_0_addr_27

]]></Node>
<StgValue><ssdm name="position_y_0_load_27"/></StgValue>
</operation>

<operation id="2010" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2968" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1055 %zext_ln36_50 = zext i7 %shl_ln35_24

]]></Node>
<StgValue><ssdm name="zext_ln36_50"/></StgValue>
</operation>

<operation id="2011" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2969" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1056 %lshr_ln36_50 = lshr i128 %position_y_0_load_27, i128 %zext_ln36_50

]]></Node>
<StgValue><ssdm name="lshr_ln36_50"/></StgValue>
</operation>

<operation id="2012" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2970" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1057 %trunc_ln36_50 = trunc i128 %lshr_ln36_50

]]></Node>
<StgValue><ssdm name="trunc_ln36_50"/></StgValue>
</operation>

<operation id="2013" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1058 %bitcast_ln36_50 = bitcast i64 %trunc_ln36_50

]]></Node>
<StgValue><ssdm name="bitcast_ln36_50"/></StgValue>
</operation>

<operation id="2014" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2973" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1060 %position_y_1_load_27 = load i6 %position_y_1_addr_27

]]></Node>
<StgValue><ssdm name="position_y_1_load_27"/></StgValue>
</operation>

<operation id="2015" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2974" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1061 %zext_ln36_51 = zext i7 %shl_ln35_24

]]></Node>
<StgValue><ssdm name="zext_ln36_51"/></StgValue>
</operation>

<operation id="2016" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2975" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1062 %lshr_ln36_51 = lshr i128 %position_y_1_load_27, i128 %zext_ln36_51

]]></Node>
<StgValue><ssdm name="lshr_ln36_51"/></StgValue>
</operation>

<operation id="2017" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1063 %trunc_ln36_51 = trunc i128 %lshr_ln36_51

]]></Node>
<StgValue><ssdm name="trunc_ln36_51"/></StgValue>
</operation>

<operation id="2018" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2977" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1064 %bitcast_ln36_51 = bitcast i64 %trunc_ln36_51

]]></Node>
<StgValue><ssdm name="bitcast_ln36_51"/></StgValue>
</operation>

<operation id="2019" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2978" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1065 %j_y_25 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_50, i64 %bitcast_ln36_51, i25 %lshr_ln35_24

]]></Node>
<StgValue><ssdm name="j_y_25"/></StgValue>
</operation>

<operation id="2020" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2980" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1067 %position_z_0_load_27 = load i6 %position_z_0_addr_27

]]></Node>
<StgValue><ssdm name="position_z_0_load_27"/></StgValue>
</operation>

<operation id="2021" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2981" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1068 %zext_ln37_50 = zext i7 %shl_ln35_24

]]></Node>
<StgValue><ssdm name="zext_ln37_50"/></StgValue>
</operation>

<operation id="2022" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2982" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1069 %lshr_ln37_50 = lshr i128 %position_z_0_load_27, i128 %zext_ln37_50

]]></Node>
<StgValue><ssdm name="lshr_ln37_50"/></StgValue>
</operation>

<operation id="2023" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2983" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1070 %trunc_ln37_50 = trunc i128 %lshr_ln37_50

]]></Node>
<StgValue><ssdm name="trunc_ln37_50"/></StgValue>
</operation>

<operation id="2024" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2984" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1071 %bitcast_ln37_50 = bitcast i64 %trunc_ln37_50

]]></Node>
<StgValue><ssdm name="bitcast_ln37_50"/></StgValue>
</operation>

<operation id="2025" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1073 %position_z_1_load_27 = load i6 %position_z_1_addr_27

]]></Node>
<StgValue><ssdm name="position_z_1_load_27"/></StgValue>
</operation>

<operation id="2026" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2987" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1074 %zext_ln37_51 = zext i7 %shl_ln35_24

]]></Node>
<StgValue><ssdm name="zext_ln37_51"/></StgValue>
</operation>

<operation id="2027" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2988" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1075 %lshr_ln37_51 = lshr i128 %position_z_1_load_27, i128 %zext_ln37_51

]]></Node>
<StgValue><ssdm name="lshr_ln37_51"/></StgValue>
</operation>

<operation id="2028" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2989" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1076 %trunc_ln37_51 = trunc i128 %lshr_ln37_51

]]></Node>
<StgValue><ssdm name="trunc_ln37_51"/></StgValue>
</operation>

<operation id="2029" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2990" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1077 %bitcast_ln37_51 = bitcast i64 %trunc_ln37_51

]]></Node>
<StgValue><ssdm name="bitcast_ln37_51"/></StgValue>
</operation>

<operation id="2030" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2991" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1078 %j_z_25 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_50, i64 %bitcast_ln37_51, i25 %lshr_ln35_24

]]></Node>
<StgValue><ssdm name="j_z_25"/></StgValue>
</operation>

<operation id="2031" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1148 %zext_ln35_53 = zext i6 %trunc_ln22_26

]]></Node>
<StgValue><ssdm name="zext_ln35_53"/></StgValue>
</operation>

<operation id="2032" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1149 %position_x_0_addr_28 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_53

]]></Node>
<StgValue><ssdm name="position_x_0_addr_28"/></StgValue>
</operation>

<operation id="2033" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3063" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1150 %position_x_0_load_28 = load i6 %position_x_0_addr_28

]]></Node>
<StgValue><ssdm name="position_x_0_load_28"/></StgValue>
</operation>

<operation id="2034" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3068" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1155 %position_x_1_addr_28 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_53

]]></Node>
<StgValue><ssdm name="position_x_1_addr_28"/></StgValue>
</operation>

<operation id="2035" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3069" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1156 %position_x_1_load_28 = load i6 %position_x_1_addr_28

]]></Node>
<StgValue><ssdm name="position_x_1_load_28"/></StgValue>
</operation>

<operation id="2036" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3075" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1162 %position_y_0_addr_28 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_53

]]></Node>
<StgValue><ssdm name="position_y_0_addr_28"/></StgValue>
</operation>

<operation id="2037" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3076" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1163 %position_y_0_load_28 = load i6 %position_y_0_addr_28

]]></Node>
<StgValue><ssdm name="position_y_0_load_28"/></StgValue>
</operation>

<operation id="2038" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3081" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1168 %position_y_1_addr_28 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_53

]]></Node>
<StgValue><ssdm name="position_y_1_addr_28"/></StgValue>
</operation>

<operation id="2039" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3082" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1169 %position_y_1_load_28 = load i6 %position_y_1_addr_28

]]></Node>
<StgValue><ssdm name="position_y_1_load_28"/></StgValue>
</operation>

<operation id="2040" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3088" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1175 %position_z_0_addr_28 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_53

]]></Node>
<StgValue><ssdm name="position_z_0_addr_28"/></StgValue>
</operation>

<operation id="2041" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3089" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1176 %position_z_0_load_28 = load i6 %position_z_0_addr_28

]]></Node>
<StgValue><ssdm name="position_z_0_load_28"/></StgValue>
</operation>

<operation id="2042" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3094" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1181 %position_z_1_addr_28 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_53

]]></Node>
<StgValue><ssdm name="position_z_1_addr_28"/></StgValue>
</operation>

<operation id="2043" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3095" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1182 %position_z_1_load_28 = load i6 %position_z_1_addr_28

]]></Node>
<StgValue><ssdm name="position_z_1_load_28"/></StgValue>
</operation>

<operation id="2044" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1243 %NL_0_load_27 = load i10 %NL_0_addr_27

]]></Node>
<StgValue><ssdm name="NL_0_load_27"/></StgValue>
</operation>

<operation id="2045" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3157" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1244 %zext_ln33_86 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_86"/></StgValue>
</operation>

<operation id="2046" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1245 %lshr_ln33_54 = lshr i64 %NL_0_load_27, i64 %zext_ln33_86

]]></Node>
<StgValue><ssdm name="lshr_ln33_54"/></StgValue>
</operation>

<operation id="2047" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3159" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1246 %trunc_ln33_54 = trunc i64 %lshr_ln33_54

]]></Node>
<StgValue><ssdm name="trunc_ln33_54"/></StgValue>
</operation>

<operation id="2048" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1248 %NL_1_load_27 = load i10 %NL_1_addr_27

]]></Node>
<StgValue><ssdm name="NL_1_load_27"/></StgValue>
</operation>

<operation id="2049" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3162" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1249 %zext_ln33_87 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_87"/></StgValue>
</operation>

<operation id="2050" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1250 %lshr_ln33_55 = lshr i64 %NL_1_load_27, i64 %zext_ln33_87

]]></Node>
<StgValue><ssdm name="lshr_ln33_55"/></StgValue>
</operation>

<operation id="2051" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3164" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1251 %trunc_ln33_55 = trunc i64 %lshr_ln33_55

]]></Node>
<StgValue><ssdm name="trunc_ln33_55"/></StgValue>
</operation>

<operation id="2052" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1252 %jidx_27 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_54, i32 %trunc_ln33_55, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="jidx_27"/></StgValue>
</operation>

<operation id="2053" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3166" bw="6" op_0_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1253 %trunc_ln22_27 = trunc i32 %jidx_27

]]></Node>
<StgValue><ssdm name="trunc_ln22_27"/></StgValue>
</operation>

<operation id="2054" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3167" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1254 %lshr_ln35_26 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_27, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln35_26"/></StgValue>
</operation>

<operation id="2055" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1255 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_27, i32 6

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="2056" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3262" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1349 %or_ln33_26 = or i10 %shl_ln33_1, i10 12

]]></Node>
<StgValue><ssdm name="or_ln33_26"/></StgValue>
</operation>

<operation id="2057" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3263" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1350 %zext_ln33_29 = zext i10 %or_ln33_26

]]></Node>
<StgValue><ssdm name="zext_ln33_29"/></StgValue>
</operation>

<operation id="2058" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3264" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1351 %NL_0_addr_28 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_29

]]></Node>
<StgValue><ssdm name="NL_0_addr_28"/></StgValue>
</operation>

<operation id="2059" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3265" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1352 %NL_0_load_28 = load i10 %NL_0_addr_28

]]></Node>
<StgValue><ssdm name="NL_0_load_28"/></StgValue>
</operation>

<operation id="2060" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3269" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1356 %NL_1_addr_28 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_29

]]></Node>
<StgValue><ssdm name="NL_1_addr_28"/></StgValue>
</operation>

<operation id="2061" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3270" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1357 %NL_1_load_28 = load i10 %NL_1_addr_28

]]></Node>
<StgValue><ssdm name="NL_1_load_28"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="2062" st_id="14" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:121 %add = dadd i64 %mul, i64 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="2063" st_id="14" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:228 %mul19_s = dmul i64 %dely_1, i64 %dely_1

]]></Node>
<StgValue><ssdm name="mul19_s"/></StgValue>
</operation>

<operation id="2064" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:229 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_s, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="2065" st_id="14" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:335 %mul18_2 = dmul i64 %delx_2, i64 %delx_2

]]></Node>
<StgValue><ssdm name="mul18_2"/></StgValue>
</operation>

<operation id="2066" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:336 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_2, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="2067" st_id="14" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:337 %mul19_2 = dmul i64 %dely_2, i64 %dely_2

]]></Node>
<StgValue><ssdm name="mul19_2"/></StgValue>
</operation>

<operation id="2068" st_id="14" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:340 %mul21_2 = dmul i64 %delz_2, i64 %delz_2

]]></Node>
<StgValue><ssdm name="mul21_2"/></StgValue>
</operation>

<operation id="2069" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:341 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_2, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="2070" st_id="14" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:444 %mul18_3 = dmul i64 %delx_3, i64 %delx_3

]]></Node>
<StgValue><ssdm name="mul18_3"/></StgValue>
</operation>

<operation id="2071" st_id="14" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:446 %mul19_3 = dmul i64 %dely_3, i64 %dely_3

]]></Node>
<StgValue><ssdm name="mul19_3"/></StgValue>
</operation>

<operation id="2072" st_id="14" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:449 %mul21_3 = dmul i64 %delz_3, i64 %delz_3

]]></Node>
<StgValue><ssdm name="mul21_3"/></StgValue>
</operation>

<operation id="2073" st_id="14" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:553 %mul18_4 = dmul i64 %delx_4, i64 %delx_4

]]></Node>
<StgValue><ssdm name="mul18_4"/></StgValue>
</operation>

<operation id="2074" st_id="14" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:555 %mul19_4 = dmul i64 %dely_4, i64 %dely_4

]]></Node>
<StgValue><ssdm name="mul19_4"/></StgValue>
</operation>

<operation id="2075" st_id="14" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:558 %mul21_4 = dmul i64 %delz_4, i64 %delz_4

]]></Node>
<StgValue><ssdm name="mul21_4"/></StgValue>
</operation>

<operation id="2076" st_id="14" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:654 %dely_5 = dsub i64 %i_y, i64 %j_y_5

]]></Node>
<StgValue><ssdm name="dely_5"/></StgValue>
</operation>

<operation id="2077" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:655 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_5, i64 509, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="2078" st_id="14" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:662 %mul18_5 = dmul i64 %delx_5, i64 %delx_5

]]></Node>
<StgValue><ssdm name="mul18_5"/></StgValue>
</operation>

<operation id="2079" st_id="14" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:667 %mul21_5 = dmul i64 %delz_5, i64 %delz_5

]]></Node>
<StgValue><ssdm name="mul21_5"/></StgValue>
</operation>

<operation id="2080" st_id="14" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:759 %delx_6 = dsub i64 %i_x, i64 %j_x_6

]]></Node>
<StgValue><ssdm name="delx_6"/></StgValue>
</operation>

<operation id="2081" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:760 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_6, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="2082" st_id="14" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:763 %dely_6 = dsub i64 %i_y, i64 %j_y_6

]]></Node>
<StgValue><ssdm name="dely_6"/></StgValue>
</operation>

<operation id="2083" st_id="14" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:767 %delz_6 = dsub i64 %i_z, i64 %j_z_6

]]></Node>
<StgValue><ssdm name="delz_6"/></StgValue>
</operation>

<operation id="2084" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:768 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_6, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="2085" st_id="14" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:868 %delx_7 = dsub i64 %i_x, i64 %j_x_7

]]></Node>
<StgValue><ssdm name="delx_7"/></StgValue>
</operation>

<operation id="2086" st_id="14" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:872 %dely_7 = dsub i64 %i_y, i64 %j_y_7

]]></Node>
<StgValue><ssdm name="dely_7"/></StgValue>
</operation>

<operation id="2087" st_id="14" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:876 %delz_7 = dsub i64 %i_z, i64 %j_z_7

]]></Node>
<StgValue><ssdm name="delz_7"/></StgValue>
</operation>

<operation id="2088" st_id="14" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:977 %delx_8 = dsub i64 %i_x, i64 %j_x_8

]]></Node>
<StgValue><ssdm name="delx_8"/></StgValue>
</operation>

<operation id="2089" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:981 %dely_8 = dsub i64 %i_y, i64 %j_y_8

]]></Node>
<StgValue><ssdm name="dely_8"/></StgValue>
</operation>

<operation id="2090" st_id="14" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:985 %delz_8 = dsub i64 %i_z, i64 %j_z_8

]]></Node>
<StgValue><ssdm name="delz_8"/></StgValue>
</operation>

<operation id="2091" st_id="14" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1086 %delx_9 = dsub i64 %i_x, i64 %j_x_9

]]></Node>
<StgValue><ssdm name="delx_9"/></StgValue>
</operation>

<operation id="2092" st_id="14" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1090 %dely_9 = dsub i64 %i_y, i64 %j_y_9

]]></Node>
<StgValue><ssdm name="dely_9"/></StgValue>
</operation>

<operation id="2093" st_id="14" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1094 %delz_9 = dsub i64 %i_z, i64 %j_z_9

]]></Node>
<StgValue><ssdm name="delz_9"/></StgValue>
</operation>

<operation id="2094" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1153 %shl_ln35_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_13, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln35_s"/></StgValue>
</operation>

<operation id="2095" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1156 %position_x_0_load_11 = load i6 %position_x_0_addr_11

]]></Node>
<StgValue><ssdm name="position_x_0_load_11"/></StgValue>
</operation>

<operation id="2096" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1157 %zext_ln35_40 = zext i7 %shl_ln35_s

]]></Node>
<StgValue><ssdm name="zext_ln35_40"/></StgValue>
</operation>

<operation id="2097" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1158 %lshr_ln35_50 = lshr i128 %position_x_0_load_11, i128 %zext_ln35_40

]]></Node>
<StgValue><ssdm name="lshr_ln35_50"/></StgValue>
</operation>

<operation id="2098" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1159 %trunc_ln35_20 = trunc i128 %lshr_ln35_50

]]></Node>
<StgValue><ssdm name="trunc_ln35_20"/></StgValue>
</operation>

<operation id="2099" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1160 %bitcast_ln35_20 = bitcast i64 %trunc_ln35_20

]]></Node>
<StgValue><ssdm name="bitcast_ln35_20"/></StgValue>
</operation>

<operation id="2100" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1162 %position_x_1_load_11 = load i6 %position_x_1_addr_11

]]></Node>
<StgValue><ssdm name="position_x_1_load_11"/></StgValue>
</operation>

<operation id="2101" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1163 %zext_ln35_42 = zext i7 %shl_ln35_s

]]></Node>
<StgValue><ssdm name="zext_ln35_42"/></StgValue>
</operation>

<operation id="2102" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1164 %lshr_ln35_51 = lshr i128 %position_x_1_load_11, i128 %zext_ln35_42

]]></Node>
<StgValue><ssdm name="lshr_ln35_51"/></StgValue>
</operation>

<operation id="2103" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1165 %trunc_ln35_21 = trunc i128 %lshr_ln35_51

]]></Node>
<StgValue><ssdm name="trunc_ln35_21"/></StgValue>
</operation>

<operation id="2104" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1166 %bitcast_ln35_21 = bitcast i64 %trunc_ln35_21

]]></Node>
<StgValue><ssdm name="bitcast_ln35_21"/></StgValue>
</operation>

<operation id="2105" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1167 %j_x_10 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_20, i64 %bitcast_ln35_21, i25 %lshr_ln35_9

]]></Node>
<StgValue><ssdm name="j_x_10"/></StgValue>
</operation>

<operation id="2106" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1169 %position_y_0_load_11 = load i6 %position_y_0_addr_11

]]></Node>
<StgValue><ssdm name="position_y_0_load_11"/></StgValue>
</operation>

<operation id="2107" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1170 %zext_ln36_20 = zext i7 %shl_ln35_s

]]></Node>
<StgValue><ssdm name="zext_ln36_20"/></StgValue>
</operation>

<operation id="2108" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1171 %lshr_ln36_20 = lshr i128 %position_y_0_load_11, i128 %zext_ln36_20

]]></Node>
<StgValue><ssdm name="lshr_ln36_20"/></StgValue>
</operation>

<operation id="2109" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1172 %trunc_ln36_20 = trunc i128 %lshr_ln36_20

]]></Node>
<StgValue><ssdm name="trunc_ln36_20"/></StgValue>
</operation>

<operation id="2110" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1173 %bitcast_ln36_20 = bitcast i64 %trunc_ln36_20

]]></Node>
<StgValue><ssdm name="bitcast_ln36_20"/></StgValue>
</operation>

<operation id="2111" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1175 %position_y_1_load_11 = load i6 %position_y_1_addr_11

]]></Node>
<StgValue><ssdm name="position_y_1_load_11"/></StgValue>
</operation>

<operation id="2112" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1176 %zext_ln36_21 = zext i7 %shl_ln35_s

]]></Node>
<StgValue><ssdm name="zext_ln36_21"/></StgValue>
</operation>

<operation id="2113" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1177 %lshr_ln36_21 = lshr i128 %position_y_1_load_11, i128 %zext_ln36_21

]]></Node>
<StgValue><ssdm name="lshr_ln36_21"/></StgValue>
</operation>

<operation id="2114" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1178 %trunc_ln36_21 = trunc i128 %lshr_ln36_21

]]></Node>
<StgValue><ssdm name="trunc_ln36_21"/></StgValue>
</operation>

<operation id="2115" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1179 %bitcast_ln36_21 = bitcast i64 %trunc_ln36_21

]]></Node>
<StgValue><ssdm name="bitcast_ln36_21"/></StgValue>
</operation>

<operation id="2116" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1180 %j_y_10 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_20, i64 %bitcast_ln36_21, i25 %lshr_ln35_9

]]></Node>
<StgValue><ssdm name="j_y_10"/></StgValue>
</operation>

<operation id="2117" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1182 %position_z_0_load_11 = load i6 %position_z_0_addr_11

]]></Node>
<StgValue><ssdm name="position_z_0_load_11"/></StgValue>
</operation>

<operation id="2118" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1183 %zext_ln37_20 = zext i7 %shl_ln35_s

]]></Node>
<StgValue><ssdm name="zext_ln37_20"/></StgValue>
</operation>

<operation id="2119" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1184 %lshr_ln37_20 = lshr i128 %position_z_0_load_11, i128 %zext_ln37_20

]]></Node>
<StgValue><ssdm name="lshr_ln37_20"/></StgValue>
</operation>

<operation id="2120" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1185 %trunc_ln37_20 = trunc i128 %lshr_ln37_20

]]></Node>
<StgValue><ssdm name="trunc_ln37_20"/></StgValue>
</operation>

<operation id="2121" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1186 %bitcast_ln37_20 = bitcast i64 %trunc_ln37_20

]]></Node>
<StgValue><ssdm name="bitcast_ln37_20"/></StgValue>
</operation>

<operation id="2122" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1188 %position_z_1_load_11 = load i6 %position_z_1_addr_11

]]></Node>
<StgValue><ssdm name="position_z_1_load_11"/></StgValue>
</operation>

<operation id="2123" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1189 %zext_ln37_21 = zext i7 %shl_ln35_s

]]></Node>
<StgValue><ssdm name="zext_ln37_21"/></StgValue>
</operation>

<operation id="2124" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1190 %lshr_ln37_21 = lshr i128 %position_z_1_load_11, i128 %zext_ln37_21

]]></Node>
<StgValue><ssdm name="lshr_ln37_21"/></StgValue>
</operation>

<operation id="2125" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1191 %trunc_ln37_21 = trunc i128 %lshr_ln37_21

]]></Node>
<StgValue><ssdm name="trunc_ln37_21"/></StgValue>
</operation>

<operation id="2126" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1192 %bitcast_ln37_21 = bitcast i64 %trunc_ln37_21

]]></Node>
<StgValue><ssdm name="bitcast_ln37_21"/></StgValue>
</operation>

<operation id="2127" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1193 %j_z_10 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_20, i64 %bitcast_ln37_21, i25 %lshr_ln35_9

]]></Node>
<StgValue><ssdm name="j_z_10"/></StgValue>
</operation>

<operation id="2128" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1263 %zext_ln35_23 = zext i6 %trunc_ln22_11

]]></Node>
<StgValue><ssdm name="zext_ln35_23"/></StgValue>
</operation>

<operation id="2129" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1264 %position_x_0_addr_12 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_23

]]></Node>
<StgValue><ssdm name="position_x_0_addr_12"/></StgValue>
</operation>

<operation id="2130" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1265 %position_x_0_load_12 = load i6 %position_x_0_addr_12

]]></Node>
<StgValue><ssdm name="position_x_0_load_12"/></StgValue>
</operation>

<operation id="2131" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1270 %position_x_1_addr_12 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_23

]]></Node>
<StgValue><ssdm name="position_x_1_addr_12"/></StgValue>
</operation>

<operation id="2132" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1271 %position_x_1_load_12 = load i6 %position_x_1_addr_12

]]></Node>
<StgValue><ssdm name="position_x_1_load_12"/></StgValue>
</operation>

<operation id="2133" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1277 %position_y_0_addr_12 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_23

]]></Node>
<StgValue><ssdm name="position_y_0_addr_12"/></StgValue>
</operation>

<operation id="2134" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1278 %position_y_0_load_12 = load i6 %position_y_0_addr_12

]]></Node>
<StgValue><ssdm name="position_y_0_load_12"/></StgValue>
</operation>

<operation id="2135" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1283 %position_y_1_addr_12 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_23

]]></Node>
<StgValue><ssdm name="position_y_1_addr_12"/></StgValue>
</operation>

<operation id="2136" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1284 %position_y_1_load_12 = load i6 %position_y_1_addr_12

]]></Node>
<StgValue><ssdm name="position_y_1_load_12"/></StgValue>
</operation>

<operation id="2137" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1290 %position_z_0_addr_12 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_23

]]></Node>
<StgValue><ssdm name="position_z_0_addr_12"/></StgValue>
</operation>

<operation id="2138" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1291 %position_z_0_load_12 = load i6 %position_z_0_addr_12

]]></Node>
<StgValue><ssdm name="position_z_0_load_12"/></StgValue>
</operation>

<operation id="2139" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1296 %position_z_1_addr_12 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_23

]]></Node>
<StgValue><ssdm name="position_z_1_addr_12"/></StgValue>
</operation>

<operation id="2140" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1297 %position_z_1_load_12 = load i6 %position_z_1_addr_12

]]></Node>
<StgValue><ssdm name="position_z_1_load_12"/></StgValue>
</operation>

<operation id="2141" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1358 %NL_0_load_12 = load i10 %NL_0_addr_12

]]></Node>
<StgValue><ssdm name="NL_0_load_12"/></StgValue>
</operation>

<operation id="2142" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1359 %zext_ln33_56 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_56"/></StgValue>
</operation>

<operation id="2143" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1360 %lshr_ln33_24 = lshr i64 %NL_0_load_12, i64 %zext_ln33_56

]]></Node>
<StgValue><ssdm name="lshr_ln33_24"/></StgValue>
</operation>

<operation id="2144" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1361 %trunc_ln33_24 = trunc i64 %lshr_ln33_24

]]></Node>
<StgValue><ssdm name="trunc_ln33_24"/></StgValue>
</operation>

<operation id="2145" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1363 %NL_1_load_12 = load i10 %NL_1_addr_12

]]></Node>
<StgValue><ssdm name="NL_1_load_12"/></StgValue>
</operation>

<operation id="2146" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1364 %zext_ln33_57 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_57"/></StgValue>
</operation>

<operation id="2147" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1365 %lshr_ln33_25 = lshr i64 %NL_1_load_12, i64 %zext_ln33_57

]]></Node>
<StgValue><ssdm name="lshr_ln33_25"/></StgValue>
</operation>

<operation id="2148" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1366 %trunc_ln33_25 = trunc i64 %lshr_ln33_25

]]></Node>
<StgValue><ssdm name="trunc_ln33_25"/></StgValue>
</operation>

<operation id="2149" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1367 %jidx_12 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_24, i32 %trunc_ln33_25, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="jidx_12"/></StgValue>
</operation>

<operation id="2150" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="6" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1368 %trunc_ln22_12 = trunc i32 %jidx_12

]]></Node>
<StgValue><ssdm name="trunc_ln22_12"/></StgValue>
</operation>

<operation id="2151" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1369 %lshr_ln35_11 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_12, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln35_11"/></StgValue>
</operation>

<operation id="2152" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1370 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_12, i32 6

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="2153" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1464 %or_ln33_12 = or i10 %shl_ln, i10 13

]]></Node>
<StgValue><ssdm name="or_ln33_12"/></StgValue>
</operation>

<operation id="2154" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1465 %zext_ln33_14 = zext i10 %or_ln33_12

]]></Node>
<StgValue><ssdm name="zext_ln33_14"/></StgValue>
</operation>

<operation id="2155" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1466 %NL_0_addr_13 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_14

]]></Node>
<StgValue><ssdm name="NL_0_addr_13"/></StgValue>
</operation>

<operation id="2156" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1467 %NL_0_load_13 = load i10 %NL_0_addr_13

]]></Node>
<StgValue><ssdm name="NL_0_load_13"/></StgValue>
</operation>

<operation id="2157" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1471 %NL_1_addr_13 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_14

]]></Node>
<StgValue><ssdm name="NL_1_addr_13"/></StgValue>
</operation>

<operation id="2158" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1472 %NL_1_load_13 = load i10 %NL_1_addr_13

]]></Node>
<StgValue><ssdm name="NL_1_load_13"/></StgValue>
</operation>

<operation id="2159" st_id="14" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:115 %add20_1 = dadd i64 %mul18_1, i64 %mul19_1

]]></Node>
<StgValue><ssdm name="add20_1"/></StgValue>
</operation>

<operation id="2160" st_id="14" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:222 %mul19_1_1 = dmul i64 %dely_17, i64 %dely_17

]]></Node>
<StgValue><ssdm name="mul19_1_1"/></StgValue>
</operation>

<operation id="2161" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:223 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_1_1, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="2162" st_id="14" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:329 %mul18_1_2 = dmul i64 %delx_18, i64 %delx_18

]]></Node>
<StgValue><ssdm name="mul18_1_2"/></StgValue>
</operation>

<operation id="2163" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:330 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_1_2, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="2164" st_id="14" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:331 %mul19_1_2 = dmul i64 %dely_18, i64 %dely_18

]]></Node>
<StgValue><ssdm name="mul19_1_2"/></StgValue>
</operation>

<operation id="2165" st_id="14" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:334 %mul21_1_2 = dmul i64 %delz_18, i64 %delz_18

]]></Node>
<StgValue><ssdm name="mul21_1_2"/></StgValue>
</operation>

<operation id="2166" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:335 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_1_2, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="2167" st_id="14" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:438 %mul18_1_3 = dmul i64 %delx_19, i64 %delx_19

]]></Node>
<StgValue><ssdm name="mul18_1_3"/></StgValue>
</operation>

<operation id="2168" st_id="14" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:440 %mul19_1_3 = dmul i64 %dely_19, i64 %dely_19

]]></Node>
<StgValue><ssdm name="mul19_1_3"/></StgValue>
</operation>

<operation id="2169" st_id="14" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:443 %mul21_1_3 = dmul i64 %delz_19, i64 %delz_19

]]></Node>
<StgValue><ssdm name="mul21_1_3"/></StgValue>
</operation>

<operation id="2170" st_id="14" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:547 %mul18_1_4 = dmul i64 %delx_20, i64 %delx_20

]]></Node>
<StgValue><ssdm name="mul18_1_4"/></StgValue>
</operation>

<operation id="2171" st_id="14" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:549 %mul19_1_4 = dmul i64 %dely_20, i64 %dely_20

]]></Node>
<StgValue><ssdm name="mul19_1_4"/></StgValue>
</operation>

<operation id="2172" st_id="14" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:552 %mul21_1_4 = dmul i64 %delz_20, i64 %delz_20

]]></Node>
<StgValue><ssdm name="mul21_1_4"/></StgValue>
</operation>

<operation id="2173" st_id="14" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:648 %dely_21 = dsub i64 %i_y_1, i64 %j_y_21

]]></Node>
<StgValue><ssdm name="dely_21"/></StgValue>
</operation>

<operation id="2174" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:649 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_21, i64 509, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="2175" st_id="14" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:656 %mul18_1_5 = dmul i64 %delx_21, i64 %delx_21

]]></Node>
<StgValue><ssdm name="mul18_1_5"/></StgValue>
</operation>

<operation id="2176" st_id="14" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:661 %mul21_1_5 = dmul i64 %delz_21, i64 %delz_21

]]></Node>
<StgValue><ssdm name="mul21_1_5"/></StgValue>
</operation>

<operation id="2177" st_id="14" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:753 %delx_22 = dsub i64 %i_x_1, i64 %j_x_22

]]></Node>
<StgValue><ssdm name="delx_22"/></StgValue>
</operation>

<operation id="2178" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:754 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_22, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="2179" st_id="14" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:757 %dely_22 = dsub i64 %i_y_1, i64 %j_y_22

]]></Node>
<StgValue><ssdm name="dely_22"/></StgValue>
</operation>

<operation id="2180" st_id="14" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:761 %delz_22 = dsub i64 %i_z_1, i64 %j_z_22

]]></Node>
<StgValue><ssdm name="delz_22"/></StgValue>
</operation>

<operation id="2181" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:762 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_22, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="2182" st_id="14" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2775" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:862 %delx_23 = dsub i64 %i_x_1, i64 %j_x_23

]]></Node>
<StgValue><ssdm name="delx_23"/></StgValue>
</operation>

<operation id="2183" st_id="14" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:866 %dely_23 = dsub i64 %i_y_1, i64 %j_y_23

]]></Node>
<StgValue><ssdm name="dely_23"/></StgValue>
</operation>

<operation id="2184" st_id="14" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:870 %delz_23 = dsub i64 %i_z_1, i64 %j_z_23

]]></Node>
<StgValue><ssdm name="delz_23"/></StgValue>
</operation>

<operation id="2185" st_id="14" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2884" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:971 %delx_24 = dsub i64 %i_x_1, i64 %j_x_24

]]></Node>
<StgValue><ssdm name="delx_24"/></StgValue>
</operation>

<operation id="2186" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2888" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:975 %dely_24 = dsub i64 %i_y_1, i64 %j_y_24

]]></Node>
<StgValue><ssdm name="dely_24"/></StgValue>
</operation>

<operation id="2187" st_id="14" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2892" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:979 %delz_24 = dsub i64 %i_z_1, i64 %j_z_24

]]></Node>
<StgValue><ssdm name="delz_24"/></StgValue>
</operation>

<operation id="2188" st_id="14" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1080 %delx_25 = dsub i64 %i_x_1, i64 %j_x_25

]]></Node>
<StgValue><ssdm name="delx_25"/></StgValue>
</operation>

<operation id="2189" st_id="14" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2997" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1084 %dely_25 = dsub i64 %i_y_1, i64 %j_y_25

]]></Node>
<StgValue><ssdm name="dely_25"/></StgValue>
</operation>

<operation id="2190" st_id="14" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1088 %delz_25 = dsub i64 %i_z_1, i64 %j_z_25

]]></Node>
<StgValue><ssdm name="delz_25"/></StgValue>
</operation>

<operation id="2191" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3060" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1147 %shl_ln35_25 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_29, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln35_25"/></StgValue>
</operation>

<operation id="2192" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3063" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1150 %position_x_0_load_28 = load i6 %position_x_0_addr_28

]]></Node>
<StgValue><ssdm name="position_x_0_load_28"/></StgValue>
</operation>

<operation id="2193" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3064" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1151 %zext_ln35_84 = zext i7 %shl_ln35_25

]]></Node>
<StgValue><ssdm name="zext_ln35_84"/></StgValue>
</operation>

<operation id="2194" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3065" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1152 %lshr_ln35_82 = lshr i128 %position_x_0_load_28, i128 %zext_ln35_84

]]></Node>
<StgValue><ssdm name="lshr_ln35_82"/></StgValue>
</operation>

<operation id="2195" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1153 %trunc_ln35_52 = trunc i128 %lshr_ln35_82

]]></Node>
<StgValue><ssdm name="trunc_ln35_52"/></StgValue>
</operation>

<operation id="2196" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1154 %bitcast_ln35_52 = bitcast i64 %trunc_ln35_52

]]></Node>
<StgValue><ssdm name="bitcast_ln35_52"/></StgValue>
</operation>

<operation id="2197" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3069" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1156 %position_x_1_load_28 = load i6 %position_x_1_addr_28

]]></Node>
<StgValue><ssdm name="position_x_1_load_28"/></StgValue>
</operation>

<operation id="2198" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3070" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1157 %zext_ln35_85 = zext i7 %shl_ln35_25

]]></Node>
<StgValue><ssdm name="zext_ln35_85"/></StgValue>
</operation>

<operation id="2199" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3071" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1158 %lshr_ln35_83 = lshr i128 %position_x_1_load_28, i128 %zext_ln35_85

]]></Node>
<StgValue><ssdm name="lshr_ln35_83"/></StgValue>
</operation>

<operation id="2200" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3072" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1159 %trunc_ln35_53 = trunc i128 %lshr_ln35_83

]]></Node>
<StgValue><ssdm name="trunc_ln35_53"/></StgValue>
</operation>

<operation id="2201" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3073" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1160 %bitcast_ln35_53 = bitcast i64 %trunc_ln35_53

]]></Node>
<StgValue><ssdm name="bitcast_ln35_53"/></StgValue>
</operation>

<operation id="2202" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3074" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1161 %j_x_26 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_52, i64 %bitcast_ln35_53, i25 %lshr_ln35_25

]]></Node>
<StgValue><ssdm name="j_x_26"/></StgValue>
</operation>

<operation id="2203" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3076" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1163 %position_y_0_load_28 = load i6 %position_y_0_addr_28

]]></Node>
<StgValue><ssdm name="position_y_0_load_28"/></StgValue>
</operation>

<operation id="2204" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3077" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1164 %zext_ln36_52 = zext i7 %shl_ln35_25

]]></Node>
<StgValue><ssdm name="zext_ln36_52"/></StgValue>
</operation>

<operation id="2205" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3078" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1165 %lshr_ln36_52 = lshr i128 %position_y_0_load_28, i128 %zext_ln36_52

]]></Node>
<StgValue><ssdm name="lshr_ln36_52"/></StgValue>
</operation>

<operation id="2206" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3079" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1166 %trunc_ln36_52 = trunc i128 %lshr_ln36_52

]]></Node>
<StgValue><ssdm name="trunc_ln36_52"/></StgValue>
</operation>

<operation id="2207" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3080" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1167 %bitcast_ln36_52 = bitcast i64 %trunc_ln36_52

]]></Node>
<StgValue><ssdm name="bitcast_ln36_52"/></StgValue>
</operation>

<operation id="2208" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3082" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1169 %position_y_1_load_28 = load i6 %position_y_1_addr_28

]]></Node>
<StgValue><ssdm name="position_y_1_load_28"/></StgValue>
</operation>

<operation id="2209" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3083" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1170 %zext_ln36_53 = zext i7 %shl_ln35_25

]]></Node>
<StgValue><ssdm name="zext_ln36_53"/></StgValue>
</operation>

<operation id="2210" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1171 %lshr_ln36_53 = lshr i128 %position_y_1_load_28, i128 %zext_ln36_53

]]></Node>
<StgValue><ssdm name="lshr_ln36_53"/></StgValue>
</operation>

<operation id="2211" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3085" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1172 %trunc_ln36_53 = trunc i128 %lshr_ln36_53

]]></Node>
<StgValue><ssdm name="trunc_ln36_53"/></StgValue>
</operation>

<operation id="2212" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3086" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1173 %bitcast_ln36_53 = bitcast i64 %trunc_ln36_53

]]></Node>
<StgValue><ssdm name="bitcast_ln36_53"/></StgValue>
</operation>

<operation id="2213" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3087" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1174 %j_y_26 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_52, i64 %bitcast_ln36_53, i25 %lshr_ln35_25

]]></Node>
<StgValue><ssdm name="j_y_26"/></StgValue>
</operation>

<operation id="2214" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3089" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1176 %position_z_0_load_28 = load i6 %position_z_0_addr_28

]]></Node>
<StgValue><ssdm name="position_z_0_load_28"/></StgValue>
</operation>

<operation id="2215" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3090" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1177 %zext_ln37_52 = zext i7 %shl_ln35_25

]]></Node>
<StgValue><ssdm name="zext_ln37_52"/></StgValue>
</operation>

<operation id="2216" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3091" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1178 %lshr_ln37_52 = lshr i128 %position_z_0_load_28, i128 %zext_ln37_52

]]></Node>
<StgValue><ssdm name="lshr_ln37_52"/></StgValue>
</operation>

<operation id="2217" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3092" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1179 %trunc_ln37_52 = trunc i128 %lshr_ln37_52

]]></Node>
<StgValue><ssdm name="trunc_ln37_52"/></StgValue>
</operation>

<operation id="2218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3093" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1180 %bitcast_ln37_52 = bitcast i64 %trunc_ln37_52

]]></Node>
<StgValue><ssdm name="bitcast_ln37_52"/></StgValue>
</operation>

<operation id="2219" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3095" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1182 %position_z_1_load_28 = load i6 %position_z_1_addr_28

]]></Node>
<StgValue><ssdm name="position_z_1_load_28"/></StgValue>
</operation>

<operation id="2220" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3096" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1183 %zext_ln37_53 = zext i7 %shl_ln35_25

]]></Node>
<StgValue><ssdm name="zext_ln37_53"/></StgValue>
</operation>

<operation id="2221" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3097" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1184 %lshr_ln37_53 = lshr i128 %position_z_1_load_28, i128 %zext_ln37_53

]]></Node>
<StgValue><ssdm name="lshr_ln37_53"/></StgValue>
</operation>

<operation id="2222" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3098" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1185 %trunc_ln37_53 = trunc i128 %lshr_ln37_53

]]></Node>
<StgValue><ssdm name="trunc_ln37_53"/></StgValue>
</operation>

<operation id="2223" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3099" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1186 %bitcast_ln37_53 = bitcast i64 %trunc_ln37_53

]]></Node>
<StgValue><ssdm name="bitcast_ln37_53"/></StgValue>
</operation>

<operation id="2224" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3100" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1187 %j_z_26 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_52, i64 %bitcast_ln37_53, i25 %lshr_ln35_25

]]></Node>
<StgValue><ssdm name="j_z_26"/></StgValue>
</operation>

<operation id="2225" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3170" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1257 %zext_ln35_55 = zext i6 %trunc_ln22_27

]]></Node>
<StgValue><ssdm name="zext_ln35_55"/></StgValue>
</operation>

<operation id="2226" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3171" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1258 %position_x_0_addr_29 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_55

]]></Node>
<StgValue><ssdm name="position_x_0_addr_29"/></StgValue>
</operation>

<operation id="2227" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3172" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1259 %position_x_0_load_29 = load i6 %position_x_0_addr_29

]]></Node>
<StgValue><ssdm name="position_x_0_load_29"/></StgValue>
</operation>

<operation id="2228" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3177" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1264 %position_x_1_addr_29 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_55

]]></Node>
<StgValue><ssdm name="position_x_1_addr_29"/></StgValue>
</operation>

<operation id="2229" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3178" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1265 %position_x_1_load_29 = load i6 %position_x_1_addr_29

]]></Node>
<StgValue><ssdm name="position_x_1_load_29"/></StgValue>
</operation>

<operation id="2230" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3184" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1271 %position_y_0_addr_29 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_55

]]></Node>
<StgValue><ssdm name="position_y_0_addr_29"/></StgValue>
</operation>

<operation id="2231" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3185" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1272 %position_y_0_load_29 = load i6 %position_y_0_addr_29

]]></Node>
<StgValue><ssdm name="position_y_0_load_29"/></StgValue>
</operation>

<operation id="2232" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3190" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1277 %position_y_1_addr_29 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_55

]]></Node>
<StgValue><ssdm name="position_y_1_addr_29"/></StgValue>
</operation>

<operation id="2233" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3191" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1278 %position_y_1_load_29 = load i6 %position_y_1_addr_29

]]></Node>
<StgValue><ssdm name="position_y_1_load_29"/></StgValue>
</operation>

<operation id="2234" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1284 %position_z_0_addr_29 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_55

]]></Node>
<StgValue><ssdm name="position_z_0_addr_29"/></StgValue>
</operation>

<operation id="2235" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3198" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1285 %position_z_0_load_29 = load i6 %position_z_0_addr_29

]]></Node>
<StgValue><ssdm name="position_z_0_load_29"/></StgValue>
</operation>

<operation id="2236" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3203" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1290 %position_z_1_addr_29 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_55

]]></Node>
<StgValue><ssdm name="position_z_1_addr_29"/></StgValue>
</operation>

<operation id="2237" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3204" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1291 %position_z_1_load_29 = load i6 %position_z_1_addr_29

]]></Node>
<StgValue><ssdm name="position_z_1_load_29"/></StgValue>
</operation>

<operation id="2238" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3265" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1352 %NL_0_load_28 = load i10 %NL_0_addr_28

]]></Node>
<StgValue><ssdm name="NL_0_load_28"/></StgValue>
</operation>

<operation id="2239" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3266" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1353 %zext_ln33_88 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_88"/></StgValue>
</operation>

<operation id="2240" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1354 %lshr_ln33_56 = lshr i64 %NL_0_load_28, i64 %zext_ln33_88

]]></Node>
<StgValue><ssdm name="lshr_ln33_56"/></StgValue>
</operation>

<operation id="2241" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3268" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1355 %trunc_ln33_56 = trunc i64 %lshr_ln33_56

]]></Node>
<StgValue><ssdm name="trunc_ln33_56"/></StgValue>
</operation>

<operation id="2242" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3270" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1357 %NL_1_load_28 = load i10 %NL_1_addr_28

]]></Node>
<StgValue><ssdm name="NL_1_load_28"/></StgValue>
</operation>

<operation id="2243" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3271" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1358 %zext_ln33_89 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_89"/></StgValue>
</operation>

<operation id="2244" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1359 %lshr_ln33_57 = lshr i64 %NL_1_load_28, i64 %zext_ln33_89

]]></Node>
<StgValue><ssdm name="lshr_ln33_57"/></StgValue>
</operation>

<operation id="2245" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3273" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1360 %trunc_ln33_57 = trunc i64 %lshr_ln33_57

]]></Node>
<StgValue><ssdm name="trunc_ln33_57"/></StgValue>
</operation>

<operation id="2246" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3274" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1361 %jidx_28 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_56, i32 %trunc_ln33_57, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="jidx_28"/></StgValue>
</operation>

<operation id="2247" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3275" bw="6" op_0_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1362 %trunc_ln22_28 = trunc i32 %jidx_28

]]></Node>
<StgValue><ssdm name="trunc_ln22_28"/></StgValue>
</operation>

<operation id="2248" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3276" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1363 %lshr_ln35_27 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_28, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln35_27"/></StgValue>
</operation>

<operation id="2249" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3277" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1364 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_28, i32 6

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="2250" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3371" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1458 %or_ln33_27 = or i10 %shl_ln33_1, i10 13

]]></Node>
<StgValue><ssdm name="or_ln33_27"/></StgValue>
</operation>

<operation id="2251" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3372" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1459 %zext_ln33_30 = zext i10 %or_ln33_27

]]></Node>
<StgValue><ssdm name="zext_ln33_30"/></StgValue>
</operation>

<operation id="2252" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3373" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1460 %NL_0_addr_29 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_30

]]></Node>
<StgValue><ssdm name="NL_0_addr_29"/></StgValue>
</operation>

<operation id="2253" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3374" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1461 %NL_0_load_29 = load i10 %NL_0_addr_29

]]></Node>
<StgValue><ssdm name="NL_0_load_29"/></StgValue>
</operation>

<operation id="2254" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3378" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1465 %NL_1_addr_29 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_30

]]></Node>
<StgValue><ssdm name="NL_1_addr_29"/></StgValue>
</operation>

<operation id="2255" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3379" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1466 %NL_1_load_29 = load i10 %NL_1_addr_29

]]></Node>
<StgValue><ssdm name="NL_1_load_29"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="2256" st_id="15" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:121 %add = dadd i64 %mul, i64 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="2257" st_id="15" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:230 %add20_s = dadd i64 %mul18_s, i64 %mul19_s

]]></Node>
<StgValue><ssdm name="add20_s"/></StgValue>
</operation>

<operation id="2258" st_id="15" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:337 %mul19_2 = dmul i64 %dely_2, i64 %dely_2

]]></Node>
<StgValue><ssdm name="mul19_2"/></StgValue>
</operation>

<operation id="2259" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:338 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_2, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="2260" st_id="15" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:444 %mul18_3 = dmul i64 %delx_3, i64 %delx_3

]]></Node>
<StgValue><ssdm name="mul18_3"/></StgValue>
</operation>

<operation id="2261" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:445 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_3, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="2262" st_id="15" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:446 %mul19_3 = dmul i64 %dely_3, i64 %dely_3

]]></Node>
<StgValue><ssdm name="mul19_3"/></StgValue>
</operation>

<operation id="2263" st_id="15" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:449 %mul21_3 = dmul i64 %delz_3, i64 %delz_3

]]></Node>
<StgValue><ssdm name="mul21_3"/></StgValue>
</operation>

<operation id="2264" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:450 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_3, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="2265" st_id="15" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:553 %mul18_4 = dmul i64 %delx_4, i64 %delx_4

]]></Node>
<StgValue><ssdm name="mul18_4"/></StgValue>
</operation>

<operation id="2266" st_id="15" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:555 %mul19_4 = dmul i64 %dely_4, i64 %dely_4

]]></Node>
<StgValue><ssdm name="mul19_4"/></StgValue>
</operation>

<operation id="2267" st_id="15" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:558 %mul21_4 = dmul i64 %delz_4, i64 %delz_4

]]></Node>
<StgValue><ssdm name="mul21_4"/></StgValue>
</operation>

<operation id="2268" st_id="15" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:662 %mul18_5 = dmul i64 %delx_5, i64 %delx_5

]]></Node>
<StgValue><ssdm name="mul18_5"/></StgValue>
</operation>

<operation id="2269" st_id="15" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:664 %mul19_5 = dmul i64 %dely_5, i64 %dely_5

]]></Node>
<StgValue><ssdm name="mul19_5"/></StgValue>
</operation>

<operation id="2270" st_id="15" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:667 %mul21_5 = dmul i64 %delz_5, i64 %delz_5

]]></Node>
<StgValue><ssdm name="mul21_5"/></StgValue>
</operation>

<operation id="2271" st_id="15" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:763 %dely_6 = dsub i64 %i_y, i64 %j_y_6

]]></Node>
<StgValue><ssdm name="dely_6"/></StgValue>
</operation>

<operation id="2272" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:764 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_6, i64 509, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="2273" st_id="15" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:771 %mul18_6 = dmul i64 %delx_6, i64 %delx_6

]]></Node>
<StgValue><ssdm name="mul18_6"/></StgValue>
</operation>

<operation id="2274" st_id="15" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:776 %mul21_6 = dmul i64 %delz_6, i64 %delz_6

]]></Node>
<StgValue><ssdm name="mul21_6"/></StgValue>
</operation>

<operation id="2275" st_id="15" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:868 %delx_7 = dsub i64 %i_x, i64 %j_x_7

]]></Node>
<StgValue><ssdm name="delx_7"/></StgValue>
</operation>

<operation id="2276" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:869 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_7, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="2277" st_id="15" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:872 %dely_7 = dsub i64 %i_y, i64 %j_y_7

]]></Node>
<StgValue><ssdm name="dely_7"/></StgValue>
</operation>

<operation id="2278" st_id="15" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:876 %delz_7 = dsub i64 %i_z, i64 %j_z_7

]]></Node>
<StgValue><ssdm name="delz_7"/></StgValue>
</operation>

<operation id="2279" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:877 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_7, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="2280" st_id="15" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:977 %delx_8 = dsub i64 %i_x, i64 %j_x_8

]]></Node>
<StgValue><ssdm name="delx_8"/></StgValue>
</operation>

<operation id="2281" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:981 %dely_8 = dsub i64 %i_y, i64 %j_y_8

]]></Node>
<StgValue><ssdm name="dely_8"/></StgValue>
</operation>

<operation id="2282" st_id="15" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:985 %delz_8 = dsub i64 %i_z, i64 %j_z_8

]]></Node>
<StgValue><ssdm name="delz_8"/></StgValue>
</operation>

<operation id="2283" st_id="15" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1086 %delx_9 = dsub i64 %i_x, i64 %j_x_9

]]></Node>
<StgValue><ssdm name="delx_9"/></StgValue>
</operation>

<operation id="2284" st_id="15" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1090 %dely_9 = dsub i64 %i_y, i64 %j_y_9

]]></Node>
<StgValue><ssdm name="dely_9"/></StgValue>
</operation>

<operation id="2285" st_id="15" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1094 %delz_9 = dsub i64 %i_z, i64 %j_z_9

]]></Node>
<StgValue><ssdm name="delz_9"/></StgValue>
</operation>

<operation id="2286" st_id="15" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1195 %delx_10 = dsub i64 %i_x, i64 %j_x_10

]]></Node>
<StgValue><ssdm name="delx_10"/></StgValue>
</operation>

<operation id="2287" st_id="15" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1199 %dely_10 = dsub i64 %i_y, i64 %j_y_10

]]></Node>
<StgValue><ssdm name="dely_10"/></StgValue>
</operation>

<operation id="2288" st_id="15" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1203 %delz_10 = dsub i64 %i_z, i64 %j_z_10

]]></Node>
<StgValue><ssdm name="delz_10"/></StgValue>
</operation>

<operation id="2289" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1262 %shl_ln35_10 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_14, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln35_10"/></StgValue>
</operation>

<operation id="2290" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1265 %position_x_0_load_12 = load i6 %position_x_0_addr_12

]]></Node>
<StgValue><ssdm name="position_x_0_load_12"/></StgValue>
</operation>

<operation id="2291" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1266 %zext_ln35_44 = zext i7 %shl_ln35_10

]]></Node>
<StgValue><ssdm name="zext_ln35_44"/></StgValue>
</operation>

<operation id="2292" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1267 %lshr_ln35_52 = lshr i128 %position_x_0_load_12, i128 %zext_ln35_44

]]></Node>
<StgValue><ssdm name="lshr_ln35_52"/></StgValue>
</operation>

<operation id="2293" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1268 %trunc_ln35_22 = trunc i128 %lshr_ln35_52

]]></Node>
<StgValue><ssdm name="trunc_ln35_22"/></StgValue>
</operation>

<operation id="2294" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1269 %bitcast_ln35_22 = bitcast i64 %trunc_ln35_22

]]></Node>
<StgValue><ssdm name="bitcast_ln35_22"/></StgValue>
</operation>

<operation id="2295" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1271 %position_x_1_load_12 = load i6 %position_x_1_addr_12

]]></Node>
<StgValue><ssdm name="position_x_1_load_12"/></StgValue>
</operation>

<operation id="2296" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1272 %zext_ln35_46 = zext i7 %shl_ln35_10

]]></Node>
<StgValue><ssdm name="zext_ln35_46"/></StgValue>
</operation>

<operation id="2297" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1273 %lshr_ln35_53 = lshr i128 %position_x_1_load_12, i128 %zext_ln35_46

]]></Node>
<StgValue><ssdm name="lshr_ln35_53"/></StgValue>
</operation>

<operation id="2298" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1274 %trunc_ln35_23 = trunc i128 %lshr_ln35_53

]]></Node>
<StgValue><ssdm name="trunc_ln35_23"/></StgValue>
</operation>

<operation id="2299" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1275 %bitcast_ln35_23 = bitcast i64 %trunc_ln35_23

]]></Node>
<StgValue><ssdm name="bitcast_ln35_23"/></StgValue>
</operation>

<operation id="2300" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1276 %j_x_11 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_22, i64 %bitcast_ln35_23, i25 %lshr_ln35_10

]]></Node>
<StgValue><ssdm name="j_x_11"/></StgValue>
</operation>

<operation id="2301" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1278 %position_y_0_load_12 = load i6 %position_y_0_addr_12

]]></Node>
<StgValue><ssdm name="position_y_0_load_12"/></StgValue>
</operation>

<operation id="2302" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1279 %zext_ln36_22 = zext i7 %shl_ln35_10

]]></Node>
<StgValue><ssdm name="zext_ln36_22"/></StgValue>
</operation>

<operation id="2303" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1280 %lshr_ln36_22 = lshr i128 %position_y_0_load_12, i128 %zext_ln36_22

]]></Node>
<StgValue><ssdm name="lshr_ln36_22"/></StgValue>
</operation>

<operation id="2304" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1281 %trunc_ln36_22 = trunc i128 %lshr_ln36_22

]]></Node>
<StgValue><ssdm name="trunc_ln36_22"/></StgValue>
</operation>

<operation id="2305" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1282 %bitcast_ln36_22 = bitcast i64 %trunc_ln36_22

]]></Node>
<StgValue><ssdm name="bitcast_ln36_22"/></StgValue>
</operation>

<operation id="2306" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1284 %position_y_1_load_12 = load i6 %position_y_1_addr_12

]]></Node>
<StgValue><ssdm name="position_y_1_load_12"/></StgValue>
</operation>

<operation id="2307" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1285 %zext_ln36_23 = zext i7 %shl_ln35_10

]]></Node>
<StgValue><ssdm name="zext_ln36_23"/></StgValue>
</operation>

<operation id="2308" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1286 %lshr_ln36_23 = lshr i128 %position_y_1_load_12, i128 %zext_ln36_23

]]></Node>
<StgValue><ssdm name="lshr_ln36_23"/></StgValue>
</operation>

<operation id="2309" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1287 %trunc_ln36_23 = trunc i128 %lshr_ln36_23

]]></Node>
<StgValue><ssdm name="trunc_ln36_23"/></StgValue>
</operation>

<operation id="2310" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1288 %bitcast_ln36_23 = bitcast i64 %trunc_ln36_23

]]></Node>
<StgValue><ssdm name="bitcast_ln36_23"/></StgValue>
</operation>

<operation id="2311" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1289 %j_y_11 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_22, i64 %bitcast_ln36_23, i25 %lshr_ln35_10

]]></Node>
<StgValue><ssdm name="j_y_11"/></StgValue>
</operation>

<operation id="2312" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1291 %position_z_0_load_12 = load i6 %position_z_0_addr_12

]]></Node>
<StgValue><ssdm name="position_z_0_load_12"/></StgValue>
</operation>

<operation id="2313" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1292 %zext_ln37_22 = zext i7 %shl_ln35_10

]]></Node>
<StgValue><ssdm name="zext_ln37_22"/></StgValue>
</operation>

<operation id="2314" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1293 %lshr_ln37_22 = lshr i128 %position_z_0_load_12, i128 %zext_ln37_22

]]></Node>
<StgValue><ssdm name="lshr_ln37_22"/></StgValue>
</operation>

<operation id="2315" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1294 %trunc_ln37_22 = trunc i128 %lshr_ln37_22

]]></Node>
<StgValue><ssdm name="trunc_ln37_22"/></StgValue>
</operation>

<operation id="2316" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1295 %bitcast_ln37_22 = bitcast i64 %trunc_ln37_22

]]></Node>
<StgValue><ssdm name="bitcast_ln37_22"/></StgValue>
</operation>

<operation id="2317" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1297 %position_z_1_load_12 = load i6 %position_z_1_addr_12

]]></Node>
<StgValue><ssdm name="position_z_1_load_12"/></StgValue>
</operation>

<operation id="2318" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1298 %zext_ln37_23 = zext i7 %shl_ln35_10

]]></Node>
<StgValue><ssdm name="zext_ln37_23"/></StgValue>
</operation>

<operation id="2319" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1299 %lshr_ln37_23 = lshr i128 %position_z_1_load_12, i128 %zext_ln37_23

]]></Node>
<StgValue><ssdm name="lshr_ln37_23"/></StgValue>
</operation>

<operation id="2320" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1300 %trunc_ln37_23 = trunc i128 %lshr_ln37_23

]]></Node>
<StgValue><ssdm name="trunc_ln37_23"/></StgValue>
</operation>

<operation id="2321" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1301 %bitcast_ln37_23 = bitcast i64 %trunc_ln37_23

]]></Node>
<StgValue><ssdm name="bitcast_ln37_23"/></StgValue>
</operation>

<operation id="2322" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1302 %j_z_11 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_22, i64 %bitcast_ln37_23, i25 %lshr_ln35_10

]]></Node>
<StgValue><ssdm name="j_z_11"/></StgValue>
</operation>

<operation id="2323" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1372 %zext_ln35_25 = zext i6 %trunc_ln22_12

]]></Node>
<StgValue><ssdm name="zext_ln35_25"/></StgValue>
</operation>

<operation id="2324" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1373 %position_x_0_addr_13 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_25

]]></Node>
<StgValue><ssdm name="position_x_0_addr_13"/></StgValue>
</operation>

<operation id="2325" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1374 %position_x_0_load_13 = load i6 %position_x_0_addr_13

]]></Node>
<StgValue><ssdm name="position_x_0_load_13"/></StgValue>
</operation>

<operation id="2326" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1379 %position_x_1_addr_13 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_25

]]></Node>
<StgValue><ssdm name="position_x_1_addr_13"/></StgValue>
</operation>

<operation id="2327" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1380 %position_x_1_load_13 = load i6 %position_x_1_addr_13

]]></Node>
<StgValue><ssdm name="position_x_1_load_13"/></StgValue>
</operation>

<operation id="2328" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1386 %position_y_0_addr_13 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_25

]]></Node>
<StgValue><ssdm name="position_y_0_addr_13"/></StgValue>
</operation>

<operation id="2329" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1387 %position_y_0_load_13 = load i6 %position_y_0_addr_13

]]></Node>
<StgValue><ssdm name="position_y_0_load_13"/></StgValue>
</operation>

<operation id="2330" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1392 %position_y_1_addr_13 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_25

]]></Node>
<StgValue><ssdm name="position_y_1_addr_13"/></StgValue>
</operation>

<operation id="2331" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1393 %position_y_1_load_13 = load i6 %position_y_1_addr_13

]]></Node>
<StgValue><ssdm name="position_y_1_load_13"/></StgValue>
</operation>

<operation id="2332" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1399 %position_z_0_addr_13 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_25

]]></Node>
<StgValue><ssdm name="position_z_0_addr_13"/></StgValue>
</operation>

<operation id="2333" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1400 %position_z_0_load_13 = load i6 %position_z_0_addr_13

]]></Node>
<StgValue><ssdm name="position_z_0_load_13"/></StgValue>
</operation>

<operation id="2334" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1405 %position_z_1_addr_13 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_25

]]></Node>
<StgValue><ssdm name="position_z_1_addr_13"/></StgValue>
</operation>

<operation id="2335" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1406 %position_z_1_load_13 = load i6 %position_z_1_addr_13

]]></Node>
<StgValue><ssdm name="position_z_1_load_13"/></StgValue>
</operation>

<operation id="2336" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1467 %NL_0_load_13 = load i10 %NL_0_addr_13

]]></Node>
<StgValue><ssdm name="NL_0_load_13"/></StgValue>
</operation>

<operation id="2337" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1468 %zext_ln33_58 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_58"/></StgValue>
</operation>

<operation id="2338" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1469 %lshr_ln33_26 = lshr i64 %NL_0_load_13, i64 %zext_ln33_58

]]></Node>
<StgValue><ssdm name="lshr_ln33_26"/></StgValue>
</operation>

<operation id="2339" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1470 %trunc_ln33_26 = trunc i64 %lshr_ln33_26

]]></Node>
<StgValue><ssdm name="trunc_ln33_26"/></StgValue>
</operation>

<operation id="2340" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1472 %NL_1_load_13 = load i10 %NL_1_addr_13

]]></Node>
<StgValue><ssdm name="NL_1_load_13"/></StgValue>
</operation>

<operation id="2341" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1473 %zext_ln33_59 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_59"/></StgValue>
</operation>

<operation id="2342" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1474 %lshr_ln33_27 = lshr i64 %NL_1_load_13, i64 %zext_ln33_59

]]></Node>
<StgValue><ssdm name="lshr_ln33_27"/></StgValue>
</operation>

<operation id="2343" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1475 %trunc_ln33_27 = trunc i64 %lshr_ln33_27

]]></Node>
<StgValue><ssdm name="trunc_ln33_27"/></StgValue>
</operation>

<operation id="2344" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1476 %jidx_13 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_26, i32 %trunc_ln33_27, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="jidx_13"/></StgValue>
</operation>

<operation id="2345" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="6" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1477 %trunc_ln22_13 = trunc i32 %jidx_13

]]></Node>
<StgValue><ssdm name="trunc_ln22_13"/></StgValue>
</operation>

<operation id="2346" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1478 %lshr_ln35_12 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_13, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln35_12"/></StgValue>
</operation>

<operation id="2347" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1479 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_13, i32 6

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="2348" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1573 %or_ln33_13 = or i10 %shl_ln, i10 14

]]></Node>
<StgValue><ssdm name="or_ln33_13"/></StgValue>
</operation>

<operation id="2349" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1574 %zext_ln33_15 = zext i10 %or_ln33_13

]]></Node>
<StgValue><ssdm name="zext_ln33_15"/></StgValue>
</operation>

<operation id="2350" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1575 %NL_0_addr_14 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_15

]]></Node>
<StgValue><ssdm name="NL_0_addr_14"/></StgValue>
</operation>

<operation id="2351" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1576 %NL_0_load_14 = load i10 %NL_0_addr_14

]]></Node>
<StgValue><ssdm name="NL_0_load_14"/></StgValue>
</operation>

<operation id="2352" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1580 %NL_1_addr_14 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_15

]]></Node>
<StgValue><ssdm name="NL_1_addr_14"/></StgValue>
</operation>

<operation id="2353" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1581 %NL_1_load_14 = load i10 %NL_1_addr_14

]]></Node>
<StgValue><ssdm name="NL_1_load_14"/></StgValue>
</operation>

<operation id="2354" st_id="15" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:115 %add20_1 = dadd i64 %mul18_1, i64 %mul19_1

]]></Node>
<StgValue><ssdm name="add20_1"/></StgValue>
</operation>

<operation id="2355" st_id="15" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:224 %add20_1_1 = dadd i64 %mul18_1_1, i64 %mul19_1_1

]]></Node>
<StgValue><ssdm name="add20_1_1"/></StgValue>
</operation>

<operation id="2356" st_id="15" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:331 %mul19_1_2 = dmul i64 %dely_18, i64 %dely_18

]]></Node>
<StgValue><ssdm name="mul19_1_2"/></StgValue>
</operation>

<operation id="2357" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:332 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_1_2, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="2358" st_id="15" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:438 %mul18_1_3 = dmul i64 %delx_19, i64 %delx_19

]]></Node>
<StgValue><ssdm name="mul18_1_3"/></StgValue>
</operation>

<operation id="2359" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:439 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_1_3, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="2360" st_id="15" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:440 %mul19_1_3 = dmul i64 %dely_19, i64 %dely_19

]]></Node>
<StgValue><ssdm name="mul19_1_3"/></StgValue>
</operation>

<operation id="2361" st_id="15" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:443 %mul21_1_3 = dmul i64 %delz_19, i64 %delz_19

]]></Node>
<StgValue><ssdm name="mul21_1_3"/></StgValue>
</operation>

<operation id="2362" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:444 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_1_3, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="2363" st_id="15" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:547 %mul18_1_4 = dmul i64 %delx_20, i64 %delx_20

]]></Node>
<StgValue><ssdm name="mul18_1_4"/></StgValue>
</operation>

<operation id="2364" st_id="15" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:549 %mul19_1_4 = dmul i64 %dely_20, i64 %dely_20

]]></Node>
<StgValue><ssdm name="mul19_1_4"/></StgValue>
</operation>

<operation id="2365" st_id="15" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:552 %mul21_1_4 = dmul i64 %delz_20, i64 %delz_20

]]></Node>
<StgValue><ssdm name="mul21_1_4"/></StgValue>
</operation>

<operation id="2366" st_id="15" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:656 %mul18_1_5 = dmul i64 %delx_21, i64 %delx_21

]]></Node>
<StgValue><ssdm name="mul18_1_5"/></StgValue>
</operation>

<operation id="2367" st_id="15" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:658 %mul19_1_5 = dmul i64 %dely_21, i64 %dely_21

]]></Node>
<StgValue><ssdm name="mul19_1_5"/></StgValue>
</operation>

<operation id="2368" st_id="15" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:661 %mul21_1_5 = dmul i64 %delz_21, i64 %delz_21

]]></Node>
<StgValue><ssdm name="mul21_1_5"/></StgValue>
</operation>

<operation id="2369" st_id="15" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:757 %dely_22 = dsub i64 %i_y_1, i64 %j_y_22

]]></Node>
<StgValue><ssdm name="dely_22"/></StgValue>
</operation>

<operation id="2370" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:758 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_22, i64 509, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="2371" st_id="15" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:765 %mul18_1_6 = dmul i64 %delx_22, i64 %delx_22

]]></Node>
<StgValue><ssdm name="mul18_1_6"/></StgValue>
</operation>

<operation id="2372" st_id="15" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:770 %mul21_1_6 = dmul i64 %delz_22, i64 %delz_22

]]></Node>
<StgValue><ssdm name="mul21_1_6"/></StgValue>
</operation>

<operation id="2373" st_id="15" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2775" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:862 %delx_23 = dsub i64 %i_x_1, i64 %j_x_23

]]></Node>
<StgValue><ssdm name="delx_23"/></StgValue>
</operation>

<operation id="2374" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:863 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_23, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="2375" st_id="15" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:866 %dely_23 = dsub i64 %i_y_1, i64 %j_y_23

]]></Node>
<StgValue><ssdm name="dely_23"/></StgValue>
</operation>

<operation id="2376" st_id="15" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:870 %delz_23 = dsub i64 %i_z_1, i64 %j_z_23

]]></Node>
<StgValue><ssdm name="delz_23"/></StgValue>
</operation>

<operation id="2377" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2784" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:871 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_23, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="2378" st_id="15" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2884" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:971 %delx_24 = dsub i64 %i_x_1, i64 %j_x_24

]]></Node>
<StgValue><ssdm name="delx_24"/></StgValue>
</operation>

<operation id="2379" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2888" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:975 %dely_24 = dsub i64 %i_y_1, i64 %j_y_24

]]></Node>
<StgValue><ssdm name="dely_24"/></StgValue>
</operation>

<operation id="2380" st_id="15" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2892" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:979 %delz_24 = dsub i64 %i_z_1, i64 %j_z_24

]]></Node>
<StgValue><ssdm name="delz_24"/></StgValue>
</operation>

<operation id="2381" st_id="15" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1080 %delx_25 = dsub i64 %i_x_1, i64 %j_x_25

]]></Node>
<StgValue><ssdm name="delx_25"/></StgValue>
</operation>

<operation id="2382" st_id="15" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2997" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1084 %dely_25 = dsub i64 %i_y_1, i64 %j_y_25

]]></Node>
<StgValue><ssdm name="dely_25"/></StgValue>
</operation>

<operation id="2383" st_id="15" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1088 %delz_25 = dsub i64 %i_z_1, i64 %j_z_25

]]></Node>
<StgValue><ssdm name="delz_25"/></StgValue>
</operation>

<operation id="2384" st_id="15" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1189 %delx_26 = dsub i64 %i_x_1, i64 %j_x_26

]]></Node>
<StgValue><ssdm name="delx_26"/></StgValue>
</operation>

<operation id="2385" st_id="15" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1193 %dely_26 = dsub i64 %i_y_1, i64 %j_y_26

]]></Node>
<StgValue><ssdm name="dely_26"/></StgValue>
</operation>

<operation id="2386" st_id="15" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1197 %delz_26 = dsub i64 %i_z_1, i64 %j_z_26

]]></Node>
<StgValue><ssdm name="delz_26"/></StgValue>
</operation>

<operation id="2387" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1256 %shl_ln35_26 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_30, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln35_26"/></StgValue>
</operation>

<operation id="2388" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3172" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1259 %position_x_0_load_29 = load i6 %position_x_0_addr_29

]]></Node>
<StgValue><ssdm name="position_x_0_load_29"/></StgValue>
</operation>

<operation id="2389" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3173" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1260 %zext_ln35_86 = zext i7 %shl_ln35_26

]]></Node>
<StgValue><ssdm name="zext_ln35_86"/></StgValue>
</operation>

<operation id="2390" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3174" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1261 %lshr_ln35_84 = lshr i128 %position_x_0_load_29, i128 %zext_ln35_86

]]></Node>
<StgValue><ssdm name="lshr_ln35_84"/></StgValue>
</operation>

<operation id="2391" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3175" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1262 %trunc_ln35_54 = trunc i128 %lshr_ln35_84

]]></Node>
<StgValue><ssdm name="trunc_ln35_54"/></StgValue>
</operation>

<operation id="2392" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1263 %bitcast_ln35_54 = bitcast i64 %trunc_ln35_54

]]></Node>
<StgValue><ssdm name="bitcast_ln35_54"/></StgValue>
</operation>

<operation id="2393" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3178" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1265 %position_x_1_load_29 = load i6 %position_x_1_addr_29

]]></Node>
<StgValue><ssdm name="position_x_1_load_29"/></StgValue>
</operation>

<operation id="2394" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3179" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1266 %zext_ln35_87 = zext i7 %shl_ln35_26

]]></Node>
<StgValue><ssdm name="zext_ln35_87"/></StgValue>
</operation>

<operation id="2395" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3180" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1267 %lshr_ln35_85 = lshr i128 %position_x_1_load_29, i128 %zext_ln35_87

]]></Node>
<StgValue><ssdm name="lshr_ln35_85"/></StgValue>
</operation>

<operation id="2396" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3181" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1268 %trunc_ln35_55 = trunc i128 %lshr_ln35_85

]]></Node>
<StgValue><ssdm name="trunc_ln35_55"/></StgValue>
</operation>

<operation id="2397" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3182" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1269 %bitcast_ln35_55 = bitcast i64 %trunc_ln35_55

]]></Node>
<StgValue><ssdm name="bitcast_ln35_55"/></StgValue>
</operation>

<operation id="2398" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3183" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1270 %j_x_27 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_54, i64 %bitcast_ln35_55, i25 %lshr_ln35_26

]]></Node>
<StgValue><ssdm name="j_x_27"/></StgValue>
</operation>

<operation id="2399" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3185" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1272 %position_y_0_load_29 = load i6 %position_y_0_addr_29

]]></Node>
<StgValue><ssdm name="position_y_0_load_29"/></StgValue>
</operation>

<operation id="2400" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1273 %zext_ln36_54 = zext i7 %shl_ln35_26

]]></Node>
<StgValue><ssdm name="zext_ln36_54"/></StgValue>
</operation>

<operation id="2401" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3187" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1274 %lshr_ln36_54 = lshr i128 %position_y_0_load_29, i128 %zext_ln36_54

]]></Node>
<StgValue><ssdm name="lshr_ln36_54"/></StgValue>
</operation>

<operation id="2402" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3188" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1275 %trunc_ln36_54 = trunc i128 %lshr_ln36_54

]]></Node>
<StgValue><ssdm name="trunc_ln36_54"/></StgValue>
</operation>

<operation id="2403" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3189" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1276 %bitcast_ln36_54 = bitcast i64 %trunc_ln36_54

]]></Node>
<StgValue><ssdm name="bitcast_ln36_54"/></StgValue>
</operation>

<operation id="2404" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3191" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1278 %position_y_1_load_29 = load i6 %position_y_1_addr_29

]]></Node>
<StgValue><ssdm name="position_y_1_load_29"/></StgValue>
</operation>

<operation id="2405" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3192" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1279 %zext_ln36_55 = zext i7 %shl_ln35_26

]]></Node>
<StgValue><ssdm name="zext_ln36_55"/></StgValue>
</operation>

<operation id="2406" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1280 %lshr_ln36_55 = lshr i128 %position_y_1_load_29, i128 %zext_ln36_55

]]></Node>
<StgValue><ssdm name="lshr_ln36_55"/></StgValue>
</operation>

<operation id="2407" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3194" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1281 %trunc_ln36_55 = trunc i128 %lshr_ln36_55

]]></Node>
<StgValue><ssdm name="trunc_ln36_55"/></StgValue>
</operation>

<operation id="2408" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3195" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1282 %bitcast_ln36_55 = bitcast i64 %trunc_ln36_55

]]></Node>
<StgValue><ssdm name="bitcast_ln36_55"/></StgValue>
</operation>

<operation id="2409" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3196" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1283 %j_y_27 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_54, i64 %bitcast_ln36_55, i25 %lshr_ln35_26

]]></Node>
<StgValue><ssdm name="j_y_27"/></StgValue>
</operation>

<operation id="2410" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3198" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1285 %position_z_0_load_29 = load i6 %position_z_0_addr_29

]]></Node>
<StgValue><ssdm name="position_z_0_load_29"/></StgValue>
</operation>

<operation id="2411" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3199" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1286 %zext_ln37_54 = zext i7 %shl_ln35_26

]]></Node>
<StgValue><ssdm name="zext_ln37_54"/></StgValue>
</operation>

<operation id="2412" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3200" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1287 %lshr_ln37_54 = lshr i128 %position_z_0_load_29, i128 %zext_ln37_54

]]></Node>
<StgValue><ssdm name="lshr_ln37_54"/></StgValue>
</operation>

<operation id="2413" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3201" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1288 %trunc_ln37_54 = trunc i128 %lshr_ln37_54

]]></Node>
<StgValue><ssdm name="trunc_ln37_54"/></StgValue>
</operation>

<operation id="2414" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3202" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1289 %bitcast_ln37_54 = bitcast i64 %trunc_ln37_54

]]></Node>
<StgValue><ssdm name="bitcast_ln37_54"/></StgValue>
</operation>

<operation id="2415" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3204" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1291 %position_z_1_load_29 = load i6 %position_z_1_addr_29

]]></Node>
<StgValue><ssdm name="position_z_1_load_29"/></StgValue>
</operation>

<operation id="2416" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3205" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1292 %zext_ln37_55 = zext i7 %shl_ln35_26

]]></Node>
<StgValue><ssdm name="zext_ln37_55"/></StgValue>
</operation>

<operation id="2417" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3206" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1293 %lshr_ln37_55 = lshr i128 %position_z_1_load_29, i128 %zext_ln37_55

]]></Node>
<StgValue><ssdm name="lshr_ln37_55"/></StgValue>
</operation>

<operation id="2418" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3207" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1294 %trunc_ln37_55 = trunc i128 %lshr_ln37_55

]]></Node>
<StgValue><ssdm name="trunc_ln37_55"/></StgValue>
</operation>

<operation id="2419" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3208" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1295 %bitcast_ln37_55 = bitcast i64 %trunc_ln37_55

]]></Node>
<StgValue><ssdm name="bitcast_ln37_55"/></StgValue>
</operation>

<operation id="2420" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3209" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1296 %j_z_27 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_54, i64 %bitcast_ln37_55, i25 %lshr_ln35_26

]]></Node>
<StgValue><ssdm name="j_z_27"/></StgValue>
</operation>

<operation id="2421" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3279" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1366 %zext_ln35_57 = zext i6 %trunc_ln22_28

]]></Node>
<StgValue><ssdm name="zext_ln35_57"/></StgValue>
</operation>

<operation id="2422" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3280" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1367 %position_x_0_addr_30 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_57

]]></Node>
<StgValue><ssdm name="position_x_0_addr_30"/></StgValue>
</operation>

<operation id="2423" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3281" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1368 %position_x_0_load_30 = load i6 %position_x_0_addr_30

]]></Node>
<StgValue><ssdm name="position_x_0_load_30"/></StgValue>
</operation>

<operation id="2424" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3286" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1373 %position_x_1_addr_30 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_57

]]></Node>
<StgValue><ssdm name="position_x_1_addr_30"/></StgValue>
</operation>

<operation id="2425" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3287" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1374 %position_x_1_load_30 = load i6 %position_x_1_addr_30

]]></Node>
<StgValue><ssdm name="position_x_1_load_30"/></StgValue>
</operation>

<operation id="2426" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3293" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1380 %position_y_0_addr_30 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_57

]]></Node>
<StgValue><ssdm name="position_y_0_addr_30"/></StgValue>
</operation>

<operation id="2427" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3294" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1381 %position_y_0_load_30 = load i6 %position_y_0_addr_30

]]></Node>
<StgValue><ssdm name="position_y_0_load_30"/></StgValue>
</operation>

<operation id="2428" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3299" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1386 %position_y_1_addr_30 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_57

]]></Node>
<StgValue><ssdm name="position_y_1_addr_30"/></StgValue>
</operation>

<operation id="2429" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3300" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1387 %position_y_1_load_30 = load i6 %position_y_1_addr_30

]]></Node>
<StgValue><ssdm name="position_y_1_load_30"/></StgValue>
</operation>

<operation id="2430" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3306" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1393 %position_z_0_addr_30 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_57

]]></Node>
<StgValue><ssdm name="position_z_0_addr_30"/></StgValue>
</operation>

<operation id="2431" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3307" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1394 %position_z_0_load_30 = load i6 %position_z_0_addr_30

]]></Node>
<StgValue><ssdm name="position_z_0_load_30"/></StgValue>
</operation>

<operation id="2432" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3312" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1399 %position_z_1_addr_30 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_57

]]></Node>
<StgValue><ssdm name="position_z_1_addr_30"/></StgValue>
</operation>

<operation id="2433" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3313" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1400 %position_z_1_load_30 = load i6 %position_z_1_addr_30

]]></Node>
<StgValue><ssdm name="position_z_1_load_30"/></StgValue>
</operation>

<operation id="2434" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3374" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1461 %NL_0_load_29 = load i10 %NL_0_addr_29

]]></Node>
<StgValue><ssdm name="NL_0_load_29"/></StgValue>
</operation>

<operation id="2435" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3375" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1462 %zext_ln33_90 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_90"/></StgValue>
</operation>

<operation id="2436" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1463 %lshr_ln33_58 = lshr i64 %NL_0_load_29, i64 %zext_ln33_90

]]></Node>
<StgValue><ssdm name="lshr_ln33_58"/></StgValue>
</operation>

<operation id="2437" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3377" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1464 %trunc_ln33_58 = trunc i64 %lshr_ln33_58

]]></Node>
<StgValue><ssdm name="trunc_ln33_58"/></StgValue>
</operation>

<operation id="2438" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3379" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1466 %NL_1_load_29 = load i10 %NL_1_addr_29

]]></Node>
<StgValue><ssdm name="NL_1_load_29"/></StgValue>
</operation>

<operation id="2439" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3380" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1467 %zext_ln33_91 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_91"/></StgValue>
</operation>

<operation id="2440" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1468 %lshr_ln33_59 = lshr i64 %NL_1_load_29, i64 %zext_ln33_91

]]></Node>
<StgValue><ssdm name="lshr_ln33_59"/></StgValue>
</operation>

<operation id="2441" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3382" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1469 %trunc_ln33_59 = trunc i64 %lshr_ln33_59

]]></Node>
<StgValue><ssdm name="trunc_ln33_59"/></StgValue>
</operation>

<operation id="2442" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3383" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1470 %jidx_29 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_58, i32 %trunc_ln33_59, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="jidx_29"/></StgValue>
</operation>

<operation id="2443" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3384" bw="6" op_0_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1471 %trunc_ln22_29 = trunc i32 %jidx_29

]]></Node>
<StgValue><ssdm name="trunc_ln22_29"/></StgValue>
</operation>

<operation id="2444" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3385" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1472 %lshr_ln35_28 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_29, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln35_28"/></StgValue>
</operation>

<operation id="2445" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1473 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_29, i32 6

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="2446" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3480" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1567 %or_ln33_28 = or i10 %shl_ln33_1, i10 14

]]></Node>
<StgValue><ssdm name="or_ln33_28"/></StgValue>
</operation>

<operation id="2447" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3481" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1568 %zext_ln33_31 = zext i10 %or_ln33_28

]]></Node>
<StgValue><ssdm name="zext_ln33_31"/></StgValue>
</operation>

<operation id="2448" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3482" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1569 %NL_0_addr_30 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_31

]]></Node>
<StgValue><ssdm name="NL_0_addr_30"/></StgValue>
</operation>

<operation id="2449" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3483" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1570 %NL_0_load_30 = load i10 %NL_0_addr_30

]]></Node>
<StgValue><ssdm name="NL_0_load_30"/></StgValue>
</operation>

<operation id="2450" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3487" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1574 %NL_1_addr_30 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_31

]]></Node>
<StgValue><ssdm name="NL_1_addr_30"/></StgValue>
</operation>

<operation id="2451" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3488" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1575 %NL_1_load_30 = load i10 %NL_1_addr_30

]]></Node>
<StgValue><ssdm name="NL_1_load_30"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="2452" st_id="16" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:121 %add = dadd i64 %mul, i64 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="2453" st_id="16" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:230 %add20_s = dadd i64 %mul18_s, i64 %mul19_s

]]></Node>
<StgValue><ssdm name="add20_s"/></StgValue>
</operation>

<operation id="2454" st_id="16" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:339 %add20_2 = dadd i64 %mul18_2, i64 %mul19_2

]]></Node>
<StgValue><ssdm name="add20_2"/></StgValue>
</operation>

<operation id="2455" st_id="16" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:446 %mul19_3 = dmul i64 %dely_3, i64 %dely_3

]]></Node>
<StgValue><ssdm name="mul19_3"/></StgValue>
</operation>

<operation id="2456" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:447 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_3, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="2457" st_id="16" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:553 %mul18_4 = dmul i64 %delx_4, i64 %delx_4

]]></Node>
<StgValue><ssdm name="mul18_4"/></StgValue>
</operation>

<operation id="2458" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:554 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_4, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="2459" st_id="16" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:555 %mul19_4 = dmul i64 %dely_4, i64 %dely_4

]]></Node>
<StgValue><ssdm name="mul19_4"/></StgValue>
</operation>

<operation id="2460" st_id="16" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:558 %mul21_4 = dmul i64 %delz_4, i64 %delz_4

]]></Node>
<StgValue><ssdm name="mul21_4"/></StgValue>
</operation>

<operation id="2461" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:559 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_4, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="2462" st_id="16" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:662 %mul18_5 = dmul i64 %delx_5, i64 %delx_5

]]></Node>
<StgValue><ssdm name="mul18_5"/></StgValue>
</operation>

<operation id="2463" st_id="16" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:664 %mul19_5 = dmul i64 %dely_5, i64 %dely_5

]]></Node>
<StgValue><ssdm name="mul19_5"/></StgValue>
</operation>

<operation id="2464" st_id="16" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:667 %mul21_5 = dmul i64 %delz_5, i64 %delz_5

]]></Node>
<StgValue><ssdm name="mul21_5"/></StgValue>
</operation>

<operation id="2465" st_id="16" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:771 %mul18_6 = dmul i64 %delx_6, i64 %delx_6

]]></Node>
<StgValue><ssdm name="mul18_6"/></StgValue>
</operation>

<operation id="2466" st_id="16" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:773 %mul19_6 = dmul i64 %dely_6, i64 %dely_6

]]></Node>
<StgValue><ssdm name="mul19_6"/></StgValue>
</operation>

<operation id="2467" st_id="16" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:776 %mul21_6 = dmul i64 %delz_6, i64 %delz_6

]]></Node>
<StgValue><ssdm name="mul21_6"/></StgValue>
</operation>

<operation id="2468" st_id="16" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:872 %dely_7 = dsub i64 %i_y, i64 %j_y_7

]]></Node>
<StgValue><ssdm name="dely_7"/></StgValue>
</operation>

<operation id="2469" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:873 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_7, i64 509, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="2470" st_id="16" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:880 %mul18_7 = dmul i64 %delx_7, i64 %delx_7

]]></Node>
<StgValue><ssdm name="mul18_7"/></StgValue>
</operation>

<operation id="2471" st_id="16" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:885 %mul21_7 = dmul i64 %delz_7, i64 %delz_7

]]></Node>
<StgValue><ssdm name="mul21_7"/></StgValue>
</operation>

<operation id="2472" st_id="16" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:977 %delx_8 = dsub i64 %i_x, i64 %j_x_8

]]></Node>
<StgValue><ssdm name="delx_8"/></StgValue>
</operation>

<operation id="2473" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:978 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_8, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="2474" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:981 %dely_8 = dsub i64 %i_y, i64 %j_y_8

]]></Node>
<StgValue><ssdm name="dely_8"/></StgValue>
</operation>

<operation id="2475" st_id="16" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:985 %delz_8 = dsub i64 %i_z, i64 %j_z_8

]]></Node>
<StgValue><ssdm name="delz_8"/></StgValue>
</operation>

<operation id="2476" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:986 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_8, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="2477" st_id="16" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1086 %delx_9 = dsub i64 %i_x, i64 %j_x_9

]]></Node>
<StgValue><ssdm name="delx_9"/></StgValue>
</operation>

<operation id="2478" st_id="16" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1090 %dely_9 = dsub i64 %i_y, i64 %j_y_9

]]></Node>
<StgValue><ssdm name="dely_9"/></StgValue>
</operation>

<operation id="2479" st_id="16" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1094 %delz_9 = dsub i64 %i_z, i64 %j_z_9

]]></Node>
<StgValue><ssdm name="delz_9"/></StgValue>
</operation>

<operation id="2480" st_id="16" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1195 %delx_10 = dsub i64 %i_x, i64 %j_x_10

]]></Node>
<StgValue><ssdm name="delx_10"/></StgValue>
</operation>

<operation id="2481" st_id="16" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1199 %dely_10 = dsub i64 %i_y, i64 %j_y_10

]]></Node>
<StgValue><ssdm name="dely_10"/></StgValue>
</operation>

<operation id="2482" st_id="16" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1203 %delz_10 = dsub i64 %i_z, i64 %j_z_10

]]></Node>
<StgValue><ssdm name="delz_10"/></StgValue>
</operation>

<operation id="2483" st_id="16" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1304 %delx_11 = dsub i64 %i_x, i64 %j_x_11

]]></Node>
<StgValue><ssdm name="delx_11"/></StgValue>
</operation>

<operation id="2484" st_id="16" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1308 %dely_11 = dsub i64 %i_y, i64 %j_y_11

]]></Node>
<StgValue><ssdm name="dely_11"/></StgValue>
</operation>

<operation id="2485" st_id="16" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1312 %delz_11 = dsub i64 %i_z, i64 %j_z_11

]]></Node>
<StgValue><ssdm name="delz_11"/></StgValue>
</operation>

<operation id="2486" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1371 %shl_ln35_11 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_15, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln35_11"/></StgValue>
</operation>

<operation id="2487" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1374 %position_x_0_load_13 = load i6 %position_x_0_addr_13

]]></Node>
<StgValue><ssdm name="position_x_0_load_13"/></StgValue>
</operation>

<operation id="2488" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1375 %zext_ln35_48 = zext i7 %shl_ln35_11

]]></Node>
<StgValue><ssdm name="zext_ln35_48"/></StgValue>
</operation>

<operation id="2489" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1376 %lshr_ln35_54 = lshr i128 %position_x_0_load_13, i128 %zext_ln35_48

]]></Node>
<StgValue><ssdm name="lshr_ln35_54"/></StgValue>
</operation>

<operation id="2490" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1377 %trunc_ln35_24 = trunc i128 %lshr_ln35_54

]]></Node>
<StgValue><ssdm name="trunc_ln35_24"/></StgValue>
</operation>

<operation id="2491" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1378 %bitcast_ln35_24 = bitcast i64 %trunc_ln35_24

]]></Node>
<StgValue><ssdm name="bitcast_ln35_24"/></StgValue>
</operation>

<operation id="2492" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1380 %position_x_1_load_13 = load i6 %position_x_1_addr_13

]]></Node>
<StgValue><ssdm name="position_x_1_load_13"/></StgValue>
</operation>

<operation id="2493" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1381 %zext_ln35_50 = zext i7 %shl_ln35_11

]]></Node>
<StgValue><ssdm name="zext_ln35_50"/></StgValue>
</operation>

<operation id="2494" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1382 %lshr_ln35_55 = lshr i128 %position_x_1_load_13, i128 %zext_ln35_50

]]></Node>
<StgValue><ssdm name="lshr_ln35_55"/></StgValue>
</operation>

<operation id="2495" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1383 %trunc_ln35_25 = trunc i128 %lshr_ln35_55

]]></Node>
<StgValue><ssdm name="trunc_ln35_25"/></StgValue>
</operation>

<operation id="2496" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1384 %bitcast_ln35_25 = bitcast i64 %trunc_ln35_25

]]></Node>
<StgValue><ssdm name="bitcast_ln35_25"/></StgValue>
</operation>

<operation id="2497" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1385 %j_x_12 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_24, i64 %bitcast_ln35_25, i25 %lshr_ln35_11

]]></Node>
<StgValue><ssdm name="j_x_12"/></StgValue>
</operation>

<operation id="2498" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1387 %position_y_0_load_13 = load i6 %position_y_0_addr_13

]]></Node>
<StgValue><ssdm name="position_y_0_load_13"/></StgValue>
</operation>

<operation id="2499" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1388 %zext_ln36_24 = zext i7 %shl_ln35_11

]]></Node>
<StgValue><ssdm name="zext_ln36_24"/></StgValue>
</operation>

<operation id="2500" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1389 %lshr_ln36_24 = lshr i128 %position_y_0_load_13, i128 %zext_ln36_24

]]></Node>
<StgValue><ssdm name="lshr_ln36_24"/></StgValue>
</operation>

<operation id="2501" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1390 %trunc_ln36_24 = trunc i128 %lshr_ln36_24

]]></Node>
<StgValue><ssdm name="trunc_ln36_24"/></StgValue>
</operation>

<operation id="2502" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1391 %bitcast_ln36_24 = bitcast i64 %trunc_ln36_24

]]></Node>
<StgValue><ssdm name="bitcast_ln36_24"/></StgValue>
</operation>

<operation id="2503" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1393 %position_y_1_load_13 = load i6 %position_y_1_addr_13

]]></Node>
<StgValue><ssdm name="position_y_1_load_13"/></StgValue>
</operation>

<operation id="2504" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1394 %zext_ln36_25 = zext i7 %shl_ln35_11

]]></Node>
<StgValue><ssdm name="zext_ln36_25"/></StgValue>
</operation>

<operation id="2505" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1395 %lshr_ln36_25 = lshr i128 %position_y_1_load_13, i128 %zext_ln36_25

]]></Node>
<StgValue><ssdm name="lshr_ln36_25"/></StgValue>
</operation>

<operation id="2506" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1396 %trunc_ln36_25 = trunc i128 %lshr_ln36_25

]]></Node>
<StgValue><ssdm name="trunc_ln36_25"/></StgValue>
</operation>

<operation id="2507" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1397 %bitcast_ln36_25 = bitcast i64 %trunc_ln36_25

]]></Node>
<StgValue><ssdm name="bitcast_ln36_25"/></StgValue>
</operation>

<operation id="2508" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1398 %j_y_12 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_24, i64 %bitcast_ln36_25, i25 %lshr_ln35_11

]]></Node>
<StgValue><ssdm name="j_y_12"/></StgValue>
</operation>

<operation id="2509" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1400 %position_z_0_load_13 = load i6 %position_z_0_addr_13

]]></Node>
<StgValue><ssdm name="position_z_0_load_13"/></StgValue>
</operation>

<operation id="2510" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1401 %zext_ln37_24 = zext i7 %shl_ln35_11

]]></Node>
<StgValue><ssdm name="zext_ln37_24"/></StgValue>
</operation>

<operation id="2511" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1402 %lshr_ln37_24 = lshr i128 %position_z_0_load_13, i128 %zext_ln37_24

]]></Node>
<StgValue><ssdm name="lshr_ln37_24"/></StgValue>
</operation>

<operation id="2512" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1403 %trunc_ln37_24 = trunc i128 %lshr_ln37_24

]]></Node>
<StgValue><ssdm name="trunc_ln37_24"/></StgValue>
</operation>

<operation id="2513" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1404 %bitcast_ln37_24 = bitcast i64 %trunc_ln37_24

]]></Node>
<StgValue><ssdm name="bitcast_ln37_24"/></StgValue>
</operation>

<operation id="2514" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1406 %position_z_1_load_13 = load i6 %position_z_1_addr_13

]]></Node>
<StgValue><ssdm name="position_z_1_load_13"/></StgValue>
</operation>

<operation id="2515" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1407 %zext_ln37_25 = zext i7 %shl_ln35_11

]]></Node>
<StgValue><ssdm name="zext_ln37_25"/></StgValue>
</operation>

<operation id="2516" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1408 %lshr_ln37_25 = lshr i128 %position_z_1_load_13, i128 %zext_ln37_25

]]></Node>
<StgValue><ssdm name="lshr_ln37_25"/></StgValue>
</operation>

<operation id="2517" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1409 %trunc_ln37_25 = trunc i128 %lshr_ln37_25

]]></Node>
<StgValue><ssdm name="trunc_ln37_25"/></StgValue>
</operation>

<operation id="2518" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1410 %bitcast_ln37_25 = bitcast i64 %trunc_ln37_25

]]></Node>
<StgValue><ssdm name="bitcast_ln37_25"/></StgValue>
</operation>

<operation id="2519" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1411 %j_z_12 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_24, i64 %bitcast_ln37_25, i25 %lshr_ln35_11

]]></Node>
<StgValue><ssdm name="j_z_12"/></StgValue>
</operation>

<operation id="2520" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1481 %zext_ln35_27 = zext i6 %trunc_ln22_13

]]></Node>
<StgValue><ssdm name="zext_ln35_27"/></StgValue>
</operation>

<operation id="2521" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1482 %position_x_0_addr_14 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_27

]]></Node>
<StgValue><ssdm name="position_x_0_addr_14"/></StgValue>
</operation>

<operation id="2522" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1483 %position_x_0_load_14 = load i6 %position_x_0_addr_14

]]></Node>
<StgValue><ssdm name="position_x_0_load_14"/></StgValue>
</operation>

<operation id="2523" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1488 %position_x_1_addr_14 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_27

]]></Node>
<StgValue><ssdm name="position_x_1_addr_14"/></StgValue>
</operation>

<operation id="2524" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1489 %position_x_1_load_14 = load i6 %position_x_1_addr_14

]]></Node>
<StgValue><ssdm name="position_x_1_load_14"/></StgValue>
</operation>

<operation id="2525" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1495 %position_y_0_addr_14 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_27

]]></Node>
<StgValue><ssdm name="position_y_0_addr_14"/></StgValue>
</operation>

<operation id="2526" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1496 %position_y_0_load_14 = load i6 %position_y_0_addr_14

]]></Node>
<StgValue><ssdm name="position_y_0_load_14"/></StgValue>
</operation>

<operation id="2527" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1501 %position_y_1_addr_14 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_27

]]></Node>
<StgValue><ssdm name="position_y_1_addr_14"/></StgValue>
</operation>

<operation id="2528" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1502 %position_y_1_load_14 = load i6 %position_y_1_addr_14

]]></Node>
<StgValue><ssdm name="position_y_1_load_14"/></StgValue>
</operation>

<operation id="2529" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1508 %position_z_0_addr_14 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_27

]]></Node>
<StgValue><ssdm name="position_z_0_addr_14"/></StgValue>
</operation>

<operation id="2530" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1509 %position_z_0_load_14 = load i6 %position_z_0_addr_14

]]></Node>
<StgValue><ssdm name="position_z_0_load_14"/></StgValue>
</operation>

<operation id="2531" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1514 %position_z_1_addr_14 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_27

]]></Node>
<StgValue><ssdm name="position_z_1_addr_14"/></StgValue>
</operation>

<operation id="2532" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1515 %position_z_1_load_14 = load i6 %position_z_1_addr_14

]]></Node>
<StgValue><ssdm name="position_z_1_load_14"/></StgValue>
</operation>

<operation id="2533" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1576 %NL_0_load_14 = load i10 %NL_0_addr_14

]]></Node>
<StgValue><ssdm name="NL_0_load_14"/></StgValue>
</operation>

<operation id="2534" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1577 %zext_ln33_60 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_60"/></StgValue>
</operation>

<operation id="2535" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1578 %lshr_ln33_28 = lshr i64 %NL_0_load_14, i64 %zext_ln33_60

]]></Node>
<StgValue><ssdm name="lshr_ln33_28"/></StgValue>
</operation>

<operation id="2536" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1579 %trunc_ln33_28 = trunc i64 %lshr_ln33_28

]]></Node>
<StgValue><ssdm name="trunc_ln33_28"/></StgValue>
</operation>

<operation id="2537" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1581 %NL_1_load_14 = load i10 %NL_1_addr_14

]]></Node>
<StgValue><ssdm name="NL_1_load_14"/></StgValue>
</operation>

<operation id="2538" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1582 %zext_ln33_61 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_61"/></StgValue>
</operation>

<operation id="2539" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1583 %lshr_ln33_29 = lshr i64 %NL_1_load_14, i64 %zext_ln33_61

]]></Node>
<StgValue><ssdm name="lshr_ln33_29"/></StgValue>
</operation>

<operation id="2540" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1584 %trunc_ln33_29 = trunc i64 %lshr_ln33_29

]]></Node>
<StgValue><ssdm name="trunc_ln33_29"/></StgValue>
</operation>

<operation id="2541" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1585 %jidx_14 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_28, i32 %trunc_ln33_29, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="jidx_14"/></StgValue>
</operation>

<operation id="2542" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="6" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1586 %trunc_ln22_14 = trunc i32 %jidx_14

]]></Node>
<StgValue><ssdm name="trunc_ln22_14"/></StgValue>
</operation>

<operation id="2543" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1587 %lshr_ln35_13 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_14, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln35_13"/></StgValue>
</operation>

<operation id="2544" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1588 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_14, i32 6

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="2545" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1682 %or_ln33_14 = or i10 %shl_ln, i10 15

]]></Node>
<StgValue><ssdm name="or_ln33_14"/></StgValue>
</operation>

<operation id="2546" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1683 %zext_ln33_16 = zext i10 %or_ln33_14

]]></Node>
<StgValue><ssdm name="zext_ln33_16"/></StgValue>
</operation>

<operation id="2547" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1684 %NL_0_addr_15 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_16

]]></Node>
<StgValue><ssdm name="NL_0_addr_15"/></StgValue>
</operation>

<operation id="2548" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1685 %NL_0_load_15 = load i10 %NL_0_addr_15

]]></Node>
<StgValue><ssdm name="NL_0_load_15"/></StgValue>
</operation>

<operation id="2549" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1689 %NL_1_addr_15 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_16

]]></Node>
<StgValue><ssdm name="NL_1_addr_15"/></StgValue>
</operation>

<operation id="2550" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1690 %NL_1_load_15 = load i10 %NL_1_addr_15

]]></Node>
<StgValue><ssdm name="NL_1_load_15"/></StgValue>
</operation>

<operation id="2551" st_id="16" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:115 %add20_1 = dadd i64 %mul18_1, i64 %mul19_1

]]></Node>
<StgValue><ssdm name="add20_1"/></StgValue>
</operation>

<operation id="2552" st_id="16" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:224 %add20_1_1 = dadd i64 %mul18_1_1, i64 %mul19_1_1

]]></Node>
<StgValue><ssdm name="add20_1_1"/></StgValue>
</operation>

<operation id="2553" st_id="16" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:333 %add20_1_2 = dadd i64 %mul18_1_2, i64 %mul19_1_2

]]></Node>
<StgValue><ssdm name="add20_1_2"/></StgValue>
</operation>

<operation id="2554" st_id="16" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:440 %mul19_1_3 = dmul i64 %dely_19, i64 %dely_19

]]></Node>
<StgValue><ssdm name="mul19_1_3"/></StgValue>
</operation>

<operation id="2555" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:441 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_1_3, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="2556" st_id="16" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:547 %mul18_1_4 = dmul i64 %delx_20, i64 %delx_20

]]></Node>
<StgValue><ssdm name="mul18_1_4"/></StgValue>
</operation>

<operation id="2557" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:548 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_1_4, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="2558" st_id="16" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:549 %mul19_1_4 = dmul i64 %dely_20, i64 %dely_20

]]></Node>
<StgValue><ssdm name="mul19_1_4"/></StgValue>
</operation>

<operation id="2559" st_id="16" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:552 %mul21_1_4 = dmul i64 %delz_20, i64 %delz_20

]]></Node>
<StgValue><ssdm name="mul21_1_4"/></StgValue>
</operation>

<operation id="2560" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:553 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_1_4, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="2561" st_id="16" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:656 %mul18_1_5 = dmul i64 %delx_21, i64 %delx_21

]]></Node>
<StgValue><ssdm name="mul18_1_5"/></StgValue>
</operation>

<operation id="2562" st_id="16" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:658 %mul19_1_5 = dmul i64 %dely_21, i64 %dely_21

]]></Node>
<StgValue><ssdm name="mul19_1_5"/></StgValue>
</operation>

<operation id="2563" st_id="16" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:661 %mul21_1_5 = dmul i64 %delz_21, i64 %delz_21

]]></Node>
<StgValue><ssdm name="mul21_1_5"/></StgValue>
</operation>

<operation id="2564" st_id="16" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:765 %mul18_1_6 = dmul i64 %delx_22, i64 %delx_22

]]></Node>
<StgValue><ssdm name="mul18_1_6"/></StgValue>
</operation>

<operation id="2565" st_id="16" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2680" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:767 %mul19_1_6 = dmul i64 %dely_22, i64 %dely_22

]]></Node>
<StgValue><ssdm name="mul19_1_6"/></StgValue>
</operation>

<operation id="2566" st_id="16" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:770 %mul21_1_6 = dmul i64 %delz_22, i64 %delz_22

]]></Node>
<StgValue><ssdm name="mul21_1_6"/></StgValue>
</operation>

<operation id="2567" st_id="16" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:866 %dely_23 = dsub i64 %i_y_1, i64 %j_y_23

]]></Node>
<StgValue><ssdm name="dely_23"/></StgValue>
</operation>

<operation id="2568" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2780" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:867 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_23, i64 509, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="2569" st_id="16" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2787" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:874 %mul18_1_7 = dmul i64 %delx_23, i64 %delx_23

]]></Node>
<StgValue><ssdm name="mul18_1_7"/></StgValue>
</operation>

<operation id="2570" st_id="16" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2792" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:879 %mul21_1_7 = dmul i64 %delz_23, i64 %delz_23

]]></Node>
<StgValue><ssdm name="mul21_1_7"/></StgValue>
</operation>

<operation id="2571" st_id="16" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2884" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:971 %delx_24 = dsub i64 %i_x_1, i64 %j_x_24

]]></Node>
<StgValue><ssdm name="delx_24"/></StgValue>
</operation>

<operation id="2572" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2885" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:972 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_24, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="2573" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2888" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:975 %dely_24 = dsub i64 %i_y_1, i64 %j_y_24

]]></Node>
<StgValue><ssdm name="dely_24"/></StgValue>
</operation>

<operation id="2574" st_id="16" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2892" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:979 %delz_24 = dsub i64 %i_z_1, i64 %j_z_24

]]></Node>
<StgValue><ssdm name="delz_24"/></StgValue>
</operation>

<operation id="2575" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2893" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:980 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_24, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="2576" st_id="16" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1080 %delx_25 = dsub i64 %i_x_1, i64 %j_x_25

]]></Node>
<StgValue><ssdm name="delx_25"/></StgValue>
</operation>

<operation id="2577" st_id="16" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2997" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1084 %dely_25 = dsub i64 %i_y_1, i64 %j_y_25

]]></Node>
<StgValue><ssdm name="dely_25"/></StgValue>
</operation>

<operation id="2578" st_id="16" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1088 %delz_25 = dsub i64 %i_z_1, i64 %j_z_25

]]></Node>
<StgValue><ssdm name="delz_25"/></StgValue>
</operation>

<operation id="2579" st_id="16" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1189 %delx_26 = dsub i64 %i_x_1, i64 %j_x_26

]]></Node>
<StgValue><ssdm name="delx_26"/></StgValue>
</operation>

<operation id="2580" st_id="16" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1193 %dely_26 = dsub i64 %i_y_1, i64 %j_y_26

]]></Node>
<StgValue><ssdm name="dely_26"/></StgValue>
</operation>

<operation id="2581" st_id="16" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1197 %delz_26 = dsub i64 %i_z_1, i64 %j_z_26

]]></Node>
<StgValue><ssdm name="delz_26"/></StgValue>
</operation>

<operation id="2582" st_id="16" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1298 %delx_27 = dsub i64 %i_x_1, i64 %j_x_27

]]></Node>
<StgValue><ssdm name="delx_27"/></StgValue>
</operation>

<operation id="2583" st_id="16" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1302 %dely_27 = dsub i64 %i_y_1, i64 %j_y_27

]]></Node>
<StgValue><ssdm name="dely_27"/></StgValue>
</operation>

<operation id="2584" st_id="16" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1306 %delz_27 = dsub i64 %i_z_1, i64 %j_z_27

]]></Node>
<StgValue><ssdm name="delz_27"/></StgValue>
</operation>

<operation id="2585" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3278" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1365 %shl_ln35_27 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_31, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln35_27"/></StgValue>
</operation>

<operation id="2586" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3281" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1368 %position_x_0_load_30 = load i6 %position_x_0_addr_30

]]></Node>
<StgValue><ssdm name="position_x_0_load_30"/></StgValue>
</operation>

<operation id="2587" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3282" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1369 %zext_ln35_88 = zext i7 %shl_ln35_27

]]></Node>
<StgValue><ssdm name="zext_ln35_88"/></StgValue>
</operation>

<operation id="2588" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3283" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1370 %lshr_ln35_86 = lshr i128 %position_x_0_load_30, i128 %zext_ln35_88

]]></Node>
<StgValue><ssdm name="lshr_ln35_86"/></StgValue>
</operation>

<operation id="2589" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3284" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1371 %trunc_ln35_56 = trunc i128 %lshr_ln35_86

]]></Node>
<StgValue><ssdm name="trunc_ln35_56"/></StgValue>
</operation>

<operation id="2590" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3285" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1372 %bitcast_ln35_56 = bitcast i64 %trunc_ln35_56

]]></Node>
<StgValue><ssdm name="bitcast_ln35_56"/></StgValue>
</operation>

<operation id="2591" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3287" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1374 %position_x_1_load_30 = load i6 %position_x_1_addr_30

]]></Node>
<StgValue><ssdm name="position_x_1_load_30"/></StgValue>
</operation>

<operation id="2592" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3288" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1375 %zext_ln35_89 = zext i7 %shl_ln35_27

]]></Node>
<StgValue><ssdm name="zext_ln35_89"/></StgValue>
</operation>

<operation id="2593" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3289" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1376 %lshr_ln35_87 = lshr i128 %position_x_1_load_30, i128 %zext_ln35_89

]]></Node>
<StgValue><ssdm name="lshr_ln35_87"/></StgValue>
</operation>

<operation id="2594" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3290" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1377 %trunc_ln35_57 = trunc i128 %lshr_ln35_87

]]></Node>
<StgValue><ssdm name="trunc_ln35_57"/></StgValue>
</operation>

<operation id="2595" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3291" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1378 %bitcast_ln35_57 = bitcast i64 %trunc_ln35_57

]]></Node>
<StgValue><ssdm name="bitcast_ln35_57"/></StgValue>
</operation>

<operation id="2596" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3292" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1379 %j_x_28 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_56, i64 %bitcast_ln35_57, i25 %lshr_ln35_27

]]></Node>
<StgValue><ssdm name="j_x_28"/></StgValue>
</operation>

<operation id="2597" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3294" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1381 %position_y_0_load_30 = load i6 %position_y_0_addr_30

]]></Node>
<StgValue><ssdm name="position_y_0_load_30"/></StgValue>
</operation>

<operation id="2598" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3295" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1382 %zext_ln36_56 = zext i7 %shl_ln35_27

]]></Node>
<StgValue><ssdm name="zext_ln36_56"/></StgValue>
</operation>

<operation id="2599" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3296" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1383 %lshr_ln36_56 = lshr i128 %position_y_0_load_30, i128 %zext_ln36_56

]]></Node>
<StgValue><ssdm name="lshr_ln36_56"/></StgValue>
</operation>

<operation id="2600" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3297" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1384 %trunc_ln36_56 = trunc i128 %lshr_ln36_56

]]></Node>
<StgValue><ssdm name="trunc_ln36_56"/></StgValue>
</operation>

<operation id="2601" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3298" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1385 %bitcast_ln36_56 = bitcast i64 %trunc_ln36_56

]]></Node>
<StgValue><ssdm name="bitcast_ln36_56"/></StgValue>
</operation>

<operation id="2602" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3300" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1387 %position_y_1_load_30 = load i6 %position_y_1_addr_30

]]></Node>
<StgValue><ssdm name="position_y_1_load_30"/></StgValue>
</operation>

<operation id="2603" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3301" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1388 %zext_ln36_57 = zext i7 %shl_ln35_27

]]></Node>
<StgValue><ssdm name="zext_ln36_57"/></StgValue>
</operation>

<operation id="2604" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3302" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1389 %lshr_ln36_57 = lshr i128 %position_y_1_load_30, i128 %zext_ln36_57

]]></Node>
<StgValue><ssdm name="lshr_ln36_57"/></StgValue>
</operation>

<operation id="2605" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3303" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1390 %trunc_ln36_57 = trunc i128 %lshr_ln36_57

]]></Node>
<StgValue><ssdm name="trunc_ln36_57"/></StgValue>
</operation>

<operation id="2606" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3304" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1391 %bitcast_ln36_57 = bitcast i64 %trunc_ln36_57

]]></Node>
<StgValue><ssdm name="bitcast_ln36_57"/></StgValue>
</operation>

<operation id="2607" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3305" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1392 %j_y_28 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_56, i64 %bitcast_ln36_57, i25 %lshr_ln35_27

]]></Node>
<StgValue><ssdm name="j_y_28"/></StgValue>
</operation>

<operation id="2608" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3307" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1394 %position_z_0_load_30 = load i6 %position_z_0_addr_30

]]></Node>
<StgValue><ssdm name="position_z_0_load_30"/></StgValue>
</operation>

<operation id="2609" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3308" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1395 %zext_ln37_56 = zext i7 %shl_ln35_27

]]></Node>
<StgValue><ssdm name="zext_ln37_56"/></StgValue>
</operation>

<operation id="2610" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3309" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1396 %lshr_ln37_56 = lshr i128 %position_z_0_load_30, i128 %zext_ln37_56

]]></Node>
<StgValue><ssdm name="lshr_ln37_56"/></StgValue>
</operation>

<operation id="2611" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3310" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1397 %trunc_ln37_56 = trunc i128 %lshr_ln37_56

]]></Node>
<StgValue><ssdm name="trunc_ln37_56"/></StgValue>
</operation>

<operation id="2612" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3311" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1398 %bitcast_ln37_56 = bitcast i64 %trunc_ln37_56

]]></Node>
<StgValue><ssdm name="bitcast_ln37_56"/></StgValue>
</operation>

<operation id="2613" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3313" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1400 %position_z_1_load_30 = load i6 %position_z_1_addr_30

]]></Node>
<StgValue><ssdm name="position_z_1_load_30"/></StgValue>
</operation>

<operation id="2614" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3314" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1401 %zext_ln37_57 = zext i7 %shl_ln35_27

]]></Node>
<StgValue><ssdm name="zext_ln37_57"/></StgValue>
</operation>

<operation id="2615" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3315" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1402 %lshr_ln37_57 = lshr i128 %position_z_1_load_30, i128 %zext_ln37_57

]]></Node>
<StgValue><ssdm name="lshr_ln37_57"/></StgValue>
</operation>

<operation id="2616" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3316" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1403 %trunc_ln37_57 = trunc i128 %lshr_ln37_57

]]></Node>
<StgValue><ssdm name="trunc_ln37_57"/></StgValue>
</operation>

<operation id="2617" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3317" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1404 %bitcast_ln37_57 = bitcast i64 %trunc_ln37_57

]]></Node>
<StgValue><ssdm name="bitcast_ln37_57"/></StgValue>
</operation>

<operation id="2618" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3318" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1405 %j_z_28 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_56, i64 %bitcast_ln37_57, i25 %lshr_ln35_27

]]></Node>
<StgValue><ssdm name="j_z_28"/></StgValue>
</operation>

<operation id="2619" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3388" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1475 %zext_ln35_59 = zext i6 %trunc_ln22_29

]]></Node>
<StgValue><ssdm name="zext_ln35_59"/></StgValue>
</operation>

<operation id="2620" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3389" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1476 %position_x_0_addr_31 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_59

]]></Node>
<StgValue><ssdm name="position_x_0_addr_31"/></StgValue>
</operation>

<operation id="2621" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3390" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1477 %position_x_0_load_31 = load i6 %position_x_0_addr_31

]]></Node>
<StgValue><ssdm name="position_x_0_load_31"/></StgValue>
</operation>

<operation id="2622" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3395" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1482 %position_x_1_addr_31 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_59

]]></Node>
<StgValue><ssdm name="position_x_1_addr_31"/></StgValue>
</operation>

<operation id="2623" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3396" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1483 %position_x_1_load_31 = load i6 %position_x_1_addr_31

]]></Node>
<StgValue><ssdm name="position_x_1_load_31"/></StgValue>
</operation>

<operation id="2624" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3402" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1489 %position_y_0_addr_31 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_59

]]></Node>
<StgValue><ssdm name="position_y_0_addr_31"/></StgValue>
</operation>

<operation id="2625" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3403" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1490 %position_y_0_load_31 = load i6 %position_y_0_addr_31

]]></Node>
<StgValue><ssdm name="position_y_0_load_31"/></StgValue>
</operation>

<operation id="2626" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3408" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1495 %position_y_1_addr_31 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_59

]]></Node>
<StgValue><ssdm name="position_y_1_addr_31"/></StgValue>
</operation>

<operation id="2627" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3409" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1496 %position_y_1_load_31 = load i6 %position_y_1_addr_31

]]></Node>
<StgValue><ssdm name="position_y_1_load_31"/></StgValue>
</operation>

<operation id="2628" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3415" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1502 %position_z_0_addr_31 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_59

]]></Node>
<StgValue><ssdm name="position_z_0_addr_31"/></StgValue>
</operation>

<operation id="2629" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3416" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1503 %position_z_0_load_31 = load i6 %position_z_0_addr_31

]]></Node>
<StgValue><ssdm name="position_z_0_load_31"/></StgValue>
</operation>

<operation id="2630" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3421" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1508 %position_z_1_addr_31 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_59

]]></Node>
<StgValue><ssdm name="position_z_1_addr_31"/></StgValue>
</operation>

<operation id="2631" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3422" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1509 %position_z_1_load_31 = load i6 %position_z_1_addr_31

]]></Node>
<StgValue><ssdm name="position_z_1_load_31"/></StgValue>
</operation>

<operation id="2632" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3483" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1570 %NL_0_load_30 = load i10 %NL_0_addr_30

]]></Node>
<StgValue><ssdm name="NL_0_load_30"/></StgValue>
</operation>

<operation id="2633" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3484" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1571 %zext_ln33_92 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_92"/></StgValue>
</operation>

<operation id="2634" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1572 %lshr_ln33_60 = lshr i64 %NL_0_load_30, i64 %zext_ln33_92

]]></Node>
<StgValue><ssdm name="lshr_ln33_60"/></StgValue>
</operation>

<operation id="2635" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3486" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1573 %trunc_ln33_60 = trunc i64 %lshr_ln33_60

]]></Node>
<StgValue><ssdm name="trunc_ln33_60"/></StgValue>
</operation>

<operation id="2636" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3488" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1575 %NL_1_load_30 = load i10 %NL_1_addr_30

]]></Node>
<StgValue><ssdm name="NL_1_load_30"/></StgValue>
</operation>

<operation id="2637" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3489" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1576 %zext_ln33_93 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_93"/></StgValue>
</operation>

<operation id="2638" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3490" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1577 %lshr_ln33_61 = lshr i64 %NL_1_load_30, i64 %zext_ln33_93

]]></Node>
<StgValue><ssdm name="lshr_ln33_61"/></StgValue>
</operation>

<operation id="2639" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3491" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1578 %trunc_ln33_61 = trunc i64 %lshr_ln33_61

]]></Node>
<StgValue><ssdm name="trunc_ln33_61"/></StgValue>
</operation>

<operation id="2640" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3492" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1579 %jidx_30 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_60, i32 %trunc_ln33_61, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="jidx_30"/></StgValue>
</operation>

<operation id="2641" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3493" bw="6" op_0_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1580 %trunc_ln22_30 = trunc i32 %jidx_30

]]></Node>
<StgValue><ssdm name="trunc_ln22_30"/></StgValue>
</operation>

<operation id="2642" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3494" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1581 %lshr_ln35_29 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_30, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln35_29"/></StgValue>
</operation>

<operation id="2643" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3495" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1582 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_30, i32 6

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="2644" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3589" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1676 %or_ln33_29 = or i10 %shl_ln33_1, i10 15

]]></Node>
<StgValue><ssdm name="or_ln33_29"/></StgValue>
</operation>

<operation id="2645" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3590" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1677 %zext_ln33_32 = zext i10 %or_ln33_29

]]></Node>
<StgValue><ssdm name="zext_ln33_32"/></StgValue>
</operation>

<operation id="2646" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3591" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1678 %NL_0_addr_31 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_32

]]></Node>
<StgValue><ssdm name="NL_0_addr_31"/></StgValue>
</operation>

<operation id="2647" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3592" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1679 %NL_0_load_31 = load i10 %NL_0_addr_31

]]></Node>
<StgValue><ssdm name="NL_0_load_31"/></StgValue>
</operation>

<operation id="2648" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3596" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1683 %NL_1_addr_31 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_32

]]></Node>
<StgValue><ssdm name="NL_1_addr_31"/></StgValue>
</operation>

<operation id="2649" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3597" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1684 %NL_1_load_31 = load i10 %NL_1_addr_31

]]></Node>
<StgValue><ssdm name="NL_1_load_31"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="2650" st_id="17" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:121 %add = dadd i64 %mul, i64 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="2651" st_id="17" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:230 %add20_s = dadd i64 %mul18_s, i64 %mul19_s

]]></Node>
<StgValue><ssdm name="add20_s"/></StgValue>
</operation>

<operation id="2652" st_id="17" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:339 %add20_2 = dadd i64 %mul18_2, i64 %mul19_2

]]></Node>
<StgValue><ssdm name="add20_2"/></StgValue>
</operation>

<operation id="2653" st_id="17" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:448 %add20_3 = dadd i64 %mul18_3, i64 %mul19_3

]]></Node>
<StgValue><ssdm name="add20_3"/></StgValue>
</operation>

<operation id="2654" st_id="17" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:555 %mul19_4 = dmul i64 %dely_4, i64 %dely_4

]]></Node>
<StgValue><ssdm name="mul19_4"/></StgValue>
</operation>

<operation id="2655" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:556 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_4, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="2656" st_id="17" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:662 %mul18_5 = dmul i64 %delx_5, i64 %delx_5

]]></Node>
<StgValue><ssdm name="mul18_5"/></StgValue>
</operation>

<operation id="2657" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:663 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_5, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="2658" st_id="17" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:664 %mul19_5 = dmul i64 %dely_5, i64 %dely_5

]]></Node>
<StgValue><ssdm name="mul19_5"/></StgValue>
</operation>

<operation id="2659" st_id="17" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:667 %mul21_5 = dmul i64 %delz_5, i64 %delz_5

]]></Node>
<StgValue><ssdm name="mul21_5"/></StgValue>
</operation>

<operation id="2660" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:668 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_5, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="2661" st_id="17" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:771 %mul18_6 = dmul i64 %delx_6, i64 %delx_6

]]></Node>
<StgValue><ssdm name="mul18_6"/></StgValue>
</operation>

<operation id="2662" st_id="17" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:773 %mul19_6 = dmul i64 %dely_6, i64 %dely_6

]]></Node>
<StgValue><ssdm name="mul19_6"/></StgValue>
</operation>

<operation id="2663" st_id="17" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:776 %mul21_6 = dmul i64 %delz_6, i64 %delz_6

]]></Node>
<StgValue><ssdm name="mul21_6"/></StgValue>
</operation>

<operation id="2664" st_id="17" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:880 %mul18_7 = dmul i64 %delx_7, i64 %delx_7

]]></Node>
<StgValue><ssdm name="mul18_7"/></StgValue>
</operation>

<operation id="2665" st_id="17" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:882 %mul19_7 = dmul i64 %dely_7, i64 %dely_7

]]></Node>
<StgValue><ssdm name="mul19_7"/></StgValue>
</operation>

<operation id="2666" st_id="17" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:885 %mul21_7 = dmul i64 %delz_7, i64 %delz_7

]]></Node>
<StgValue><ssdm name="mul21_7"/></StgValue>
</operation>

<operation id="2667" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:981 %dely_8 = dsub i64 %i_y, i64 %j_y_8

]]></Node>
<StgValue><ssdm name="dely_8"/></StgValue>
</operation>

<operation id="2668" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:982 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_8, i64 509, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="2669" st_id="17" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:989 %mul18_8 = dmul i64 %delx_8, i64 %delx_8

]]></Node>
<StgValue><ssdm name="mul18_8"/></StgValue>
</operation>

<operation id="2670" st_id="17" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:994 %mul21_8 = dmul i64 %delz_8, i64 %delz_8

]]></Node>
<StgValue><ssdm name="mul21_8"/></StgValue>
</operation>

<operation id="2671" st_id="17" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1086 %delx_9 = dsub i64 %i_x, i64 %j_x_9

]]></Node>
<StgValue><ssdm name="delx_9"/></StgValue>
</operation>

<operation id="2672" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1087 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_9, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="2673" st_id="17" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1090 %dely_9 = dsub i64 %i_y, i64 %j_y_9

]]></Node>
<StgValue><ssdm name="dely_9"/></StgValue>
</operation>

<operation id="2674" st_id="17" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1094 %delz_9 = dsub i64 %i_z, i64 %j_z_9

]]></Node>
<StgValue><ssdm name="delz_9"/></StgValue>
</operation>

<operation id="2675" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1095 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_9, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="2676" st_id="17" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1195 %delx_10 = dsub i64 %i_x, i64 %j_x_10

]]></Node>
<StgValue><ssdm name="delx_10"/></StgValue>
</operation>

<operation id="2677" st_id="17" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1199 %dely_10 = dsub i64 %i_y, i64 %j_y_10

]]></Node>
<StgValue><ssdm name="dely_10"/></StgValue>
</operation>

<operation id="2678" st_id="17" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1203 %delz_10 = dsub i64 %i_z, i64 %j_z_10

]]></Node>
<StgValue><ssdm name="delz_10"/></StgValue>
</operation>

<operation id="2679" st_id="17" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1304 %delx_11 = dsub i64 %i_x, i64 %j_x_11

]]></Node>
<StgValue><ssdm name="delx_11"/></StgValue>
</operation>

<operation id="2680" st_id="17" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1308 %dely_11 = dsub i64 %i_y, i64 %j_y_11

]]></Node>
<StgValue><ssdm name="dely_11"/></StgValue>
</operation>

<operation id="2681" st_id="17" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1312 %delz_11 = dsub i64 %i_z, i64 %j_z_11

]]></Node>
<StgValue><ssdm name="delz_11"/></StgValue>
</operation>

<operation id="2682" st_id="17" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1413 %delx_12 = dsub i64 %i_x, i64 %j_x_12

]]></Node>
<StgValue><ssdm name="delx_12"/></StgValue>
</operation>

<operation id="2683" st_id="17" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1417 %dely_12 = dsub i64 %i_y, i64 %j_y_12

]]></Node>
<StgValue><ssdm name="dely_12"/></StgValue>
</operation>

<operation id="2684" st_id="17" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1421 %delz_12 = dsub i64 %i_z, i64 %j_z_12

]]></Node>
<StgValue><ssdm name="delz_12"/></StgValue>
</operation>

<operation id="2685" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1480 %shl_ln35_12 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_16, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln35_12"/></StgValue>
</operation>

<operation id="2686" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1483 %position_x_0_load_14 = load i6 %position_x_0_addr_14

]]></Node>
<StgValue><ssdm name="position_x_0_load_14"/></StgValue>
</operation>

<operation id="2687" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1484 %zext_ln35_52 = zext i7 %shl_ln35_12

]]></Node>
<StgValue><ssdm name="zext_ln35_52"/></StgValue>
</operation>

<operation id="2688" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1485 %lshr_ln35_56 = lshr i128 %position_x_0_load_14, i128 %zext_ln35_52

]]></Node>
<StgValue><ssdm name="lshr_ln35_56"/></StgValue>
</operation>

<operation id="2689" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1486 %trunc_ln35_26 = trunc i128 %lshr_ln35_56

]]></Node>
<StgValue><ssdm name="trunc_ln35_26"/></StgValue>
</operation>

<operation id="2690" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1487 %bitcast_ln35_26 = bitcast i64 %trunc_ln35_26

]]></Node>
<StgValue><ssdm name="bitcast_ln35_26"/></StgValue>
</operation>

<operation id="2691" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1489 %position_x_1_load_14 = load i6 %position_x_1_addr_14

]]></Node>
<StgValue><ssdm name="position_x_1_load_14"/></StgValue>
</operation>

<operation id="2692" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1490 %zext_ln35_54 = zext i7 %shl_ln35_12

]]></Node>
<StgValue><ssdm name="zext_ln35_54"/></StgValue>
</operation>

<operation id="2693" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1491 %lshr_ln35_57 = lshr i128 %position_x_1_load_14, i128 %zext_ln35_54

]]></Node>
<StgValue><ssdm name="lshr_ln35_57"/></StgValue>
</operation>

<operation id="2694" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1492 %trunc_ln35_27 = trunc i128 %lshr_ln35_57

]]></Node>
<StgValue><ssdm name="trunc_ln35_27"/></StgValue>
</operation>

<operation id="2695" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1493 %bitcast_ln35_27 = bitcast i64 %trunc_ln35_27

]]></Node>
<StgValue><ssdm name="bitcast_ln35_27"/></StgValue>
</operation>

<operation id="2696" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1494 %j_x_13 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_26, i64 %bitcast_ln35_27, i25 %lshr_ln35_12

]]></Node>
<StgValue><ssdm name="j_x_13"/></StgValue>
</operation>

<operation id="2697" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1496 %position_y_0_load_14 = load i6 %position_y_0_addr_14

]]></Node>
<StgValue><ssdm name="position_y_0_load_14"/></StgValue>
</operation>

<operation id="2698" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1497 %zext_ln36_26 = zext i7 %shl_ln35_12

]]></Node>
<StgValue><ssdm name="zext_ln36_26"/></StgValue>
</operation>

<operation id="2699" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1498 %lshr_ln36_26 = lshr i128 %position_y_0_load_14, i128 %zext_ln36_26

]]></Node>
<StgValue><ssdm name="lshr_ln36_26"/></StgValue>
</operation>

<operation id="2700" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1499 %trunc_ln36_26 = trunc i128 %lshr_ln36_26

]]></Node>
<StgValue><ssdm name="trunc_ln36_26"/></StgValue>
</operation>

<operation id="2701" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1500 %bitcast_ln36_26 = bitcast i64 %trunc_ln36_26

]]></Node>
<StgValue><ssdm name="bitcast_ln36_26"/></StgValue>
</operation>

<operation id="2702" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1502 %position_y_1_load_14 = load i6 %position_y_1_addr_14

]]></Node>
<StgValue><ssdm name="position_y_1_load_14"/></StgValue>
</operation>

<operation id="2703" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1503 %zext_ln36_27 = zext i7 %shl_ln35_12

]]></Node>
<StgValue><ssdm name="zext_ln36_27"/></StgValue>
</operation>

<operation id="2704" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1504 %lshr_ln36_27 = lshr i128 %position_y_1_load_14, i128 %zext_ln36_27

]]></Node>
<StgValue><ssdm name="lshr_ln36_27"/></StgValue>
</operation>

<operation id="2705" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1505 %trunc_ln36_27 = trunc i128 %lshr_ln36_27

]]></Node>
<StgValue><ssdm name="trunc_ln36_27"/></StgValue>
</operation>

<operation id="2706" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1506 %bitcast_ln36_27 = bitcast i64 %trunc_ln36_27

]]></Node>
<StgValue><ssdm name="bitcast_ln36_27"/></StgValue>
</operation>

<operation id="2707" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1507 %j_y_13 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_26, i64 %bitcast_ln36_27, i25 %lshr_ln35_12

]]></Node>
<StgValue><ssdm name="j_y_13"/></StgValue>
</operation>

<operation id="2708" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1509 %position_z_0_load_14 = load i6 %position_z_0_addr_14

]]></Node>
<StgValue><ssdm name="position_z_0_load_14"/></StgValue>
</operation>

<operation id="2709" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1510 %zext_ln37_26 = zext i7 %shl_ln35_12

]]></Node>
<StgValue><ssdm name="zext_ln37_26"/></StgValue>
</operation>

<operation id="2710" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1511 %lshr_ln37_26 = lshr i128 %position_z_0_load_14, i128 %zext_ln37_26

]]></Node>
<StgValue><ssdm name="lshr_ln37_26"/></StgValue>
</operation>

<operation id="2711" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1512 %trunc_ln37_26 = trunc i128 %lshr_ln37_26

]]></Node>
<StgValue><ssdm name="trunc_ln37_26"/></StgValue>
</operation>

<operation id="2712" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1513 %bitcast_ln37_26 = bitcast i64 %trunc_ln37_26

]]></Node>
<StgValue><ssdm name="bitcast_ln37_26"/></StgValue>
</operation>

<operation id="2713" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1515 %position_z_1_load_14 = load i6 %position_z_1_addr_14

]]></Node>
<StgValue><ssdm name="position_z_1_load_14"/></StgValue>
</operation>

<operation id="2714" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1516 %zext_ln37_27 = zext i7 %shl_ln35_12

]]></Node>
<StgValue><ssdm name="zext_ln37_27"/></StgValue>
</operation>

<operation id="2715" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1517 %lshr_ln37_27 = lshr i128 %position_z_1_load_14, i128 %zext_ln37_27

]]></Node>
<StgValue><ssdm name="lshr_ln37_27"/></StgValue>
</operation>

<operation id="2716" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1518 %trunc_ln37_27 = trunc i128 %lshr_ln37_27

]]></Node>
<StgValue><ssdm name="trunc_ln37_27"/></StgValue>
</operation>

<operation id="2717" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1519 %bitcast_ln37_27 = bitcast i64 %trunc_ln37_27

]]></Node>
<StgValue><ssdm name="bitcast_ln37_27"/></StgValue>
</operation>

<operation id="2718" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1520 %j_z_13 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_26, i64 %bitcast_ln37_27, i25 %lshr_ln35_12

]]></Node>
<StgValue><ssdm name="j_z_13"/></StgValue>
</operation>

<operation id="2719" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1590 %zext_ln35_29 = zext i6 %trunc_ln22_14

]]></Node>
<StgValue><ssdm name="zext_ln35_29"/></StgValue>
</operation>

<operation id="2720" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1591 %position_x_0_addr_15 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_29

]]></Node>
<StgValue><ssdm name="position_x_0_addr_15"/></StgValue>
</operation>

<operation id="2721" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1592 %position_x_0_load_15 = load i6 %position_x_0_addr_15

]]></Node>
<StgValue><ssdm name="position_x_0_load_15"/></StgValue>
</operation>

<operation id="2722" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1597 %position_x_1_addr_15 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_29

]]></Node>
<StgValue><ssdm name="position_x_1_addr_15"/></StgValue>
</operation>

<operation id="2723" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1598 %position_x_1_load_15 = load i6 %position_x_1_addr_15

]]></Node>
<StgValue><ssdm name="position_x_1_load_15"/></StgValue>
</operation>

<operation id="2724" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1604 %position_y_0_addr_15 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_29

]]></Node>
<StgValue><ssdm name="position_y_0_addr_15"/></StgValue>
</operation>

<operation id="2725" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1605 %position_y_0_load_15 = load i6 %position_y_0_addr_15

]]></Node>
<StgValue><ssdm name="position_y_0_load_15"/></StgValue>
</operation>

<operation id="2726" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1610 %position_y_1_addr_15 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_29

]]></Node>
<StgValue><ssdm name="position_y_1_addr_15"/></StgValue>
</operation>

<operation id="2727" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1611 %position_y_1_load_15 = load i6 %position_y_1_addr_15

]]></Node>
<StgValue><ssdm name="position_y_1_load_15"/></StgValue>
</operation>

<operation id="2728" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1617 %position_z_0_addr_15 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_29

]]></Node>
<StgValue><ssdm name="position_z_0_addr_15"/></StgValue>
</operation>

<operation id="2729" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1618 %position_z_0_load_15 = load i6 %position_z_0_addr_15

]]></Node>
<StgValue><ssdm name="position_z_0_load_15"/></StgValue>
</operation>

<operation id="2730" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1623 %position_z_1_addr_15 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_29

]]></Node>
<StgValue><ssdm name="position_z_1_addr_15"/></StgValue>
</operation>

<operation id="2731" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1624 %position_z_1_load_15 = load i6 %position_z_1_addr_15

]]></Node>
<StgValue><ssdm name="position_z_1_load_15"/></StgValue>
</operation>

<operation id="2732" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1685 %NL_0_load_15 = load i10 %NL_0_addr_15

]]></Node>
<StgValue><ssdm name="NL_0_load_15"/></StgValue>
</operation>

<operation id="2733" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1686 %zext_ln33_62 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_62"/></StgValue>
</operation>

<operation id="2734" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1687 %lshr_ln33_30 = lshr i64 %NL_0_load_15, i64 %zext_ln33_62

]]></Node>
<StgValue><ssdm name="lshr_ln33_30"/></StgValue>
</operation>

<operation id="2735" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1688 %trunc_ln33_30 = trunc i64 %lshr_ln33_30

]]></Node>
<StgValue><ssdm name="trunc_ln33_30"/></StgValue>
</operation>

<operation id="2736" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1690 %NL_1_load_15 = load i10 %NL_1_addr_15

]]></Node>
<StgValue><ssdm name="NL_1_load_15"/></StgValue>
</operation>

<operation id="2737" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1691 %zext_ln33_63 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_63"/></StgValue>
</operation>

<operation id="2738" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1692 %lshr_ln33_31 = lshr i64 %NL_1_load_15, i64 %zext_ln33_63

]]></Node>
<StgValue><ssdm name="lshr_ln33_31"/></StgValue>
</operation>

<operation id="2739" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1693 %trunc_ln33_31 = trunc i64 %lshr_ln33_31

]]></Node>
<StgValue><ssdm name="trunc_ln33_31"/></StgValue>
</operation>

<operation id="2740" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1694 %jidx_15 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_30, i32 %trunc_ln33_31, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="jidx_15"/></StgValue>
</operation>

<operation id="2741" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="6" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1695 %trunc_ln22_15 = trunc i32 %jidx_15

]]></Node>
<StgValue><ssdm name="trunc_ln22_15"/></StgValue>
</operation>

<operation id="2742" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1696 %lshr_ln35_14 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_15, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln35_14"/></StgValue>
</operation>

<operation id="2743" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1697 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_15, i32 6

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="2744" st_id="17" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:115 %add20_1 = dadd i64 %mul18_1, i64 %mul19_1

]]></Node>
<StgValue><ssdm name="add20_1"/></StgValue>
</operation>

<operation id="2745" st_id="17" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:224 %add20_1_1 = dadd i64 %mul18_1_1, i64 %mul19_1_1

]]></Node>
<StgValue><ssdm name="add20_1_1"/></StgValue>
</operation>

<operation id="2746" st_id="17" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:333 %add20_1_2 = dadd i64 %mul18_1_2, i64 %mul19_1_2

]]></Node>
<StgValue><ssdm name="add20_1_2"/></StgValue>
</operation>

<operation id="2747" st_id="17" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:442 %add20_1_3 = dadd i64 %mul18_1_3, i64 %mul19_1_3

]]></Node>
<StgValue><ssdm name="add20_1_3"/></StgValue>
</operation>

<operation id="2748" st_id="17" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:549 %mul19_1_4 = dmul i64 %dely_20, i64 %dely_20

]]></Node>
<StgValue><ssdm name="mul19_1_4"/></StgValue>
</operation>

<operation id="2749" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:550 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_1_4, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="2750" st_id="17" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:656 %mul18_1_5 = dmul i64 %delx_21, i64 %delx_21

]]></Node>
<StgValue><ssdm name="mul18_1_5"/></StgValue>
</operation>

<operation id="2751" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:657 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_1_5, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="2752" st_id="17" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:658 %mul19_1_5 = dmul i64 %dely_21, i64 %dely_21

]]></Node>
<StgValue><ssdm name="mul19_1_5"/></StgValue>
</operation>

<operation id="2753" st_id="17" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:661 %mul21_1_5 = dmul i64 %delz_21, i64 %delz_21

]]></Node>
<StgValue><ssdm name="mul21_1_5"/></StgValue>
</operation>

<operation id="2754" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:662 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_1_5, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="2755" st_id="17" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:765 %mul18_1_6 = dmul i64 %delx_22, i64 %delx_22

]]></Node>
<StgValue><ssdm name="mul18_1_6"/></StgValue>
</operation>

<operation id="2756" st_id="17" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2680" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:767 %mul19_1_6 = dmul i64 %dely_22, i64 %dely_22

]]></Node>
<StgValue><ssdm name="mul19_1_6"/></StgValue>
</operation>

<operation id="2757" st_id="17" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:770 %mul21_1_6 = dmul i64 %delz_22, i64 %delz_22

]]></Node>
<StgValue><ssdm name="mul21_1_6"/></StgValue>
</operation>

<operation id="2758" st_id="17" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2787" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:874 %mul18_1_7 = dmul i64 %delx_23, i64 %delx_23

]]></Node>
<StgValue><ssdm name="mul18_1_7"/></StgValue>
</operation>

<operation id="2759" st_id="17" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:876 %mul19_1_7 = dmul i64 %dely_23, i64 %dely_23

]]></Node>
<StgValue><ssdm name="mul19_1_7"/></StgValue>
</operation>

<operation id="2760" st_id="17" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2792" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:879 %mul21_1_7 = dmul i64 %delz_23, i64 %delz_23

]]></Node>
<StgValue><ssdm name="mul21_1_7"/></StgValue>
</operation>

<operation id="2761" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2888" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:975 %dely_24 = dsub i64 %i_y_1, i64 %j_y_24

]]></Node>
<StgValue><ssdm name="dely_24"/></StgValue>
</operation>

<operation id="2762" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2889" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:976 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_24, i64 509, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="2763" st_id="17" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2896" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:983 %mul18_1_8 = dmul i64 %delx_24, i64 %delx_24

]]></Node>
<StgValue><ssdm name="mul18_1_8"/></StgValue>
</operation>

<operation id="2764" st_id="17" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2901" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:988 %mul21_1_8 = dmul i64 %delz_24, i64 %delz_24

]]></Node>
<StgValue><ssdm name="mul21_1_8"/></StgValue>
</operation>

<operation id="2765" st_id="17" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1080 %delx_25 = dsub i64 %i_x_1, i64 %j_x_25

]]></Node>
<StgValue><ssdm name="delx_25"/></StgValue>
</operation>

<operation id="2766" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2994" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1081 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_25, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="2767" st_id="17" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2997" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1084 %dely_25 = dsub i64 %i_y_1, i64 %j_y_25

]]></Node>
<StgValue><ssdm name="dely_25"/></StgValue>
</operation>

<operation id="2768" st_id="17" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1088 %delz_25 = dsub i64 %i_z_1, i64 %j_z_25

]]></Node>
<StgValue><ssdm name="delz_25"/></StgValue>
</operation>

<operation id="2769" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1089 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_25, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="2770" st_id="17" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1189 %delx_26 = dsub i64 %i_x_1, i64 %j_x_26

]]></Node>
<StgValue><ssdm name="delx_26"/></StgValue>
</operation>

<operation id="2771" st_id="17" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1193 %dely_26 = dsub i64 %i_y_1, i64 %j_y_26

]]></Node>
<StgValue><ssdm name="dely_26"/></StgValue>
</operation>

<operation id="2772" st_id="17" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1197 %delz_26 = dsub i64 %i_z_1, i64 %j_z_26

]]></Node>
<StgValue><ssdm name="delz_26"/></StgValue>
</operation>

<operation id="2773" st_id="17" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1298 %delx_27 = dsub i64 %i_x_1, i64 %j_x_27

]]></Node>
<StgValue><ssdm name="delx_27"/></StgValue>
</operation>

<operation id="2774" st_id="17" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1302 %dely_27 = dsub i64 %i_y_1, i64 %j_y_27

]]></Node>
<StgValue><ssdm name="dely_27"/></StgValue>
</operation>

<operation id="2775" st_id="17" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1306 %delz_27 = dsub i64 %i_z_1, i64 %j_z_27

]]></Node>
<StgValue><ssdm name="delz_27"/></StgValue>
</operation>

<operation id="2776" st_id="17" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1407 %delx_28 = dsub i64 %i_x_1, i64 %j_x_28

]]></Node>
<StgValue><ssdm name="delx_28"/></StgValue>
</operation>

<operation id="2777" st_id="17" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1411 %dely_28 = dsub i64 %i_y_1, i64 %j_y_28

]]></Node>
<StgValue><ssdm name="dely_28"/></StgValue>
</operation>

<operation id="2778" st_id="17" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1415 %delz_28 = dsub i64 %i_z_1, i64 %j_z_28

]]></Node>
<StgValue><ssdm name="delz_28"/></StgValue>
</operation>

<operation id="2779" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3387" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1474 %shl_ln35_28 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_32, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln35_28"/></StgValue>
</operation>

<operation id="2780" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3390" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1477 %position_x_0_load_31 = load i6 %position_x_0_addr_31

]]></Node>
<StgValue><ssdm name="position_x_0_load_31"/></StgValue>
</operation>

<operation id="2781" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3391" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1478 %zext_ln35_90 = zext i7 %shl_ln35_28

]]></Node>
<StgValue><ssdm name="zext_ln35_90"/></StgValue>
</operation>

<operation id="2782" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3392" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1479 %lshr_ln35_88 = lshr i128 %position_x_0_load_31, i128 %zext_ln35_90

]]></Node>
<StgValue><ssdm name="lshr_ln35_88"/></StgValue>
</operation>

<operation id="2783" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3393" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1480 %trunc_ln35_58 = trunc i128 %lshr_ln35_88

]]></Node>
<StgValue><ssdm name="trunc_ln35_58"/></StgValue>
</operation>

<operation id="2784" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3394" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1481 %bitcast_ln35_58 = bitcast i64 %trunc_ln35_58

]]></Node>
<StgValue><ssdm name="bitcast_ln35_58"/></StgValue>
</operation>

<operation id="2785" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3396" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1483 %position_x_1_load_31 = load i6 %position_x_1_addr_31

]]></Node>
<StgValue><ssdm name="position_x_1_load_31"/></StgValue>
</operation>

<operation id="2786" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3397" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1484 %zext_ln35_91 = zext i7 %shl_ln35_28

]]></Node>
<StgValue><ssdm name="zext_ln35_91"/></StgValue>
</operation>

<operation id="2787" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3398" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1485 %lshr_ln35_89 = lshr i128 %position_x_1_load_31, i128 %zext_ln35_91

]]></Node>
<StgValue><ssdm name="lshr_ln35_89"/></StgValue>
</operation>

<operation id="2788" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3399" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1486 %trunc_ln35_59 = trunc i128 %lshr_ln35_89

]]></Node>
<StgValue><ssdm name="trunc_ln35_59"/></StgValue>
</operation>

<operation id="2789" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3400" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1487 %bitcast_ln35_59 = bitcast i64 %trunc_ln35_59

]]></Node>
<StgValue><ssdm name="bitcast_ln35_59"/></StgValue>
</operation>

<operation id="2790" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3401" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1488 %j_x_29 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_58, i64 %bitcast_ln35_59, i25 %lshr_ln35_28

]]></Node>
<StgValue><ssdm name="j_x_29"/></StgValue>
</operation>

<operation id="2791" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3403" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1490 %position_y_0_load_31 = load i6 %position_y_0_addr_31

]]></Node>
<StgValue><ssdm name="position_y_0_load_31"/></StgValue>
</operation>

<operation id="2792" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3404" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1491 %zext_ln36_58 = zext i7 %shl_ln35_28

]]></Node>
<StgValue><ssdm name="zext_ln36_58"/></StgValue>
</operation>

<operation id="2793" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3405" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1492 %lshr_ln36_58 = lshr i128 %position_y_0_load_31, i128 %zext_ln36_58

]]></Node>
<StgValue><ssdm name="lshr_ln36_58"/></StgValue>
</operation>

<operation id="2794" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3406" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1493 %trunc_ln36_58 = trunc i128 %lshr_ln36_58

]]></Node>
<StgValue><ssdm name="trunc_ln36_58"/></StgValue>
</operation>

<operation id="2795" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3407" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1494 %bitcast_ln36_58 = bitcast i64 %trunc_ln36_58

]]></Node>
<StgValue><ssdm name="bitcast_ln36_58"/></StgValue>
</operation>

<operation id="2796" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3409" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1496 %position_y_1_load_31 = load i6 %position_y_1_addr_31

]]></Node>
<StgValue><ssdm name="position_y_1_load_31"/></StgValue>
</operation>

<operation id="2797" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3410" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1497 %zext_ln36_59 = zext i7 %shl_ln35_28

]]></Node>
<StgValue><ssdm name="zext_ln36_59"/></StgValue>
</operation>

<operation id="2798" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3411" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1498 %lshr_ln36_59 = lshr i128 %position_y_1_load_31, i128 %zext_ln36_59

]]></Node>
<StgValue><ssdm name="lshr_ln36_59"/></StgValue>
</operation>

<operation id="2799" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3412" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1499 %trunc_ln36_59 = trunc i128 %lshr_ln36_59

]]></Node>
<StgValue><ssdm name="trunc_ln36_59"/></StgValue>
</operation>

<operation id="2800" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3413" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1500 %bitcast_ln36_59 = bitcast i64 %trunc_ln36_59

]]></Node>
<StgValue><ssdm name="bitcast_ln36_59"/></StgValue>
</operation>

<operation id="2801" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3414" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1501 %j_y_29 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_58, i64 %bitcast_ln36_59, i25 %lshr_ln35_28

]]></Node>
<StgValue><ssdm name="j_y_29"/></StgValue>
</operation>

<operation id="2802" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3416" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1503 %position_z_0_load_31 = load i6 %position_z_0_addr_31

]]></Node>
<StgValue><ssdm name="position_z_0_load_31"/></StgValue>
</operation>

<operation id="2803" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3417" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1504 %zext_ln37_58 = zext i7 %shl_ln35_28

]]></Node>
<StgValue><ssdm name="zext_ln37_58"/></StgValue>
</operation>

<operation id="2804" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3418" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1505 %lshr_ln37_58 = lshr i128 %position_z_0_load_31, i128 %zext_ln37_58

]]></Node>
<StgValue><ssdm name="lshr_ln37_58"/></StgValue>
</operation>

<operation id="2805" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3419" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1506 %trunc_ln37_58 = trunc i128 %lshr_ln37_58

]]></Node>
<StgValue><ssdm name="trunc_ln37_58"/></StgValue>
</operation>

<operation id="2806" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3420" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1507 %bitcast_ln37_58 = bitcast i64 %trunc_ln37_58

]]></Node>
<StgValue><ssdm name="bitcast_ln37_58"/></StgValue>
</operation>

<operation id="2807" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3422" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1509 %position_z_1_load_31 = load i6 %position_z_1_addr_31

]]></Node>
<StgValue><ssdm name="position_z_1_load_31"/></StgValue>
</operation>

<operation id="2808" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3423" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1510 %zext_ln37_59 = zext i7 %shl_ln35_28

]]></Node>
<StgValue><ssdm name="zext_ln37_59"/></StgValue>
</operation>

<operation id="2809" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3424" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1511 %lshr_ln37_59 = lshr i128 %position_z_1_load_31, i128 %zext_ln37_59

]]></Node>
<StgValue><ssdm name="lshr_ln37_59"/></StgValue>
</operation>

<operation id="2810" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3425" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1512 %trunc_ln37_59 = trunc i128 %lshr_ln37_59

]]></Node>
<StgValue><ssdm name="trunc_ln37_59"/></StgValue>
</operation>

<operation id="2811" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3426" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1513 %bitcast_ln37_59 = bitcast i64 %trunc_ln37_59

]]></Node>
<StgValue><ssdm name="bitcast_ln37_59"/></StgValue>
</operation>

<operation id="2812" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3427" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1514 %j_z_29 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_58, i64 %bitcast_ln37_59, i25 %lshr_ln35_28

]]></Node>
<StgValue><ssdm name="j_z_29"/></StgValue>
</operation>

<operation id="2813" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3497" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1584 %zext_ln35_61 = zext i6 %trunc_ln22_30

]]></Node>
<StgValue><ssdm name="zext_ln35_61"/></StgValue>
</operation>

<operation id="2814" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3498" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1585 %position_x_0_addr_32 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_61

]]></Node>
<StgValue><ssdm name="position_x_0_addr_32"/></StgValue>
</operation>

<operation id="2815" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3499" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1586 %position_x_0_load_32 = load i6 %position_x_0_addr_32

]]></Node>
<StgValue><ssdm name="position_x_0_load_32"/></StgValue>
</operation>

<operation id="2816" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3504" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1591 %position_x_1_addr_32 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_61

]]></Node>
<StgValue><ssdm name="position_x_1_addr_32"/></StgValue>
</operation>

<operation id="2817" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3505" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1592 %position_x_1_load_32 = load i6 %position_x_1_addr_32

]]></Node>
<StgValue><ssdm name="position_x_1_load_32"/></StgValue>
</operation>

<operation id="2818" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3511" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1598 %position_y_0_addr_32 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_61

]]></Node>
<StgValue><ssdm name="position_y_0_addr_32"/></StgValue>
</operation>

<operation id="2819" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3512" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1599 %position_y_0_load_32 = load i6 %position_y_0_addr_32

]]></Node>
<StgValue><ssdm name="position_y_0_load_32"/></StgValue>
</operation>

<operation id="2820" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3517" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1604 %position_y_1_addr_32 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_61

]]></Node>
<StgValue><ssdm name="position_y_1_addr_32"/></StgValue>
</operation>

<operation id="2821" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3518" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1605 %position_y_1_load_32 = load i6 %position_y_1_addr_32

]]></Node>
<StgValue><ssdm name="position_y_1_load_32"/></StgValue>
</operation>

<operation id="2822" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3524" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1611 %position_z_0_addr_32 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_61

]]></Node>
<StgValue><ssdm name="position_z_0_addr_32"/></StgValue>
</operation>

<operation id="2823" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3525" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1612 %position_z_0_load_32 = load i6 %position_z_0_addr_32

]]></Node>
<StgValue><ssdm name="position_z_0_load_32"/></StgValue>
</operation>

<operation id="2824" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3530" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1617 %position_z_1_addr_32 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_61

]]></Node>
<StgValue><ssdm name="position_z_1_addr_32"/></StgValue>
</operation>

<operation id="2825" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3531" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1618 %position_z_1_load_32 = load i6 %position_z_1_addr_32

]]></Node>
<StgValue><ssdm name="position_z_1_load_32"/></StgValue>
</operation>

<operation id="2826" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3592" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1679 %NL_0_load_31 = load i10 %NL_0_addr_31

]]></Node>
<StgValue><ssdm name="NL_0_load_31"/></StgValue>
</operation>

<operation id="2827" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3593" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1680 %zext_ln33_94 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_94"/></StgValue>
</operation>

<operation id="2828" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1681 %lshr_ln33_62 = lshr i64 %NL_0_load_31, i64 %zext_ln33_94

]]></Node>
<StgValue><ssdm name="lshr_ln33_62"/></StgValue>
</operation>

<operation id="2829" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3595" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1682 %trunc_ln33_62 = trunc i64 %lshr_ln33_62

]]></Node>
<StgValue><ssdm name="trunc_ln33_62"/></StgValue>
</operation>

<operation id="2830" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3597" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1684 %NL_1_load_31 = load i10 %NL_1_addr_31

]]></Node>
<StgValue><ssdm name="NL_1_load_31"/></StgValue>
</operation>

<operation id="2831" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3598" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1685 %zext_ln33_95 = zext i6 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln33_95"/></StgValue>
</operation>

<operation id="2832" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3599" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1686 %lshr_ln33_63 = lshr i64 %NL_1_load_31, i64 %zext_ln33_95

]]></Node>
<StgValue><ssdm name="lshr_ln33_63"/></StgValue>
</operation>

<operation id="2833" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3600" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1687 %trunc_ln33_63 = trunc i64 %lshr_ln33_63

]]></Node>
<StgValue><ssdm name="trunc_ln33_63"/></StgValue>
</operation>

<operation id="2834" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3601" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1688 %jidx_31 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_62, i32 %trunc_ln33_63, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="jidx_31"/></StgValue>
</operation>

<operation id="2835" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3602" bw="6" op_0_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1689 %trunc_ln22_31 = trunc i32 %jidx_31

]]></Node>
<StgValue><ssdm name="trunc_ln22_31"/></StgValue>
</operation>

<operation id="2836" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3603" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1690 %lshr_ln35_30 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_31, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln35_30"/></StgValue>
</operation>

<operation id="2837" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3604" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1691 %tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_31, i32 6

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="2838" st_id="18" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:121 %add = dadd i64 %mul, i64 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="2839" st_id="18" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:230 %add20_s = dadd i64 %mul18_s, i64 %mul19_s

]]></Node>
<StgValue><ssdm name="add20_s"/></StgValue>
</operation>

<operation id="2840" st_id="18" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:339 %add20_2 = dadd i64 %mul18_2, i64 %mul19_2

]]></Node>
<StgValue><ssdm name="add20_2"/></StgValue>
</operation>

<operation id="2841" st_id="18" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:448 %add20_3 = dadd i64 %mul18_3, i64 %mul19_3

]]></Node>
<StgValue><ssdm name="add20_3"/></StgValue>
</operation>

<operation id="2842" st_id="18" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:557 %add20_4 = dadd i64 %mul18_4, i64 %mul19_4

]]></Node>
<StgValue><ssdm name="add20_4"/></StgValue>
</operation>

<operation id="2843" st_id="18" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:664 %mul19_5 = dmul i64 %dely_5, i64 %dely_5

]]></Node>
<StgValue><ssdm name="mul19_5"/></StgValue>
</operation>

<operation id="2844" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:665 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_5, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="2845" st_id="18" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:771 %mul18_6 = dmul i64 %delx_6, i64 %delx_6

]]></Node>
<StgValue><ssdm name="mul18_6"/></StgValue>
</operation>

<operation id="2846" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:772 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_6, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="2847" st_id="18" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:773 %mul19_6 = dmul i64 %dely_6, i64 %dely_6

]]></Node>
<StgValue><ssdm name="mul19_6"/></StgValue>
</operation>

<operation id="2848" st_id="18" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:776 %mul21_6 = dmul i64 %delz_6, i64 %delz_6

]]></Node>
<StgValue><ssdm name="mul21_6"/></StgValue>
</operation>

<operation id="2849" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:777 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_6, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="2850" st_id="18" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:880 %mul18_7 = dmul i64 %delx_7, i64 %delx_7

]]></Node>
<StgValue><ssdm name="mul18_7"/></StgValue>
</operation>

<operation id="2851" st_id="18" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:882 %mul19_7 = dmul i64 %dely_7, i64 %dely_7

]]></Node>
<StgValue><ssdm name="mul19_7"/></StgValue>
</operation>

<operation id="2852" st_id="18" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:885 %mul21_7 = dmul i64 %delz_7, i64 %delz_7

]]></Node>
<StgValue><ssdm name="mul21_7"/></StgValue>
</operation>

<operation id="2853" st_id="18" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:989 %mul18_8 = dmul i64 %delx_8, i64 %delx_8

]]></Node>
<StgValue><ssdm name="mul18_8"/></StgValue>
</operation>

<operation id="2854" st_id="18" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:991 %mul19_8 = dmul i64 %dely_8, i64 %dely_8

]]></Node>
<StgValue><ssdm name="mul19_8"/></StgValue>
</operation>

<operation id="2855" st_id="18" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:994 %mul21_8 = dmul i64 %delz_8, i64 %delz_8

]]></Node>
<StgValue><ssdm name="mul21_8"/></StgValue>
</operation>

<operation id="2856" st_id="18" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1090 %dely_9 = dsub i64 %i_y, i64 %j_y_9

]]></Node>
<StgValue><ssdm name="dely_9"/></StgValue>
</operation>

<operation id="2857" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1091 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_9, i64 509, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="2858" st_id="18" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1098 %mul18_9 = dmul i64 %delx_9, i64 %delx_9

]]></Node>
<StgValue><ssdm name="mul18_9"/></StgValue>
</operation>

<operation id="2859" st_id="18" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1103 %mul21_9 = dmul i64 %delz_9, i64 %delz_9

]]></Node>
<StgValue><ssdm name="mul21_9"/></StgValue>
</operation>

<operation id="2860" st_id="18" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1195 %delx_10 = dsub i64 %i_x, i64 %j_x_10

]]></Node>
<StgValue><ssdm name="delx_10"/></StgValue>
</operation>

<operation id="2861" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1196 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_10, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="2862" st_id="18" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1199 %dely_10 = dsub i64 %i_y, i64 %j_y_10

]]></Node>
<StgValue><ssdm name="dely_10"/></StgValue>
</operation>

<operation id="2863" st_id="18" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1203 %delz_10 = dsub i64 %i_z, i64 %j_z_10

]]></Node>
<StgValue><ssdm name="delz_10"/></StgValue>
</operation>

<operation id="2864" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1204 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_10, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="2865" st_id="18" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1304 %delx_11 = dsub i64 %i_x, i64 %j_x_11

]]></Node>
<StgValue><ssdm name="delx_11"/></StgValue>
</operation>

<operation id="2866" st_id="18" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1308 %dely_11 = dsub i64 %i_y, i64 %j_y_11

]]></Node>
<StgValue><ssdm name="dely_11"/></StgValue>
</operation>

<operation id="2867" st_id="18" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1312 %delz_11 = dsub i64 %i_z, i64 %j_z_11

]]></Node>
<StgValue><ssdm name="delz_11"/></StgValue>
</operation>

<operation id="2868" st_id="18" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1413 %delx_12 = dsub i64 %i_x, i64 %j_x_12

]]></Node>
<StgValue><ssdm name="delx_12"/></StgValue>
</operation>

<operation id="2869" st_id="18" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1417 %dely_12 = dsub i64 %i_y, i64 %j_y_12

]]></Node>
<StgValue><ssdm name="dely_12"/></StgValue>
</operation>

<operation id="2870" st_id="18" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1421 %delz_12 = dsub i64 %i_z, i64 %j_z_12

]]></Node>
<StgValue><ssdm name="delz_12"/></StgValue>
</operation>

<operation id="2871" st_id="18" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1522 %delx_13 = dsub i64 %i_x, i64 %j_x_13

]]></Node>
<StgValue><ssdm name="delx_13"/></StgValue>
</operation>

<operation id="2872" st_id="18" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1526 %dely_13 = dsub i64 %i_y, i64 %j_y_13

]]></Node>
<StgValue><ssdm name="dely_13"/></StgValue>
</operation>

<operation id="2873" st_id="18" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1530 %delz_13 = dsub i64 %i_z, i64 %j_z_13

]]></Node>
<StgValue><ssdm name="delz_13"/></StgValue>
</operation>

<operation id="2874" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1589 %shl_ln35_13 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_17, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln35_13"/></StgValue>
</operation>

<operation id="2875" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1592 %position_x_0_load_15 = load i6 %position_x_0_addr_15

]]></Node>
<StgValue><ssdm name="position_x_0_load_15"/></StgValue>
</operation>

<operation id="2876" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1593 %zext_ln35_56 = zext i7 %shl_ln35_13

]]></Node>
<StgValue><ssdm name="zext_ln35_56"/></StgValue>
</operation>

<operation id="2877" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1594 %lshr_ln35_58 = lshr i128 %position_x_0_load_15, i128 %zext_ln35_56

]]></Node>
<StgValue><ssdm name="lshr_ln35_58"/></StgValue>
</operation>

<operation id="2878" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1595 %trunc_ln35_28 = trunc i128 %lshr_ln35_58

]]></Node>
<StgValue><ssdm name="trunc_ln35_28"/></StgValue>
</operation>

<operation id="2879" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1596 %bitcast_ln35_28 = bitcast i64 %trunc_ln35_28

]]></Node>
<StgValue><ssdm name="bitcast_ln35_28"/></StgValue>
</operation>

<operation id="2880" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1598 %position_x_1_load_15 = load i6 %position_x_1_addr_15

]]></Node>
<StgValue><ssdm name="position_x_1_load_15"/></StgValue>
</operation>

<operation id="2881" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1599 %zext_ln35_58 = zext i7 %shl_ln35_13

]]></Node>
<StgValue><ssdm name="zext_ln35_58"/></StgValue>
</operation>

<operation id="2882" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1600 %lshr_ln35_59 = lshr i128 %position_x_1_load_15, i128 %zext_ln35_58

]]></Node>
<StgValue><ssdm name="lshr_ln35_59"/></StgValue>
</operation>

<operation id="2883" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1601 %trunc_ln35_29 = trunc i128 %lshr_ln35_59

]]></Node>
<StgValue><ssdm name="trunc_ln35_29"/></StgValue>
</operation>

<operation id="2884" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1602 %bitcast_ln35_29 = bitcast i64 %trunc_ln35_29

]]></Node>
<StgValue><ssdm name="bitcast_ln35_29"/></StgValue>
</operation>

<operation id="2885" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1603 %j_x_14 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_28, i64 %bitcast_ln35_29, i25 %lshr_ln35_13

]]></Node>
<StgValue><ssdm name="j_x_14"/></StgValue>
</operation>

<operation id="2886" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1605 %position_y_0_load_15 = load i6 %position_y_0_addr_15

]]></Node>
<StgValue><ssdm name="position_y_0_load_15"/></StgValue>
</operation>

<operation id="2887" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1606 %zext_ln36_28 = zext i7 %shl_ln35_13

]]></Node>
<StgValue><ssdm name="zext_ln36_28"/></StgValue>
</operation>

<operation id="2888" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1607 %lshr_ln36_28 = lshr i128 %position_y_0_load_15, i128 %zext_ln36_28

]]></Node>
<StgValue><ssdm name="lshr_ln36_28"/></StgValue>
</operation>

<operation id="2889" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1608 %trunc_ln36_28 = trunc i128 %lshr_ln36_28

]]></Node>
<StgValue><ssdm name="trunc_ln36_28"/></StgValue>
</operation>

<operation id="2890" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1609 %bitcast_ln36_28 = bitcast i64 %trunc_ln36_28

]]></Node>
<StgValue><ssdm name="bitcast_ln36_28"/></StgValue>
</operation>

<operation id="2891" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1611 %position_y_1_load_15 = load i6 %position_y_1_addr_15

]]></Node>
<StgValue><ssdm name="position_y_1_load_15"/></StgValue>
</operation>

<operation id="2892" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1612 %zext_ln36_29 = zext i7 %shl_ln35_13

]]></Node>
<StgValue><ssdm name="zext_ln36_29"/></StgValue>
</operation>

<operation id="2893" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1613 %lshr_ln36_29 = lshr i128 %position_y_1_load_15, i128 %zext_ln36_29

]]></Node>
<StgValue><ssdm name="lshr_ln36_29"/></StgValue>
</operation>

<operation id="2894" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1614 %trunc_ln36_29 = trunc i128 %lshr_ln36_29

]]></Node>
<StgValue><ssdm name="trunc_ln36_29"/></StgValue>
</operation>

<operation id="2895" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1615 %bitcast_ln36_29 = bitcast i64 %trunc_ln36_29

]]></Node>
<StgValue><ssdm name="bitcast_ln36_29"/></StgValue>
</operation>

<operation id="2896" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1616 %j_y_14 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_28, i64 %bitcast_ln36_29, i25 %lshr_ln35_13

]]></Node>
<StgValue><ssdm name="j_y_14"/></StgValue>
</operation>

<operation id="2897" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1618 %position_z_0_load_15 = load i6 %position_z_0_addr_15

]]></Node>
<StgValue><ssdm name="position_z_0_load_15"/></StgValue>
</operation>

<operation id="2898" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1619 %zext_ln37_28 = zext i7 %shl_ln35_13

]]></Node>
<StgValue><ssdm name="zext_ln37_28"/></StgValue>
</operation>

<operation id="2899" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1620 %lshr_ln37_28 = lshr i128 %position_z_0_load_15, i128 %zext_ln37_28

]]></Node>
<StgValue><ssdm name="lshr_ln37_28"/></StgValue>
</operation>

<operation id="2900" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1621 %trunc_ln37_28 = trunc i128 %lshr_ln37_28

]]></Node>
<StgValue><ssdm name="trunc_ln37_28"/></StgValue>
</operation>

<operation id="2901" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1622 %bitcast_ln37_28 = bitcast i64 %trunc_ln37_28

]]></Node>
<StgValue><ssdm name="bitcast_ln37_28"/></StgValue>
</operation>

<operation id="2902" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1624 %position_z_1_load_15 = load i6 %position_z_1_addr_15

]]></Node>
<StgValue><ssdm name="position_z_1_load_15"/></StgValue>
</operation>

<operation id="2903" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1625 %zext_ln37_29 = zext i7 %shl_ln35_13

]]></Node>
<StgValue><ssdm name="zext_ln37_29"/></StgValue>
</operation>

<operation id="2904" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1626 %lshr_ln37_29 = lshr i128 %position_z_1_load_15, i128 %zext_ln37_29

]]></Node>
<StgValue><ssdm name="lshr_ln37_29"/></StgValue>
</operation>

<operation id="2905" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1627 %trunc_ln37_29 = trunc i128 %lshr_ln37_29

]]></Node>
<StgValue><ssdm name="trunc_ln37_29"/></StgValue>
</operation>

<operation id="2906" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1628 %bitcast_ln37_29 = bitcast i64 %trunc_ln37_29

]]></Node>
<StgValue><ssdm name="bitcast_ln37_29"/></StgValue>
</operation>

<operation id="2907" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1629 %j_z_14 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_28, i64 %bitcast_ln37_29, i25 %lshr_ln35_13

]]></Node>
<StgValue><ssdm name="j_z_14"/></StgValue>
</operation>

<operation id="2908" st_id="18" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:115 %add20_1 = dadd i64 %mul18_1, i64 %mul19_1

]]></Node>
<StgValue><ssdm name="add20_1"/></StgValue>
</operation>

<operation id="2909" st_id="18" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:224 %add20_1_1 = dadd i64 %mul18_1_1, i64 %mul19_1_1

]]></Node>
<StgValue><ssdm name="add20_1_1"/></StgValue>
</operation>

<operation id="2910" st_id="18" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:333 %add20_1_2 = dadd i64 %mul18_1_2, i64 %mul19_1_2

]]></Node>
<StgValue><ssdm name="add20_1_2"/></StgValue>
</operation>

<operation id="2911" st_id="18" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:442 %add20_1_3 = dadd i64 %mul18_1_3, i64 %mul19_1_3

]]></Node>
<StgValue><ssdm name="add20_1_3"/></StgValue>
</operation>

<operation id="2912" st_id="18" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:551 %add20_1_4 = dadd i64 %mul18_1_4, i64 %mul19_1_4

]]></Node>
<StgValue><ssdm name="add20_1_4"/></StgValue>
</operation>

<operation id="2913" st_id="18" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:658 %mul19_1_5 = dmul i64 %dely_21, i64 %dely_21

]]></Node>
<StgValue><ssdm name="mul19_1_5"/></StgValue>
</operation>

<operation id="2914" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:659 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_1_5, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="2915" st_id="18" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:765 %mul18_1_6 = dmul i64 %delx_22, i64 %delx_22

]]></Node>
<StgValue><ssdm name="mul18_1_6"/></StgValue>
</operation>

<operation id="2916" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:766 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_1_6, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="2917" st_id="18" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:767 %mul19_1_6 = dmul i64 %dely_22, i64 %dely_22

]]></Node>
<StgValue><ssdm name="mul19_1_6"/></StgValue>
</operation>

<operation id="2918" st_id="18" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:770 %mul21_1_6 = dmul i64 %delz_22, i64 %delz_22

]]></Node>
<StgValue><ssdm name="mul21_1_6"/></StgValue>
</operation>

<operation id="2919" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:771 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_1_6, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="2920" st_id="18" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:874 %mul18_1_7 = dmul i64 %delx_23, i64 %delx_23

]]></Node>
<StgValue><ssdm name="mul18_1_7"/></StgValue>
</operation>

<operation id="2921" st_id="18" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:876 %mul19_1_7 = dmul i64 %dely_23, i64 %dely_23

]]></Node>
<StgValue><ssdm name="mul19_1_7"/></StgValue>
</operation>

<operation id="2922" st_id="18" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:879 %mul21_1_7 = dmul i64 %delz_23, i64 %delz_23

]]></Node>
<StgValue><ssdm name="mul21_1_7"/></StgValue>
</operation>

<operation id="2923" st_id="18" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:983 %mul18_1_8 = dmul i64 %delx_24, i64 %delx_24

]]></Node>
<StgValue><ssdm name="mul18_1_8"/></StgValue>
</operation>

<operation id="2924" st_id="18" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:985 %mul19_1_8 = dmul i64 %dely_24, i64 %dely_24

]]></Node>
<StgValue><ssdm name="mul19_1_8"/></StgValue>
</operation>

<operation id="2925" st_id="18" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:988 %mul21_1_8 = dmul i64 %delz_24, i64 %delz_24

]]></Node>
<StgValue><ssdm name="mul21_1_8"/></StgValue>
</operation>

<operation id="2926" st_id="18" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1084 %dely_25 = dsub i64 %i_y_1, i64 %j_y_25

]]></Node>
<StgValue><ssdm name="dely_25"/></StgValue>
</operation>

<operation id="2927" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1085 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_25, i64 509, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="2928" st_id="18" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1092 %mul18_1_9 = dmul i64 %delx_25, i64 %delx_25

]]></Node>
<StgValue><ssdm name="mul18_1_9"/></StgValue>
</operation>

<operation id="2929" st_id="18" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1097 %mul21_1_9 = dmul i64 %delz_25, i64 %delz_25

]]></Node>
<StgValue><ssdm name="mul21_1_9"/></StgValue>
</operation>

<operation id="2930" st_id="18" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1189 %delx_26 = dsub i64 %i_x_1, i64 %j_x_26

]]></Node>
<StgValue><ssdm name="delx_26"/></StgValue>
</operation>

<operation id="2931" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3103" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1190 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_26, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="2932" st_id="18" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1193 %dely_26 = dsub i64 %i_y_1, i64 %j_y_26

]]></Node>
<StgValue><ssdm name="dely_26"/></StgValue>
</operation>

<operation id="2933" st_id="18" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1197 %delz_26 = dsub i64 %i_z_1, i64 %j_z_26

]]></Node>
<StgValue><ssdm name="delz_26"/></StgValue>
</operation>

<operation id="2934" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1198 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_26, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="2935" st_id="18" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1298 %delx_27 = dsub i64 %i_x_1, i64 %j_x_27

]]></Node>
<StgValue><ssdm name="delx_27"/></StgValue>
</operation>

<operation id="2936" st_id="18" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1302 %dely_27 = dsub i64 %i_y_1, i64 %j_y_27

]]></Node>
<StgValue><ssdm name="dely_27"/></StgValue>
</operation>

<operation id="2937" st_id="18" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1306 %delz_27 = dsub i64 %i_z_1, i64 %j_z_27

]]></Node>
<StgValue><ssdm name="delz_27"/></StgValue>
</operation>

<operation id="2938" st_id="18" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1407 %delx_28 = dsub i64 %i_x_1, i64 %j_x_28

]]></Node>
<StgValue><ssdm name="delx_28"/></StgValue>
</operation>

<operation id="2939" st_id="18" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1411 %dely_28 = dsub i64 %i_y_1, i64 %j_y_28

]]></Node>
<StgValue><ssdm name="dely_28"/></StgValue>
</operation>

<operation id="2940" st_id="18" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1415 %delz_28 = dsub i64 %i_z_1, i64 %j_z_28

]]></Node>
<StgValue><ssdm name="delz_28"/></StgValue>
</operation>

<operation id="2941" st_id="18" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1516 %delx_29 = dsub i64 %i_x_1, i64 %j_x_29

]]></Node>
<StgValue><ssdm name="delx_29"/></StgValue>
</operation>

<operation id="2942" st_id="18" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1520 %dely_29 = dsub i64 %i_y_1, i64 %j_y_29

]]></Node>
<StgValue><ssdm name="dely_29"/></StgValue>
</operation>

<operation id="2943" st_id="18" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1524 %delz_29 = dsub i64 %i_z_1, i64 %j_z_29

]]></Node>
<StgValue><ssdm name="delz_29"/></StgValue>
</operation>

<operation id="2944" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3496" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1583 %shl_ln35_29 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_33, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln35_29"/></StgValue>
</operation>

<operation id="2945" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3499" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1586 %position_x_0_load_32 = load i6 %position_x_0_addr_32

]]></Node>
<StgValue><ssdm name="position_x_0_load_32"/></StgValue>
</operation>

<operation id="2946" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3500" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1587 %zext_ln35_92 = zext i7 %shl_ln35_29

]]></Node>
<StgValue><ssdm name="zext_ln35_92"/></StgValue>
</operation>

<operation id="2947" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3501" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1588 %lshr_ln35_90 = lshr i128 %position_x_0_load_32, i128 %zext_ln35_92

]]></Node>
<StgValue><ssdm name="lshr_ln35_90"/></StgValue>
</operation>

<operation id="2948" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3502" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1589 %trunc_ln35_60 = trunc i128 %lshr_ln35_90

]]></Node>
<StgValue><ssdm name="trunc_ln35_60"/></StgValue>
</operation>

<operation id="2949" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3503" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1590 %bitcast_ln35_60 = bitcast i64 %trunc_ln35_60

]]></Node>
<StgValue><ssdm name="bitcast_ln35_60"/></StgValue>
</operation>

<operation id="2950" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3505" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1592 %position_x_1_load_32 = load i6 %position_x_1_addr_32

]]></Node>
<StgValue><ssdm name="position_x_1_load_32"/></StgValue>
</operation>

<operation id="2951" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1593 %zext_ln35_93 = zext i7 %shl_ln35_29

]]></Node>
<StgValue><ssdm name="zext_ln35_93"/></StgValue>
</operation>

<operation id="2952" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3507" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1594 %lshr_ln35_91 = lshr i128 %position_x_1_load_32, i128 %zext_ln35_93

]]></Node>
<StgValue><ssdm name="lshr_ln35_91"/></StgValue>
</operation>

<operation id="2953" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3508" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1595 %trunc_ln35_61 = trunc i128 %lshr_ln35_91

]]></Node>
<StgValue><ssdm name="trunc_ln35_61"/></StgValue>
</operation>

<operation id="2954" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3509" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1596 %bitcast_ln35_61 = bitcast i64 %trunc_ln35_61

]]></Node>
<StgValue><ssdm name="bitcast_ln35_61"/></StgValue>
</operation>

<operation id="2955" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3510" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1597 %j_x_30 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_60, i64 %bitcast_ln35_61, i25 %lshr_ln35_29

]]></Node>
<StgValue><ssdm name="j_x_30"/></StgValue>
</operation>

<operation id="2956" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3512" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1599 %position_y_0_load_32 = load i6 %position_y_0_addr_32

]]></Node>
<StgValue><ssdm name="position_y_0_load_32"/></StgValue>
</operation>

<operation id="2957" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1600 %zext_ln36_60 = zext i7 %shl_ln35_29

]]></Node>
<StgValue><ssdm name="zext_ln36_60"/></StgValue>
</operation>

<operation id="2958" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3514" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1601 %lshr_ln36_60 = lshr i128 %position_y_0_load_32, i128 %zext_ln36_60

]]></Node>
<StgValue><ssdm name="lshr_ln36_60"/></StgValue>
</operation>

<operation id="2959" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3515" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1602 %trunc_ln36_60 = trunc i128 %lshr_ln36_60

]]></Node>
<StgValue><ssdm name="trunc_ln36_60"/></StgValue>
</operation>

<operation id="2960" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3516" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1603 %bitcast_ln36_60 = bitcast i64 %trunc_ln36_60

]]></Node>
<StgValue><ssdm name="bitcast_ln36_60"/></StgValue>
</operation>

<operation id="2961" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3518" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1605 %position_y_1_load_32 = load i6 %position_y_1_addr_32

]]></Node>
<StgValue><ssdm name="position_y_1_load_32"/></StgValue>
</operation>

<operation id="2962" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1606 %zext_ln36_61 = zext i7 %shl_ln35_29

]]></Node>
<StgValue><ssdm name="zext_ln36_61"/></StgValue>
</operation>

<operation id="2963" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3520" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1607 %lshr_ln36_61 = lshr i128 %position_y_1_load_32, i128 %zext_ln36_61

]]></Node>
<StgValue><ssdm name="lshr_ln36_61"/></StgValue>
</operation>

<operation id="2964" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1608 %trunc_ln36_61 = trunc i128 %lshr_ln36_61

]]></Node>
<StgValue><ssdm name="trunc_ln36_61"/></StgValue>
</operation>

<operation id="2965" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1609 %bitcast_ln36_61 = bitcast i64 %trunc_ln36_61

]]></Node>
<StgValue><ssdm name="bitcast_ln36_61"/></StgValue>
</operation>

<operation id="2966" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3523" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1610 %j_y_30 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_60, i64 %bitcast_ln36_61, i25 %lshr_ln35_29

]]></Node>
<StgValue><ssdm name="j_y_30"/></StgValue>
</operation>

<operation id="2967" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1612 %position_z_0_load_32 = load i6 %position_z_0_addr_32

]]></Node>
<StgValue><ssdm name="position_z_0_load_32"/></StgValue>
</operation>

<operation id="2968" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3526" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1613 %zext_ln37_60 = zext i7 %shl_ln35_29

]]></Node>
<StgValue><ssdm name="zext_ln37_60"/></StgValue>
</operation>

<operation id="2969" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3527" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1614 %lshr_ln37_60 = lshr i128 %position_z_0_load_32, i128 %zext_ln37_60

]]></Node>
<StgValue><ssdm name="lshr_ln37_60"/></StgValue>
</operation>

<operation id="2970" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1615 %trunc_ln37_60 = trunc i128 %lshr_ln37_60

]]></Node>
<StgValue><ssdm name="trunc_ln37_60"/></StgValue>
</operation>

<operation id="2971" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3529" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1616 %bitcast_ln37_60 = bitcast i64 %trunc_ln37_60

]]></Node>
<StgValue><ssdm name="bitcast_ln37_60"/></StgValue>
</operation>

<operation id="2972" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3531" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1618 %position_z_1_load_32 = load i6 %position_z_1_addr_32

]]></Node>
<StgValue><ssdm name="position_z_1_load_32"/></StgValue>
</operation>

<operation id="2973" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3532" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1619 %zext_ln37_61 = zext i7 %shl_ln35_29

]]></Node>
<StgValue><ssdm name="zext_ln37_61"/></StgValue>
</operation>

<operation id="2974" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3533" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1620 %lshr_ln37_61 = lshr i128 %position_z_1_load_32, i128 %zext_ln37_61

]]></Node>
<StgValue><ssdm name="lshr_ln37_61"/></StgValue>
</operation>

<operation id="2975" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1621 %trunc_ln37_61 = trunc i128 %lshr_ln37_61

]]></Node>
<StgValue><ssdm name="trunc_ln37_61"/></StgValue>
</operation>

<operation id="2976" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3535" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1622 %bitcast_ln37_61 = bitcast i64 %trunc_ln37_61

]]></Node>
<StgValue><ssdm name="bitcast_ln37_61"/></StgValue>
</operation>

<operation id="2977" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1623 %j_z_30 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_60, i64 %bitcast_ln37_61, i25 %lshr_ln35_29

]]></Node>
<StgValue><ssdm name="j_z_30"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="2978" st_id="19" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:124 %add1 = dadd i64 %add, i64 %mul2

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="2979" st_id="19" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:230 %add20_s = dadd i64 %mul18_s, i64 %mul19_s

]]></Node>
<StgValue><ssdm name="add20_s"/></StgValue>
</operation>

<operation id="2980" st_id="19" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:339 %add20_2 = dadd i64 %mul18_2, i64 %mul19_2

]]></Node>
<StgValue><ssdm name="add20_2"/></StgValue>
</operation>

<operation id="2981" st_id="19" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:448 %add20_3 = dadd i64 %mul18_3, i64 %mul19_3

]]></Node>
<StgValue><ssdm name="add20_3"/></StgValue>
</operation>

<operation id="2982" st_id="19" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:557 %add20_4 = dadd i64 %mul18_4, i64 %mul19_4

]]></Node>
<StgValue><ssdm name="add20_4"/></StgValue>
</operation>

<operation id="2983" st_id="19" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:666 %add20_5 = dadd i64 %mul18_5, i64 %mul19_5

]]></Node>
<StgValue><ssdm name="add20_5"/></StgValue>
</operation>

<operation id="2984" st_id="19" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:773 %mul19_6 = dmul i64 %dely_6, i64 %dely_6

]]></Node>
<StgValue><ssdm name="mul19_6"/></StgValue>
</operation>

<operation id="2985" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:774 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_6, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="2986" st_id="19" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:880 %mul18_7 = dmul i64 %delx_7, i64 %delx_7

]]></Node>
<StgValue><ssdm name="mul18_7"/></StgValue>
</operation>

<operation id="2987" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:881 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_7, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="2988" st_id="19" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:882 %mul19_7 = dmul i64 %dely_7, i64 %dely_7

]]></Node>
<StgValue><ssdm name="mul19_7"/></StgValue>
</operation>

<operation id="2989" st_id="19" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:885 %mul21_7 = dmul i64 %delz_7, i64 %delz_7

]]></Node>
<StgValue><ssdm name="mul21_7"/></StgValue>
</operation>

<operation id="2990" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:886 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_7, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="2991" st_id="19" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:989 %mul18_8 = dmul i64 %delx_8, i64 %delx_8

]]></Node>
<StgValue><ssdm name="mul18_8"/></StgValue>
</operation>

<operation id="2992" st_id="19" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:991 %mul19_8 = dmul i64 %dely_8, i64 %dely_8

]]></Node>
<StgValue><ssdm name="mul19_8"/></StgValue>
</operation>

<operation id="2993" st_id="19" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:994 %mul21_8 = dmul i64 %delz_8, i64 %delz_8

]]></Node>
<StgValue><ssdm name="mul21_8"/></StgValue>
</operation>

<operation id="2994" st_id="19" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1098 %mul18_9 = dmul i64 %delx_9, i64 %delx_9

]]></Node>
<StgValue><ssdm name="mul18_9"/></StgValue>
</operation>

<operation id="2995" st_id="19" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1100 %mul19_9 = dmul i64 %dely_9, i64 %dely_9

]]></Node>
<StgValue><ssdm name="mul19_9"/></StgValue>
</operation>

<operation id="2996" st_id="19" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1103 %mul21_9 = dmul i64 %delz_9, i64 %delz_9

]]></Node>
<StgValue><ssdm name="mul21_9"/></StgValue>
</operation>

<operation id="2997" st_id="19" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1199 %dely_10 = dsub i64 %i_y, i64 %j_y_10

]]></Node>
<StgValue><ssdm name="dely_10"/></StgValue>
</operation>

<operation id="2998" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1200 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_10, i64 509, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="2999" st_id="19" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1207 %mul18_10 = dmul i64 %delx_10, i64 %delx_10

]]></Node>
<StgValue><ssdm name="mul18_10"/></StgValue>
</operation>

<operation id="3000" st_id="19" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1212 %mul21_10 = dmul i64 %delz_10, i64 %delz_10

]]></Node>
<StgValue><ssdm name="mul21_10"/></StgValue>
</operation>

<operation id="3001" st_id="19" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1304 %delx_11 = dsub i64 %i_x, i64 %j_x_11

]]></Node>
<StgValue><ssdm name="delx_11"/></StgValue>
</operation>

<operation id="3002" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1305 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_11, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="3003" st_id="19" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1308 %dely_11 = dsub i64 %i_y, i64 %j_y_11

]]></Node>
<StgValue><ssdm name="dely_11"/></StgValue>
</operation>

<operation id="3004" st_id="19" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1312 %delz_11 = dsub i64 %i_z, i64 %j_z_11

]]></Node>
<StgValue><ssdm name="delz_11"/></StgValue>
</operation>

<operation id="3005" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1313 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_11, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="3006" st_id="19" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1413 %delx_12 = dsub i64 %i_x, i64 %j_x_12

]]></Node>
<StgValue><ssdm name="delx_12"/></StgValue>
</operation>

<operation id="3007" st_id="19" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1417 %dely_12 = dsub i64 %i_y, i64 %j_y_12

]]></Node>
<StgValue><ssdm name="dely_12"/></StgValue>
</operation>

<operation id="3008" st_id="19" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1421 %delz_12 = dsub i64 %i_z, i64 %j_z_12

]]></Node>
<StgValue><ssdm name="delz_12"/></StgValue>
</operation>

<operation id="3009" st_id="19" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1522 %delx_13 = dsub i64 %i_x, i64 %j_x_13

]]></Node>
<StgValue><ssdm name="delx_13"/></StgValue>
</operation>

<operation id="3010" st_id="19" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1526 %dely_13 = dsub i64 %i_y, i64 %j_y_13

]]></Node>
<StgValue><ssdm name="dely_13"/></StgValue>
</operation>

<operation id="3011" st_id="19" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1530 %delz_13 = dsub i64 %i_z, i64 %j_z_13

]]></Node>
<StgValue><ssdm name="delz_13"/></StgValue>
</operation>

<operation id="3012" st_id="19" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1631 %delx_14 = dsub i64 %i_x, i64 %j_x_14

]]></Node>
<StgValue><ssdm name="delx_14"/></StgValue>
</operation>

<operation id="3013" st_id="19" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1635 %dely_14 = dsub i64 %i_y, i64 %j_y_14

]]></Node>
<StgValue><ssdm name="dely_14"/></StgValue>
</operation>

<operation id="3014" st_id="19" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1639 %delz_14 = dsub i64 %i_z, i64 %j_z_14

]]></Node>
<StgValue><ssdm name="delz_14"/></StgValue>
</operation>

<operation id="3015" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1699 %zext_ln35_31 = zext i6 %trunc_ln22_15

]]></Node>
<StgValue><ssdm name="zext_ln35_31"/></StgValue>
</operation>

<operation id="3016" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1700 %position_x_0_addr_16 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_31

]]></Node>
<StgValue><ssdm name="position_x_0_addr_16"/></StgValue>
</operation>

<operation id="3017" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1701 %position_x_0_load_16 = load i6 %position_x_0_addr_16

]]></Node>
<StgValue><ssdm name="position_x_0_load_16"/></StgValue>
</operation>

<operation id="3018" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1706 %position_x_1_addr_16 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_31

]]></Node>
<StgValue><ssdm name="position_x_1_addr_16"/></StgValue>
</operation>

<operation id="3019" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1707 %position_x_1_load_16 = load i6 %position_x_1_addr_16

]]></Node>
<StgValue><ssdm name="position_x_1_load_16"/></StgValue>
</operation>

<operation id="3020" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1713 %position_y_0_addr_16 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_31

]]></Node>
<StgValue><ssdm name="position_y_0_addr_16"/></StgValue>
</operation>

<operation id="3021" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1714 %position_y_0_load_16 = load i6 %position_y_0_addr_16

]]></Node>
<StgValue><ssdm name="position_y_0_load_16"/></StgValue>
</operation>

<operation id="3022" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1719 %position_y_1_addr_16 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_31

]]></Node>
<StgValue><ssdm name="position_y_1_addr_16"/></StgValue>
</operation>

<operation id="3023" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1720 %position_y_1_load_16 = load i6 %position_y_1_addr_16

]]></Node>
<StgValue><ssdm name="position_y_1_load_16"/></StgValue>
</operation>

<operation id="3024" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1726 %position_z_0_addr_16 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_31

]]></Node>
<StgValue><ssdm name="position_z_0_addr_16"/></StgValue>
</operation>

<operation id="3025" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1727 %position_z_0_load_16 = load i6 %position_z_0_addr_16

]]></Node>
<StgValue><ssdm name="position_z_0_load_16"/></StgValue>
</operation>

<operation id="3026" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1732 %position_z_1_addr_16 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_31

]]></Node>
<StgValue><ssdm name="position_z_1_addr_16"/></StgValue>
</operation>

<operation id="3027" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1733 %position_z_1_load_16 = load i6 %position_z_1_addr_16

]]></Node>
<StgValue><ssdm name="position_z_1_load_16"/></StgValue>
</operation>

<operation id="3028" st_id="19" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:118 %add22_1 = dadd i64 %add20_1, i64 %mul21_1

]]></Node>
<StgValue><ssdm name="add22_1"/></StgValue>
</operation>

<operation id="3029" st_id="19" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:224 %add20_1_1 = dadd i64 %mul18_1_1, i64 %mul19_1_1

]]></Node>
<StgValue><ssdm name="add20_1_1"/></StgValue>
</operation>

<operation id="3030" st_id="19" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:333 %add20_1_2 = dadd i64 %mul18_1_2, i64 %mul19_1_2

]]></Node>
<StgValue><ssdm name="add20_1_2"/></StgValue>
</operation>

<operation id="3031" st_id="19" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:442 %add20_1_3 = dadd i64 %mul18_1_3, i64 %mul19_1_3

]]></Node>
<StgValue><ssdm name="add20_1_3"/></StgValue>
</operation>

<operation id="3032" st_id="19" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:551 %add20_1_4 = dadd i64 %mul18_1_4, i64 %mul19_1_4

]]></Node>
<StgValue><ssdm name="add20_1_4"/></StgValue>
</operation>

<operation id="3033" st_id="19" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:660 %add20_1_5 = dadd i64 %mul18_1_5, i64 %mul19_1_5

]]></Node>
<StgValue><ssdm name="add20_1_5"/></StgValue>
</operation>

<operation id="3034" st_id="19" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:767 %mul19_1_6 = dmul i64 %dely_22, i64 %dely_22

]]></Node>
<StgValue><ssdm name="mul19_1_6"/></StgValue>
</operation>

<operation id="3035" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:768 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_1_6, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3036" st_id="19" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:874 %mul18_1_7 = dmul i64 %delx_23, i64 %delx_23

]]></Node>
<StgValue><ssdm name="mul18_1_7"/></StgValue>
</operation>

<operation id="3037" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:875 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_1_7, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3038" st_id="19" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:876 %mul19_1_7 = dmul i64 %dely_23, i64 %dely_23

]]></Node>
<StgValue><ssdm name="mul19_1_7"/></StgValue>
</operation>

<operation id="3039" st_id="19" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:879 %mul21_1_7 = dmul i64 %delz_23, i64 %delz_23

]]></Node>
<StgValue><ssdm name="mul21_1_7"/></StgValue>
</operation>

<operation id="3040" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:880 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_1_7, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3041" st_id="19" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:983 %mul18_1_8 = dmul i64 %delx_24, i64 %delx_24

]]></Node>
<StgValue><ssdm name="mul18_1_8"/></StgValue>
</operation>

<operation id="3042" st_id="19" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:985 %mul19_1_8 = dmul i64 %dely_24, i64 %dely_24

]]></Node>
<StgValue><ssdm name="mul19_1_8"/></StgValue>
</operation>

<operation id="3043" st_id="19" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:988 %mul21_1_8 = dmul i64 %delz_24, i64 %delz_24

]]></Node>
<StgValue><ssdm name="mul21_1_8"/></StgValue>
</operation>

<operation id="3044" st_id="19" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1092 %mul18_1_9 = dmul i64 %delx_25, i64 %delx_25

]]></Node>
<StgValue><ssdm name="mul18_1_9"/></StgValue>
</operation>

<operation id="3045" st_id="19" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1094 %mul19_1_9 = dmul i64 %dely_25, i64 %dely_25

]]></Node>
<StgValue><ssdm name="mul19_1_9"/></StgValue>
</operation>

<operation id="3046" st_id="19" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1097 %mul21_1_9 = dmul i64 %delz_25, i64 %delz_25

]]></Node>
<StgValue><ssdm name="mul21_1_9"/></StgValue>
</operation>

<operation id="3047" st_id="19" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1193 %dely_26 = dsub i64 %i_y_1, i64 %j_y_26

]]></Node>
<StgValue><ssdm name="dely_26"/></StgValue>
</operation>

<operation id="3048" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3107" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1194 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_26, i64 509, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="3049" st_id="19" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1201 %mul18_1_s = dmul i64 %delx_26, i64 %delx_26

]]></Node>
<StgValue><ssdm name="mul18_1_s"/></StgValue>
</operation>

<operation id="3050" st_id="19" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1206 %mul21_1_s = dmul i64 %delz_26, i64 %delz_26

]]></Node>
<StgValue><ssdm name="mul21_1_s"/></StgValue>
</operation>

<operation id="3051" st_id="19" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1298 %delx_27 = dsub i64 %i_x_1, i64 %j_x_27

]]></Node>
<StgValue><ssdm name="delx_27"/></StgValue>
</operation>

<operation id="3052" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1299 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_27, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="3053" st_id="19" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1302 %dely_27 = dsub i64 %i_y_1, i64 %j_y_27

]]></Node>
<StgValue><ssdm name="dely_27"/></StgValue>
</operation>

<operation id="3054" st_id="19" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1306 %delz_27 = dsub i64 %i_z_1, i64 %j_z_27

]]></Node>
<StgValue><ssdm name="delz_27"/></StgValue>
</operation>

<operation id="3055" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1307 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_27, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="3056" st_id="19" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1407 %delx_28 = dsub i64 %i_x_1, i64 %j_x_28

]]></Node>
<StgValue><ssdm name="delx_28"/></StgValue>
</operation>

<operation id="3057" st_id="19" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1411 %dely_28 = dsub i64 %i_y_1, i64 %j_y_28

]]></Node>
<StgValue><ssdm name="dely_28"/></StgValue>
</operation>

<operation id="3058" st_id="19" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1415 %delz_28 = dsub i64 %i_z_1, i64 %j_z_28

]]></Node>
<StgValue><ssdm name="delz_28"/></StgValue>
</operation>

<operation id="3059" st_id="19" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1516 %delx_29 = dsub i64 %i_x_1, i64 %j_x_29

]]></Node>
<StgValue><ssdm name="delx_29"/></StgValue>
</operation>

<operation id="3060" st_id="19" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1520 %dely_29 = dsub i64 %i_y_1, i64 %j_y_29

]]></Node>
<StgValue><ssdm name="dely_29"/></StgValue>
</operation>

<operation id="3061" st_id="19" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1524 %delz_29 = dsub i64 %i_z_1, i64 %j_z_29

]]></Node>
<StgValue><ssdm name="delz_29"/></StgValue>
</operation>

<operation id="3062" st_id="19" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1625 %delx_30 = dsub i64 %i_x_1, i64 %j_x_30

]]></Node>
<StgValue><ssdm name="delx_30"/></StgValue>
</operation>

<operation id="3063" st_id="19" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1629 %dely_30 = dsub i64 %i_y_1, i64 %j_y_30

]]></Node>
<StgValue><ssdm name="dely_30"/></StgValue>
</operation>

<operation id="3064" st_id="19" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1633 %delz_30 = dsub i64 %i_z_1, i64 %j_z_30

]]></Node>
<StgValue><ssdm name="delz_30"/></StgValue>
</operation>

<operation id="3065" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1693 %zext_ln35_63 = zext i6 %trunc_ln22_31

]]></Node>
<StgValue><ssdm name="zext_ln35_63"/></StgValue>
</operation>

<operation id="3066" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3607" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1694 %position_x_0_addr_33 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_63

]]></Node>
<StgValue><ssdm name="position_x_0_addr_33"/></StgValue>
</operation>

<operation id="3067" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3608" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1695 %position_x_0_load_33 = load i6 %position_x_0_addr_33

]]></Node>
<StgValue><ssdm name="position_x_0_load_33"/></StgValue>
</operation>

<operation id="3068" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1700 %position_x_1_addr_33 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_63

]]></Node>
<StgValue><ssdm name="position_x_1_addr_33"/></StgValue>
</operation>

<operation id="3069" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3614" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1701 %position_x_1_load_33 = load i6 %position_x_1_addr_33

]]></Node>
<StgValue><ssdm name="position_x_1_load_33"/></StgValue>
</operation>

<operation id="3070" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3620" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1707 %position_y_0_addr_33 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_63

]]></Node>
<StgValue><ssdm name="position_y_0_addr_33"/></StgValue>
</operation>

<operation id="3071" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1708 %position_y_0_load_33 = load i6 %position_y_0_addr_33

]]></Node>
<StgValue><ssdm name="position_y_0_load_33"/></StgValue>
</operation>

<operation id="3072" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3626" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1713 %position_y_1_addr_33 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_63

]]></Node>
<StgValue><ssdm name="position_y_1_addr_33"/></StgValue>
</operation>

<operation id="3073" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1714 %position_y_1_load_33 = load i6 %position_y_1_addr_33

]]></Node>
<StgValue><ssdm name="position_y_1_load_33"/></StgValue>
</operation>

<operation id="3074" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1720 %position_z_0_addr_33 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_63

]]></Node>
<StgValue><ssdm name="position_z_0_addr_33"/></StgValue>
</operation>

<operation id="3075" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3634" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1721 %position_z_0_load_33 = load i6 %position_z_0_addr_33

]]></Node>
<StgValue><ssdm name="position_z_0_load_33"/></StgValue>
</operation>

<operation id="3076" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3639" bw="6" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1726 %position_z_1_addr_33 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_63

]]></Node>
<StgValue><ssdm name="position_z_1_addr_33"/></StgValue>
</operation>

<operation id="3077" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3640" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1727 %position_z_1_load_33 = load i6 %position_z_1_addr_33

]]></Node>
<StgValue><ssdm name="position_z_1_load_33"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="3078" st_id="20" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:124 %add1 = dadd i64 %add, i64 %mul2

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="3079" st_id="20" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:233 %add22_s = dadd i64 %add20_s, i64 %mul21_s

]]></Node>
<StgValue><ssdm name="add22_s"/></StgValue>
</operation>

<operation id="3080" st_id="20" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:339 %add20_2 = dadd i64 %mul18_2, i64 %mul19_2

]]></Node>
<StgValue><ssdm name="add20_2"/></StgValue>
</operation>

<operation id="3081" st_id="20" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:448 %add20_3 = dadd i64 %mul18_3, i64 %mul19_3

]]></Node>
<StgValue><ssdm name="add20_3"/></StgValue>
</operation>

<operation id="3082" st_id="20" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:557 %add20_4 = dadd i64 %mul18_4, i64 %mul19_4

]]></Node>
<StgValue><ssdm name="add20_4"/></StgValue>
</operation>

<operation id="3083" st_id="20" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:666 %add20_5 = dadd i64 %mul18_5, i64 %mul19_5

]]></Node>
<StgValue><ssdm name="add20_5"/></StgValue>
</operation>

<operation id="3084" st_id="20" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:775 %add20_6 = dadd i64 %mul18_6, i64 %mul19_6

]]></Node>
<StgValue><ssdm name="add20_6"/></StgValue>
</operation>

<operation id="3085" st_id="20" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:882 %mul19_7 = dmul i64 %dely_7, i64 %dely_7

]]></Node>
<StgValue><ssdm name="mul19_7"/></StgValue>
</operation>

<operation id="3086" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:883 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_7, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3087" st_id="20" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:989 %mul18_8 = dmul i64 %delx_8, i64 %delx_8

]]></Node>
<StgValue><ssdm name="mul18_8"/></StgValue>
</operation>

<operation id="3088" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:990 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_8, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3089" st_id="20" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:991 %mul19_8 = dmul i64 %dely_8, i64 %dely_8

]]></Node>
<StgValue><ssdm name="mul19_8"/></StgValue>
</operation>

<operation id="3090" st_id="20" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:994 %mul21_8 = dmul i64 %delz_8, i64 %delz_8

]]></Node>
<StgValue><ssdm name="mul21_8"/></StgValue>
</operation>

<operation id="3091" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:995 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_8, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3092" st_id="20" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1098 %mul18_9 = dmul i64 %delx_9, i64 %delx_9

]]></Node>
<StgValue><ssdm name="mul18_9"/></StgValue>
</operation>

<operation id="3093" st_id="20" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1100 %mul19_9 = dmul i64 %dely_9, i64 %dely_9

]]></Node>
<StgValue><ssdm name="mul19_9"/></StgValue>
</operation>

<operation id="3094" st_id="20" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1103 %mul21_9 = dmul i64 %delz_9, i64 %delz_9

]]></Node>
<StgValue><ssdm name="mul21_9"/></StgValue>
</operation>

<operation id="3095" st_id="20" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1207 %mul18_10 = dmul i64 %delx_10, i64 %delx_10

]]></Node>
<StgValue><ssdm name="mul18_10"/></StgValue>
</operation>

<operation id="3096" st_id="20" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1209 %mul19_10 = dmul i64 %dely_10, i64 %dely_10

]]></Node>
<StgValue><ssdm name="mul19_10"/></StgValue>
</operation>

<operation id="3097" st_id="20" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1212 %mul21_10 = dmul i64 %delz_10, i64 %delz_10

]]></Node>
<StgValue><ssdm name="mul21_10"/></StgValue>
</operation>

<operation id="3098" st_id="20" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1308 %dely_11 = dsub i64 %i_y, i64 %j_y_11

]]></Node>
<StgValue><ssdm name="dely_11"/></StgValue>
</operation>

<operation id="3099" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1309 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_11, i64 509, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="3100" st_id="20" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1316 %mul18_11 = dmul i64 %delx_11, i64 %delx_11

]]></Node>
<StgValue><ssdm name="mul18_11"/></StgValue>
</operation>

<operation id="3101" st_id="20" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1321 %mul21_11 = dmul i64 %delz_11, i64 %delz_11

]]></Node>
<StgValue><ssdm name="mul21_11"/></StgValue>
</operation>

<operation id="3102" st_id="20" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1413 %delx_12 = dsub i64 %i_x, i64 %j_x_12

]]></Node>
<StgValue><ssdm name="delx_12"/></StgValue>
</operation>

<operation id="3103" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1414 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_12, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="3104" st_id="20" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1417 %dely_12 = dsub i64 %i_y, i64 %j_y_12

]]></Node>
<StgValue><ssdm name="dely_12"/></StgValue>
</operation>

<operation id="3105" st_id="20" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1421 %delz_12 = dsub i64 %i_z, i64 %j_z_12

]]></Node>
<StgValue><ssdm name="delz_12"/></StgValue>
</operation>

<operation id="3106" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1422 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_12, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="3107" st_id="20" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1522 %delx_13 = dsub i64 %i_x, i64 %j_x_13

]]></Node>
<StgValue><ssdm name="delx_13"/></StgValue>
</operation>

<operation id="3108" st_id="20" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1526 %dely_13 = dsub i64 %i_y, i64 %j_y_13

]]></Node>
<StgValue><ssdm name="dely_13"/></StgValue>
</operation>

<operation id="3109" st_id="20" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1530 %delz_13 = dsub i64 %i_z, i64 %j_z_13

]]></Node>
<StgValue><ssdm name="delz_13"/></StgValue>
</operation>

<operation id="3110" st_id="20" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1631 %delx_14 = dsub i64 %i_x, i64 %j_x_14

]]></Node>
<StgValue><ssdm name="delx_14"/></StgValue>
</operation>

<operation id="3111" st_id="20" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1635 %dely_14 = dsub i64 %i_y, i64 %j_y_14

]]></Node>
<StgValue><ssdm name="dely_14"/></StgValue>
</operation>

<operation id="3112" st_id="20" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1639 %delz_14 = dsub i64 %i_z, i64 %j_z_14

]]></Node>
<StgValue><ssdm name="delz_14"/></StgValue>
</operation>

<operation id="3113" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1698 %shl_ln35_14 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_18, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln35_14"/></StgValue>
</operation>

<operation id="3114" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1701 %position_x_0_load_16 = load i6 %position_x_0_addr_16

]]></Node>
<StgValue><ssdm name="position_x_0_load_16"/></StgValue>
</operation>

<operation id="3115" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1702 %zext_ln35_60 = zext i7 %shl_ln35_14

]]></Node>
<StgValue><ssdm name="zext_ln35_60"/></StgValue>
</operation>

<operation id="3116" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1703 %lshr_ln35_60 = lshr i128 %position_x_0_load_16, i128 %zext_ln35_60

]]></Node>
<StgValue><ssdm name="lshr_ln35_60"/></StgValue>
</operation>

<operation id="3117" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1704 %trunc_ln35_30 = trunc i128 %lshr_ln35_60

]]></Node>
<StgValue><ssdm name="trunc_ln35_30"/></StgValue>
</operation>

<operation id="3118" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1705 %bitcast_ln35_30 = bitcast i64 %trunc_ln35_30

]]></Node>
<StgValue><ssdm name="bitcast_ln35_30"/></StgValue>
</operation>

<operation id="3119" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1707 %position_x_1_load_16 = load i6 %position_x_1_addr_16

]]></Node>
<StgValue><ssdm name="position_x_1_load_16"/></StgValue>
</operation>

<operation id="3120" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1708 %zext_ln35_62 = zext i7 %shl_ln35_14

]]></Node>
<StgValue><ssdm name="zext_ln35_62"/></StgValue>
</operation>

<operation id="3121" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1709 %lshr_ln35_61 = lshr i128 %position_x_1_load_16, i128 %zext_ln35_62

]]></Node>
<StgValue><ssdm name="lshr_ln35_61"/></StgValue>
</operation>

<operation id="3122" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1710 %trunc_ln35_31 = trunc i128 %lshr_ln35_61

]]></Node>
<StgValue><ssdm name="trunc_ln35_31"/></StgValue>
</operation>

<operation id="3123" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1711 %bitcast_ln35_31 = bitcast i64 %trunc_ln35_31

]]></Node>
<StgValue><ssdm name="bitcast_ln35_31"/></StgValue>
</operation>

<operation id="3124" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1712 %j_x_15 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_30, i64 %bitcast_ln35_31, i25 %lshr_ln35_14

]]></Node>
<StgValue><ssdm name="j_x_15"/></StgValue>
</operation>

<operation id="3125" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1714 %position_y_0_load_16 = load i6 %position_y_0_addr_16

]]></Node>
<StgValue><ssdm name="position_y_0_load_16"/></StgValue>
</operation>

<operation id="3126" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1715 %zext_ln36_30 = zext i7 %shl_ln35_14

]]></Node>
<StgValue><ssdm name="zext_ln36_30"/></StgValue>
</operation>

<operation id="3127" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1716 %lshr_ln36_30 = lshr i128 %position_y_0_load_16, i128 %zext_ln36_30

]]></Node>
<StgValue><ssdm name="lshr_ln36_30"/></StgValue>
</operation>

<operation id="3128" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1717 %trunc_ln36_30 = trunc i128 %lshr_ln36_30

]]></Node>
<StgValue><ssdm name="trunc_ln36_30"/></StgValue>
</operation>

<operation id="3129" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1718 %bitcast_ln36_30 = bitcast i64 %trunc_ln36_30

]]></Node>
<StgValue><ssdm name="bitcast_ln36_30"/></StgValue>
</operation>

<operation id="3130" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1720 %position_y_1_load_16 = load i6 %position_y_1_addr_16

]]></Node>
<StgValue><ssdm name="position_y_1_load_16"/></StgValue>
</operation>

<operation id="3131" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1721 %zext_ln36_31 = zext i7 %shl_ln35_14

]]></Node>
<StgValue><ssdm name="zext_ln36_31"/></StgValue>
</operation>

<operation id="3132" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1722 %lshr_ln36_31 = lshr i128 %position_y_1_load_16, i128 %zext_ln36_31

]]></Node>
<StgValue><ssdm name="lshr_ln36_31"/></StgValue>
</operation>

<operation id="3133" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1723 %trunc_ln36_31 = trunc i128 %lshr_ln36_31

]]></Node>
<StgValue><ssdm name="trunc_ln36_31"/></StgValue>
</operation>

<operation id="3134" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1724 %bitcast_ln36_31 = bitcast i64 %trunc_ln36_31

]]></Node>
<StgValue><ssdm name="bitcast_ln36_31"/></StgValue>
</operation>

<operation id="3135" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1725 %j_y_15 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_30, i64 %bitcast_ln36_31, i25 %lshr_ln35_14

]]></Node>
<StgValue><ssdm name="j_y_15"/></StgValue>
</operation>

<operation id="3136" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1727 %position_z_0_load_16 = load i6 %position_z_0_addr_16

]]></Node>
<StgValue><ssdm name="position_z_0_load_16"/></StgValue>
</operation>

<operation id="3137" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1728 %zext_ln37_30 = zext i7 %shl_ln35_14

]]></Node>
<StgValue><ssdm name="zext_ln37_30"/></StgValue>
</operation>

<operation id="3138" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1729 %lshr_ln37_30 = lshr i128 %position_z_0_load_16, i128 %zext_ln37_30

]]></Node>
<StgValue><ssdm name="lshr_ln37_30"/></StgValue>
</operation>

<operation id="3139" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1730 %trunc_ln37_30 = trunc i128 %lshr_ln37_30

]]></Node>
<StgValue><ssdm name="trunc_ln37_30"/></StgValue>
</operation>

<operation id="3140" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1731 %bitcast_ln37_30 = bitcast i64 %trunc_ln37_30

]]></Node>
<StgValue><ssdm name="bitcast_ln37_30"/></StgValue>
</operation>

<operation id="3141" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1733 %position_z_1_load_16 = load i6 %position_z_1_addr_16

]]></Node>
<StgValue><ssdm name="position_z_1_load_16"/></StgValue>
</operation>

<operation id="3142" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1734 %zext_ln37_31 = zext i7 %shl_ln35_14

]]></Node>
<StgValue><ssdm name="zext_ln37_31"/></StgValue>
</operation>

<operation id="3143" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1735 %lshr_ln37_31 = lshr i128 %position_z_1_load_16, i128 %zext_ln37_31

]]></Node>
<StgValue><ssdm name="lshr_ln37_31"/></StgValue>
</operation>

<operation id="3144" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1736 %trunc_ln37_31 = trunc i128 %lshr_ln37_31

]]></Node>
<StgValue><ssdm name="trunc_ln37_31"/></StgValue>
</operation>

<operation id="3145" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1737 %bitcast_ln37_31 = bitcast i64 %trunc_ln37_31

]]></Node>
<StgValue><ssdm name="bitcast_ln37_31"/></StgValue>
</operation>

<operation id="3146" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1738 %j_z_15 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_30, i64 %bitcast_ln37_31, i25 %lshr_ln35_14

]]></Node>
<StgValue><ssdm name="j_z_15"/></StgValue>
</operation>

<operation id="3147" st_id="20" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:118 %add22_1 = dadd i64 %add20_1, i64 %mul21_1

]]></Node>
<StgValue><ssdm name="add22_1"/></StgValue>
</operation>

<operation id="3148" st_id="20" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:227 %add22_1_1 = dadd i64 %add20_1_1, i64 %mul21_1_1

]]></Node>
<StgValue><ssdm name="add22_1_1"/></StgValue>
</operation>

<operation id="3149" st_id="20" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:333 %add20_1_2 = dadd i64 %mul18_1_2, i64 %mul19_1_2

]]></Node>
<StgValue><ssdm name="add20_1_2"/></StgValue>
</operation>

<operation id="3150" st_id="20" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:442 %add20_1_3 = dadd i64 %mul18_1_3, i64 %mul19_1_3

]]></Node>
<StgValue><ssdm name="add20_1_3"/></StgValue>
</operation>

<operation id="3151" st_id="20" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:551 %add20_1_4 = dadd i64 %mul18_1_4, i64 %mul19_1_4

]]></Node>
<StgValue><ssdm name="add20_1_4"/></StgValue>
</operation>

<operation id="3152" st_id="20" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:660 %add20_1_5 = dadd i64 %mul18_1_5, i64 %mul19_1_5

]]></Node>
<StgValue><ssdm name="add20_1_5"/></StgValue>
</operation>

<operation id="3153" st_id="20" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:769 %add20_1_6 = dadd i64 %mul18_1_6, i64 %mul19_1_6

]]></Node>
<StgValue><ssdm name="add20_1_6"/></StgValue>
</operation>

<operation id="3154" st_id="20" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:876 %mul19_1_7 = dmul i64 %dely_23, i64 %dely_23

]]></Node>
<StgValue><ssdm name="mul19_1_7"/></StgValue>
</operation>

<operation id="3155" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:877 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_1_7, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3156" st_id="20" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:983 %mul18_1_8 = dmul i64 %delx_24, i64 %delx_24

]]></Node>
<StgValue><ssdm name="mul18_1_8"/></StgValue>
</operation>

<operation id="3157" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:984 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_1_8, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3158" st_id="20" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:985 %mul19_1_8 = dmul i64 %dely_24, i64 %dely_24

]]></Node>
<StgValue><ssdm name="mul19_1_8"/></StgValue>
</operation>

<operation id="3159" st_id="20" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:988 %mul21_1_8 = dmul i64 %delz_24, i64 %delz_24

]]></Node>
<StgValue><ssdm name="mul21_1_8"/></StgValue>
</operation>

<operation id="3160" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:989 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_1_8, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3161" st_id="20" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1092 %mul18_1_9 = dmul i64 %delx_25, i64 %delx_25

]]></Node>
<StgValue><ssdm name="mul18_1_9"/></StgValue>
</operation>

<operation id="3162" st_id="20" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1094 %mul19_1_9 = dmul i64 %dely_25, i64 %dely_25

]]></Node>
<StgValue><ssdm name="mul19_1_9"/></StgValue>
</operation>

<operation id="3163" st_id="20" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1097 %mul21_1_9 = dmul i64 %delz_25, i64 %delz_25

]]></Node>
<StgValue><ssdm name="mul21_1_9"/></StgValue>
</operation>

<operation id="3164" st_id="20" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1201 %mul18_1_s = dmul i64 %delx_26, i64 %delx_26

]]></Node>
<StgValue><ssdm name="mul18_1_s"/></StgValue>
</operation>

<operation id="3165" st_id="20" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1203 %mul19_1_s = dmul i64 %dely_26, i64 %dely_26

]]></Node>
<StgValue><ssdm name="mul19_1_s"/></StgValue>
</operation>

<operation id="3166" st_id="20" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1206 %mul21_1_s = dmul i64 %delz_26, i64 %delz_26

]]></Node>
<StgValue><ssdm name="mul21_1_s"/></StgValue>
</operation>

<operation id="3167" st_id="20" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1302 %dely_27 = dsub i64 %i_y_1, i64 %j_y_27

]]></Node>
<StgValue><ssdm name="dely_27"/></StgValue>
</operation>

<operation id="3168" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1303 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_27, i64 509, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="3169" st_id="20" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1310 %mul18_1_10 = dmul i64 %delx_27, i64 %delx_27

]]></Node>
<StgValue><ssdm name="mul18_1_10"/></StgValue>
</operation>

<operation id="3170" st_id="20" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1315 %mul21_1_10 = dmul i64 %delz_27, i64 %delz_27

]]></Node>
<StgValue><ssdm name="mul21_1_10"/></StgValue>
</operation>

<operation id="3171" st_id="20" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1407 %delx_28 = dsub i64 %i_x_1, i64 %j_x_28

]]></Node>
<StgValue><ssdm name="delx_28"/></StgValue>
</operation>

<operation id="3172" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1408 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_28, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="3173" st_id="20" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1411 %dely_28 = dsub i64 %i_y_1, i64 %j_y_28

]]></Node>
<StgValue><ssdm name="dely_28"/></StgValue>
</operation>

<operation id="3174" st_id="20" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1415 %delz_28 = dsub i64 %i_z_1, i64 %j_z_28

]]></Node>
<StgValue><ssdm name="delz_28"/></StgValue>
</operation>

<operation id="3175" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1416 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_28, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="3176" st_id="20" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1516 %delx_29 = dsub i64 %i_x_1, i64 %j_x_29

]]></Node>
<StgValue><ssdm name="delx_29"/></StgValue>
</operation>

<operation id="3177" st_id="20" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1520 %dely_29 = dsub i64 %i_y_1, i64 %j_y_29

]]></Node>
<StgValue><ssdm name="dely_29"/></StgValue>
</operation>

<operation id="3178" st_id="20" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1524 %delz_29 = dsub i64 %i_z_1, i64 %j_z_29

]]></Node>
<StgValue><ssdm name="delz_29"/></StgValue>
</operation>

<operation id="3179" st_id="20" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1625 %delx_30 = dsub i64 %i_x_1, i64 %j_x_30

]]></Node>
<StgValue><ssdm name="delx_30"/></StgValue>
</operation>

<operation id="3180" st_id="20" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1629 %dely_30 = dsub i64 %i_y_1, i64 %j_y_30

]]></Node>
<StgValue><ssdm name="dely_30"/></StgValue>
</operation>

<operation id="3181" st_id="20" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1633 %delz_30 = dsub i64 %i_z_1, i64 %j_z_30

]]></Node>
<StgValue><ssdm name="delz_30"/></StgValue>
</operation>

<operation id="3182" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3605" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1692 %shl_ln35_30 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_34, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln35_30"/></StgValue>
</operation>

<operation id="3183" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3608" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1695 %position_x_0_load_33 = load i6 %position_x_0_addr_33

]]></Node>
<StgValue><ssdm name="position_x_0_load_33"/></StgValue>
</operation>

<operation id="3184" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1696 %zext_ln35_94 = zext i7 %shl_ln35_30

]]></Node>
<StgValue><ssdm name="zext_ln35_94"/></StgValue>
</operation>

<operation id="3185" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3610" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1697 %lshr_ln35_92 = lshr i128 %position_x_0_load_33, i128 %zext_ln35_94

]]></Node>
<StgValue><ssdm name="lshr_ln35_92"/></StgValue>
</operation>

<operation id="3186" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3611" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1698 %trunc_ln35_62 = trunc i128 %lshr_ln35_92

]]></Node>
<StgValue><ssdm name="trunc_ln35_62"/></StgValue>
</operation>

<operation id="3187" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3612" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1699 %bitcast_ln35_62 = bitcast i64 %trunc_ln35_62

]]></Node>
<StgValue><ssdm name="bitcast_ln35_62"/></StgValue>
</operation>

<operation id="3188" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3614" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1701 %position_x_1_load_33 = load i6 %position_x_1_addr_33

]]></Node>
<StgValue><ssdm name="position_x_1_load_33"/></StgValue>
</operation>

<operation id="3189" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3615" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1702 %zext_ln35_95 = zext i7 %shl_ln35_30

]]></Node>
<StgValue><ssdm name="zext_ln35_95"/></StgValue>
</operation>

<operation id="3190" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3616" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1703 %lshr_ln35_93 = lshr i128 %position_x_1_load_33, i128 %zext_ln35_95

]]></Node>
<StgValue><ssdm name="lshr_ln35_93"/></StgValue>
</operation>

<operation id="3191" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3617" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1704 %trunc_ln35_63 = trunc i128 %lshr_ln35_93

]]></Node>
<StgValue><ssdm name="trunc_ln35_63"/></StgValue>
</operation>

<operation id="3192" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1705 %bitcast_ln35_63 = bitcast i64 %trunc_ln35_63

]]></Node>
<StgValue><ssdm name="bitcast_ln35_63"/></StgValue>
</operation>

<operation id="3193" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3619" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1706 %j_x_31 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_62, i64 %bitcast_ln35_63, i25 %lshr_ln35_30

]]></Node>
<StgValue><ssdm name="j_x_31"/></StgValue>
</operation>

<operation id="3194" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1708 %position_y_0_load_33 = load i6 %position_y_0_addr_33

]]></Node>
<StgValue><ssdm name="position_y_0_load_33"/></StgValue>
</operation>

<operation id="3195" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3622" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1709 %zext_ln36_62 = zext i7 %shl_ln35_30

]]></Node>
<StgValue><ssdm name="zext_ln36_62"/></StgValue>
</operation>

<operation id="3196" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3623" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1710 %lshr_ln36_62 = lshr i128 %position_y_0_load_33, i128 %zext_ln36_62

]]></Node>
<StgValue><ssdm name="lshr_ln36_62"/></StgValue>
</operation>

<operation id="3197" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3624" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1711 %trunc_ln36_62 = trunc i128 %lshr_ln36_62

]]></Node>
<StgValue><ssdm name="trunc_ln36_62"/></StgValue>
</operation>

<operation id="3198" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3625" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1712 %bitcast_ln36_62 = bitcast i64 %trunc_ln36_62

]]></Node>
<StgValue><ssdm name="bitcast_ln36_62"/></StgValue>
</operation>

<operation id="3199" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1714 %position_y_1_load_33 = load i6 %position_y_1_addr_33

]]></Node>
<StgValue><ssdm name="position_y_1_load_33"/></StgValue>
</operation>

<operation id="3200" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1715 %zext_ln36_63 = zext i7 %shl_ln35_30

]]></Node>
<StgValue><ssdm name="zext_ln36_63"/></StgValue>
</operation>

<operation id="3201" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3629" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1716 %lshr_ln36_63 = lshr i128 %position_y_1_load_33, i128 %zext_ln36_63

]]></Node>
<StgValue><ssdm name="lshr_ln36_63"/></StgValue>
</operation>

<operation id="3202" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1717 %trunc_ln36_63 = trunc i128 %lshr_ln36_63

]]></Node>
<StgValue><ssdm name="trunc_ln36_63"/></StgValue>
</operation>

<operation id="3203" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3631" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1718 %bitcast_ln36_63 = bitcast i64 %trunc_ln36_63

]]></Node>
<StgValue><ssdm name="bitcast_ln36_63"/></StgValue>
</operation>

<operation id="3204" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3632" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1719 %j_y_31 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_62, i64 %bitcast_ln36_63, i25 %lshr_ln35_30

]]></Node>
<StgValue><ssdm name="j_y_31"/></StgValue>
</operation>

<operation id="3205" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3634" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1721 %position_z_0_load_33 = load i6 %position_z_0_addr_33

]]></Node>
<StgValue><ssdm name="position_z_0_load_33"/></StgValue>
</operation>

<operation id="3206" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3635" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1722 %zext_ln37_62 = zext i7 %shl_ln35_30

]]></Node>
<StgValue><ssdm name="zext_ln37_62"/></StgValue>
</operation>

<operation id="3207" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1723 %lshr_ln37_62 = lshr i128 %position_z_0_load_33, i128 %zext_ln37_62

]]></Node>
<StgValue><ssdm name="lshr_ln37_62"/></StgValue>
</operation>

<operation id="3208" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3637" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1724 %trunc_ln37_62 = trunc i128 %lshr_ln37_62

]]></Node>
<StgValue><ssdm name="trunc_ln37_62"/></StgValue>
</operation>

<operation id="3209" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3638" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1725 %bitcast_ln37_62 = bitcast i64 %trunc_ln37_62

]]></Node>
<StgValue><ssdm name="bitcast_ln37_62"/></StgValue>
</operation>

<operation id="3210" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3640" bw="128" op_0_bw="6">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1727 %position_z_1_load_33 = load i6 %position_z_1_addr_33

]]></Node>
<StgValue><ssdm name="position_z_1_load_33"/></StgValue>
</operation>

<operation id="3211" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3641" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1728 %zext_ln37_63 = zext i7 %shl_ln35_30

]]></Node>
<StgValue><ssdm name="zext_ln37_63"/></StgValue>
</operation>

<operation id="3212" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3642" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1729 %lshr_ln37_63 = lshr i128 %position_z_1_load_33, i128 %zext_ln37_63

]]></Node>
<StgValue><ssdm name="lshr_ln37_63"/></StgValue>
</operation>

<operation id="3213" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3643" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1730 %trunc_ln37_63 = trunc i128 %lshr_ln37_63

]]></Node>
<StgValue><ssdm name="trunc_ln37_63"/></StgValue>
</operation>

<operation id="3214" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3644" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1731 %bitcast_ln37_63 = bitcast i64 %trunc_ln37_63

]]></Node>
<StgValue><ssdm name="bitcast_ln37_63"/></StgValue>
</operation>

<operation id="3215" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3645" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="25">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1732 %j_z_31 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_62, i64 %bitcast_ln37_63, i25 %lshr_ln35_30

]]></Node>
<StgValue><ssdm name="j_z_31"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="3216" st_id="21" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:124 %add1 = dadd i64 %add, i64 %mul2

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="3217" st_id="21" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:233 %add22_s = dadd i64 %add20_s, i64 %mul21_s

]]></Node>
<StgValue><ssdm name="add22_s"/></StgValue>
</operation>

<operation id="3218" st_id="21" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:342 %add22_2 = dadd i64 %add20_2, i64 %mul21_2

]]></Node>
<StgValue><ssdm name="add22_2"/></StgValue>
</operation>

<operation id="3219" st_id="21" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:448 %add20_3 = dadd i64 %mul18_3, i64 %mul19_3

]]></Node>
<StgValue><ssdm name="add20_3"/></StgValue>
</operation>

<operation id="3220" st_id="21" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:557 %add20_4 = dadd i64 %mul18_4, i64 %mul19_4

]]></Node>
<StgValue><ssdm name="add20_4"/></StgValue>
</operation>

<operation id="3221" st_id="21" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:666 %add20_5 = dadd i64 %mul18_5, i64 %mul19_5

]]></Node>
<StgValue><ssdm name="add20_5"/></StgValue>
</operation>

<operation id="3222" st_id="21" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:775 %add20_6 = dadd i64 %mul18_6, i64 %mul19_6

]]></Node>
<StgValue><ssdm name="add20_6"/></StgValue>
</operation>

<operation id="3223" st_id="21" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:884 %add20_7 = dadd i64 %mul18_7, i64 %mul19_7

]]></Node>
<StgValue><ssdm name="add20_7"/></StgValue>
</operation>

<operation id="3224" st_id="21" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:991 %mul19_8 = dmul i64 %dely_8, i64 %dely_8

]]></Node>
<StgValue><ssdm name="mul19_8"/></StgValue>
</operation>

<operation id="3225" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:992 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_8, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3226" st_id="21" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1098 %mul18_9 = dmul i64 %delx_9, i64 %delx_9

]]></Node>
<StgValue><ssdm name="mul18_9"/></StgValue>
</operation>

<operation id="3227" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1099 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_9, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3228" st_id="21" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1100 %mul19_9 = dmul i64 %dely_9, i64 %dely_9

]]></Node>
<StgValue><ssdm name="mul19_9"/></StgValue>
</operation>

<operation id="3229" st_id="21" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1103 %mul21_9 = dmul i64 %delz_9, i64 %delz_9

]]></Node>
<StgValue><ssdm name="mul21_9"/></StgValue>
</operation>

<operation id="3230" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1104 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_9, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3231" st_id="21" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1207 %mul18_10 = dmul i64 %delx_10, i64 %delx_10

]]></Node>
<StgValue><ssdm name="mul18_10"/></StgValue>
</operation>

<operation id="3232" st_id="21" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1209 %mul19_10 = dmul i64 %dely_10, i64 %dely_10

]]></Node>
<StgValue><ssdm name="mul19_10"/></StgValue>
</operation>

<operation id="3233" st_id="21" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1212 %mul21_10 = dmul i64 %delz_10, i64 %delz_10

]]></Node>
<StgValue><ssdm name="mul21_10"/></StgValue>
</operation>

<operation id="3234" st_id="21" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1316 %mul18_11 = dmul i64 %delx_11, i64 %delx_11

]]></Node>
<StgValue><ssdm name="mul18_11"/></StgValue>
</operation>

<operation id="3235" st_id="21" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1318 %mul19_11 = dmul i64 %dely_11, i64 %dely_11

]]></Node>
<StgValue><ssdm name="mul19_11"/></StgValue>
</operation>

<operation id="3236" st_id="21" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1321 %mul21_11 = dmul i64 %delz_11, i64 %delz_11

]]></Node>
<StgValue><ssdm name="mul21_11"/></StgValue>
</operation>

<operation id="3237" st_id="21" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1417 %dely_12 = dsub i64 %i_y, i64 %j_y_12

]]></Node>
<StgValue><ssdm name="dely_12"/></StgValue>
</operation>

<operation id="3238" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1418 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_12, i64 509, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="3239" st_id="21" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1425 %mul18_12 = dmul i64 %delx_12, i64 %delx_12

]]></Node>
<StgValue><ssdm name="mul18_12"/></StgValue>
</operation>

<operation id="3240" st_id="21" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1430 %mul21_12 = dmul i64 %delz_12, i64 %delz_12

]]></Node>
<StgValue><ssdm name="mul21_12"/></StgValue>
</operation>

<operation id="3241" st_id="21" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1522 %delx_13 = dsub i64 %i_x, i64 %j_x_13

]]></Node>
<StgValue><ssdm name="delx_13"/></StgValue>
</operation>

<operation id="3242" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1523 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_13, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="3243" st_id="21" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1526 %dely_13 = dsub i64 %i_y, i64 %j_y_13

]]></Node>
<StgValue><ssdm name="dely_13"/></StgValue>
</operation>

<operation id="3244" st_id="21" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1530 %delz_13 = dsub i64 %i_z, i64 %j_z_13

]]></Node>
<StgValue><ssdm name="delz_13"/></StgValue>
</operation>

<operation id="3245" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1531 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_13, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="3246" st_id="21" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1631 %delx_14 = dsub i64 %i_x, i64 %j_x_14

]]></Node>
<StgValue><ssdm name="delx_14"/></StgValue>
</operation>

<operation id="3247" st_id="21" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1635 %dely_14 = dsub i64 %i_y, i64 %j_y_14

]]></Node>
<StgValue><ssdm name="dely_14"/></StgValue>
</operation>

<operation id="3248" st_id="21" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1639 %delz_14 = dsub i64 %i_z, i64 %j_z_14

]]></Node>
<StgValue><ssdm name="delz_14"/></StgValue>
</operation>

<operation id="3249" st_id="21" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1740 %delx_15 = dsub i64 %i_x, i64 %j_x_15

]]></Node>
<StgValue><ssdm name="delx_15"/></StgValue>
</operation>

<operation id="3250" st_id="21" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1744 %dely_15 = dsub i64 %i_y, i64 %j_y_15

]]></Node>
<StgValue><ssdm name="dely_15"/></StgValue>
</operation>

<operation id="3251" st_id="21" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1748 %delz_15 = dsub i64 %i_z, i64 %j_z_15

]]></Node>
<StgValue><ssdm name="delz_15"/></StgValue>
</operation>

<operation id="3252" st_id="21" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:118 %add22_1 = dadd i64 %add20_1, i64 %mul21_1

]]></Node>
<StgValue><ssdm name="add22_1"/></StgValue>
</operation>

<operation id="3253" st_id="21" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:227 %add22_1_1 = dadd i64 %add20_1_1, i64 %mul21_1_1

]]></Node>
<StgValue><ssdm name="add22_1_1"/></StgValue>
</operation>

<operation id="3254" st_id="21" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:336 %add22_1_2 = dadd i64 %add20_1_2, i64 %mul21_1_2

]]></Node>
<StgValue><ssdm name="add22_1_2"/></StgValue>
</operation>

<operation id="3255" st_id="21" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:442 %add20_1_3 = dadd i64 %mul18_1_3, i64 %mul19_1_3

]]></Node>
<StgValue><ssdm name="add20_1_3"/></StgValue>
</operation>

<operation id="3256" st_id="21" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:551 %add20_1_4 = dadd i64 %mul18_1_4, i64 %mul19_1_4

]]></Node>
<StgValue><ssdm name="add20_1_4"/></StgValue>
</operation>

<operation id="3257" st_id="21" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:660 %add20_1_5 = dadd i64 %mul18_1_5, i64 %mul19_1_5

]]></Node>
<StgValue><ssdm name="add20_1_5"/></StgValue>
</operation>

<operation id="3258" st_id="21" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:769 %add20_1_6 = dadd i64 %mul18_1_6, i64 %mul19_1_6

]]></Node>
<StgValue><ssdm name="add20_1_6"/></StgValue>
</operation>

<operation id="3259" st_id="21" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:878 %add20_1_7 = dadd i64 %mul18_1_7, i64 %mul19_1_7

]]></Node>
<StgValue><ssdm name="add20_1_7"/></StgValue>
</operation>

<operation id="3260" st_id="21" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:985 %mul19_1_8 = dmul i64 %dely_24, i64 %dely_24

]]></Node>
<StgValue><ssdm name="mul19_1_8"/></StgValue>
</operation>

<operation id="3261" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:986 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_1_8, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3262" st_id="21" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1092 %mul18_1_9 = dmul i64 %delx_25, i64 %delx_25

]]></Node>
<StgValue><ssdm name="mul18_1_9"/></StgValue>
</operation>

<operation id="3263" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1093 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_1_9, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3264" st_id="21" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1094 %mul19_1_9 = dmul i64 %dely_25, i64 %dely_25

]]></Node>
<StgValue><ssdm name="mul19_1_9"/></StgValue>
</operation>

<operation id="3265" st_id="21" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1097 %mul21_1_9 = dmul i64 %delz_25, i64 %delz_25

]]></Node>
<StgValue><ssdm name="mul21_1_9"/></StgValue>
</operation>

<operation id="3266" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1098 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_1_9, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3267" st_id="21" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1201 %mul18_1_s = dmul i64 %delx_26, i64 %delx_26

]]></Node>
<StgValue><ssdm name="mul18_1_s"/></StgValue>
</operation>

<operation id="3268" st_id="21" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1203 %mul19_1_s = dmul i64 %dely_26, i64 %dely_26

]]></Node>
<StgValue><ssdm name="mul19_1_s"/></StgValue>
</operation>

<operation id="3269" st_id="21" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1206 %mul21_1_s = dmul i64 %delz_26, i64 %delz_26

]]></Node>
<StgValue><ssdm name="mul21_1_s"/></StgValue>
</operation>

<operation id="3270" st_id="21" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1310 %mul18_1_10 = dmul i64 %delx_27, i64 %delx_27

]]></Node>
<StgValue><ssdm name="mul18_1_10"/></StgValue>
</operation>

<operation id="3271" st_id="21" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1312 %mul19_1_10 = dmul i64 %dely_27, i64 %dely_27

]]></Node>
<StgValue><ssdm name="mul19_1_10"/></StgValue>
</operation>

<operation id="3272" st_id="21" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1315 %mul21_1_10 = dmul i64 %delz_27, i64 %delz_27

]]></Node>
<StgValue><ssdm name="mul21_1_10"/></StgValue>
</operation>

<operation id="3273" st_id="21" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1411 %dely_28 = dsub i64 %i_y_1, i64 %j_y_28

]]></Node>
<StgValue><ssdm name="dely_28"/></StgValue>
</operation>

<operation id="3274" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3325" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1412 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_28, i64 509, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="3275" st_id="21" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1419 %mul18_1_11 = dmul i64 %delx_28, i64 %delx_28

]]></Node>
<StgValue><ssdm name="mul18_1_11"/></StgValue>
</operation>

<operation id="3276" st_id="21" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1424 %mul21_1_11 = dmul i64 %delz_28, i64 %delz_28

]]></Node>
<StgValue><ssdm name="mul21_1_11"/></StgValue>
</operation>

<operation id="3277" st_id="21" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1516 %delx_29 = dsub i64 %i_x_1, i64 %j_x_29

]]></Node>
<StgValue><ssdm name="delx_29"/></StgValue>
</operation>

<operation id="3278" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3430" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1517 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_29, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="3279" st_id="21" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1520 %dely_29 = dsub i64 %i_y_1, i64 %j_y_29

]]></Node>
<StgValue><ssdm name="dely_29"/></StgValue>
</operation>

<operation id="3280" st_id="21" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1524 %delz_29 = dsub i64 %i_z_1, i64 %j_z_29

]]></Node>
<StgValue><ssdm name="delz_29"/></StgValue>
</operation>

<operation id="3281" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1525 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_29, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="3282" st_id="21" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1625 %delx_30 = dsub i64 %i_x_1, i64 %j_x_30

]]></Node>
<StgValue><ssdm name="delx_30"/></StgValue>
</operation>

<operation id="3283" st_id="21" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1629 %dely_30 = dsub i64 %i_y_1, i64 %j_y_30

]]></Node>
<StgValue><ssdm name="dely_30"/></StgValue>
</operation>

<operation id="3284" st_id="21" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1633 %delz_30 = dsub i64 %i_z_1, i64 %j_z_30

]]></Node>
<StgValue><ssdm name="delz_30"/></StgValue>
</operation>

<operation id="3285" st_id="21" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1734 %delx_31 = dsub i64 %i_x_1, i64 %j_x_31

]]></Node>
<StgValue><ssdm name="delx_31"/></StgValue>
</operation>

<operation id="3286" st_id="21" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1738 %dely_31 = dsub i64 %i_y_1, i64 %j_y_31

]]></Node>
<StgValue><ssdm name="dely_31"/></StgValue>
</operation>

<operation id="3287" st_id="21" stage="4" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3655" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1742 %delz_31 = dsub i64 %i_z_1, i64 %j_z_31

]]></Node>
<StgValue><ssdm name="delz_31"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="3288" st_id="22" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:124 %add1 = dadd i64 %add, i64 %mul2

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="3289" st_id="22" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:233 %add22_s = dadd i64 %add20_s, i64 %mul21_s

]]></Node>
<StgValue><ssdm name="add22_s"/></StgValue>
</operation>

<operation id="3290" st_id="22" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:342 %add22_2 = dadd i64 %add20_2, i64 %mul21_2

]]></Node>
<StgValue><ssdm name="add22_2"/></StgValue>
</operation>

<operation id="3291" st_id="22" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:451 %add22_3 = dadd i64 %add20_3, i64 %mul21_3

]]></Node>
<StgValue><ssdm name="add22_3"/></StgValue>
</operation>

<operation id="3292" st_id="22" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:557 %add20_4 = dadd i64 %mul18_4, i64 %mul19_4

]]></Node>
<StgValue><ssdm name="add20_4"/></StgValue>
</operation>

<operation id="3293" st_id="22" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:666 %add20_5 = dadd i64 %mul18_5, i64 %mul19_5

]]></Node>
<StgValue><ssdm name="add20_5"/></StgValue>
</operation>

<operation id="3294" st_id="22" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:775 %add20_6 = dadd i64 %mul18_6, i64 %mul19_6

]]></Node>
<StgValue><ssdm name="add20_6"/></StgValue>
</operation>

<operation id="3295" st_id="22" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:884 %add20_7 = dadd i64 %mul18_7, i64 %mul19_7

]]></Node>
<StgValue><ssdm name="add20_7"/></StgValue>
</operation>

<operation id="3296" st_id="22" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:993 %add20_8 = dadd i64 %mul18_8, i64 %mul19_8

]]></Node>
<StgValue><ssdm name="add20_8"/></StgValue>
</operation>

<operation id="3297" st_id="22" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1100 %mul19_9 = dmul i64 %dely_9, i64 %dely_9

]]></Node>
<StgValue><ssdm name="mul19_9"/></StgValue>
</operation>

<operation id="3298" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1101 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_9, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3299" st_id="22" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1207 %mul18_10 = dmul i64 %delx_10, i64 %delx_10

]]></Node>
<StgValue><ssdm name="mul18_10"/></StgValue>
</operation>

<operation id="3300" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1208 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_10, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3301" st_id="22" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1209 %mul19_10 = dmul i64 %dely_10, i64 %dely_10

]]></Node>
<StgValue><ssdm name="mul19_10"/></StgValue>
</operation>

<operation id="3302" st_id="22" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1212 %mul21_10 = dmul i64 %delz_10, i64 %delz_10

]]></Node>
<StgValue><ssdm name="mul21_10"/></StgValue>
</operation>

<operation id="3303" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1213 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_10, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3304" st_id="22" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1316 %mul18_11 = dmul i64 %delx_11, i64 %delx_11

]]></Node>
<StgValue><ssdm name="mul18_11"/></StgValue>
</operation>

<operation id="3305" st_id="22" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1318 %mul19_11 = dmul i64 %dely_11, i64 %dely_11

]]></Node>
<StgValue><ssdm name="mul19_11"/></StgValue>
</operation>

<operation id="3306" st_id="22" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1321 %mul21_11 = dmul i64 %delz_11, i64 %delz_11

]]></Node>
<StgValue><ssdm name="mul21_11"/></StgValue>
</operation>

<operation id="3307" st_id="22" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1425 %mul18_12 = dmul i64 %delx_12, i64 %delx_12

]]></Node>
<StgValue><ssdm name="mul18_12"/></StgValue>
</operation>

<operation id="3308" st_id="22" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1427 %mul19_12 = dmul i64 %dely_12, i64 %dely_12

]]></Node>
<StgValue><ssdm name="mul19_12"/></StgValue>
</operation>

<operation id="3309" st_id="22" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1430 %mul21_12 = dmul i64 %delz_12, i64 %delz_12

]]></Node>
<StgValue><ssdm name="mul21_12"/></StgValue>
</operation>

<operation id="3310" st_id="22" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1526 %dely_13 = dsub i64 %i_y, i64 %j_y_13

]]></Node>
<StgValue><ssdm name="dely_13"/></StgValue>
</operation>

<operation id="3311" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1527 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_13, i64 509, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="3312" st_id="22" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1534 %mul18_13 = dmul i64 %delx_13, i64 %delx_13

]]></Node>
<StgValue><ssdm name="mul18_13"/></StgValue>
</operation>

<operation id="3313" st_id="22" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1539 %mul21_13 = dmul i64 %delz_13, i64 %delz_13

]]></Node>
<StgValue><ssdm name="mul21_13"/></StgValue>
</operation>

<operation id="3314" st_id="22" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1631 %delx_14 = dsub i64 %i_x, i64 %j_x_14

]]></Node>
<StgValue><ssdm name="delx_14"/></StgValue>
</operation>

<operation id="3315" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1632 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_14, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="3316" st_id="22" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1635 %dely_14 = dsub i64 %i_y, i64 %j_y_14

]]></Node>
<StgValue><ssdm name="dely_14"/></StgValue>
</operation>

<operation id="3317" st_id="22" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1639 %delz_14 = dsub i64 %i_z, i64 %j_z_14

]]></Node>
<StgValue><ssdm name="delz_14"/></StgValue>
</operation>

<operation id="3318" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1640 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_14, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="3319" st_id="22" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1740 %delx_15 = dsub i64 %i_x, i64 %j_x_15

]]></Node>
<StgValue><ssdm name="delx_15"/></StgValue>
</operation>

<operation id="3320" st_id="22" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1744 %dely_15 = dsub i64 %i_y, i64 %j_y_15

]]></Node>
<StgValue><ssdm name="dely_15"/></StgValue>
</operation>

<operation id="3321" st_id="22" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1748 %delz_15 = dsub i64 %i_z, i64 %j_z_15

]]></Node>
<StgValue><ssdm name="delz_15"/></StgValue>
</operation>

<operation id="3322" st_id="22" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:118 %add22_1 = dadd i64 %add20_1, i64 %mul21_1

]]></Node>
<StgValue><ssdm name="add22_1"/></StgValue>
</operation>

<operation id="3323" st_id="22" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:227 %add22_1_1 = dadd i64 %add20_1_1, i64 %mul21_1_1

]]></Node>
<StgValue><ssdm name="add22_1_1"/></StgValue>
</operation>

<operation id="3324" st_id="22" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:336 %add22_1_2 = dadd i64 %add20_1_2, i64 %mul21_1_2

]]></Node>
<StgValue><ssdm name="add22_1_2"/></StgValue>
</operation>

<operation id="3325" st_id="22" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:445 %add22_1_3 = dadd i64 %add20_1_3, i64 %mul21_1_3

]]></Node>
<StgValue><ssdm name="add22_1_3"/></StgValue>
</operation>

<operation id="3326" st_id="22" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:551 %add20_1_4 = dadd i64 %mul18_1_4, i64 %mul19_1_4

]]></Node>
<StgValue><ssdm name="add20_1_4"/></StgValue>
</operation>

<operation id="3327" st_id="22" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:660 %add20_1_5 = dadd i64 %mul18_1_5, i64 %mul19_1_5

]]></Node>
<StgValue><ssdm name="add20_1_5"/></StgValue>
</operation>

<operation id="3328" st_id="22" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:769 %add20_1_6 = dadd i64 %mul18_1_6, i64 %mul19_1_6

]]></Node>
<StgValue><ssdm name="add20_1_6"/></StgValue>
</operation>

<operation id="3329" st_id="22" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:878 %add20_1_7 = dadd i64 %mul18_1_7, i64 %mul19_1_7

]]></Node>
<StgValue><ssdm name="add20_1_7"/></StgValue>
</operation>

<operation id="3330" st_id="22" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:987 %add20_1_8 = dadd i64 %mul18_1_8, i64 %mul19_1_8

]]></Node>
<StgValue><ssdm name="add20_1_8"/></StgValue>
</operation>

<operation id="3331" st_id="22" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1094 %mul19_1_9 = dmul i64 %dely_25, i64 %dely_25

]]></Node>
<StgValue><ssdm name="mul19_1_9"/></StgValue>
</operation>

<operation id="3332" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1095 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_1_9, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3333" st_id="22" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1201 %mul18_1_s = dmul i64 %delx_26, i64 %delx_26

]]></Node>
<StgValue><ssdm name="mul18_1_s"/></StgValue>
</operation>

<operation id="3334" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1202 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_1_s, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3335" st_id="22" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1203 %mul19_1_s = dmul i64 %dely_26, i64 %dely_26

]]></Node>
<StgValue><ssdm name="mul19_1_s"/></StgValue>
</operation>

<operation id="3336" st_id="22" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1206 %mul21_1_s = dmul i64 %delz_26, i64 %delz_26

]]></Node>
<StgValue><ssdm name="mul21_1_s"/></StgValue>
</operation>

<operation id="3337" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1207 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_1_s, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3338" st_id="22" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1310 %mul18_1_10 = dmul i64 %delx_27, i64 %delx_27

]]></Node>
<StgValue><ssdm name="mul18_1_10"/></StgValue>
</operation>

<operation id="3339" st_id="22" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1312 %mul19_1_10 = dmul i64 %dely_27, i64 %dely_27

]]></Node>
<StgValue><ssdm name="mul19_1_10"/></StgValue>
</operation>

<operation id="3340" st_id="22" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1315 %mul21_1_10 = dmul i64 %delz_27, i64 %delz_27

]]></Node>
<StgValue><ssdm name="mul21_1_10"/></StgValue>
</operation>

<operation id="3341" st_id="22" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1419 %mul18_1_11 = dmul i64 %delx_28, i64 %delx_28

]]></Node>
<StgValue><ssdm name="mul18_1_11"/></StgValue>
</operation>

<operation id="3342" st_id="22" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1421 %mul19_1_11 = dmul i64 %dely_28, i64 %dely_28

]]></Node>
<StgValue><ssdm name="mul19_1_11"/></StgValue>
</operation>

<operation id="3343" st_id="22" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1424 %mul21_1_11 = dmul i64 %delz_28, i64 %delz_28

]]></Node>
<StgValue><ssdm name="mul21_1_11"/></StgValue>
</operation>

<operation id="3344" st_id="22" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1520 %dely_29 = dsub i64 %i_y_1, i64 %j_y_29

]]></Node>
<StgValue><ssdm name="dely_29"/></StgValue>
</operation>

<operation id="3345" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3434" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1521 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_29, i64 509, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="3346" st_id="22" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1528 %mul18_1_12 = dmul i64 %delx_29, i64 %delx_29

]]></Node>
<StgValue><ssdm name="mul18_1_12"/></StgValue>
</operation>

<operation id="3347" st_id="22" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1533 %mul21_1_12 = dmul i64 %delz_29, i64 %delz_29

]]></Node>
<StgValue><ssdm name="mul21_1_12"/></StgValue>
</operation>

<operation id="3348" st_id="22" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1625 %delx_30 = dsub i64 %i_x_1, i64 %j_x_30

]]></Node>
<StgValue><ssdm name="delx_30"/></StgValue>
</operation>

<operation id="3349" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1626 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_30, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="3350" st_id="22" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1629 %dely_30 = dsub i64 %i_y_1, i64 %j_y_30

]]></Node>
<StgValue><ssdm name="dely_30"/></StgValue>
</operation>

<operation id="3351" st_id="22" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1633 %delz_30 = dsub i64 %i_z_1, i64 %j_z_30

]]></Node>
<StgValue><ssdm name="delz_30"/></StgValue>
</operation>

<operation id="3352" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3547" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1634 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_30, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="3353" st_id="22" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1734 %delx_31 = dsub i64 %i_x_1, i64 %j_x_31

]]></Node>
<StgValue><ssdm name="delx_31"/></StgValue>
</operation>

<operation id="3354" st_id="22" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1738 %dely_31 = dsub i64 %i_y_1, i64 %j_y_31

]]></Node>
<StgValue><ssdm name="dely_31"/></StgValue>
</operation>

<operation id="3355" st_id="22" stage="3" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3655" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1742 %delz_31 = dsub i64 %i_z_1, i64 %j_z_31

]]></Node>
<StgValue><ssdm name="delz_31"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="3356" st_id="23" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:124 %add1 = dadd i64 %add, i64 %mul2

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="3357" st_id="23" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:233 %add22_s = dadd i64 %add20_s, i64 %mul21_s

]]></Node>
<StgValue><ssdm name="add22_s"/></StgValue>
</operation>

<operation id="3358" st_id="23" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:342 %add22_2 = dadd i64 %add20_2, i64 %mul21_2

]]></Node>
<StgValue><ssdm name="add22_2"/></StgValue>
</operation>

<operation id="3359" st_id="23" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:451 %add22_3 = dadd i64 %add20_3, i64 %mul21_3

]]></Node>
<StgValue><ssdm name="add22_3"/></StgValue>
</operation>

<operation id="3360" st_id="23" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:560 %add22_4 = dadd i64 %add20_4, i64 %mul21_4

]]></Node>
<StgValue><ssdm name="add22_4"/></StgValue>
</operation>

<operation id="3361" st_id="23" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:666 %add20_5 = dadd i64 %mul18_5, i64 %mul19_5

]]></Node>
<StgValue><ssdm name="add20_5"/></StgValue>
</operation>

<operation id="3362" st_id="23" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:775 %add20_6 = dadd i64 %mul18_6, i64 %mul19_6

]]></Node>
<StgValue><ssdm name="add20_6"/></StgValue>
</operation>

<operation id="3363" st_id="23" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:884 %add20_7 = dadd i64 %mul18_7, i64 %mul19_7

]]></Node>
<StgValue><ssdm name="add20_7"/></StgValue>
</operation>

<operation id="3364" st_id="23" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:993 %add20_8 = dadd i64 %mul18_8, i64 %mul19_8

]]></Node>
<StgValue><ssdm name="add20_8"/></StgValue>
</operation>

<operation id="3365" st_id="23" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1102 %add20_9 = dadd i64 %mul18_9, i64 %mul19_9

]]></Node>
<StgValue><ssdm name="add20_9"/></StgValue>
</operation>

<operation id="3366" st_id="23" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1209 %mul19_10 = dmul i64 %dely_10, i64 %dely_10

]]></Node>
<StgValue><ssdm name="mul19_10"/></StgValue>
</operation>

<operation id="3367" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1210 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_10, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3368" st_id="23" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1316 %mul18_11 = dmul i64 %delx_11, i64 %delx_11

]]></Node>
<StgValue><ssdm name="mul18_11"/></StgValue>
</operation>

<operation id="3369" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1317 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_11, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3370" st_id="23" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1318 %mul19_11 = dmul i64 %dely_11, i64 %dely_11

]]></Node>
<StgValue><ssdm name="mul19_11"/></StgValue>
</operation>

<operation id="3371" st_id="23" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1321 %mul21_11 = dmul i64 %delz_11, i64 %delz_11

]]></Node>
<StgValue><ssdm name="mul21_11"/></StgValue>
</operation>

<operation id="3372" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1322 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_11, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3373" st_id="23" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1425 %mul18_12 = dmul i64 %delx_12, i64 %delx_12

]]></Node>
<StgValue><ssdm name="mul18_12"/></StgValue>
</operation>

<operation id="3374" st_id="23" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1427 %mul19_12 = dmul i64 %dely_12, i64 %dely_12

]]></Node>
<StgValue><ssdm name="mul19_12"/></StgValue>
</operation>

<operation id="3375" st_id="23" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1430 %mul21_12 = dmul i64 %delz_12, i64 %delz_12

]]></Node>
<StgValue><ssdm name="mul21_12"/></StgValue>
</operation>

<operation id="3376" st_id="23" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1534 %mul18_13 = dmul i64 %delx_13, i64 %delx_13

]]></Node>
<StgValue><ssdm name="mul18_13"/></StgValue>
</operation>

<operation id="3377" st_id="23" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1536 %mul19_13 = dmul i64 %dely_13, i64 %dely_13

]]></Node>
<StgValue><ssdm name="mul19_13"/></StgValue>
</operation>

<operation id="3378" st_id="23" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1539 %mul21_13 = dmul i64 %delz_13, i64 %delz_13

]]></Node>
<StgValue><ssdm name="mul21_13"/></StgValue>
</operation>

<operation id="3379" st_id="23" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1635 %dely_14 = dsub i64 %i_y, i64 %j_y_14

]]></Node>
<StgValue><ssdm name="dely_14"/></StgValue>
</operation>

<operation id="3380" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1636 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_14, i64 509, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="3381" st_id="23" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1643 %mul18_14 = dmul i64 %delx_14, i64 %delx_14

]]></Node>
<StgValue><ssdm name="mul18_14"/></StgValue>
</operation>

<operation id="3382" st_id="23" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1648 %mul21_14 = dmul i64 %delz_14, i64 %delz_14

]]></Node>
<StgValue><ssdm name="mul21_14"/></StgValue>
</operation>

<operation id="3383" st_id="23" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1740 %delx_15 = dsub i64 %i_x, i64 %j_x_15

]]></Node>
<StgValue><ssdm name="delx_15"/></StgValue>
</operation>

<operation id="3384" st_id="23" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1744 %dely_15 = dsub i64 %i_y, i64 %j_y_15

]]></Node>
<StgValue><ssdm name="dely_15"/></StgValue>
</operation>

<operation id="3385" st_id="23" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1748 %delz_15 = dsub i64 %i_z, i64 %j_z_15

]]></Node>
<StgValue><ssdm name="delz_15"/></StgValue>
</operation>

<operation id="3386" st_id="23" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:118 %add22_1 = dadd i64 %add20_1, i64 %mul21_1

]]></Node>
<StgValue><ssdm name="add22_1"/></StgValue>
</operation>

<operation id="3387" st_id="23" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:227 %add22_1_1 = dadd i64 %add20_1_1, i64 %mul21_1_1

]]></Node>
<StgValue><ssdm name="add22_1_1"/></StgValue>
</operation>

<operation id="3388" st_id="23" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:336 %add22_1_2 = dadd i64 %add20_1_2, i64 %mul21_1_2

]]></Node>
<StgValue><ssdm name="add22_1_2"/></StgValue>
</operation>

<operation id="3389" st_id="23" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:445 %add22_1_3 = dadd i64 %add20_1_3, i64 %mul21_1_3

]]></Node>
<StgValue><ssdm name="add22_1_3"/></StgValue>
</operation>

<operation id="3390" st_id="23" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:554 %add22_1_4 = dadd i64 %add20_1_4, i64 %mul21_1_4

]]></Node>
<StgValue><ssdm name="add22_1_4"/></StgValue>
</operation>

<operation id="3391" st_id="23" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:660 %add20_1_5 = dadd i64 %mul18_1_5, i64 %mul19_1_5

]]></Node>
<StgValue><ssdm name="add20_1_5"/></StgValue>
</operation>

<operation id="3392" st_id="23" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:769 %add20_1_6 = dadd i64 %mul18_1_6, i64 %mul19_1_6

]]></Node>
<StgValue><ssdm name="add20_1_6"/></StgValue>
</operation>

<operation id="3393" st_id="23" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:878 %add20_1_7 = dadd i64 %mul18_1_7, i64 %mul19_1_7

]]></Node>
<StgValue><ssdm name="add20_1_7"/></StgValue>
</operation>

<operation id="3394" st_id="23" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:987 %add20_1_8 = dadd i64 %mul18_1_8, i64 %mul19_1_8

]]></Node>
<StgValue><ssdm name="add20_1_8"/></StgValue>
</operation>

<operation id="3395" st_id="23" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1096 %add20_1_9 = dadd i64 %mul18_1_9, i64 %mul19_1_9

]]></Node>
<StgValue><ssdm name="add20_1_9"/></StgValue>
</operation>

<operation id="3396" st_id="23" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1203 %mul19_1_s = dmul i64 %dely_26, i64 %dely_26

]]></Node>
<StgValue><ssdm name="mul19_1_s"/></StgValue>
</operation>

<operation id="3397" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1204 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_1_s, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3398" st_id="23" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1310 %mul18_1_10 = dmul i64 %delx_27, i64 %delx_27

]]></Node>
<StgValue><ssdm name="mul18_1_10"/></StgValue>
</operation>

<operation id="3399" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1311 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_1_10, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3400" st_id="23" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1312 %mul19_1_10 = dmul i64 %dely_27, i64 %dely_27

]]></Node>
<StgValue><ssdm name="mul19_1_10"/></StgValue>
</operation>

<operation id="3401" st_id="23" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1315 %mul21_1_10 = dmul i64 %delz_27, i64 %delz_27

]]></Node>
<StgValue><ssdm name="mul21_1_10"/></StgValue>
</operation>

<operation id="3402" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3229" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1316 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_1_10, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3403" st_id="23" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1419 %mul18_1_11 = dmul i64 %delx_28, i64 %delx_28

]]></Node>
<StgValue><ssdm name="mul18_1_11"/></StgValue>
</operation>

<operation id="3404" st_id="23" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1421 %mul19_1_11 = dmul i64 %dely_28, i64 %dely_28

]]></Node>
<StgValue><ssdm name="mul19_1_11"/></StgValue>
</operation>

<operation id="3405" st_id="23" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1424 %mul21_1_11 = dmul i64 %delz_28, i64 %delz_28

]]></Node>
<StgValue><ssdm name="mul21_1_11"/></StgValue>
</operation>

<operation id="3406" st_id="23" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1528 %mul18_1_12 = dmul i64 %delx_29, i64 %delx_29

]]></Node>
<StgValue><ssdm name="mul18_1_12"/></StgValue>
</operation>

<operation id="3407" st_id="23" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1530 %mul19_1_12 = dmul i64 %dely_29, i64 %dely_29

]]></Node>
<StgValue><ssdm name="mul19_1_12"/></StgValue>
</operation>

<operation id="3408" st_id="23" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1533 %mul21_1_12 = dmul i64 %delz_29, i64 %delz_29

]]></Node>
<StgValue><ssdm name="mul21_1_12"/></StgValue>
</operation>

<operation id="3409" st_id="23" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1629 %dely_30 = dsub i64 %i_y_1, i64 %j_y_30

]]></Node>
<StgValue><ssdm name="dely_30"/></StgValue>
</operation>

<operation id="3410" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1630 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_30, i64 509, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="3411" st_id="23" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1637 %mul18_1_13 = dmul i64 %delx_30, i64 %delx_30

]]></Node>
<StgValue><ssdm name="mul18_1_13"/></StgValue>
</operation>

<operation id="3412" st_id="23" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1642 %mul21_1_13 = dmul i64 %delz_30, i64 %delz_30

]]></Node>
<StgValue><ssdm name="mul21_1_13"/></StgValue>
</operation>

<operation id="3413" st_id="23" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1734 %delx_31 = dsub i64 %i_x_1, i64 %j_x_31

]]></Node>
<StgValue><ssdm name="delx_31"/></StgValue>
</operation>

<operation id="3414" st_id="23" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1738 %dely_31 = dsub i64 %i_y_1, i64 %j_y_31

]]></Node>
<StgValue><ssdm name="dely_31"/></StgValue>
</operation>

<operation id="3415" st_id="23" stage="2" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3655" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1742 %delz_31 = dsub i64 %i_z_1, i64 %j_z_31

]]></Node>
<StgValue><ssdm name="delz_31"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="3416" st_id="24" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:125 %r2inv = ddiv i64 1, i64 %add1

]]></Node>
<StgValue><ssdm name="r2inv"/></StgValue>
</operation>

<operation id="3417" st_id="24" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:233 %add22_s = dadd i64 %add20_s, i64 %mul21_s

]]></Node>
<StgValue><ssdm name="add22_s"/></StgValue>
</operation>

<operation id="3418" st_id="24" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:342 %add22_2 = dadd i64 %add20_2, i64 %mul21_2

]]></Node>
<StgValue><ssdm name="add22_2"/></StgValue>
</operation>

<operation id="3419" st_id="24" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:451 %add22_3 = dadd i64 %add20_3, i64 %mul21_3

]]></Node>
<StgValue><ssdm name="add22_3"/></StgValue>
</operation>

<operation id="3420" st_id="24" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:560 %add22_4 = dadd i64 %add20_4, i64 %mul21_4

]]></Node>
<StgValue><ssdm name="add22_4"/></StgValue>
</operation>

<operation id="3421" st_id="24" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:669 %add22_5 = dadd i64 %add20_5, i64 %mul21_5

]]></Node>
<StgValue><ssdm name="add22_5"/></StgValue>
</operation>

<operation id="3422" st_id="24" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:775 %add20_6 = dadd i64 %mul18_6, i64 %mul19_6

]]></Node>
<StgValue><ssdm name="add20_6"/></StgValue>
</operation>

<operation id="3423" st_id="24" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:884 %add20_7 = dadd i64 %mul18_7, i64 %mul19_7

]]></Node>
<StgValue><ssdm name="add20_7"/></StgValue>
</operation>

<operation id="3424" st_id="24" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:993 %add20_8 = dadd i64 %mul18_8, i64 %mul19_8

]]></Node>
<StgValue><ssdm name="add20_8"/></StgValue>
</operation>

<operation id="3425" st_id="24" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1102 %add20_9 = dadd i64 %mul18_9, i64 %mul19_9

]]></Node>
<StgValue><ssdm name="add20_9"/></StgValue>
</operation>

<operation id="3426" st_id="24" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1211 %add20_10 = dadd i64 %mul18_10, i64 %mul19_10

]]></Node>
<StgValue><ssdm name="add20_10"/></StgValue>
</operation>

<operation id="3427" st_id="24" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1318 %mul19_11 = dmul i64 %dely_11, i64 %dely_11

]]></Node>
<StgValue><ssdm name="mul19_11"/></StgValue>
</operation>

<operation id="3428" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1319 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_11, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3429" st_id="24" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1425 %mul18_12 = dmul i64 %delx_12, i64 %delx_12

]]></Node>
<StgValue><ssdm name="mul18_12"/></StgValue>
</operation>

<operation id="3430" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1426 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_12, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3431" st_id="24" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1427 %mul19_12 = dmul i64 %dely_12, i64 %dely_12

]]></Node>
<StgValue><ssdm name="mul19_12"/></StgValue>
</operation>

<operation id="3432" st_id="24" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1430 %mul21_12 = dmul i64 %delz_12, i64 %delz_12

]]></Node>
<StgValue><ssdm name="mul21_12"/></StgValue>
</operation>

<operation id="3433" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1431 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_12, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3434" st_id="24" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1534 %mul18_13 = dmul i64 %delx_13, i64 %delx_13

]]></Node>
<StgValue><ssdm name="mul18_13"/></StgValue>
</operation>

<operation id="3435" st_id="24" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1536 %mul19_13 = dmul i64 %dely_13, i64 %dely_13

]]></Node>
<StgValue><ssdm name="mul19_13"/></StgValue>
</operation>

<operation id="3436" st_id="24" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1539 %mul21_13 = dmul i64 %delz_13, i64 %delz_13

]]></Node>
<StgValue><ssdm name="mul21_13"/></StgValue>
</operation>

<operation id="3437" st_id="24" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1643 %mul18_14 = dmul i64 %delx_14, i64 %delx_14

]]></Node>
<StgValue><ssdm name="mul18_14"/></StgValue>
</operation>

<operation id="3438" st_id="24" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1645 %mul19_14 = dmul i64 %dely_14, i64 %dely_14

]]></Node>
<StgValue><ssdm name="mul19_14"/></StgValue>
</operation>

<operation id="3439" st_id="24" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1648 %mul21_14 = dmul i64 %delz_14, i64 %delz_14

]]></Node>
<StgValue><ssdm name="mul21_14"/></StgValue>
</operation>

<operation id="3440" st_id="24" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1740 %delx_15 = dsub i64 %i_x, i64 %j_x_15

]]></Node>
<StgValue><ssdm name="delx_15"/></StgValue>
</operation>

<operation id="3441" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1741 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_15, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="3442" st_id="24" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1744 %dely_15 = dsub i64 %i_y, i64 %j_y_15

]]></Node>
<StgValue><ssdm name="dely_15"/></StgValue>
</operation>

<operation id="3443" st_id="24" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1748 %delz_15 = dsub i64 %i_z, i64 %j_z_15

]]></Node>
<StgValue><ssdm name="delz_15"/></StgValue>
</operation>

<operation id="3444" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1749 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_15, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="3445" st_id="24" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:119 %r2inv_16 = ddiv i64 1, i64 %add22_1

]]></Node>
<StgValue><ssdm name="r2inv_16"/></StgValue>
</operation>

<operation id="3446" st_id="24" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:227 %add22_1_1 = dadd i64 %add20_1_1, i64 %mul21_1_1

]]></Node>
<StgValue><ssdm name="add22_1_1"/></StgValue>
</operation>

<operation id="3447" st_id="24" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:336 %add22_1_2 = dadd i64 %add20_1_2, i64 %mul21_1_2

]]></Node>
<StgValue><ssdm name="add22_1_2"/></StgValue>
</operation>

<operation id="3448" st_id="24" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:445 %add22_1_3 = dadd i64 %add20_1_3, i64 %mul21_1_3

]]></Node>
<StgValue><ssdm name="add22_1_3"/></StgValue>
</operation>

<operation id="3449" st_id="24" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:554 %add22_1_4 = dadd i64 %add20_1_4, i64 %mul21_1_4

]]></Node>
<StgValue><ssdm name="add22_1_4"/></StgValue>
</operation>

<operation id="3450" st_id="24" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:663 %add22_1_5 = dadd i64 %add20_1_5, i64 %mul21_1_5

]]></Node>
<StgValue><ssdm name="add22_1_5"/></StgValue>
</operation>

<operation id="3451" st_id="24" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:769 %add20_1_6 = dadd i64 %mul18_1_6, i64 %mul19_1_6

]]></Node>
<StgValue><ssdm name="add20_1_6"/></StgValue>
</operation>

<operation id="3452" st_id="24" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:878 %add20_1_7 = dadd i64 %mul18_1_7, i64 %mul19_1_7

]]></Node>
<StgValue><ssdm name="add20_1_7"/></StgValue>
</operation>

<operation id="3453" st_id="24" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:987 %add20_1_8 = dadd i64 %mul18_1_8, i64 %mul19_1_8

]]></Node>
<StgValue><ssdm name="add20_1_8"/></StgValue>
</operation>

<operation id="3454" st_id="24" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1096 %add20_1_9 = dadd i64 %mul18_1_9, i64 %mul19_1_9

]]></Node>
<StgValue><ssdm name="add20_1_9"/></StgValue>
</operation>

<operation id="3455" st_id="24" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1205 %add20_1_s = dadd i64 %mul18_1_s, i64 %mul19_1_s

]]></Node>
<StgValue><ssdm name="add20_1_s"/></StgValue>
</operation>

<operation id="3456" st_id="24" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1312 %mul19_1_10 = dmul i64 %dely_27, i64 %dely_27

]]></Node>
<StgValue><ssdm name="mul19_1_10"/></StgValue>
</operation>

<operation id="3457" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3226" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1313 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_1_10, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3458" st_id="24" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1419 %mul18_1_11 = dmul i64 %delx_28, i64 %delx_28

]]></Node>
<StgValue><ssdm name="mul18_1_11"/></StgValue>
</operation>

<operation id="3459" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1420 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_1_11, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3460" st_id="24" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1421 %mul19_1_11 = dmul i64 %dely_28, i64 %dely_28

]]></Node>
<StgValue><ssdm name="mul19_1_11"/></StgValue>
</operation>

<operation id="3461" st_id="24" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1424 %mul21_1_11 = dmul i64 %delz_28, i64 %delz_28

]]></Node>
<StgValue><ssdm name="mul21_1_11"/></StgValue>
</operation>

<operation id="3462" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1425 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_1_11, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3463" st_id="24" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1528 %mul18_1_12 = dmul i64 %delx_29, i64 %delx_29

]]></Node>
<StgValue><ssdm name="mul18_1_12"/></StgValue>
</operation>

<operation id="3464" st_id="24" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1530 %mul19_1_12 = dmul i64 %dely_29, i64 %dely_29

]]></Node>
<StgValue><ssdm name="mul19_1_12"/></StgValue>
</operation>

<operation id="3465" st_id="24" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1533 %mul21_1_12 = dmul i64 %delz_29, i64 %delz_29

]]></Node>
<StgValue><ssdm name="mul21_1_12"/></StgValue>
</operation>

<operation id="3466" st_id="24" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1637 %mul18_1_13 = dmul i64 %delx_30, i64 %delx_30

]]></Node>
<StgValue><ssdm name="mul18_1_13"/></StgValue>
</operation>

<operation id="3467" st_id="24" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1639 %mul19_1_13 = dmul i64 %dely_30, i64 %dely_30

]]></Node>
<StgValue><ssdm name="mul19_1_13"/></StgValue>
</operation>

<operation id="3468" st_id="24" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1642 %mul21_1_13 = dmul i64 %delz_30, i64 %delz_30

]]></Node>
<StgValue><ssdm name="mul21_1_13"/></StgValue>
</operation>

<operation id="3469" st_id="24" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1734 %delx_31 = dsub i64 %i_x_1, i64 %j_x_31

]]></Node>
<StgValue><ssdm name="delx_31"/></StgValue>
</operation>

<operation id="3470" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3648" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1735 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_31, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="3471" st_id="24" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1738 %dely_31 = dsub i64 %i_y_1, i64 %j_y_31

]]></Node>
<StgValue><ssdm name="dely_31"/></StgValue>
</operation>

<operation id="3472" st_id="24" stage="1" lat="4">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3655" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1742 %delz_31 = dsub i64 %i_z_1, i64 %j_z_31

]]></Node>
<StgValue><ssdm name="delz_31"/></StgValue>
</operation>

<operation id="3473" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3656" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1743 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_31, i64 509, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="3474" st_id="25" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:125 %r2inv = ddiv i64 1, i64 %add1

]]></Node>
<StgValue><ssdm name="r2inv"/></StgValue>
</operation>

<operation id="3475" st_id="25" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:234 %r2inv_1 = ddiv i64 1, i64 %add22_s

]]></Node>
<StgValue><ssdm name="r2inv_1"/></StgValue>
</operation>

<operation id="3476" st_id="25" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:342 %add22_2 = dadd i64 %add20_2, i64 %mul21_2

]]></Node>
<StgValue><ssdm name="add22_2"/></StgValue>
</operation>

<operation id="3477" st_id="25" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:451 %add22_3 = dadd i64 %add20_3, i64 %mul21_3

]]></Node>
<StgValue><ssdm name="add22_3"/></StgValue>
</operation>

<operation id="3478" st_id="25" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:560 %add22_4 = dadd i64 %add20_4, i64 %mul21_4

]]></Node>
<StgValue><ssdm name="add22_4"/></StgValue>
</operation>

<operation id="3479" st_id="25" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:669 %add22_5 = dadd i64 %add20_5, i64 %mul21_5

]]></Node>
<StgValue><ssdm name="add22_5"/></StgValue>
</operation>

<operation id="3480" st_id="25" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:778 %add22_6 = dadd i64 %add20_6, i64 %mul21_6

]]></Node>
<StgValue><ssdm name="add22_6"/></StgValue>
</operation>

<operation id="3481" st_id="25" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:884 %add20_7 = dadd i64 %mul18_7, i64 %mul19_7

]]></Node>
<StgValue><ssdm name="add20_7"/></StgValue>
</operation>

<operation id="3482" st_id="25" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:993 %add20_8 = dadd i64 %mul18_8, i64 %mul19_8

]]></Node>
<StgValue><ssdm name="add20_8"/></StgValue>
</operation>

<operation id="3483" st_id="25" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1102 %add20_9 = dadd i64 %mul18_9, i64 %mul19_9

]]></Node>
<StgValue><ssdm name="add20_9"/></StgValue>
</operation>

<operation id="3484" st_id="25" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1211 %add20_10 = dadd i64 %mul18_10, i64 %mul19_10

]]></Node>
<StgValue><ssdm name="add20_10"/></StgValue>
</operation>

<operation id="3485" st_id="25" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1320 %add20_11 = dadd i64 %mul18_11, i64 %mul19_11

]]></Node>
<StgValue><ssdm name="add20_11"/></StgValue>
</operation>

<operation id="3486" st_id="25" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1427 %mul19_12 = dmul i64 %dely_12, i64 %dely_12

]]></Node>
<StgValue><ssdm name="mul19_12"/></StgValue>
</operation>

<operation id="3487" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1428 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_12, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3488" st_id="25" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1534 %mul18_13 = dmul i64 %delx_13, i64 %delx_13

]]></Node>
<StgValue><ssdm name="mul18_13"/></StgValue>
</operation>

<operation id="3489" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1535 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_13, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3490" st_id="25" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1536 %mul19_13 = dmul i64 %dely_13, i64 %dely_13

]]></Node>
<StgValue><ssdm name="mul19_13"/></StgValue>
</operation>

<operation id="3491" st_id="25" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1539 %mul21_13 = dmul i64 %delz_13, i64 %delz_13

]]></Node>
<StgValue><ssdm name="mul21_13"/></StgValue>
</operation>

<operation id="3492" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1540 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_13, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3493" st_id="25" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1643 %mul18_14 = dmul i64 %delx_14, i64 %delx_14

]]></Node>
<StgValue><ssdm name="mul18_14"/></StgValue>
</operation>

<operation id="3494" st_id="25" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1645 %mul19_14 = dmul i64 %dely_14, i64 %dely_14

]]></Node>
<StgValue><ssdm name="mul19_14"/></StgValue>
</operation>

<operation id="3495" st_id="25" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1648 %mul21_14 = dmul i64 %delz_14, i64 %delz_14

]]></Node>
<StgValue><ssdm name="mul21_14"/></StgValue>
</operation>

<operation id="3496" st_id="25" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1744 %dely_15 = dsub i64 %i_y, i64 %j_y_15

]]></Node>
<StgValue><ssdm name="dely_15"/></StgValue>
</operation>

<operation id="3497" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1745 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_15, i64 509, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="3498" st_id="25" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1752 %mul18_15 = dmul i64 %delx_15, i64 %delx_15

]]></Node>
<StgValue><ssdm name="mul18_15"/></StgValue>
</operation>

<operation id="3499" st_id="25" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1757 %mul21_15 = dmul i64 %delz_15, i64 %delz_15

]]></Node>
<StgValue><ssdm name="mul21_15"/></StgValue>
</operation>

<operation id="3500" st_id="25" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:119 %r2inv_16 = ddiv i64 1, i64 %add22_1

]]></Node>
<StgValue><ssdm name="r2inv_16"/></StgValue>
</operation>

<operation id="3501" st_id="25" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:228 %r2inv_17 = ddiv i64 1, i64 %add22_1_1

]]></Node>
<StgValue><ssdm name="r2inv_17"/></StgValue>
</operation>

<operation id="3502" st_id="25" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:336 %add22_1_2 = dadd i64 %add20_1_2, i64 %mul21_1_2

]]></Node>
<StgValue><ssdm name="add22_1_2"/></StgValue>
</operation>

<operation id="3503" st_id="25" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:445 %add22_1_3 = dadd i64 %add20_1_3, i64 %mul21_1_3

]]></Node>
<StgValue><ssdm name="add22_1_3"/></StgValue>
</operation>

<operation id="3504" st_id="25" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:554 %add22_1_4 = dadd i64 %add20_1_4, i64 %mul21_1_4

]]></Node>
<StgValue><ssdm name="add22_1_4"/></StgValue>
</operation>

<operation id="3505" st_id="25" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:663 %add22_1_5 = dadd i64 %add20_1_5, i64 %mul21_1_5

]]></Node>
<StgValue><ssdm name="add22_1_5"/></StgValue>
</operation>

<operation id="3506" st_id="25" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:772 %add22_1_6 = dadd i64 %add20_1_6, i64 %mul21_1_6

]]></Node>
<StgValue><ssdm name="add22_1_6"/></StgValue>
</operation>

<operation id="3507" st_id="25" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:878 %add20_1_7 = dadd i64 %mul18_1_7, i64 %mul19_1_7

]]></Node>
<StgValue><ssdm name="add20_1_7"/></StgValue>
</operation>

<operation id="3508" st_id="25" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:987 %add20_1_8 = dadd i64 %mul18_1_8, i64 %mul19_1_8

]]></Node>
<StgValue><ssdm name="add20_1_8"/></StgValue>
</operation>

<operation id="3509" st_id="25" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1096 %add20_1_9 = dadd i64 %mul18_1_9, i64 %mul19_1_9

]]></Node>
<StgValue><ssdm name="add20_1_9"/></StgValue>
</operation>

<operation id="3510" st_id="25" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1205 %add20_1_s = dadd i64 %mul18_1_s, i64 %mul19_1_s

]]></Node>
<StgValue><ssdm name="add20_1_s"/></StgValue>
</operation>

<operation id="3511" st_id="25" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1314 %add20_1_10 = dadd i64 %mul18_1_10, i64 %mul19_1_10

]]></Node>
<StgValue><ssdm name="add20_1_10"/></StgValue>
</operation>

<operation id="3512" st_id="25" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1421 %mul19_1_11 = dmul i64 %dely_28, i64 %dely_28

]]></Node>
<StgValue><ssdm name="mul19_1_11"/></StgValue>
</operation>

<operation id="3513" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3335" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1422 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_1_11, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3514" st_id="25" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1528 %mul18_1_12 = dmul i64 %delx_29, i64 %delx_29

]]></Node>
<StgValue><ssdm name="mul18_1_12"/></StgValue>
</operation>

<operation id="3515" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3442" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1529 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_1_12, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3516" st_id="25" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1530 %mul19_1_12 = dmul i64 %dely_29, i64 %dely_29

]]></Node>
<StgValue><ssdm name="mul19_1_12"/></StgValue>
</operation>

<operation id="3517" st_id="25" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1533 %mul21_1_12 = dmul i64 %delz_29, i64 %delz_29

]]></Node>
<StgValue><ssdm name="mul21_1_12"/></StgValue>
</operation>

<operation id="3518" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1534 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_1_12, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3519" st_id="25" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1637 %mul18_1_13 = dmul i64 %delx_30, i64 %delx_30

]]></Node>
<StgValue><ssdm name="mul18_1_13"/></StgValue>
</operation>

<operation id="3520" st_id="25" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1639 %mul19_1_13 = dmul i64 %dely_30, i64 %dely_30

]]></Node>
<StgValue><ssdm name="mul19_1_13"/></StgValue>
</operation>

<operation id="3521" st_id="25" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1642 %mul21_1_13 = dmul i64 %delz_30, i64 %delz_30

]]></Node>
<StgValue><ssdm name="mul21_1_13"/></StgValue>
</operation>

<operation id="3522" st_id="25" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1738 %dely_31 = dsub i64 %i_y_1, i64 %j_y_31

]]></Node>
<StgValue><ssdm name="dely_31"/></StgValue>
</operation>

<operation id="3523" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3652" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1739 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_31, i64 509, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="3524" st_id="25" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3659" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1746 %mul18_1_14 = dmul i64 %delx_31, i64 %delx_31

]]></Node>
<StgValue><ssdm name="mul18_1_14"/></StgValue>
</operation>

<operation id="3525" st_id="25" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1751 %mul21_1_14 = dmul i64 %delz_31, i64 %delz_31

]]></Node>
<StgValue><ssdm name="mul21_1_14"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="3526" st_id="26" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:125 %r2inv = ddiv i64 1, i64 %add1

]]></Node>
<StgValue><ssdm name="r2inv"/></StgValue>
</operation>

<operation id="3527" st_id="26" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:234 %r2inv_1 = ddiv i64 1, i64 %add22_s

]]></Node>
<StgValue><ssdm name="r2inv_1"/></StgValue>
</operation>

<operation id="3528" st_id="26" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:343 %r2inv_2 = ddiv i64 1, i64 %add22_2

]]></Node>
<StgValue><ssdm name="r2inv_2"/></StgValue>
</operation>

<operation id="3529" st_id="26" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:451 %add22_3 = dadd i64 %add20_3, i64 %mul21_3

]]></Node>
<StgValue><ssdm name="add22_3"/></StgValue>
</operation>

<operation id="3530" st_id="26" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:560 %add22_4 = dadd i64 %add20_4, i64 %mul21_4

]]></Node>
<StgValue><ssdm name="add22_4"/></StgValue>
</operation>

<operation id="3531" st_id="26" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:669 %add22_5 = dadd i64 %add20_5, i64 %mul21_5

]]></Node>
<StgValue><ssdm name="add22_5"/></StgValue>
</operation>

<operation id="3532" st_id="26" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:778 %add22_6 = dadd i64 %add20_6, i64 %mul21_6

]]></Node>
<StgValue><ssdm name="add22_6"/></StgValue>
</operation>

<operation id="3533" st_id="26" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:887 %add22_7 = dadd i64 %add20_7, i64 %mul21_7

]]></Node>
<StgValue><ssdm name="add22_7"/></StgValue>
</operation>

<operation id="3534" st_id="26" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:993 %add20_8 = dadd i64 %mul18_8, i64 %mul19_8

]]></Node>
<StgValue><ssdm name="add20_8"/></StgValue>
</operation>

<operation id="3535" st_id="26" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1102 %add20_9 = dadd i64 %mul18_9, i64 %mul19_9

]]></Node>
<StgValue><ssdm name="add20_9"/></StgValue>
</operation>

<operation id="3536" st_id="26" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1211 %add20_10 = dadd i64 %mul18_10, i64 %mul19_10

]]></Node>
<StgValue><ssdm name="add20_10"/></StgValue>
</operation>

<operation id="3537" st_id="26" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1320 %add20_11 = dadd i64 %mul18_11, i64 %mul19_11

]]></Node>
<StgValue><ssdm name="add20_11"/></StgValue>
</operation>

<operation id="3538" st_id="26" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1429 %add20_12 = dadd i64 %mul18_12, i64 %mul19_12

]]></Node>
<StgValue><ssdm name="add20_12"/></StgValue>
</operation>

<operation id="3539" st_id="26" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1536 %mul19_13 = dmul i64 %dely_13, i64 %dely_13

]]></Node>
<StgValue><ssdm name="mul19_13"/></StgValue>
</operation>

<operation id="3540" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1537 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_13, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3541" st_id="26" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1643 %mul18_14 = dmul i64 %delx_14, i64 %delx_14

]]></Node>
<StgValue><ssdm name="mul18_14"/></StgValue>
</operation>

<operation id="3542" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1644 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_14, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3543" st_id="26" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1645 %mul19_14 = dmul i64 %dely_14, i64 %dely_14

]]></Node>
<StgValue><ssdm name="mul19_14"/></StgValue>
</operation>

<operation id="3544" st_id="26" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1648 %mul21_14 = dmul i64 %delz_14, i64 %delz_14

]]></Node>
<StgValue><ssdm name="mul21_14"/></StgValue>
</operation>

<operation id="3545" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1649 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_14, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3546" st_id="26" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1752 %mul18_15 = dmul i64 %delx_15, i64 %delx_15

]]></Node>
<StgValue><ssdm name="mul18_15"/></StgValue>
</operation>

<operation id="3547" st_id="26" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1754 %mul19_15 = dmul i64 %dely_15, i64 %dely_15

]]></Node>
<StgValue><ssdm name="mul19_15"/></StgValue>
</operation>

<operation id="3548" st_id="26" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1757 %mul21_15 = dmul i64 %delz_15, i64 %delz_15

]]></Node>
<StgValue><ssdm name="mul21_15"/></StgValue>
</operation>

<operation id="3549" st_id="26" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:119 %r2inv_16 = ddiv i64 1, i64 %add22_1

]]></Node>
<StgValue><ssdm name="r2inv_16"/></StgValue>
</operation>

<operation id="3550" st_id="26" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:228 %r2inv_17 = ddiv i64 1, i64 %add22_1_1

]]></Node>
<StgValue><ssdm name="r2inv_17"/></StgValue>
</operation>

<operation id="3551" st_id="26" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:337 %r2inv_18 = ddiv i64 1, i64 %add22_1_2

]]></Node>
<StgValue><ssdm name="r2inv_18"/></StgValue>
</operation>

<operation id="3552" st_id="26" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:445 %add22_1_3 = dadd i64 %add20_1_3, i64 %mul21_1_3

]]></Node>
<StgValue><ssdm name="add22_1_3"/></StgValue>
</operation>

<operation id="3553" st_id="26" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:554 %add22_1_4 = dadd i64 %add20_1_4, i64 %mul21_1_4

]]></Node>
<StgValue><ssdm name="add22_1_4"/></StgValue>
</operation>

<operation id="3554" st_id="26" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:663 %add22_1_5 = dadd i64 %add20_1_5, i64 %mul21_1_5

]]></Node>
<StgValue><ssdm name="add22_1_5"/></StgValue>
</operation>

<operation id="3555" st_id="26" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:772 %add22_1_6 = dadd i64 %add20_1_6, i64 %mul21_1_6

]]></Node>
<StgValue><ssdm name="add22_1_6"/></StgValue>
</operation>

<operation id="3556" st_id="26" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:881 %add22_1_7 = dadd i64 %add20_1_7, i64 %mul21_1_7

]]></Node>
<StgValue><ssdm name="add22_1_7"/></StgValue>
</operation>

<operation id="3557" st_id="26" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:987 %add20_1_8 = dadd i64 %mul18_1_8, i64 %mul19_1_8

]]></Node>
<StgValue><ssdm name="add20_1_8"/></StgValue>
</operation>

<operation id="3558" st_id="26" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1096 %add20_1_9 = dadd i64 %mul18_1_9, i64 %mul19_1_9

]]></Node>
<StgValue><ssdm name="add20_1_9"/></StgValue>
</operation>

<operation id="3559" st_id="26" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1205 %add20_1_s = dadd i64 %mul18_1_s, i64 %mul19_1_s

]]></Node>
<StgValue><ssdm name="add20_1_s"/></StgValue>
</operation>

<operation id="3560" st_id="26" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1314 %add20_1_10 = dadd i64 %mul18_1_10, i64 %mul19_1_10

]]></Node>
<StgValue><ssdm name="add20_1_10"/></StgValue>
</operation>

<operation id="3561" st_id="26" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1423 %add20_1_11 = dadd i64 %mul18_1_11, i64 %mul19_1_11

]]></Node>
<StgValue><ssdm name="add20_1_11"/></StgValue>
</operation>

<operation id="3562" st_id="26" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1530 %mul19_1_12 = dmul i64 %dely_29, i64 %dely_29

]]></Node>
<StgValue><ssdm name="mul19_1_12"/></StgValue>
</operation>

<operation id="3563" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1531 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_1_12, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3564" st_id="26" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1637 %mul18_1_13 = dmul i64 %delx_30, i64 %delx_30

]]></Node>
<StgValue><ssdm name="mul18_1_13"/></StgValue>
</operation>

<operation id="3565" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3551" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1638 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_1_13, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3566" st_id="26" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1639 %mul19_1_13 = dmul i64 %dely_30, i64 %dely_30

]]></Node>
<StgValue><ssdm name="mul19_1_13"/></StgValue>
</operation>

<operation id="3567" st_id="26" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1642 %mul21_1_13 = dmul i64 %delz_30, i64 %delz_30

]]></Node>
<StgValue><ssdm name="mul21_1_13"/></StgValue>
</operation>

<operation id="3568" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1643 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_1_13, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3569" st_id="26" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3659" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1746 %mul18_1_14 = dmul i64 %delx_31, i64 %delx_31

]]></Node>
<StgValue><ssdm name="mul18_1_14"/></StgValue>
</operation>

<operation id="3570" st_id="26" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3661" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1748 %mul19_1_14 = dmul i64 %dely_31, i64 %dely_31

]]></Node>
<StgValue><ssdm name="mul19_1_14"/></StgValue>
</operation>

<operation id="3571" st_id="26" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1751 %mul21_1_14 = dmul i64 %delz_31, i64 %delz_31

]]></Node>
<StgValue><ssdm name="mul21_1_14"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="3572" st_id="27" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:125 %r2inv = ddiv i64 1, i64 %add1

]]></Node>
<StgValue><ssdm name="r2inv"/></StgValue>
</operation>

<operation id="3573" st_id="27" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:234 %r2inv_1 = ddiv i64 1, i64 %add22_s

]]></Node>
<StgValue><ssdm name="r2inv_1"/></StgValue>
</operation>

<operation id="3574" st_id="27" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:343 %r2inv_2 = ddiv i64 1, i64 %add22_2

]]></Node>
<StgValue><ssdm name="r2inv_2"/></StgValue>
</operation>

<operation id="3575" st_id="27" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:452 %r2inv_3 = ddiv i64 1, i64 %add22_3

]]></Node>
<StgValue><ssdm name="r2inv_3"/></StgValue>
</operation>

<operation id="3576" st_id="27" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:560 %add22_4 = dadd i64 %add20_4, i64 %mul21_4

]]></Node>
<StgValue><ssdm name="add22_4"/></StgValue>
</operation>

<operation id="3577" st_id="27" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:669 %add22_5 = dadd i64 %add20_5, i64 %mul21_5

]]></Node>
<StgValue><ssdm name="add22_5"/></StgValue>
</operation>

<operation id="3578" st_id="27" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:778 %add22_6 = dadd i64 %add20_6, i64 %mul21_6

]]></Node>
<StgValue><ssdm name="add22_6"/></StgValue>
</operation>

<operation id="3579" st_id="27" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:887 %add22_7 = dadd i64 %add20_7, i64 %mul21_7

]]></Node>
<StgValue><ssdm name="add22_7"/></StgValue>
</operation>

<operation id="3580" st_id="27" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:996 %add22_8 = dadd i64 %add20_8, i64 %mul21_8

]]></Node>
<StgValue><ssdm name="add22_8"/></StgValue>
</operation>

<operation id="3581" st_id="27" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1102 %add20_9 = dadd i64 %mul18_9, i64 %mul19_9

]]></Node>
<StgValue><ssdm name="add20_9"/></StgValue>
</operation>

<operation id="3582" st_id="27" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1211 %add20_10 = dadd i64 %mul18_10, i64 %mul19_10

]]></Node>
<StgValue><ssdm name="add20_10"/></StgValue>
</operation>

<operation id="3583" st_id="27" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1320 %add20_11 = dadd i64 %mul18_11, i64 %mul19_11

]]></Node>
<StgValue><ssdm name="add20_11"/></StgValue>
</operation>

<operation id="3584" st_id="27" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1429 %add20_12 = dadd i64 %mul18_12, i64 %mul19_12

]]></Node>
<StgValue><ssdm name="add20_12"/></StgValue>
</operation>

<operation id="3585" st_id="27" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1538 %add20_13 = dadd i64 %mul18_13, i64 %mul19_13

]]></Node>
<StgValue><ssdm name="add20_13"/></StgValue>
</operation>

<operation id="3586" st_id="27" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1645 %mul19_14 = dmul i64 %dely_14, i64 %dely_14

]]></Node>
<StgValue><ssdm name="mul19_14"/></StgValue>
</operation>

<operation id="3587" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1646 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_14, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3588" st_id="27" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1752 %mul18_15 = dmul i64 %delx_15, i64 %delx_15

]]></Node>
<StgValue><ssdm name="mul18_15"/></StgValue>
</operation>

<operation id="3589" st_id="27" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1754 %mul19_15 = dmul i64 %dely_15, i64 %dely_15

]]></Node>
<StgValue><ssdm name="mul19_15"/></StgValue>
</operation>

<operation id="3590" st_id="27" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1757 %mul21_15 = dmul i64 %delz_15, i64 %delz_15

]]></Node>
<StgValue><ssdm name="mul21_15"/></StgValue>
</operation>

<operation id="3591" st_id="27" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:119 %r2inv_16 = ddiv i64 1, i64 %add22_1

]]></Node>
<StgValue><ssdm name="r2inv_16"/></StgValue>
</operation>

<operation id="3592" st_id="27" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:228 %r2inv_17 = ddiv i64 1, i64 %add22_1_1

]]></Node>
<StgValue><ssdm name="r2inv_17"/></StgValue>
</operation>

<operation id="3593" st_id="27" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:337 %r2inv_18 = ddiv i64 1, i64 %add22_1_2

]]></Node>
<StgValue><ssdm name="r2inv_18"/></StgValue>
</operation>

<operation id="3594" st_id="27" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:446 %r2inv_19 = ddiv i64 1, i64 %add22_1_3

]]></Node>
<StgValue><ssdm name="r2inv_19"/></StgValue>
</operation>

<operation id="3595" st_id="27" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:554 %add22_1_4 = dadd i64 %add20_1_4, i64 %mul21_1_4

]]></Node>
<StgValue><ssdm name="add22_1_4"/></StgValue>
</operation>

<operation id="3596" st_id="27" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:663 %add22_1_5 = dadd i64 %add20_1_5, i64 %mul21_1_5

]]></Node>
<StgValue><ssdm name="add22_1_5"/></StgValue>
</operation>

<operation id="3597" st_id="27" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:772 %add22_1_6 = dadd i64 %add20_1_6, i64 %mul21_1_6

]]></Node>
<StgValue><ssdm name="add22_1_6"/></StgValue>
</operation>

<operation id="3598" st_id="27" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:881 %add22_1_7 = dadd i64 %add20_1_7, i64 %mul21_1_7

]]></Node>
<StgValue><ssdm name="add22_1_7"/></StgValue>
</operation>

<operation id="3599" st_id="27" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:990 %add22_1_8 = dadd i64 %add20_1_8, i64 %mul21_1_8

]]></Node>
<StgValue><ssdm name="add22_1_8"/></StgValue>
</operation>

<operation id="3600" st_id="27" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1096 %add20_1_9 = dadd i64 %mul18_1_9, i64 %mul19_1_9

]]></Node>
<StgValue><ssdm name="add20_1_9"/></StgValue>
</operation>

<operation id="3601" st_id="27" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1205 %add20_1_s = dadd i64 %mul18_1_s, i64 %mul19_1_s

]]></Node>
<StgValue><ssdm name="add20_1_s"/></StgValue>
</operation>

<operation id="3602" st_id="27" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1314 %add20_1_10 = dadd i64 %mul18_1_10, i64 %mul19_1_10

]]></Node>
<StgValue><ssdm name="add20_1_10"/></StgValue>
</operation>

<operation id="3603" st_id="27" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1423 %add20_1_11 = dadd i64 %mul18_1_11, i64 %mul19_1_11

]]></Node>
<StgValue><ssdm name="add20_1_11"/></StgValue>
</operation>

<operation id="3604" st_id="27" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1532 %add20_1_12 = dadd i64 %mul18_1_12, i64 %mul19_1_12

]]></Node>
<StgValue><ssdm name="add20_1_12"/></StgValue>
</operation>

<operation id="3605" st_id="27" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1639 %mul19_1_13 = dmul i64 %dely_30, i64 %dely_30

]]></Node>
<StgValue><ssdm name="mul19_1_13"/></StgValue>
</operation>

<operation id="3606" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3553" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1640 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_1_13, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3607" st_id="27" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3659" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1746 %mul18_1_14 = dmul i64 %delx_31, i64 %delx_31

]]></Node>
<StgValue><ssdm name="mul18_1_14"/></StgValue>
</operation>

<operation id="3608" st_id="27" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3661" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1748 %mul19_1_14 = dmul i64 %dely_31, i64 %dely_31

]]></Node>
<StgValue><ssdm name="mul19_1_14"/></StgValue>
</operation>

<operation id="3609" st_id="27" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1751 %mul21_1_14 = dmul i64 %delz_31, i64 %delz_31

]]></Node>
<StgValue><ssdm name="mul21_1_14"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="3610" st_id="28" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:125 %r2inv = ddiv i64 1, i64 %add1

]]></Node>
<StgValue><ssdm name="r2inv"/></StgValue>
</operation>

<operation id="3611" st_id="28" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:234 %r2inv_1 = ddiv i64 1, i64 %add22_s

]]></Node>
<StgValue><ssdm name="r2inv_1"/></StgValue>
</operation>

<operation id="3612" st_id="28" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:343 %r2inv_2 = ddiv i64 1, i64 %add22_2

]]></Node>
<StgValue><ssdm name="r2inv_2"/></StgValue>
</operation>

<operation id="3613" st_id="28" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:452 %r2inv_3 = ddiv i64 1, i64 %add22_3

]]></Node>
<StgValue><ssdm name="r2inv_3"/></StgValue>
</operation>

<operation id="3614" st_id="28" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:561 %r2inv_4 = ddiv i64 1, i64 %add22_4

]]></Node>
<StgValue><ssdm name="r2inv_4"/></StgValue>
</operation>

<operation id="3615" st_id="28" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:669 %add22_5 = dadd i64 %add20_5, i64 %mul21_5

]]></Node>
<StgValue><ssdm name="add22_5"/></StgValue>
</operation>

<operation id="3616" st_id="28" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:778 %add22_6 = dadd i64 %add20_6, i64 %mul21_6

]]></Node>
<StgValue><ssdm name="add22_6"/></StgValue>
</operation>

<operation id="3617" st_id="28" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:887 %add22_7 = dadd i64 %add20_7, i64 %mul21_7

]]></Node>
<StgValue><ssdm name="add22_7"/></StgValue>
</operation>

<operation id="3618" st_id="28" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:996 %add22_8 = dadd i64 %add20_8, i64 %mul21_8

]]></Node>
<StgValue><ssdm name="add22_8"/></StgValue>
</operation>

<operation id="3619" st_id="28" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1105 %add22_9 = dadd i64 %add20_9, i64 %mul21_9

]]></Node>
<StgValue><ssdm name="add22_9"/></StgValue>
</operation>

<operation id="3620" st_id="28" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1211 %add20_10 = dadd i64 %mul18_10, i64 %mul19_10

]]></Node>
<StgValue><ssdm name="add20_10"/></StgValue>
</operation>

<operation id="3621" st_id="28" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1320 %add20_11 = dadd i64 %mul18_11, i64 %mul19_11

]]></Node>
<StgValue><ssdm name="add20_11"/></StgValue>
</operation>

<operation id="3622" st_id="28" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1429 %add20_12 = dadd i64 %mul18_12, i64 %mul19_12

]]></Node>
<StgValue><ssdm name="add20_12"/></StgValue>
</operation>

<operation id="3623" st_id="28" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1538 %add20_13 = dadd i64 %mul18_13, i64 %mul19_13

]]></Node>
<StgValue><ssdm name="add20_13"/></StgValue>
</operation>

<operation id="3624" st_id="28" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1647 %add20_14 = dadd i64 %mul18_14, i64 %mul19_14

]]></Node>
<StgValue><ssdm name="add20_14"/></StgValue>
</operation>

<operation id="3625" st_id="28" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1752 %mul18_15 = dmul i64 %delx_15, i64 %delx_15

]]></Node>
<StgValue><ssdm name="mul18_15"/></StgValue>
</operation>

<operation id="3626" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1753 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_15, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3627" st_id="28" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1754 %mul19_15 = dmul i64 %dely_15, i64 %dely_15

]]></Node>
<StgValue><ssdm name="mul19_15"/></StgValue>
</operation>

<operation id="3628" st_id="28" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1757 %mul21_15 = dmul i64 %delz_15, i64 %delz_15

]]></Node>
<StgValue><ssdm name="mul21_15"/></StgValue>
</operation>

<operation id="3629" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1758 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_15, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3630" st_id="28" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:119 %r2inv_16 = ddiv i64 1, i64 %add22_1

]]></Node>
<StgValue><ssdm name="r2inv_16"/></StgValue>
</operation>

<operation id="3631" st_id="28" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:228 %r2inv_17 = ddiv i64 1, i64 %add22_1_1

]]></Node>
<StgValue><ssdm name="r2inv_17"/></StgValue>
</operation>

<operation id="3632" st_id="28" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:337 %r2inv_18 = ddiv i64 1, i64 %add22_1_2

]]></Node>
<StgValue><ssdm name="r2inv_18"/></StgValue>
</operation>

<operation id="3633" st_id="28" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:446 %r2inv_19 = ddiv i64 1, i64 %add22_1_3

]]></Node>
<StgValue><ssdm name="r2inv_19"/></StgValue>
</operation>

<operation id="3634" st_id="28" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:555 %r2inv_20 = ddiv i64 1, i64 %add22_1_4

]]></Node>
<StgValue><ssdm name="r2inv_20"/></StgValue>
</operation>

<operation id="3635" st_id="28" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:663 %add22_1_5 = dadd i64 %add20_1_5, i64 %mul21_1_5

]]></Node>
<StgValue><ssdm name="add22_1_5"/></StgValue>
</operation>

<operation id="3636" st_id="28" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:772 %add22_1_6 = dadd i64 %add20_1_6, i64 %mul21_1_6

]]></Node>
<StgValue><ssdm name="add22_1_6"/></StgValue>
</operation>

<operation id="3637" st_id="28" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:881 %add22_1_7 = dadd i64 %add20_1_7, i64 %mul21_1_7

]]></Node>
<StgValue><ssdm name="add22_1_7"/></StgValue>
</operation>

<operation id="3638" st_id="28" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:990 %add22_1_8 = dadd i64 %add20_1_8, i64 %mul21_1_8

]]></Node>
<StgValue><ssdm name="add22_1_8"/></StgValue>
</operation>

<operation id="3639" st_id="28" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1099 %add22_1_9 = dadd i64 %add20_1_9, i64 %mul21_1_9

]]></Node>
<StgValue><ssdm name="add22_1_9"/></StgValue>
</operation>

<operation id="3640" st_id="28" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1205 %add20_1_s = dadd i64 %mul18_1_s, i64 %mul19_1_s

]]></Node>
<StgValue><ssdm name="add20_1_s"/></StgValue>
</operation>

<operation id="3641" st_id="28" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1314 %add20_1_10 = dadd i64 %mul18_1_10, i64 %mul19_1_10

]]></Node>
<StgValue><ssdm name="add20_1_10"/></StgValue>
</operation>

<operation id="3642" st_id="28" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1423 %add20_1_11 = dadd i64 %mul18_1_11, i64 %mul19_1_11

]]></Node>
<StgValue><ssdm name="add20_1_11"/></StgValue>
</operation>

<operation id="3643" st_id="28" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1532 %add20_1_12 = dadd i64 %mul18_1_12, i64 %mul19_1_12

]]></Node>
<StgValue><ssdm name="add20_1_12"/></StgValue>
</operation>

<operation id="3644" st_id="28" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1641 %add20_1_13 = dadd i64 %mul18_1_13, i64 %mul19_1_13

]]></Node>
<StgValue><ssdm name="add20_1_13"/></StgValue>
</operation>

<operation id="3645" st_id="28" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3659" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1746 %mul18_1_14 = dmul i64 %delx_31, i64 %delx_31

]]></Node>
<StgValue><ssdm name="mul18_1_14"/></StgValue>
</operation>

<operation id="3646" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3660" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1747 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_1_14, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3647" st_id="28" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3661" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1748 %mul19_1_14 = dmul i64 %dely_31, i64 %dely_31

]]></Node>
<StgValue><ssdm name="mul19_1_14"/></StgValue>
</operation>

<operation id="3648" st_id="28" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1751 %mul21_1_14 = dmul i64 %delz_31, i64 %delz_31

]]></Node>
<StgValue><ssdm name="mul21_1_14"/></StgValue>
</operation>

<operation id="3649" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3665" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1752 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_1_14, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="3650" st_id="29" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:125 %r2inv = ddiv i64 1, i64 %add1

]]></Node>
<StgValue><ssdm name="r2inv"/></StgValue>
</operation>

<operation id="3651" st_id="29" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:234 %r2inv_1 = ddiv i64 1, i64 %add22_s

]]></Node>
<StgValue><ssdm name="r2inv_1"/></StgValue>
</operation>

<operation id="3652" st_id="29" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:343 %r2inv_2 = ddiv i64 1, i64 %add22_2

]]></Node>
<StgValue><ssdm name="r2inv_2"/></StgValue>
</operation>

<operation id="3653" st_id="29" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:452 %r2inv_3 = ddiv i64 1, i64 %add22_3

]]></Node>
<StgValue><ssdm name="r2inv_3"/></StgValue>
</operation>

<operation id="3654" st_id="29" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:561 %r2inv_4 = ddiv i64 1, i64 %add22_4

]]></Node>
<StgValue><ssdm name="r2inv_4"/></StgValue>
</operation>

<operation id="3655" st_id="29" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:670 %r2inv_5 = ddiv i64 1, i64 %add22_5

]]></Node>
<StgValue><ssdm name="r2inv_5"/></StgValue>
</operation>

<operation id="3656" st_id="29" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:778 %add22_6 = dadd i64 %add20_6, i64 %mul21_6

]]></Node>
<StgValue><ssdm name="add22_6"/></StgValue>
</operation>

<operation id="3657" st_id="29" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:887 %add22_7 = dadd i64 %add20_7, i64 %mul21_7

]]></Node>
<StgValue><ssdm name="add22_7"/></StgValue>
</operation>

<operation id="3658" st_id="29" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:996 %add22_8 = dadd i64 %add20_8, i64 %mul21_8

]]></Node>
<StgValue><ssdm name="add22_8"/></StgValue>
</operation>

<operation id="3659" st_id="29" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1105 %add22_9 = dadd i64 %add20_9, i64 %mul21_9

]]></Node>
<StgValue><ssdm name="add22_9"/></StgValue>
</operation>

<operation id="3660" st_id="29" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1214 %add22_10 = dadd i64 %add20_10, i64 %mul21_10

]]></Node>
<StgValue><ssdm name="add22_10"/></StgValue>
</operation>

<operation id="3661" st_id="29" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1320 %add20_11 = dadd i64 %mul18_11, i64 %mul19_11

]]></Node>
<StgValue><ssdm name="add20_11"/></StgValue>
</operation>

<operation id="3662" st_id="29" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1429 %add20_12 = dadd i64 %mul18_12, i64 %mul19_12

]]></Node>
<StgValue><ssdm name="add20_12"/></StgValue>
</operation>

<operation id="3663" st_id="29" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1538 %add20_13 = dadd i64 %mul18_13, i64 %mul19_13

]]></Node>
<StgValue><ssdm name="add20_13"/></StgValue>
</operation>

<operation id="3664" st_id="29" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1647 %add20_14 = dadd i64 %mul18_14, i64 %mul19_14

]]></Node>
<StgValue><ssdm name="add20_14"/></StgValue>
</operation>

<operation id="3665" st_id="29" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1754 %mul19_15 = dmul i64 %dely_15, i64 %dely_15

]]></Node>
<StgValue><ssdm name="mul19_15"/></StgValue>
</operation>

<operation id="3666" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1755 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_15, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="3667" st_id="29" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:119 %r2inv_16 = ddiv i64 1, i64 %add22_1

]]></Node>
<StgValue><ssdm name="r2inv_16"/></StgValue>
</operation>

<operation id="3668" st_id="29" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:228 %r2inv_17 = ddiv i64 1, i64 %add22_1_1

]]></Node>
<StgValue><ssdm name="r2inv_17"/></StgValue>
</operation>

<operation id="3669" st_id="29" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:337 %r2inv_18 = ddiv i64 1, i64 %add22_1_2

]]></Node>
<StgValue><ssdm name="r2inv_18"/></StgValue>
</operation>

<operation id="3670" st_id="29" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:446 %r2inv_19 = ddiv i64 1, i64 %add22_1_3

]]></Node>
<StgValue><ssdm name="r2inv_19"/></StgValue>
</operation>

<operation id="3671" st_id="29" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:555 %r2inv_20 = ddiv i64 1, i64 %add22_1_4

]]></Node>
<StgValue><ssdm name="r2inv_20"/></StgValue>
</operation>

<operation id="3672" st_id="29" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:664 %r2inv_21 = ddiv i64 1, i64 %add22_1_5

]]></Node>
<StgValue><ssdm name="r2inv_21"/></StgValue>
</operation>

<operation id="3673" st_id="29" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:772 %add22_1_6 = dadd i64 %add20_1_6, i64 %mul21_1_6

]]></Node>
<StgValue><ssdm name="add22_1_6"/></StgValue>
</operation>

<operation id="3674" st_id="29" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:881 %add22_1_7 = dadd i64 %add20_1_7, i64 %mul21_1_7

]]></Node>
<StgValue><ssdm name="add22_1_7"/></StgValue>
</operation>

<operation id="3675" st_id="29" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:990 %add22_1_8 = dadd i64 %add20_1_8, i64 %mul21_1_8

]]></Node>
<StgValue><ssdm name="add22_1_8"/></StgValue>
</operation>

<operation id="3676" st_id="29" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1099 %add22_1_9 = dadd i64 %add20_1_9, i64 %mul21_1_9

]]></Node>
<StgValue><ssdm name="add22_1_9"/></StgValue>
</operation>

<operation id="3677" st_id="29" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1208 %add22_1_s = dadd i64 %add20_1_s, i64 %mul21_1_s

]]></Node>
<StgValue><ssdm name="add22_1_s"/></StgValue>
</operation>

<operation id="3678" st_id="29" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1314 %add20_1_10 = dadd i64 %mul18_1_10, i64 %mul19_1_10

]]></Node>
<StgValue><ssdm name="add20_1_10"/></StgValue>
</operation>

<operation id="3679" st_id="29" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1423 %add20_1_11 = dadd i64 %mul18_1_11, i64 %mul19_1_11

]]></Node>
<StgValue><ssdm name="add20_1_11"/></StgValue>
</operation>

<operation id="3680" st_id="29" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1532 %add20_1_12 = dadd i64 %mul18_1_12, i64 %mul19_1_12

]]></Node>
<StgValue><ssdm name="add20_1_12"/></StgValue>
</operation>

<operation id="3681" st_id="29" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1641 %add20_1_13 = dadd i64 %mul18_1_13, i64 %mul19_1_13

]]></Node>
<StgValue><ssdm name="add20_1_13"/></StgValue>
</operation>

<operation id="3682" st_id="29" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3661" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1748 %mul19_1_14 = dmul i64 %dely_31, i64 %dely_31

]]></Node>
<StgValue><ssdm name="mul19_1_14"/></StgValue>
</operation>

<operation id="3683" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3662" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1749 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_1_14, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="3684" st_id="30" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:125 %r2inv = ddiv i64 1, i64 %add1

]]></Node>
<StgValue><ssdm name="r2inv"/></StgValue>
</operation>

<operation id="3685" st_id="30" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:234 %r2inv_1 = ddiv i64 1, i64 %add22_s

]]></Node>
<StgValue><ssdm name="r2inv_1"/></StgValue>
</operation>

<operation id="3686" st_id="30" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:343 %r2inv_2 = ddiv i64 1, i64 %add22_2

]]></Node>
<StgValue><ssdm name="r2inv_2"/></StgValue>
</operation>

<operation id="3687" st_id="30" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:452 %r2inv_3 = ddiv i64 1, i64 %add22_3

]]></Node>
<StgValue><ssdm name="r2inv_3"/></StgValue>
</operation>

<operation id="3688" st_id="30" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:561 %r2inv_4 = ddiv i64 1, i64 %add22_4

]]></Node>
<StgValue><ssdm name="r2inv_4"/></StgValue>
</operation>

<operation id="3689" st_id="30" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:670 %r2inv_5 = ddiv i64 1, i64 %add22_5

]]></Node>
<StgValue><ssdm name="r2inv_5"/></StgValue>
</operation>

<operation id="3690" st_id="30" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:779 %r2inv_6 = ddiv i64 1, i64 %add22_6

]]></Node>
<StgValue><ssdm name="r2inv_6"/></StgValue>
</operation>

<operation id="3691" st_id="30" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:887 %add22_7 = dadd i64 %add20_7, i64 %mul21_7

]]></Node>
<StgValue><ssdm name="add22_7"/></StgValue>
</operation>

<operation id="3692" st_id="30" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:996 %add22_8 = dadd i64 %add20_8, i64 %mul21_8

]]></Node>
<StgValue><ssdm name="add22_8"/></StgValue>
</operation>

<operation id="3693" st_id="30" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1105 %add22_9 = dadd i64 %add20_9, i64 %mul21_9

]]></Node>
<StgValue><ssdm name="add22_9"/></StgValue>
</operation>

<operation id="3694" st_id="30" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1214 %add22_10 = dadd i64 %add20_10, i64 %mul21_10

]]></Node>
<StgValue><ssdm name="add22_10"/></StgValue>
</operation>

<operation id="3695" st_id="30" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1323 %add22_11 = dadd i64 %add20_11, i64 %mul21_11

]]></Node>
<StgValue><ssdm name="add22_11"/></StgValue>
</operation>

<operation id="3696" st_id="30" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1429 %add20_12 = dadd i64 %mul18_12, i64 %mul19_12

]]></Node>
<StgValue><ssdm name="add20_12"/></StgValue>
</operation>

<operation id="3697" st_id="30" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1538 %add20_13 = dadd i64 %mul18_13, i64 %mul19_13

]]></Node>
<StgValue><ssdm name="add20_13"/></StgValue>
</operation>

<operation id="3698" st_id="30" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1647 %add20_14 = dadd i64 %mul18_14, i64 %mul19_14

]]></Node>
<StgValue><ssdm name="add20_14"/></StgValue>
</operation>

<operation id="3699" st_id="30" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1756 %add20_15 = dadd i64 %mul18_15, i64 %mul19_15

]]></Node>
<StgValue><ssdm name="add20_15"/></StgValue>
</operation>

<operation id="3700" st_id="30" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:119 %r2inv_16 = ddiv i64 1, i64 %add22_1

]]></Node>
<StgValue><ssdm name="r2inv_16"/></StgValue>
</operation>

<operation id="3701" st_id="30" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:228 %r2inv_17 = ddiv i64 1, i64 %add22_1_1

]]></Node>
<StgValue><ssdm name="r2inv_17"/></StgValue>
</operation>

<operation id="3702" st_id="30" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:337 %r2inv_18 = ddiv i64 1, i64 %add22_1_2

]]></Node>
<StgValue><ssdm name="r2inv_18"/></StgValue>
</operation>

<operation id="3703" st_id="30" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:446 %r2inv_19 = ddiv i64 1, i64 %add22_1_3

]]></Node>
<StgValue><ssdm name="r2inv_19"/></StgValue>
</operation>

<operation id="3704" st_id="30" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:555 %r2inv_20 = ddiv i64 1, i64 %add22_1_4

]]></Node>
<StgValue><ssdm name="r2inv_20"/></StgValue>
</operation>

<operation id="3705" st_id="30" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:664 %r2inv_21 = ddiv i64 1, i64 %add22_1_5

]]></Node>
<StgValue><ssdm name="r2inv_21"/></StgValue>
</operation>

<operation id="3706" st_id="30" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:773 %r2inv_22 = ddiv i64 1, i64 %add22_1_6

]]></Node>
<StgValue><ssdm name="r2inv_22"/></StgValue>
</operation>

<operation id="3707" st_id="30" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:881 %add22_1_7 = dadd i64 %add20_1_7, i64 %mul21_1_7

]]></Node>
<StgValue><ssdm name="add22_1_7"/></StgValue>
</operation>

<operation id="3708" st_id="30" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:990 %add22_1_8 = dadd i64 %add20_1_8, i64 %mul21_1_8

]]></Node>
<StgValue><ssdm name="add22_1_8"/></StgValue>
</operation>

<operation id="3709" st_id="30" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1099 %add22_1_9 = dadd i64 %add20_1_9, i64 %mul21_1_9

]]></Node>
<StgValue><ssdm name="add22_1_9"/></StgValue>
</operation>

<operation id="3710" st_id="30" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1208 %add22_1_s = dadd i64 %add20_1_s, i64 %mul21_1_s

]]></Node>
<StgValue><ssdm name="add22_1_s"/></StgValue>
</operation>

<operation id="3711" st_id="30" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1317 %add22_1_10 = dadd i64 %add20_1_10, i64 %mul21_1_10

]]></Node>
<StgValue><ssdm name="add22_1_10"/></StgValue>
</operation>

<operation id="3712" st_id="30" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1423 %add20_1_11 = dadd i64 %mul18_1_11, i64 %mul19_1_11

]]></Node>
<StgValue><ssdm name="add20_1_11"/></StgValue>
</operation>

<operation id="3713" st_id="30" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1532 %add20_1_12 = dadd i64 %mul18_1_12, i64 %mul19_1_12

]]></Node>
<StgValue><ssdm name="add20_1_12"/></StgValue>
</operation>

<operation id="3714" st_id="30" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1641 %add20_1_13 = dadd i64 %mul18_1_13, i64 %mul19_1_13

]]></Node>
<StgValue><ssdm name="add20_1_13"/></StgValue>
</operation>

<operation id="3715" st_id="30" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1750 %add20_1_14 = dadd i64 %mul18_1_14, i64 %mul19_1_14

]]></Node>
<StgValue><ssdm name="add20_1_14"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="3716" st_id="31" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:125 %r2inv = ddiv i64 1, i64 %add1

]]></Node>
<StgValue><ssdm name="r2inv"/></StgValue>
</operation>

<operation id="3717" st_id="31" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:234 %r2inv_1 = ddiv i64 1, i64 %add22_s

]]></Node>
<StgValue><ssdm name="r2inv_1"/></StgValue>
</operation>

<operation id="3718" st_id="31" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:343 %r2inv_2 = ddiv i64 1, i64 %add22_2

]]></Node>
<StgValue><ssdm name="r2inv_2"/></StgValue>
</operation>

<operation id="3719" st_id="31" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:452 %r2inv_3 = ddiv i64 1, i64 %add22_3

]]></Node>
<StgValue><ssdm name="r2inv_3"/></StgValue>
</operation>

<operation id="3720" st_id="31" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:561 %r2inv_4 = ddiv i64 1, i64 %add22_4

]]></Node>
<StgValue><ssdm name="r2inv_4"/></StgValue>
</operation>

<operation id="3721" st_id="31" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:670 %r2inv_5 = ddiv i64 1, i64 %add22_5

]]></Node>
<StgValue><ssdm name="r2inv_5"/></StgValue>
</operation>

<operation id="3722" st_id="31" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:779 %r2inv_6 = ddiv i64 1, i64 %add22_6

]]></Node>
<StgValue><ssdm name="r2inv_6"/></StgValue>
</operation>

<operation id="3723" st_id="31" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:888 %r2inv_7 = ddiv i64 1, i64 %add22_7

]]></Node>
<StgValue><ssdm name="r2inv_7"/></StgValue>
</operation>

<operation id="3724" st_id="31" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:996 %add22_8 = dadd i64 %add20_8, i64 %mul21_8

]]></Node>
<StgValue><ssdm name="add22_8"/></StgValue>
</operation>

<operation id="3725" st_id="31" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1105 %add22_9 = dadd i64 %add20_9, i64 %mul21_9

]]></Node>
<StgValue><ssdm name="add22_9"/></StgValue>
</operation>

<operation id="3726" st_id="31" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1214 %add22_10 = dadd i64 %add20_10, i64 %mul21_10

]]></Node>
<StgValue><ssdm name="add22_10"/></StgValue>
</operation>

<operation id="3727" st_id="31" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1323 %add22_11 = dadd i64 %add20_11, i64 %mul21_11

]]></Node>
<StgValue><ssdm name="add22_11"/></StgValue>
</operation>

<operation id="3728" st_id="31" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1432 %add22_12 = dadd i64 %add20_12, i64 %mul21_12

]]></Node>
<StgValue><ssdm name="add22_12"/></StgValue>
</operation>

<operation id="3729" st_id="31" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1538 %add20_13 = dadd i64 %mul18_13, i64 %mul19_13

]]></Node>
<StgValue><ssdm name="add20_13"/></StgValue>
</operation>

<operation id="3730" st_id="31" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1647 %add20_14 = dadd i64 %mul18_14, i64 %mul19_14

]]></Node>
<StgValue><ssdm name="add20_14"/></StgValue>
</operation>

<operation id="3731" st_id="31" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1756 %add20_15 = dadd i64 %mul18_15, i64 %mul19_15

]]></Node>
<StgValue><ssdm name="add20_15"/></StgValue>
</operation>

<operation id="3732" st_id="31" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:119 %r2inv_16 = ddiv i64 1, i64 %add22_1

]]></Node>
<StgValue><ssdm name="r2inv_16"/></StgValue>
</operation>

<operation id="3733" st_id="31" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:228 %r2inv_17 = ddiv i64 1, i64 %add22_1_1

]]></Node>
<StgValue><ssdm name="r2inv_17"/></StgValue>
</operation>

<operation id="3734" st_id="31" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:337 %r2inv_18 = ddiv i64 1, i64 %add22_1_2

]]></Node>
<StgValue><ssdm name="r2inv_18"/></StgValue>
</operation>

<operation id="3735" st_id="31" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:446 %r2inv_19 = ddiv i64 1, i64 %add22_1_3

]]></Node>
<StgValue><ssdm name="r2inv_19"/></StgValue>
</operation>

<operation id="3736" st_id="31" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:555 %r2inv_20 = ddiv i64 1, i64 %add22_1_4

]]></Node>
<StgValue><ssdm name="r2inv_20"/></StgValue>
</operation>

<operation id="3737" st_id="31" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:664 %r2inv_21 = ddiv i64 1, i64 %add22_1_5

]]></Node>
<StgValue><ssdm name="r2inv_21"/></StgValue>
</operation>

<operation id="3738" st_id="31" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:773 %r2inv_22 = ddiv i64 1, i64 %add22_1_6

]]></Node>
<StgValue><ssdm name="r2inv_22"/></StgValue>
</operation>

<operation id="3739" st_id="31" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:882 %r2inv_23 = ddiv i64 1, i64 %add22_1_7

]]></Node>
<StgValue><ssdm name="r2inv_23"/></StgValue>
</operation>

<operation id="3740" st_id="31" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:990 %add22_1_8 = dadd i64 %add20_1_8, i64 %mul21_1_8

]]></Node>
<StgValue><ssdm name="add22_1_8"/></StgValue>
</operation>

<operation id="3741" st_id="31" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1099 %add22_1_9 = dadd i64 %add20_1_9, i64 %mul21_1_9

]]></Node>
<StgValue><ssdm name="add22_1_9"/></StgValue>
</operation>

<operation id="3742" st_id="31" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1208 %add22_1_s = dadd i64 %add20_1_s, i64 %mul21_1_s

]]></Node>
<StgValue><ssdm name="add22_1_s"/></StgValue>
</operation>

<operation id="3743" st_id="31" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1317 %add22_1_10 = dadd i64 %add20_1_10, i64 %mul21_1_10

]]></Node>
<StgValue><ssdm name="add22_1_10"/></StgValue>
</operation>

<operation id="3744" st_id="31" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1426 %add22_1_11 = dadd i64 %add20_1_11, i64 %mul21_1_11

]]></Node>
<StgValue><ssdm name="add22_1_11"/></StgValue>
</operation>

<operation id="3745" st_id="31" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1532 %add20_1_12 = dadd i64 %mul18_1_12, i64 %mul19_1_12

]]></Node>
<StgValue><ssdm name="add20_1_12"/></StgValue>
</operation>

<operation id="3746" st_id="31" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1641 %add20_1_13 = dadd i64 %mul18_1_13, i64 %mul19_1_13

]]></Node>
<StgValue><ssdm name="add20_1_13"/></StgValue>
</operation>

<operation id="3747" st_id="31" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1750 %add20_1_14 = dadd i64 %mul18_1_14, i64 %mul19_1_14

]]></Node>
<StgValue><ssdm name="add20_1_14"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="3748" st_id="32" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:125 %r2inv = ddiv i64 1, i64 %add1

]]></Node>
<StgValue><ssdm name="r2inv"/></StgValue>
</operation>

<operation id="3749" st_id="32" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:234 %r2inv_1 = ddiv i64 1, i64 %add22_s

]]></Node>
<StgValue><ssdm name="r2inv_1"/></StgValue>
</operation>

<operation id="3750" st_id="32" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:343 %r2inv_2 = ddiv i64 1, i64 %add22_2

]]></Node>
<StgValue><ssdm name="r2inv_2"/></StgValue>
</operation>

<operation id="3751" st_id="32" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:452 %r2inv_3 = ddiv i64 1, i64 %add22_3

]]></Node>
<StgValue><ssdm name="r2inv_3"/></StgValue>
</operation>

<operation id="3752" st_id="32" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:561 %r2inv_4 = ddiv i64 1, i64 %add22_4

]]></Node>
<StgValue><ssdm name="r2inv_4"/></StgValue>
</operation>

<operation id="3753" st_id="32" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:670 %r2inv_5 = ddiv i64 1, i64 %add22_5

]]></Node>
<StgValue><ssdm name="r2inv_5"/></StgValue>
</operation>

<operation id="3754" st_id="32" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:779 %r2inv_6 = ddiv i64 1, i64 %add22_6

]]></Node>
<StgValue><ssdm name="r2inv_6"/></StgValue>
</operation>

<operation id="3755" st_id="32" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:888 %r2inv_7 = ddiv i64 1, i64 %add22_7

]]></Node>
<StgValue><ssdm name="r2inv_7"/></StgValue>
</operation>

<operation id="3756" st_id="32" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:997 %r2inv_8 = ddiv i64 1, i64 %add22_8

]]></Node>
<StgValue><ssdm name="r2inv_8"/></StgValue>
</operation>

<operation id="3757" st_id="32" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1105 %add22_9 = dadd i64 %add20_9, i64 %mul21_9

]]></Node>
<StgValue><ssdm name="add22_9"/></StgValue>
</operation>

<operation id="3758" st_id="32" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1214 %add22_10 = dadd i64 %add20_10, i64 %mul21_10

]]></Node>
<StgValue><ssdm name="add22_10"/></StgValue>
</operation>

<operation id="3759" st_id="32" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1323 %add22_11 = dadd i64 %add20_11, i64 %mul21_11

]]></Node>
<StgValue><ssdm name="add22_11"/></StgValue>
</operation>

<operation id="3760" st_id="32" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1432 %add22_12 = dadd i64 %add20_12, i64 %mul21_12

]]></Node>
<StgValue><ssdm name="add22_12"/></StgValue>
</operation>

<operation id="3761" st_id="32" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1541 %add22_13 = dadd i64 %add20_13, i64 %mul21_13

]]></Node>
<StgValue><ssdm name="add22_13"/></StgValue>
</operation>

<operation id="3762" st_id="32" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1647 %add20_14 = dadd i64 %mul18_14, i64 %mul19_14

]]></Node>
<StgValue><ssdm name="add20_14"/></StgValue>
</operation>

<operation id="3763" st_id="32" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1756 %add20_15 = dadd i64 %mul18_15, i64 %mul19_15

]]></Node>
<StgValue><ssdm name="add20_15"/></StgValue>
</operation>

<operation id="3764" st_id="32" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:119 %r2inv_16 = ddiv i64 1, i64 %add22_1

]]></Node>
<StgValue><ssdm name="r2inv_16"/></StgValue>
</operation>

<operation id="3765" st_id="32" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:228 %r2inv_17 = ddiv i64 1, i64 %add22_1_1

]]></Node>
<StgValue><ssdm name="r2inv_17"/></StgValue>
</operation>

<operation id="3766" st_id="32" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:337 %r2inv_18 = ddiv i64 1, i64 %add22_1_2

]]></Node>
<StgValue><ssdm name="r2inv_18"/></StgValue>
</operation>

<operation id="3767" st_id="32" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:446 %r2inv_19 = ddiv i64 1, i64 %add22_1_3

]]></Node>
<StgValue><ssdm name="r2inv_19"/></StgValue>
</operation>

<operation id="3768" st_id="32" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:555 %r2inv_20 = ddiv i64 1, i64 %add22_1_4

]]></Node>
<StgValue><ssdm name="r2inv_20"/></StgValue>
</operation>

<operation id="3769" st_id="32" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:664 %r2inv_21 = ddiv i64 1, i64 %add22_1_5

]]></Node>
<StgValue><ssdm name="r2inv_21"/></StgValue>
</operation>

<operation id="3770" st_id="32" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:773 %r2inv_22 = ddiv i64 1, i64 %add22_1_6

]]></Node>
<StgValue><ssdm name="r2inv_22"/></StgValue>
</operation>

<operation id="3771" st_id="32" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:882 %r2inv_23 = ddiv i64 1, i64 %add22_1_7

]]></Node>
<StgValue><ssdm name="r2inv_23"/></StgValue>
</operation>

<operation id="3772" st_id="32" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:991 %r2inv_24 = ddiv i64 1, i64 %add22_1_8

]]></Node>
<StgValue><ssdm name="r2inv_24"/></StgValue>
</operation>

<operation id="3773" st_id="32" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1099 %add22_1_9 = dadd i64 %add20_1_9, i64 %mul21_1_9

]]></Node>
<StgValue><ssdm name="add22_1_9"/></StgValue>
</operation>

<operation id="3774" st_id="32" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1208 %add22_1_s = dadd i64 %add20_1_s, i64 %mul21_1_s

]]></Node>
<StgValue><ssdm name="add22_1_s"/></StgValue>
</operation>

<operation id="3775" st_id="32" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1317 %add22_1_10 = dadd i64 %add20_1_10, i64 %mul21_1_10

]]></Node>
<StgValue><ssdm name="add22_1_10"/></StgValue>
</operation>

<operation id="3776" st_id="32" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1426 %add22_1_11 = dadd i64 %add20_1_11, i64 %mul21_1_11

]]></Node>
<StgValue><ssdm name="add22_1_11"/></StgValue>
</operation>

<operation id="3777" st_id="32" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1535 %add22_1_12 = dadd i64 %add20_1_12, i64 %mul21_1_12

]]></Node>
<StgValue><ssdm name="add22_1_12"/></StgValue>
</operation>

<operation id="3778" st_id="32" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1641 %add20_1_13 = dadd i64 %mul18_1_13, i64 %mul19_1_13

]]></Node>
<StgValue><ssdm name="add20_1_13"/></StgValue>
</operation>

<operation id="3779" st_id="32" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1750 %add20_1_14 = dadd i64 %mul18_1_14, i64 %mul19_1_14

]]></Node>
<StgValue><ssdm name="add20_1_14"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="3780" st_id="33" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:125 %r2inv = ddiv i64 1, i64 %add1

]]></Node>
<StgValue><ssdm name="r2inv"/></StgValue>
</operation>

<operation id="3781" st_id="33" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:234 %r2inv_1 = ddiv i64 1, i64 %add22_s

]]></Node>
<StgValue><ssdm name="r2inv_1"/></StgValue>
</operation>

<operation id="3782" st_id="33" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:343 %r2inv_2 = ddiv i64 1, i64 %add22_2

]]></Node>
<StgValue><ssdm name="r2inv_2"/></StgValue>
</operation>

<operation id="3783" st_id="33" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:452 %r2inv_3 = ddiv i64 1, i64 %add22_3

]]></Node>
<StgValue><ssdm name="r2inv_3"/></StgValue>
</operation>

<operation id="3784" st_id="33" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:561 %r2inv_4 = ddiv i64 1, i64 %add22_4

]]></Node>
<StgValue><ssdm name="r2inv_4"/></StgValue>
</operation>

<operation id="3785" st_id="33" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:670 %r2inv_5 = ddiv i64 1, i64 %add22_5

]]></Node>
<StgValue><ssdm name="r2inv_5"/></StgValue>
</operation>

<operation id="3786" st_id="33" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:779 %r2inv_6 = ddiv i64 1, i64 %add22_6

]]></Node>
<StgValue><ssdm name="r2inv_6"/></StgValue>
</operation>

<operation id="3787" st_id="33" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:888 %r2inv_7 = ddiv i64 1, i64 %add22_7

]]></Node>
<StgValue><ssdm name="r2inv_7"/></StgValue>
</operation>

<operation id="3788" st_id="33" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:997 %r2inv_8 = ddiv i64 1, i64 %add22_8

]]></Node>
<StgValue><ssdm name="r2inv_8"/></StgValue>
</operation>

<operation id="3789" st_id="33" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1106 %r2inv_9 = ddiv i64 1, i64 %add22_9

]]></Node>
<StgValue><ssdm name="r2inv_9"/></StgValue>
</operation>

<operation id="3790" st_id="33" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1214 %add22_10 = dadd i64 %add20_10, i64 %mul21_10

]]></Node>
<StgValue><ssdm name="add22_10"/></StgValue>
</operation>

<operation id="3791" st_id="33" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1323 %add22_11 = dadd i64 %add20_11, i64 %mul21_11

]]></Node>
<StgValue><ssdm name="add22_11"/></StgValue>
</operation>

<operation id="3792" st_id="33" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1432 %add22_12 = dadd i64 %add20_12, i64 %mul21_12

]]></Node>
<StgValue><ssdm name="add22_12"/></StgValue>
</operation>

<operation id="3793" st_id="33" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1541 %add22_13 = dadd i64 %add20_13, i64 %mul21_13

]]></Node>
<StgValue><ssdm name="add22_13"/></StgValue>
</operation>

<operation id="3794" st_id="33" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1650 %add22_14 = dadd i64 %add20_14, i64 %mul21_14

]]></Node>
<StgValue><ssdm name="add22_14"/></StgValue>
</operation>

<operation id="3795" st_id="33" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1756 %add20_15 = dadd i64 %mul18_15, i64 %mul19_15

]]></Node>
<StgValue><ssdm name="add20_15"/></StgValue>
</operation>

<operation id="3796" st_id="33" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:119 %r2inv_16 = ddiv i64 1, i64 %add22_1

]]></Node>
<StgValue><ssdm name="r2inv_16"/></StgValue>
</operation>

<operation id="3797" st_id="33" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:228 %r2inv_17 = ddiv i64 1, i64 %add22_1_1

]]></Node>
<StgValue><ssdm name="r2inv_17"/></StgValue>
</operation>

<operation id="3798" st_id="33" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:337 %r2inv_18 = ddiv i64 1, i64 %add22_1_2

]]></Node>
<StgValue><ssdm name="r2inv_18"/></StgValue>
</operation>

<operation id="3799" st_id="33" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:446 %r2inv_19 = ddiv i64 1, i64 %add22_1_3

]]></Node>
<StgValue><ssdm name="r2inv_19"/></StgValue>
</operation>

<operation id="3800" st_id="33" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:555 %r2inv_20 = ddiv i64 1, i64 %add22_1_4

]]></Node>
<StgValue><ssdm name="r2inv_20"/></StgValue>
</operation>

<operation id="3801" st_id="33" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:664 %r2inv_21 = ddiv i64 1, i64 %add22_1_5

]]></Node>
<StgValue><ssdm name="r2inv_21"/></StgValue>
</operation>

<operation id="3802" st_id="33" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:773 %r2inv_22 = ddiv i64 1, i64 %add22_1_6

]]></Node>
<StgValue><ssdm name="r2inv_22"/></StgValue>
</operation>

<operation id="3803" st_id="33" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:882 %r2inv_23 = ddiv i64 1, i64 %add22_1_7

]]></Node>
<StgValue><ssdm name="r2inv_23"/></StgValue>
</operation>

<operation id="3804" st_id="33" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:991 %r2inv_24 = ddiv i64 1, i64 %add22_1_8

]]></Node>
<StgValue><ssdm name="r2inv_24"/></StgValue>
</operation>

<operation id="3805" st_id="33" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1100 %r2inv_25 = ddiv i64 1, i64 %add22_1_9

]]></Node>
<StgValue><ssdm name="r2inv_25"/></StgValue>
</operation>

<operation id="3806" st_id="33" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1208 %add22_1_s = dadd i64 %add20_1_s, i64 %mul21_1_s

]]></Node>
<StgValue><ssdm name="add22_1_s"/></StgValue>
</operation>

<operation id="3807" st_id="33" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1317 %add22_1_10 = dadd i64 %add20_1_10, i64 %mul21_1_10

]]></Node>
<StgValue><ssdm name="add22_1_10"/></StgValue>
</operation>

<operation id="3808" st_id="33" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1426 %add22_1_11 = dadd i64 %add20_1_11, i64 %mul21_1_11

]]></Node>
<StgValue><ssdm name="add22_1_11"/></StgValue>
</operation>

<operation id="3809" st_id="33" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1535 %add22_1_12 = dadd i64 %add20_1_12, i64 %mul21_1_12

]]></Node>
<StgValue><ssdm name="add22_1_12"/></StgValue>
</operation>

<operation id="3810" st_id="33" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1644 %add22_1_13 = dadd i64 %add20_1_13, i64 %mul21_1_13

]]></Node>
<StgValue><ssdm name="add22_1_13"/></StgValue>
</operation>

<operation id="3811" st_id="33" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1750 %add20_1_14 = dadd i64 %mul18_1_14, i64 %mul19_1_14

]]></Node>
<StgValue><ssdm name="add20_1_14"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="3812" st_id="34" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:125 %r2inv = ddiv i64 1, i64 %add1

]]></Node>
<StgValue><ssdm name="r2inv"/></StgValue>
</operation>

<operation id="3813" st_id="34" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:234 %r2inv_1 = ddiv i64 1, i64 %add22_s

]]></Node>
<StgValue><ssdm name="r2inv_1"/></StgValue>
</operation>

<operation id="3814" st_id="34" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:343 %r2inv_2 = ddiv i64 1, i64 %add22_2

]]></Node>
<StgValue><ssdm name="r2inv_2"/></StgValue>
</operation>

<operation id="3815" st_id="34" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:452 %r2inv_3 = ddiv i64 1, i64 %add22_3

]]></Node>
<StgValue><ssdm name="r2inv_3"/></StgValue>
</operation>

<operation id="3816" st_id="34" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:561 %r2inv_4 = ddiv i64 1, i64 %add22_4

]]></Node>
<StgValue><ssdm name="r2inv_4"/></StgValue>
</operation>

<operation id="3817" st_id="34" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:670 %r2inv_5 = ddiv i64 1, i64 %add22_5

]]></Node>
<StgValue><ssdm name="r2inv_5"/></StgValue>
</operation>

<operation id="3818" st_id="34" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:779 %r2inv_6 = ddiv i64 1, i64 %add22_6

]]></Node>
<StgValue><ssdm name="r2inv_6"/></StgValue>
</operation>

<operation id="3819" st_id="34" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:888 %r2inv_7 = ddiv i64 1, i64 %add22_7

]]></Node>
<StgValue><ssdm name="r2inv_7"/></StgValue>
</operation>

<operation id="3820" st_id="34" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:997 %r2inv_8 = ddiv i64 1, i64 %add22_8

]]></Node>
<StgValue><ssdm name="r2inv_8"/></StgValue>
</operation>

<operation id="3821" st_id="34" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1106 %r2inv_9 = ddiv i64 1, i64 %add22_9

]]></Node>
<StgValue><ssdm name="r2inv_9"/></StgValue>
</operation>

<operation id="3822" st_id="34" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1215 %r2inv_10 = ddiv i64 1, i64 %add22_10

]]></Node>
<StgValue><ssdm name="r2inv_10"/></StgValue>
</operation>

<operation id="3823" st_id="34" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1323 %add22_11 = dadd i64 %add20_11, i64 %mul21_11

]]></Node>
<StgValue><ssdm name="add22_11"/></StgValue>
</operation>

<operation id="3824" st_id="34" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1432 %add22_12 = dadd i64 %add20_12, i64 %mul21_12

]]></Node>
<StgValue><ssdm name="add22_12"/></StgValue>
</operation>

<operation id="3825" st_id="34" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1541 %add22_13 = dadd i64 %add20_13, i64 %mul21_13

]]></Node>
<StgValue><ssdm name="add22_13"/></StgValue>
</operation>

<operation id="3826" st_id="34" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1650 %add22_14 = dadd i64 %add20_14, i64 %mul21_14

]]></Node>
<StgValue><ssdm name="add22_14"/></StgValue>
</operation>

<operation id="3827" st_id="34" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1756 %add20_15 = dadd i64 %mul18_15, i64 %mul19_15

]]></Node>
<StgValue><ssdm name="add20_15"/></StgValue>
</operation>

<operation id="3828" st_id="34" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:119 %r2inv_16 = ddiv i64 1, i64 %add22_1

]]></Node>
<StgValue><ssdm name="r2inv_16"/></StgValue>
</operation>

<operation id="3829" st_id="34" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:228 %r2inv_17 = ddiv i64 1, i64 %add22_1_1

]]></Node>
<StgValue><ssdm name="r2inv_17"/></StgValue>
</operation>

<operation id="3830" st_id="34" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:337 %r2inv_18 = ddiv i64 1, i64 %add22_1_2

]]></Node>
<StgValue><ssdm name="r2inv_18"/></StgValue>
</operation>

<operation id="3831" st_id="34" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:446 %r2inv_19 = ddiv i64 1, i64 %add22_1_3

]]></Node>
<StgValue><ssdm name="r2inv_19"/></StgValue>
</operation>

<operation id="3832" st_id="34" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:555 %r2inv_20 = ddiv i64 1, i64 %add22_1_4

]]></Node>
<StgValue><ssdm name="r2inv_20"/></StgValue>
</operation>

<operation id="3833" st_id="34" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:664 %r2inv_21 = ddiv i64 1, i64 %add22_1_5

]]></Node>
<StgValue><ssdm name="r2inv_21"/></StgValue>
</operation>

<operation id="3834" st_id="34" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:773 %r2inv_22 = ddiv i64 1, i64 %add22_1_6

]]></Node>
<StgValue><ssdm name="r2inv_22"/></StgValue>
</operation>

<operation id="3835" st_id="34" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:882 %r2inv_23 = ddiv i64 1, i64 %add22_1_7

]]></Node>
<StgValue><ssdm name="r2inv_23"/></StgValue>
</operation>

<operation id="3836" st_id="34" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:991 %r2inv_24 = ddiv i64 1, i64 %add22_1_8

]]></Node>
<StgValue><ssdm name="r2inv_24"/></StgValue>
</operation>

<operation id="3837" st_id="34" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1100 %r2inv_25 = ddiv i64 1, i64 %add22_1_9

]]></Node>
<StgValue><ssdm name="r2inv_25"/></StgValue>
</operation>

<operation id="3838" st_id="34" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1209 %r2inv_26 = ddiv i64 1, i64 %add22_1_s

]]></Node>
<StgValue><ssdm name="r2inv_26"/></StgValue>
</operation>

<operation id="3839" st_id="34" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1317 %add22_1_10 = dadd i64 %add20_1_10, i64 %mul21_1_10

]]></Node>
<StgValue><ssdm name="add22_1_10"/></StgValue>
</operation>

<operation id="3840" st_id="34" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1426 %add22_1_11 = dadd i64 %add20_1_11, i64 %mul21_1_11

]]></Node>
<StgValue><ssdm name="add22_1_11"/></StgValue>
</operation>

<operation id="3841" st_id="34" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1535 %add22_1_12 = dadd i64 %add20_1_12, i64 %mul21_1_12

]]></Node>
<StgValue><ssdm name="add22_1_12"/></StgValue>
</operation>

<operation id="3842" st_id="34" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1644 %add22_1_13 = dadd i64 %add20_1_13, i64 %mul21_1_13

]]></Node>
<StgValue><ssdm name="add22_1_13"/></StgValue>
</operation>

<operation id="3843" st_id="34" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1750 %add20_1_14 = dadd i64 %mul18_1_14, i64 %mul19_1_14

]]></Node>
<StgValue><ssdm name="add20_1_14"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="3844" st_id="35" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:125 %r2inv = ddiv i64 1, i64 %add1

]]></Node>
<StgValue><ssdm name="r2inv"/></StgValue>
</operation>

<operation id="3845" st_id="35" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:234 %r2inv_1 = ddiv i64 1, i64 %add22_s

]]></Node>
<StgValue><ssdm name="r2inv_1"/></StgValue>
</operation>

<operation id="3846" st_id="35" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:343 %r2inv_2 = ddiv i64 1, i64 %add22_2

]]></Node>
<StgValue><ssdm name="r2inv_2"/></StgValue>
</operation>

<operation id="3847" st_id="35" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:452 %r2inv_3 = ddiv i64 1, i64 %add22_3

]]></Node>
<StgValue><ssdm name="r2inv_3"/></StgValue>
</operation>

<operation id="3848" st_id="35" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:561 %r2inv_4 = ddiv i64 1, i64 %add22_4

]]></Node>
<StgValue><ssdm name="r2inv_4"/></StgValue>
</operation>

<operation id="3849" st_id="35" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:670 %r2inv_5 = ddiv i64 1, i64 %add22_5

]]></Node>
<StgValue><ssdm name="r2inv_5"/></StgValue>
</operation>

<operation id="3850" st_id="35" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:779 %r2inv_6 = ddiv i64 1, i64 %add22_6

]]></Node>
<StgValue><ssdm name="r2inv_6"/></StgValue>
</operation>

<operation id="3851" st_id="35" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:888 %r2inv_7 = ddiv i64 1, i64 %add22_7

]]></Node>
<StgValue><ssdm name="r2inv_7"/></StgValue>
</operation>

<operation id="3852" st_id="35" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:997 %r2inv_8 = ddiv i64 1, i64 %add22_8

]]></Node>
<StgValue><ssdm name="r2inv_8"/></StgValue>
</operation>

<operation id="3853" st_id="35" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1106 %r2inv_9 = ddiv i64 1, i64 %add22_9

]]></Node>
<StgValue><ssdm name="r2inv_9"/></StgValue>
</operation>

<operation id="3854" st_id="35" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1215 %r2inv_10 = ddiv i64 1, i64 %add22_10

]]></Node>
<StgValue><ssdm name="r2inv_10"/></StgValue>
</operation>

<operation id="3855" st_id="35" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1324 %r2inv_11 = ddiv i64 1, i64 %add22_11

]]></Node>
<StgValue><ssdm name="r2inv_11"/></StgValue>
</operation>

<operation id="3856" st_id="35" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1432 %add22_12 = dadd i64 %add20_12, i64 %mul21_12

]]></Node>
<StgValue><ssdm name="add22_12"/></StgValue>
</operation>

<operation id="3857" st_id="35" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1541 %add22_13 = dadd i64 %add20_13, i64 %mul21_13

]]></Node>
<StgValue><ssdm name="add22_13"/></StgValue>
</operation>

<operation id="3858" st_id="35" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1650 %add22_14 = dadd i64 %add20_14, i64 %mul21_14

]]></Node>
<StgValue><ssdm name="add22_14"/></StgValue>
</operation>

<operation id="3859" st_id="35" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1759 %add22_15 = dadd i64 %add20_15, i64 %mul21_15

]]></Node>
<StgValue><ssdm name="add22_15"/></StgValue>
</operation>

<operation id="3860" st_id="35" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:119 %r2inv_16 = ddiv i64 1, i64 %add22_1

]]></Node>
<StgValue><ssdm name="r2inv_16"/></StgValue>
</operation>

<operation id="3861" st_id="35" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:228 %r2inv_17 = ddiv i64 1, i64 %add22_1_1

]]></Node>
<StgValue><ssdm name="r2inv_17"/></StgValue>
</operation>

<operation id="3862" st_id="35" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:337 %r2inv_18 = ddiv i64 1, i64 %add22_1_2

]]></Node>
<StgValue><ssdm name="r2inv_18"/></StgValue>
</operation>

<operation id="3863" st_id="35" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:446 %r2inv_19 = ddiv i64 1, i64 %add22_1_3

]]></Node>
<StgValue><ssdm name="r2inv_19"/></StgValue>
</operation>

<operation id="3864" st_id="35" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:555 %r2inv_20 = ddiv i64 1, i64 %add22_1_4

]]></Node>
<StgValue><ssdm name="r2inv_20"/></StgValue>
</operation>

<operation id="3865" st_id="35" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:664 %r2inv_21 = ddiv i64 1, i64 %add22_1_5

]]></Node>
<StgValue><ssdm name="r2inv_21"/></StgValue>
</operation>

<operation id="3866" st_id="35" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:773 %r2inv_22 = ddiv i64 1, i64 %add22_1_6

]]></Node>
<StgValue><ssdm name="r2inv_22"/></StgValue>
</operation>

<operation id="3867" st_id="35" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:882 %r2inv_23 = ddiv i64 1, i64 %add22_1_7

]]></Node>
<StgValue><ssdm name="r2inv_23"/></StgValue>
</operation>

<operation id="3868" st_id="35" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:991 %r2inv_24 = ddiv i64 1, i64 %add22_1_8

]]></Node>
<StgValue><ssdm name="r2inv_24"/></StgValue>
</operation>

<operation id="3869" st_id="35" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1100 %r2inv_25 = ddiv i64 1, i64 %add22_1_9

]]></Node>
<StgValue><ssdm name="r2inv_25"/></StgValue>
</operation>

<operation id="3870" st_id="35" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1209 %r2inv_26 = ddiv i64 1, i64 %add22_1_s

]]></Node>
<StgValue><ssdm name="r2inv_26"/></StgValue>
</operation>

<operation id="3871" st_id="35" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1318 %r2inv_27 = ddiv i64 1, i64 %add22_1_10

]]></Node>
<StgValue><ssdm name="r2inv_27"/></StgValue>
</operation>

<operation id="3872" st_id="35" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1426 %add22_1_11 = dadd i64 %add20_1_11, i64 %mul21_1_11

]]></Node>
<StgValue><ssdm name="add22_1_11"/></StgValue>
</operation>

<operation id="3873" st_id="35" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1535 %add22_1_12 = dadd i64 %add20_1_12, i64 %mul21_1_12

]]></Node>
<StgValue><ssdm name="add22_1_12"/></StgValue>
</operation>

<operation id="3874" st_id="35" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1644 %add22_1_13 = dadd i64 %add20_1_13, i64 %mul21_1_13

]]></Node>
<StgValue><ssdm name="add22_1_13"/></StgValue>
</operation>

<operation id="3875" st_id="35" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1753 %add22_1_14 = dadd i64 %add20_1_14, i64 %mul21_1_14

]]></Node>
<StgValue><ssdm name="add22_1_14"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="3876" st_id="36" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:125 %r2inv = ddiv i64 1, i64 %add1

]]></Node>
<StgValue><ssdm name="r2inv"/></StgValue>
</operation>

<operation id="3877" st_id="36" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:234 %r2inv_1 = ddiv i64 1, i64 %add22_s

]]></Node>
<StgValue><ssdm name="r2inv_1"/></StgValue>
</operation>

<operation id="3878" st_id="36" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:343 %r2inv_2 = ddiv i64 1, i64 %add22_2

]]></Node>
<StgValue><ssdm name="r2inv_2"/></StgValue>
</operation>

<operation id="3879" st_id="36" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:452 %r2inv_3 = ddiv i64 1, i64 %add22_3

]]></Node>
<StgValue><ssdm name="r2inv_3"/></StgValue>
</operation>

<operation id="3880" st_id="36" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:561 %r2inv_4 = ddiv i64 1, i64 %add22_4

]]></Node>
<StgValue><ssdm name="r2inv_4"/></StgValue>
</operation>

<operation id="3881" st_id="36" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:670 %r2inv_5 = ddiv i64 1, i64 %add22_5

]]></Node>
<StgValue><ssdm name="r2inv_5"/></StgValue>
</operation>

<operation id="3882" st_id="36" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:779 %r2inv_6 = ddiv i64 1, i64 %add22_6

]]></Node>
<StgValue><ssdm name="r2inv_6"/></StgValue>
</operation>

<operation id="3883" st_id="36" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:888 %r2inv_7 = ddiv i64 1, i64 %add22_7

]]></Node>
<StgValue><ssdm name="r2inv_7"/></StgValue>
</operation>

<operation id="3884" st_id="36" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:997 %r2inv_8 = ddiv i64 1, i64 %add22_8

]]></Node>
<StgValue><ssdm name="r2inv_8"/></StgValue>
</operation>

<operation id="3885" st_id="36" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1106 %r2inv_9 = ddiv i64 1, i64 %add22_9

]]></Node>
<StgValue><ssdm name="r2inv_9"/></StgValue>
</operation>

<operation id="3886" st_id="36" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1215 %r2inv_10 = ddiv i64 1, i64 %add22_10

]]></Node>
<StgValue><ssdm name="r2inv_10"/></StgValue>
</operation>

<operation id="3887" st_id="36" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1324 %r2inv_11 = ddiv i64 1, i64 %add22_11

]]></Node>
<StgValue><ssdm name="r2inv_11"/></StgValue>
</operation>

<operation id="3888" st_id="36" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1433 %r2inv_12 = ddiv i64 1, i64 %add22_12

]]></Node>
<StgValue><ssdm name="r2inv_12"/></StgValue>
</operation>

<operation id="3889" st_id="36" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1541 %add22_13 = dadd i64 %add20_13, i64 %mul21_13

]]></Node>
<StgValue><ssdm name="add22_13"/></StgValue>
</operation>

<operation id="3890" st_id="36" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1650 %add22_14 = dadd i64 %add20_14, i64 %mul21_14

]]></Node>
<StgValue><ssdm name="add22_14"/></StgValue>
</operation>

<operation id="3891" st_id="36" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1759 %add22_15 = dadd i64 %add20_15, i64 %mul21_15

]]></Node>
<StgValue><ssdm name="add22_15"/></StgValue>
</operation>

<operation id="3892" st_id="36" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:119 %r2inv_16 = ddiv i64 1, i64 %add22_1

]]></Node>
<StgValue><ssdm name="r2inv_16"/></StgValue>
</operation>

<operation id="3893" st_id="36" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:228 %r2inv_17 = ddiv i64 1, i64 %add22_1_1

]]></Node>
<StgValue><ssdm name="r2inv_17"/></StgValue>
</operation>

<operation id="3894" st_id="36" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:337 %r2inv_18 = ddiv i64 1, i64 %add22_1_2

]]></Node>
<StgValue><ssdm name="r2inv_18"/></StgValue>
</operation>

<operation id="3895" st_id="36" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:446 %r2inv_19 = ddiv i64 1, i64 %add22_1_3

]]></Node>
<StgValue><ssdm name="r2inv_19"/></StgValue>
</operation>

<operation id="3896" st_id="36" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:555 %r2inv_20 = ddiv i64 1, i64 %add22_1_4

]]></Node>
<StgValue><ssdm name="r2inv_20"/></StgValue>
</operation>

<operation id="3897" st_id="36" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:664 %r2inv_21 = ddiv i64 1, i64 %add22_1_5

]]></Node>
<StgValue><ssdm name="r2inv_21"/></StgValue>
</operation>

<operation id="3898" st_id="36" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:773 %r2inv_22 = ddiv i64 1, i64 %add22_1_6

]]></Node>
<StgValue><ssdm name="r2inv_22"/></StgValue>
</operation>

<operation id="3899" st_id="36" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:882 %r2inv_23 = ddiv i64 1, i64 %add22_1_7

]]></Node>
<StgValue><ssdm name="r2inv_23"/></StgValue>
</operation>

<operation id="3900" st_id="36" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:991 %r2inv_24 = ddiv i64 1, i64 %add22_1_8

]]></Node>
<StgValue><ssdm name="r2inv_24"/></StgValue>
</operation>

<operation id="3901" st_id="36" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1100 %r2inv_25 = ddiv i64 1, i64 %add22_1_9

]]></Node>
<StgValue><ssdm name="r2inv_25"/></StgValue>
</operation>

<operation id="3902" st_id="36" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1209 %r2inv_26 = ddiv i64 1, i64 %add22_1_s

]]></Node>
<StgValue><ssdm name="r2inv_26"/></StgValue>
</operation>

<operation id="3903" st_id="36" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1318 %r2inv_27 = ddiv i64 1, i64 %add22_1_10

]]></Node>
<StgValue><ssdm name="r2inv_27"/></StgValue>
</operation>

<operation id="3904" st_id="36" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1427 %r2inv_28 = ddiv i64 1, i64 %add22_1_11

]]></Node>
<StgValue><ssdm name="r2inv_28"/></StgValue>
</operation>

<operation id="3905" st_id="36" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1535 %add22_1_12 = dadd i64 %add20_1_12, i64 %mul21_1_12

]]></Node>
<StgValue><ssdm name="add22_1_12"/></StgValue>
</operation>

<operation id="3906" st_id="36" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1644 %add22_1_13 = dadd i64 %add20_1_13, i64 %mul21_1_13

]]></Node>
<StgValue><ssdm name="add22_1_13"/></StgValue>
</operation>

<operation id="3907" st_id="36" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1753 %add22_1_14 = dadd i64 %add20_1_14, i64 %mul21_1_14

]]></Node>
<StgValue><ssdm name="add22_1_14"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="3908" st_id="37" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:125 %r2inv = ddiv i64 1, i64 %add1

]]></Node>
<StgValue><ssdm name="r2inv"/></StgValue>
</operation>

<operation id="3909" st_id="37" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:234 %r2inv_1 = ddiv i64 1, i64 %add22_s

]]></Node>
<StgValue><ssdm name="r2inv_1"/></StgValue>
</operation>

<operation id="3910" st_id="37" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:343 %r2inv_2 = ddiv i64 1, i64 %add22_2

]]></Node>
<StgValue><ssdm name="r2inv_2"/></StgValue>
</operation>

<operation id="3911" st_id="37" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:452 %r2inv_3 = ddiv i64 1, i64 %add22_3

]]></Node>
<StgValue><ssdm name="r2inv_3"/></StgValue>
</operation>

<operation id="3912" st_id="37" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:561 %r2inv_4 = ddiv i64 1, i64 %add22_4

]]></Node>
<StgValue><ssdm name="r2inv_4"/></StgValue>
</operation>

<operation id="3913" st_id="37" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:670 %r2inv_5 = ddiv i64 1, i64 %add22_5

]]></Node>
<StgValue><ssdm name="r2inv_5"/></StgValue>
</operation>

<operation id="3914" st_id="37" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:779 %r2inv_6 = ddiv i64 1, i64 %add22_6

]]></Node>
<StgValue><ssdm name="r2inv_6"/></StgValue>
</operation>

<operation id="3915" st_id="37" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:888 %r2inv_7 = ddiv i64 1, i64 %add22_7

]]></Node>
<StgValue><ssdm name="r2inv_7"/></StgValue>
</operation>

<operation id="3916" st_id="37" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:997 %r2inv_8 = ddiv i64 1, i64 %add22_8

]]></Node>
<StgValue><ssdm name="r2inv_8"/></StgValue>
</operation>

<operation id="3917" st_id="37" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1106 %r2inv_9 = ddiv i64 1, i64 %add22_9

]]></Node>
<StgValue><ssdm name="r2inv_9"/></StgValue>
</operation>

<operation id="3918" st_id="37" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1215 %r2inv_10 = ddiv i64 1, i64 %add22_10

]]></Node>
<StgValue><ssdm name="r2inv_10"/></StgValue>
</operation>

<operation id="3919" st_id="37" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1324 %r2inv_11 = ddiv i64 1, i64 %add22_11

]]></Node>
<StgValue><ssdm name="r2inv_11"/></StgValue>
</operation>

<operation id="3920" st_id="37" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1433 %r2inv_12 = ddiv i64 1, i64 %add22_12

]]></Node>
<StgValue><ssdm name="r2inv_12"/></StgValue>
</operation>

<operation id="3921" st_id="37" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1542 %r2inv_13 = ddiv i64 1, i64 %add22_13

]]></Node>
<StgValue><ssdm name="r2inv_13"/></StgValue>
</operation>

<operation id="3922" st_id="37" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1650 %add22_14 = dadd i64 %add20_14, i64 %mul21_14

]]></Node>
<StgValue><ssdm name="add22_14"/></StgValue>
</operation>

<operation id="3923" st_id="37" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1759 %add22_15 = dadd i64 %add20_15, i64 %mul21_15

]]></Node>
<StgValue><ssdm name="add22_15"/></StgValue>
</operation>

<operation id="3924" st_id="37" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:119 %r2inv_16 = ddiv i64 1, i64 %add22_1

]]></Node>
<StgValue><ssdm name="r2inv_16"/></StgValue>
</operation>

<operation id="3925" st_id="37" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:228 %r2inv_17 = ddiv i64 1, i64 %add22_1_1

]]></Node>
<StgValue><ssdm name="r2inv_17"/></StgValue>
</operation>

<operation id="3926" st_id="37" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:337 %r2inv_18 = ddiv i64 1, i64 %add22_1_2

]]></Node>
<StgValue><ssdm name="r2inv_18"/></StgValue>
</operation>

<operation id="3927" st_id="37" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:446 %r2inv_19 = ddiv i64 1, i64 %add22_1_3

]]></Node>
<StgValue><ssdm name="r2inv_19"/></StgValue>
</operation>

<operation id="3928" st_id="37" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:555 %r2inv_20 = ddiv i64 1, i64 %add22_1_4

]]></Node>
<StgValue><ssdm name="r2inv_20"/></StgValue>
</operation>

<operation id="3929" st_id="37" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:664 %r2inv_21 = ddiv i64 1, i64 %add22_1_5

]]></Node>
<StgValue><ssdm name="r2inv_21"/></StgValue>
</operation>

<operation id="3930" st_id="37" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:773 %r2inv_22 = ddiv i64 1, i64 %add22_1_6

]]></Node>
<StgValue><ssdm name="r2inv_22"/></StgValue>
</operation>

<operation id="3931" st_id="37" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:882 %r2inv_23 = ddiv i64 1, i64 %add22_1_7

]]></Node>
<StgValue><ssdm name="r2inv_23"/></StgValue>
</operation>

<operation id="3932" st_id="37" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:991 %r2inv_24 = ddiv i64 1, i64 %add22_1_8

]]></Node>
<StgValue><ssdm name="r2inv_24"/></StgValue>
</operation>

<operation id="3933" st_id="37" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1100 %r2inv_25 = ddiv i64 1, i64 %add22_1_9

]]></Node>
<StgValue><ssdm name="r2inv_25"/></StgValue>
</operation>

<operation id="3934" st_id="37" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1209 %r2inv_26 = ddiv i64 1, i64 %add22_1_s

]]></Node>
<StgValue><ssdm name="r2inv_26"/></StgValue>
</operation>

<operation id="3935" st_id="37" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1318 %r2inv_27 = ddiv i64 1, i64 %add22_1_10

]]></Node>
<StgValue><ssdm name="r2inv_27"/></StgValue>
</operation>

<operation id="3936" st_id="37" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1427 %r2inv_28 = ddiv i64 1, i64 %add22_1_11

]]></Node>
<StgValue><ssdm name="r2inv_28"/></StgValue>
</operation>

<operation id="3937" st_id="37" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1536 %r2inv_29 = ddiv i64 1, i64 %add22_1_12

]]></Node>
<StgValue><ssdm name="r2inv_29"/></StgValue>
</operation>

<operation id="3938" st_id="37" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1644 %add22_1_13 = dadd i64 %add20_1_13, i64 %mul21_1_13

]]></Node>
<StgValue><ssdm name="add22_1_13"/></StgValue>
</operation>

<operation id="3939" st_id="37" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1753 %add22_1_14 = dadd i64 %add20_1_14, i64 %mul21_1_14

]]></Node>
<StgValue><ssdm name="add22_1_14"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="3940" st_id="38" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:125 %r2inv = ddiv i64 1, i64 %add1

]]></Node>
<StgValue><ssdm name="r2inv"/></StgValue>
</operation>

<operation id="3941" st_id="38" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:234 %r2inv_1 = ddiv i64 1, i64 %add22_s

]]></Node>
<StgValue><ssdm name="r2inv_1"/></StgValue>
</operation>

<operation id="3942" st_id="38" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:343 %r2inv_2 = ddiv i64 1, i64 %add22_2

]]></Node>
<StgValue><ssdm name="r2inv_2"/></StgValue>
</operation>

<operation id="3943" st_id="38" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:452 %r2inv_3 = ddiv i64 1, i64 %add22_3

]]></Node>
<StgValue><ssdm name="r2inv_3"/></StgValue>
</operation>

<operation id="3944" st_id="38" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:561 %r2inv_4 = ddiv i64 1, i64 %add22_4

]]></Node>
<StgValue><ssdm name="r2inv_4"/></StgValue>
</operation>

<operation id="3945" st_id="38" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:670 %r2inv_5 = ddiv i64 1, i64 %add22_5

]]></Node>
<StgValue><ssdm name="r2inv_5"/></StgValue>
</operation>

<operation id="3946" st_id="38" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:779 %r2inv_6 = ddiv i64 1, i64 %add22_6

]]></Node>
<StgValue><ssdm name="r2inv_6"/></StgValue>
</operation>

<operation id="3947" st_id="38" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:888 %r2inv_7 = ddiv i64 1, i64 %add22_7

]]></Node>
<StgValue><ssdm name="r2inv_7"/></StgValue>
</operation>

<operation id="3948" st_id="38" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:997 %r2inv_8 = ddiv i64 1, i64 %add22_8

]]></Node>
<StgValue><ssdm name="r2inv_8"/></StgValue>
</operation>

<operation id="3949" st_id="38" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1106 %r2inv_9 = ddiv i64 1, i64 %add22_9

]]></Node>
<StgValue><ssdm name="r2inv_9"/></StgValue>
</operation>

<operation id="3950" st_id="38" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1215 %r2inv_10 = ddiv i64 1, i64 %add22_10

]]></Node>
<StgValue><ssdm name="r2inv_10"/></StgValue>
</operation>

<operation id="3951" st_id="38" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1324 %r2inv_11 = ddiv i64 1, i64 %add22_11

]]></Node>
<StgValue><ssdm name="r2inv_11"/></StgValue>
</operation>

<operation id="3952" st_id="38" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1433 %r2inv_12 = ddiv i64 1, i64 %add22_12

]]></Node>
<StgValue><ssdm name="r2inv_12"/></StgValue>
</operation>

<operation id="3953" st_id="38" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1542 %r2inv_13 = ddiv i64 1, i64 %add22_13

]]></Node>
<StgValue><ssdm name="r2inv_13"/></StgValue>
</operation>

<operation id="3954" st_id="38" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1651 %r2inv_14 = ddiv i64 1, i64 %add22_14

]]></Node>
<StgValue><ssdm name="r2inv_14"/></StgValue>
</operation>

<operation id="3955" st_id="38" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1759 %add22_15 = dadd i64 %add20_15, i64 %mul21_15

]]></Node>
<StgValue><ssdm name="add22_15"/></StgValue>
</operation>

<operation id="3956" st_id="38" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:119 %r2inv_16 = ddiv i64 1, i64 %add22_1

]]></Node>
<StgValue><ssdm name="r2inv_16"/></StgValue>
</operation>

<operation id="3957" st_id="38" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:228 %r2inv_17 = ddiv i64 1, i64 %add22_1_1

]]></Node>
<StgValue><ssdm name="r2inv_17"/></StgValue>
</operation>

<operation id="3958" st_id="38" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:337 %r2inv_18 = ddiv i64 1, i64 %add22_1_2

]]></Node>
<StgValue><ssdm name="r2inv_18"/></StgValue>
</operation>

<operation id="3959" st_id="38" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:446 %r2inv_19 = ddiv i64 1, i64 %add22_1_3

]]></Node>
<StgValue><ssdm name="r2inv_19"/></StgValue>
</operation>

<operation id="3960" st_id="38" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:555 %r2inv_20 = ddiv i64 1, i64 %add22_1_4

]]></Node>
<StgValue><ssdm name="r2inv_20"/></StgValue>
</operation>

<operation id="3961" st_id="38" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:664 %r2inv_21 = ddiv i64 1, i64 %add22_1_5

]]></Node>
<StgValue><ssdm name="r2inv_21"/></StgValue>
</operation>

<operation id="3962" st_id="38" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:773 %r2inv_22 = ddiv i64 1, i64 %add22_1_6

]]></Node>
<StgValue><ssdm name="r2inv_22"/></StgValue>
</operation>

<operation id="3963" st_id="38" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:882 %r2inv_23 = ddiv i64 1, i64 %add22_1_7

]]></Node>
<StgValue><ssdm name="r2inv_23"/></StgValue>
</operation>

<operation id="3964" st_id="38" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:991 %r2inv_24 = ddiv i64 1, i64 %add22_1_8

]]></Node>
<StgValue><ssdm name="r2inv_24"/></StgValue>
</operation>

<operation id="3965" st_id="38" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1100 %r2inv_25 = ddiv i64 1, i64 %add22_1_9

]]></Node>
<StgValue><ssdm name="r2inv_25"/></StgValue>
</operation>

<operation id="3966" st_id="38" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1209 %r2inv_26 = ddiv i64 1, i64 %add22_1_s

]]></Node>
<StgValue><ssdm name="r2inv_26"/></StgValue>
</operation>

<operation id="3967" st_id="38" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1318 %r2inv_27 = ddiv i64 1, i64 %add22_1_10

]]></Node>
<StgValue><ssdm name="r2inv_27"/></StgValue>
</operation>

<operation id="3968" st_id="38" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1427 %r2inv_28 = ddiv i64 1, i64 %add22_1_11

]]></Node>
<StgValue><ssdm name="r2inv_28"/></StgValue>
</operation>

<operation id="3969" st_id="38" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1536 %r2inv_29 = ddiv i64 1, i64 %add22_1_12

]]></Node>
<StgValue><ssdm name="r2inv_29"/></StgValue>
</operation>

<operation id="3970" st_id="38" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1645 %r2inv_30 = ddiv i64 1, i64 %add22_1_13

]]></Node>
<StgValue><ssdm name="r2inv_30"/></StgValue>
</operation>

<operation id="3971" st_id="38" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1753 %add22_1_14 = dadd i64 %add20_1_14, i64 %mul21_1_14

]]></Node>
<StgValue><ssdm name="add22_1_14"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="3972" st_id="39" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:125 %r2inv = ddiv i64 1, i64 %add1

]]></Node>
<StgValue><ssdm name="r2inv"/></StgValue>
</operation>

<operation id="3973" st_id="39" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:234 %r2inv_1 = ddiv i64 1, i64 %add22_s

]]></Node>
<StgValue><ssdm name="r2inv_1"/></StgValue>
</operation>

<operation id="3974" st_id="39" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:343 %r2inv_2 = ddiv i64 1, i64 %add22_2

]]></Node>
<StgValue><ssdm name="r2inv_2"/></StgValue>
</operation>

<operation id="3975" st_id="39" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:452 %r2inv_3 = ddiv i64 1, i64 %add22_3

]]></Node>
<StgValue><ssdm name="r2inv_3"/></StgValue>
</operation>

<operation id="3976" st_id="39" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:561 %r2inv_4 = ddiv i64 1, i64 %add22_4

]]></Node>
<StgValue><ssdm name="r2inv_4"/></StgValue>
</operation>

<operation id="3977" st_id="39" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:670 %r2inv_5 = ddiv i64 1, i64 %add22_5

]]></Node>
<StgValue><ssdm name="r2inv_5"/></StgValue>
</operation>

<operation id="3978" st_id="39" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:779 %r2inv_6 = ddiv i64 1, i64 %add22_6

]]></Node>
<StgValue><ssdm name="r2inv_6"/></StgValue>
</operation>

<operation id="3979" st_id="39" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:888 %r2inv_7 = ddiv i64 1, i64 %add22_7

]]></Node>
<StgValue><ssdm name="r2inv_7"/></StgValue>
</operation>

<operation id="3980" st_id="39" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:997 %r2inv_8 = ddiv i64 1, i64 %add22_8

]]></Node>
<StgValue><ssdm name="r2inv_8"/></StgValue>
</operation>

<operation id="3981" st_id="39" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1106 %r2inv_9 = ddiv i64 1, i64 %add22_9

]]></Node>
<StgValue><ssdm name="r2inv_9"/></StgValue>
</operation>

<operation id="3982" st_id="39" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1215 %r2inv_10 = ddiv i64 1, i64 %add22_10

]]></Node>
<StgValue><ssdm name="r2inv_10"/></StgValue>
</operation>

<operation id="3983" st_id="39" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1324 %r2inv_11 = ddiv i64 1, i64 %add22_11

]]></Node>
<StgValue><ssdm name="r2inv_11"/></StgValue>
</operation>

<operation id="3984" st_id="39" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1433 %r2inv_12 = ddiv i64 1, i64 %add22_12

]]></Node>
<StgValue><ssdm name="r2inv_12"/></StgValue>
</operation>

<operation id="3985" st_id="39" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1542 %r2inv_13 = ddiv i64 1, i64 %add22_13

]]></Node>
<StgValue><ssdm name="r2inv_13"/></StgValue>
</operation>

<operation id="3986" st_id="39" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1651 %r2inv_14 = ddiv i64 1, i64 %add22_14

]]></Node>
<StgValue><ssdm name="r2inv_14"/></StgValue>
</operation>

<operation id="3987" st_id="39" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1759 %add22_15 = dadd i64 %add20_15, i64 %mul21_15

]]></Node>
<StgValue><ssdm name="add22_15"/></StgValue>
</operation>

<operation id="3988" st_id="39" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:119 %r2inv_16 = ddiv i64 1, i64 %add22_1

]]></Node>
<StgValue><ssdm name="r2inv_16"/></StgValue>
</operation>

<operation id="3989" st_id="39" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:228 %r2inv_17 = ddiv i64 1, i64 %add22_1_1

]]></Node>
<StgValue><ssdm name="r2inv_17"/></StgValue>
</operation>

<operation id="3990" st_id="39" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:337 %r2inv_18 = ddiv i64 1, i64 %add22_1_2

]]></Node>
<StgValue><ssdm name="r2inv_18"/></StgValue>
</operation>

<operation id="3991" st_id="39" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:446 %r2inv_19 = ddiv i64 1, i64 %add22_1_3

]]></Node>
<StgValue><ssdm name="r2inv_19"/></StgValue>
</operation>

<operation id="3992" st_id="39" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:555 %r2inv_20 = ddiv i64 1, i64 %add22_1_4

]]></Node>
<StgValue><ssdm name="r2inv_20"/></StgValue>
</operation>

<operation id="3993" st_id="39" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:664 %r2inv_21 = ddiv i64 1, i64 %add22_1_5

]]></Node>
<StgValue><ssdm name="r2inv_21"/></StgValue>
</operation>

<operation id="3994" st_id="39" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:773 %r2inv_22 = ddiv i64 1, i64 %add22_1_6

]]></Node>
<StgValue><ssdm name="r2inv_22"/></StgValue>
</operation>

<operation id="3995" st_id="39" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:882 %r2inv_23 = ddiv i64 1, i64 %add22_1_7

]]></Node>
<StgValue><ssdm name="r2inv_23"/></StgValue>
</operation>

<operation id="3996" st_id="39" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:991 %r2inv_24 = ddiv i64 1, i64 %add22_1_8

]]></Node>
<StgValue><ssdm name="r2inv_24"/></StgValue>
</operation>

<operation id="3997" st_id="39" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1100 %r2inv_25 = ddiv i64 1, i64 %add22_1_9

]]></Node>
<StgValue><ssdm name="r2inv_25"/></StgValue>
</operation>

<operation id="3998" st_id="39" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1209 %r2inv_26 = ddiv i64 1, i64 %add22_1_s

]]></Node>
<StgValue><ssdm name="r2inv_26"/></StgValue>
</operation>

<operation id="3999" st_id="39" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1318 %r2inv_27 = ddiv i64 1, i64 %add22_1_10

]]></Node>
<StgValue><ssdm name="r2inv_27"/></StgValue>
</operation>

<operation id="4000" st_id="39" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1427 %r2inv_28 = ddiv i64 1, i64 %add22_1_11

]]></Node>
<StgValue><ssdm name="r2inv_28"/></StgValue>
</operation>

<operation id="4001" st_id="39" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1536 %r2inv_29 = ddiv i64 1, i64 %add22_1_12

]]></Node>
<StgValue><ssdm name="r2inv_29"/></StgValue>
</operation>

<operation id="4002" st_id="39" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1645 %r2inv_30 = ddiv i64 1, i64 %add22_1_13

]]></Node>
<StgValue><ssdm name="r2inv_30"/></StgValue>
</operation>

<operation id="4003" st_id="39" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1753 %add22_1_14 = dadd i64 %add20_1_14, i64 %mul21_1_14

]]></Node>
<StgValue><ssdm name="add22_1_14"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="4004" st_id="40" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:125 %r2inv = ddiv i64 1, i64 %add1

]]></Node>
<StgValue><ssdm name="r2inv"/></StgValue>
</operation>

<operation id="4005" st_id="40" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:234 %r2inv_1 = ddiv i64 1, i64 %add22_s

]]></Node>
<StgValue><ssdm name="r2inv_1"/></StgValue>
</operation>

<operation id="4006" st_id="40" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:343 %r2inv_2 = ddiv i64 1, i64 %add22_2

]]></Node>
<StgValue><ssdm name="r2inv_2"/></StgValue>
</operation>

<operation id="4007" st_id="40" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:452 %r2inv_3 = ddiv i64 1, i64 %add22_3

]]></Node>
<StgValue><ssdm name="r2inv_3"/></StgValue>
</operation>

<operation id="4008" st_id="40" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:561 %r2inv_4 = ddiv i64 1, i64 %add22_4

]]></Node>
<StgValue><ssdm name="r2inv_4"/></StgValue>
</operation>

<operation id="4009" st_id="40" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:670 %r2inv_5 = ddiv i64 1, i64 %add22_5

]]></Node>
<StgValue><ssdm name="r2inv_5"/></StgValue>
</operation>

<operation id="4010" st_id="40" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:779 %r2inv_6 = ddiv i64 1, i64 %add22_6

]]></Node>
<StgValue><ssdm name="r2inv_6"/></StgValue>
</operation>

<operation id="4011" st_id="40" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:888 %r2inv_7 = ddiv i64 1, i64 %add22_7

]]></Node>
<StgValue><ssdm name="r2inv_7"/></StgValue>
</operation>

<operation id="4012" st_id="40" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:997 %r2inv_8 = ddiv i64 1, i64 %add22_8

]]></Node>
<StgValue><ssdm name="r2inv_8"/></StgValue>
</operation>

<operation id="4013" st_id="40" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1106 %r2inv_9 = ddiv i64 1, i64 %add22_9

]]></Node>
<StgValue><ssdm name="r2inv_9"/></StgValue>
</operation>

<operation id="4014" st_id="40" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1215 %r2inv_10 = ddiv i64 1, i64 %add22_10

]]></Node>
<StgValue><ssdm name="r2inv_10"/></StgValue>
</operation>

<operation id="4015" st_id="40" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1324 %r2inv_11 = ddiv i64 1, i64 %add22_11

]]></Node>
<StgValue><ssdm name="r2inv_11"/></StgValue>
</operation>

<operation id="4016" st_id="40" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1433 %r2inv_12 = ddiv i64 1, i64 %add22_12

]]></Node>
<StgValue><ssdm name="r2inv_12"/></StgValue>
</operation>

<operation id="4017" st_id="40" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1542 %r2inv_13 = ddiv i64 1, i64 %add22_13

]]></Node>
<StgValue><ssdm name="r2inv_13"/></StgValue>
</operation>

<operation id="4018" st_id="40" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1651 %r2inv_14 = ddiv i64 1, i64 %add22_14

]]></Node>
<StgValue><ssdm name="r2inv_14"/></StgValue>
</operation>

<operation id="4019" st_id="40" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1760 %r2inv_15 = ddiv i64 1, i64 %add22_15

]]></Node>
<StgValue><ssdm name="r2inv_15"/></StgValue>
</operation>

<operation id="4020" st_id="40" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:119 %r2inv_16 = ddiv i64 1, i64 %add22_1

]]></Node>
<StgValue><ssdm name="r2inv_16"/></StgValue>
</operation>

<operation id="4021" st_id="40" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:228 %r2inv_17 = ddiv i64 1, i64 %add22_1_1

]]></Node>
<StgValue><ssdm name="r2inv_17"/></StgValue>
</operation>

<operation id="4022" st_id="40" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:337 %r2inv_18 = ddiv i64 1, i64 %add22_1_2

]]></Node>
<StgValue><ssdm name="r2inv_18"/></StgValue>
</operation>

<operation id="4023" st_id="40" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:446 %r2inv_19 = ddiv i64 1, i64 %add22_1_3

]]></Node>
<StgValue><ssdm name="r2inv_19"/></StgValue>
</operation>

<operation id="4024" st_id="40" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:555 %r2inv_20 = ddiv i64 1, i64 %add22_1_4

]]></Node>
<StgValue><ssdm name="r2inv_20"/></StgValue>
</operation>

<operation id="4025" st_id="40" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:664 %r2inv_21 = ddiv i64 1, i64 %add22_1_5

]]></Node>
<StgValue><ssdm name="r2inv_21"/></StgValue>
</operation>

<operation id="4026" st_id="40" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:773 %r2inv_22 = ddiv i64 1, i64 %add22_1_6

]]></Node>
<StgValue><ssdm name="r2inv_22"/></StgValue>
</operation>

<operation id="4027" st_id="40" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:882 %r2inv_23 = ddiv i64 1, i64 %add22_1_7

]]></Node>
<StgValue><ssdm name="r2inv_23"/></StgValue>
</operation>

<operation id="4028" st_id="40" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:991 %r2inv_24 = ddiv i64 1, i64 %add22_1_8

]]></Node>
<StgValue><ssdm name="r2inv_24"/></StgValue>
</operation>

<operation id="4029" st_id="40" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1100 %r2inv_25 = ddiv i64 1, i64 %add22_1_9

]]></Node>
<StgValue><ssdm name="r2inv_25"/></StgValue>
</operation>

<operation id="4030" st_id="40" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1209 %r2inv_26 = ddiv i64 1, i64 %add22_1_s

]]></Node>
<StgValue><ssdm name="r2inv_26"/></StgValue>
</operation>

<operation id="4031" st_id="40" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1318 %r2inv_27 = ddiv i64 1, i64 %add22_1_10

]]></Node>
<StgValue><ssdm name="r2inv_27"/></StgValue>
</operation>

<operation id="4032" st_id="40" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1427 %r2inv_28 = ddiv i64 1, i64 %add22_1_11

]]></Node>
<StgValue><ssdm name="r2inv_28"/></StgValue>
</operation>

<operation id="4033" st_id="40" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1536 %r2inv_29 = ddiv i64 1, i64 %add22_1_12

]]></Node>
<StgValue><ssdm name="r2inv_29"/></StgValue>
</operation>

<operation id="4034" st_id="40" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1645 %r2inv_30 = ddiv i64 1, i64 %add22_1_13

]]></Node>
<StgValue><ssdm name="r2inv_30"/></StgValue>
</operation>

<operation id="4035" st_id="40" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1754 %r2inv_31 = ddiv i64 1, i64 %add22_1_14

]]></Node>
<StgValue><ssdm name="r2inv_31"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="4036" st_id="41" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:125 %r2inv = ddiv i64 1, i64 %add1

]]></Node>
<StgValue><ssdm name="r2inv"/></StgValue>
</operation>

<operation id="4037" st_id="41" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:234 %r2inv_1 = ddiv i64 1, i64 %add22_s

]]></Node>
<StgValue><ssdm name="r2inv_1"/></StgValue>
</operation>

<operation id="4038" st_id="41" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:343 %r2inv_2 = ddiv i64 1, i64 %add22_2

]]></Node>
<StgValue><ssdm name="r2inv_2"/></StgValue>
</operation>

<operation id="4039" st_id="41" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:452 %r2inv_3 = ddiv i64 1, i64 %add22_3

]]></Node>
<StgValue><ssdm name="r2inv_3"/></StgValue>
</operation>

<operation id="4040" st_id="41" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:561 %r2inv_4 = ddiv i64 1, i64 %add22_4

]]></Node>
<StgValue><ssdm name="r2inv_4"/></StgValue>
</operation>

<operation id="4041" st_id="41" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:670 %r2inv_5 = ddiv i64 1, i64 %add22_5

]]></Node>
<StgValue><ssdm name="r2inv_5"/></StgValue>
</operation>

<operation id="4042" st_id="41" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:779 %r2inv_6 = ddiv i64 1, i64 %add22_6

]]></Node>
<StgValue><ssdm name="r2inv_6"/></StgValue>
</operation>

<operation id="4043" st_id="41" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:888 %r2inv_7 = ddiv i64 1, i64 %add22_7

]]></Node>
<StgValue><ssdm name="r2inv_7"/></StgValue>
</operation>

<operation id="4044" st_id="41" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:997 %r2inv_8 = ddiv i64 1, i64 %add22_8

]]></Node>
<StgValue><ssdm name="r2inv_8"/></StgValue>
</operation>

<operation id="4045" st_id="41" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1106 %r2inv_9 = ddiv i64 1, i64 %add22_9

]]></Node>
<StgValue><ssdm name="r2inv_9"/></StgValue>
</operation>

<operation id="4046" st_id="41" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1215 %r2inv_10 = ddiv i64 1, i64 %add22_10

]]></Node>
<StgValue><ssdm name="r2inv_10"/></StgValue>
</operation>

<operation id="4047" st_id="41" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1324 %r2inv_11 = ddiv i64 1, i64 %add22_11

]]></Node>
<StgValue><ssdm name="r2inv_11"/></StgValue>
</operation>

<operation id="4048" st_id="41" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1433 %r2inv_12 = ddiv i64 1, i64 %add22_12

]]></Node>
<StgValue><ssdm name="r2inv_12"/></StgValue>
</operation>

<operation id="4049" st_id="41" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1542 %r2inv_13 = ddiv i64 1, i64 %add22_13

]]></Node>
<StgValue><ssdm name="r2inv_13"/></StgValue>
</operation>

<operation id="4050" st_id="41" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1651 %r2inv_14 = ddiv i64 1, i64 %add22_14

]]></Node>
<StgValue><ssdm name="r2inv_14"/></StgValue>
</operation>

<operation id="4051" st_id="41" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1760 %r2inv_15 = ddiv i64 1, i64 %add22_15

]]></Node>
<StgValue><ssdm name="r2inv_15"/></StgValue>
</operation>

<operation id="4052" st_id="41" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:119 %r2inv_16 = ddiv i64 1, i64 %add22_1

]]></Node>
<StgValue><ssdm name="r2inv_16"/></StgValue>
</operation>

<operation id="4053" st_id="41" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:228 %r2inv_17 = ddiv i64 1, i64 %add22_1_1

]]></Node>
<StgValue><ssdm name="r2inv_17"/></StgValue>
</operation>

<operation id="4054" st_id="41" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:337 %r2inv_18 = ddiv i64 1, i64 %add22_1_2

]]></Node>
<StgValue><ssdm name="r2inv_18"/></StgValue>
</operation>

<operation id="4055" st_id="41" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:446 %r2inv_19 = ddiv i64 1, i64 %add22_1_3

]]></Node>
<StgValue><ssdm name="r2inv_19"/></StgValue>
</operation>

<operation id="4056" st_id="41" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:555 %r2inv_20 = ddiv i64 1, i64 %add22_1_4

]]></Node>
<StgValue><ssdm name="r2inv_20"/></StgValue>
</operation>

<operation id="4057" st_id="41" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:664 %r2inv_21 = ddiv i64 1, i64 %add22_1_5

]]></Node>
<StgValue><ssdm name="r2inv_21"/></StgValue>
</operation>

<operation id="4058" st_id="41" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:773 %r2inv_22 = ddiv i64 1, i64 %add22_1_6

]]></Node>
<StgValue><ssdm name="r2inv_22"/></StgValue>
</operation>

<operation id="4059" st_id="41" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:882 %r2inv_23 = ddiv i64 1, i64 %add22_1_7

]]></Node>
<StgValue><ssdm name="r2inv_23"/></StgValue>
</operation>

<operation id="4060" st_id="41" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:991 %r2inv_24 = ddiv i64 1, i64 %add22_1_8

]]></Node>
<StgValue><ssdm name="r2inv_24"/></StgValue>
</operation>

<operation id="4061" st_id="41" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1100 %r2inv_25 = ddiv i64 1, i64 %add22_1_9

]]></Node>
<StgValue><ssdm name="r2inv_25"/></StgValue>
</operation>

<operation id="4062" st_id="41" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1209 %r2inv_26 = ddiv i64 1, i64 %add22_1_s

]]></Node>
<StgValue><ssdm name="r2inv_26"/></StgValue>
</operation>

<operation id="4063" st_id="41" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1318 %r2inv_27 = ddiv i64 1, i64 %add22_1_10

]]></Node>
<StgValue><ssdm name="r2inv_27"/></StgValue>
</operation>

<operation id="4064" st_id="41" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1427 %r2inv_28 = ddiv i64 1, i64 %add22_1_11

]]></Node>
<StgValue><ssdm name="r2inv_28"/></StgValue>
</operation>

<operation id="4065" st_id="41" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1536 %r2inv_29 = ddiv i64 1, i64 %add22_1_12

]]></Node>
<StgValue><ssdm name="r2inv_29"/></StgValue>
</operation>

<operation id="4066" st_id="41" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1645 %r2inv_30 = ddiv i64 1, i64 %add22_1_13

]]></Node>
<StgValue><ssdm name="r2inv_30"/></StgValue>
</operation>

<operation id="4067" st_id="41" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1754 %r2inv_31 = ddiv i64 1, i64 %add22_1_14

]]></Node>
<StgValue><ssdm name="r2inv_31"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="4068" st_id="42" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:125 %r2inv = ddiv i64 1, i64 %add1

]]></Node>
<StgValue><ssdm name="r2inv"/></StgValue>
</operation>

<operation id="4069" st_id="42" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:234 %r2inv_1 = ddiv i64 1, i64 %add22_s

]]></Node>
<StgValue><ssdm name="r2inv_1"/></StgValue>
</operation>

<operation id="4070" st_id="42" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:343 %r2inv_2 = ddiv i64 1, i64 %add22_2

]]></Node>
<StgValue><ssdm name="r2inv_2"/></StgValue>
</operation>

<operation id="4071" st_id="42" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:452 %r2inv_3 = ddiv i64 1, i64 %add22_3

]]></Node>
<StgValue><ssdm name="r2inv_3"/></StgValue>
</operation>

<operation id="4072" st_id="42" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:561 %r2inv_4 = ddiv i64 1, i64 %add22_4

]]></Node>
<StgValue><ssdm name="r2inv_4"/></StgValue>
</operation>

<operation id="4073" st_id="42" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:670 %r2inv_5 = ddiv i64 1, i64 %add22_5

]]></Node>
<StgValue><ssdm name="r2inv_5"/></StgValue>
</operation>

<operation id="4074" st_id="42" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:779 %r2inv_6 = ddiv i64 1, i64 %add22_6

]]></Node>
<StgValue><ssdm name="r2inv_6"/></StgValue>
</operation>

<operation id="4075" st_id="42" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:888 %r2inv_7 = ddiv i64 1, i64 %add22_7

]]></Node>
<StgValue><ssdm name="r2inv_7"/></StgValue>
</operation>

<operation id="4076" st_id="42" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:997 %r2inv_8 = ddiv i64 1, i64 %add22_8

]]></Node>
<StgValue><ssdm name="r2inv_8"/></StgValue>
</operation>

<operation id="4077" st_id="42" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1106 %r2inv_9 = ddiv i64 1, i64 %add22_9

]]></Node>
<StgValue><ssdm name="r2inv_9"/></StgValue>
</operation>

<operation id="4078" st_id="42" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1215 %r2inv_10 = ddiv i64 1, i64 %add22_10

]]></Node>
<StgValue><ssdm name="r2inv_10"/></StgValue>
</operation>

<operation id="4079" st_id="42" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1324 %r2inv_11 = ddiv i64 1, i64 %add22_11

]]></Node>
<StgValue><ssdm name="r2inv_11"/></StgValue>
</operation>

<operation id="4080" st_id="42" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1433 %r2inv_12 = ddiv i64 1, i64 %add22_12

]]></Node>
<StgValue><ssdm name="r2inv_12"/></StgValue>
</operation>

<operation id="4081" st_id="42" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1542 %r2inv_13 = ddiv i64 1, i64 %add22_13

]]></Node>
<StgValue><ssdm name="r2inv_13"/></StgValue>
</operation>

<operation id="4082" st_id="42" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1651 %r2inv_14 = ddiv i64 1, i64 %add22_14

]]></Node>
<StgValue><ssdm name="r2inv_14"/></StgValue>
</operation>

<operation id="4083" st_id="42" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1760 %r2inv_15 = ddiv i64 1, i64 %add22_15

]]></Node>
<StgValue><ssdm name="r2inv_15"/></StgValue>
</operation>

<operation id="4084" st_id="42" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:119 %r2inv_16 = ddiv i64 1, i64 %add22_1

]]></Node>
<StgValue><ssdm name="r2inv_16"/></StgValue>
</operation>

<operation id="4085" st_id="42" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:228 %r2inv_17 = ddiv i64 1, i64 %add22_1_1

]]></Node>
<StgValue><ssdm name="r2inv_17"/></StgValue>
</operation>

<operation id="4086" st_id="42" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:337 %r2inv_18 = ddiv i64 1, i64 %add22_1_2

]]></Node>
<StgValue><ssdm name="r2inv_18"/></StgValue>
</operation>

<operation id="4087" st_id="42" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:446 %r2inv_19 = ddiv i64 1, i64 %add22_1_3

]]></Node>
<StgValue><ssdm name="r2inv_19"/></StgValue>
</operation>

<operation id="4088" st_id="42" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:555 %r2inv_20 = ddiv i64 1, i64 %add22_1_4

]]></Node>
<StgValue><ssdm name="r2inv_20"/></StgValue>
</operation>

<operation id="4089" st_id="42" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:664 %r2inv_21 = ddiv i64 1, i64 %add22_1_5

]]></Node>
<StgValue><ssdm name="r2inv_21"/></StgValue>
</operation>

<operation id="4090" st_id="42" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:773 %r2inv_22 = ddiv i64 1, i64 %add22_1_6

]]></Node>
<StgValue><ssdm name="r2inv_22"/></StgValue>
</operation>

<operation id="4091" st_id="42" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:882 %r2inv_23 = ddiv i64 1, i64 %add22_1_7

]]></Node>
<StgValue><ssdm name="r2inv_23"/></StgValue>
</operation>

<operation id="4092" st_id="42" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:991 %r2inv_24 = ddiv i64 1, i64 %add22_1_8

]]></Node>
<StgValue><ssdm name="r2inv_24"/></StgValue>
</operation>

<operation id="4093" st_id="42" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1100 %r2inv_25 = ddiv i64 1, i64 %add22_1_9

]]></Node>
<StgValue><ssdm name="r2inv_25"/></StgValue>
</operation>

<operation id="4094" st_id="42" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1209 %r2inv_26 = ddiv i64 1, i64 %add22_1_s

]]></Node>
<StgValue><ssdm name="r2inv_26"/></StgValue>
</operation>

<operation id="4095" st_id="42" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1318 %r2inv_27 = ddiv i64 1, i64 %add22_1_10

]]></Node>
<StgValue><ssdm name="r2inv_27"/></StgValue>
</operation>

<operation id="4096" st_id="42" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1427 %r2inv_28 = ddiv i64 1, i64 %add22_1_11

]]></Node>
<StgValue><ssdm name="r2inv_28"/></StgValue>
</operation>

<operation id="4097" st_id="42" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1536 %r2inv_29 = ddiv i64 1, i64 %add22_1_12

]]></Node>
<StgValue><ssdm name="r2inv_29"/></StgValue>
</operation>

<operation id="4098" st_id="42" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1645 %r2inv_30 = ddiv i64 1, i64 %add22_1_13

]]></Node>
<StgValue><ssdm name="r2inv_30"/></StgValue>
</operation>

<operation id="4099" st_id="42" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1754 %r2inv_31 = ddiv i64 1, i64 %add22_1_14

]]></Node>
<StgValue><ssdm name="r2inv_31"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="4100" st_id="43" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:125 %r2inv = ddiv i64 1, i64 %add1

]]></Node>
<StgValue><ssdm name="r2inv"/></StgValue>
</operation>

<operation id="4101" st_id="43" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:234 %r2inv_1 = ddiv i64 1, i64 %add22_s

]]></Node>
<StgValue><ssdm name="r2inv_1"/></StgValue>
</operation>

<operation id="4102" st_id="43" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:343 %r2inv_2 = ddiv i64 1, i64 %add22_2

]]></Node>
<StgValue><ssdm name="r2inv_2"/></StgValue>
</operation>

<operation id="4103" st_id="43" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:452 %r2inv_3 = ddiv i64 1, i64 %add22_3

]]></Node>
<StgValue><ssdm name="r2inv_3"/></StgValue>
</operation>

<operation id="4104" st_id="43" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:561 %r2inv_4 = ddiv i64 1, i64 %add22_4

]]></Node>
<StgValue><ssdm name="r2inv_4"/></StgValue>
</operation>

<operation id="4105" st_id="43" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:670 %r2inv_5 = ddiv i64 1, i64 %add22_5

]]></Node>
<StgValue><ssdm name="r2inv_5"/></StgValue>
</operation>

<operation id="4106" st_id="43" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:779 %r2inv_6 = ddiv i64 1, i64 %add22_6

]]></Node>
<StgValue><ssdm name="r2inv_6"/></StgValue>
</operation>

<operation id="4107" st_id="43" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:888 %r2inv_7 = ddiv i64 1, i64 %add22_7

]]></Node>
<StgValue><ssdm name="r2inv_7"/></StgValue>
</operation>

<operation id="4108" st_id="43" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:997 %r2inv_8 = ddiv i64 1, i64 %add22_8

]]></Node>
<StgValue><ssdm name="r2inv_8"/></StgValue>
</operation>

<operation id="4109" st_id="43" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1106 %r2inv_9 = ddiv i64 1, i64 %add22_9

]]></Node>
<StgValue><ssdm name="r2inv_9"/></StgValue>
</operation>

<operation id="4110" st_id="43" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1215 %r2inv_10 = ddiv i64 1, i64 %add22_10

]]></Node>
<StgValue><ssdm name="r2inv_10"/></StgValue>
</operation>

<operation id="4111" st_id="43" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1324 %r2inv_11 = ddiv i64 1, i64 %add22_11

]]></Node>
<StgValue><ssdm name="r2inv_11"/></StgValue>
</operation>

<operation id="4112" st_id="43" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1433 %r2inv_12 = ddiv i64 1, i64 %add22_12

]]></Node>
<StgValue><ssdm name="r2inv_12"/></StgValue>
</operation>

<operation id="4113" st_id="43" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1542 %r2inv_13 = ddiv i64 1, i64 %add22_13

]]></Node>
<StgValue><ssdm name="r2inv_13"/></StgValue>
</operation>

<operation id="4114" st_id="43" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1651 %r2inv_14 = ddiv i64 1, i64 %add22_14

]]></Node>
<StgValue><ssdm name="r2inv_14"/></StgValue>
</operation>

<operation id="4115" st_id="43" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1760 %r2inv_15 = ddiv i64 1, i64 %add22_15

]]></Node>
<StgValue><ssdm name="r2inv_15"/></StgValue>
</operation>

<operation id="4116" st_id="43" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:119 %r2inv_16 = ddiv i64 1, i64 %add22_1

]]></Node>
<StgValue><ssdm name="r2inv_16"/></StgValue>
</operation>

<operation id="4117" st_id="43" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:228 %r2inv_17 = ddiv i64 1, i64 %add22_1_1

]]></Node>
<StgValue><ssdm name="r2inv_17"/></StgValue>
</operation>

<operation id="4118" st_id="43" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:337 %r2inv_18 = ddiv i64 1, i64 %add22_1_2

]]></Node>
<StgValue><ssdm name="r2inv_18"/></StgValue>
</operation>

<operation id="4119" st_id="43" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:446 %r2inv_19 = ddiv i64 1, i64 %add22_1_3

]]></Node>
<StgValue><ssdm name="r2inv_19"/></StgValue>
</operation>

<operation id="4120" st_id="43" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:555 %r2inv_20 = ddiv i64 1, i64 %add22_1_4

]]></Node>
<StgValue><ssdm name="r2inv_20"/></StgValue>
</operation>

<operation id="4121" st_id="43" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:664 %r2inv_21 = ddiv i64 1, i64 %add22_1_5

]]></Node>
<StgValue><ssdm name="r2inv_21"/></StgValue>
</operation>

<operation id="4122" st_id="43" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:773 %r2inv_22 = ddiv i64 1, i64 %add22_1_6

]]></Node>
<StgValue><ssdm name="r2inv_22"/></StgValue>
</operation>

<operation id="4123" st_id="43" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:882 %r2inv_23 = ddiv i64 1, i64 %add22_1_7

]]></Node>
<StgValue><ssdm name="r2inv_23"/></StgValue>
</operation>

<operation id="4124" st_id="43" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:991 %r2inv_24 = ddiv i64 1, i64 %add22_1_8

]]></Node>
<StgValue><ssdm name="r2inv_24"/></StgValue>
</operation>

<operation id="4125" st_id="43" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1100 %r2inv_25 = ddiv i64 1, i64 %add22_1_9

]]></Node>
<StgValue><ssdm name="r2inv_25"/></StgValue>
</operation>

<operation id="4126" st_id="43" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1209 %r2inv_26 = ddiv i64 1, i64 %add22_1_s

]]></Node>
<StgValue><ssdm name="r2inv_26"/></StgValue>
</operation>

<operation id="4127" st_id="43" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1318 %r2inv_27 = ddiv i64 1, i64 %add22_1_10

]]></Node>
<StgValue><ssdm name="r2inv_27"/></StgValue>
</operation>

<operation id="4128" st_id="43" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1427 %r2inv_28 = ddiv i64 1, i64 %add22_1_11

]]></Node>
<StgValue><ssdm name="r2inv_28"/></StgValue>
</operation>

<operation id="4129" st_id="43" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1536 %r2inv_29 = ddiv i64 1, i64 %add22_1_12

]]></Node>
<StgValue><ssdm name="r2inv_29"/></StgValue>
</operation>

<operation id="4130" st_id="43" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1645 %r2inv_30 = ddiv i64 1, i64 %add22_1_13

]]></Node>
<StgValue><ssdm name="r2inv_30"/></StgValue>
</operation>

<operation id="4131" st_id="43" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1754 %r2inv_31 = ddiv i64 1, i64 %add22_1_14

]]></Node>
<StgValue><ssdm name="r2inv_31"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="4132" st_id="44" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:125 %r2inv = ddiv i64 1, i64 %add1

]]></Node>
<StgValue><ssdm name="r2inv"/></StgValue>
</operation>

<operation id="4133" st_id="44" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:234 %r2inv_1 = ddiv i64 1, i64 %add22_s

]]></Node>
<StgValue><ssdm name="r2inv_1"/></StgValue>
</operation>

<operation id="4134" st_id="44" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:343 %r2inv_2 = ddiv i64 1, i64 %add22_2

]]></Node>
<StgValue><ssdm name="r2inv_2"/></StgValue>
</operation>

<operation id="4135" st_id="44" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:452 %r2inv_3 = ddiv i64 1, i64 %add22_3

]]></Node>
<StgValue><ssdm name="r2inv_3"/></StgValue>
</operation>

<operation id="4136" st_id="44" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:561 %r2inv_4 = ddiv i64 1, i64 %add22_4

]]></Node>
<StgValue><ssdm name="r2inv_4"/></StgValue>
</operation>

<operation id="4137" st_id="44" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:670 %r2inv_5 = ddiv i64 1, i64 %add22_5

]]></Node>
<StgValue><ssdm name="r2inv_5"/></StgValue>
</operation>

<operation id="4138" st_id="44" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:779 %r2inv_6 = ddiv i64 1, i64 %add22_6

]]></Node>
<StgValue><ssdm name="r2inv_6"/></StgValue>
</operation>

<operation id="4139" st_id="44" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:888 %r2inv_7 = ddiv i64 1, i64 %add22_7

]]></Node>
<StgValue><ssdm name="r2inv_7"/></StgValue>
</operation>

<operation id="4140" st_id="44" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:997 %r2inv_8 = ddiv i64 1, i64 %add22_8

]]></Node>
<StgValue><ssdm name="r2inv_8"/></StgValue>
</operation>

<operation id="4141" st_id="44" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1106 %r2inv_9 = ddiv i64 1, i64 %add22_9

]]></Node>
<StgValue><ssdm name="r2inv_9"/></StgValue>
</operation>

<operation id="4142" st_id="44" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1215 %r2inv_10 = ddiv i64 1, i64 %add22_10

]]></Node>
<StgValue><ssdm name="r2inv_10"/></StgValue>
</operation>

<operation id="4143" st_id="44" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1324 %r2inv_11 = ddiv i64 1, i64 %add22_11

]]></Node>
<StgValue><ssdm name="r2inv_11"/></StgValue>
</operation>

<operation id="4144" st_id="44" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1433 %r2inv_12 = ddiv i64 1, i64 %add22_12

]]></Node>
<StgValue><ssdm name="r2inv_12"/></StgValue>
</operation>

<operation id="4145" st_id="44" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1542 %r2inv_13 = ddiv i64 1, i64 %add22_13

]]></Node>
<StgValue><ssdm name="r2inv_13"/></StgValue>
</operation>

<operation id="4146" st_id="44" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1651 %r2inv_14 = ddiv i64 1, i64 %add22_14

]]></Node>
<StgValue><ssdm name="r2inv_14"/></StgValue>
</operation>

<operation id="4147" st_id="44" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1760 %r2inv_15 = ddiv i64 1, i64 %add22_15

]]></Node>
<StgValue><ssdm name="r2inv_15"/></StgValue>
</operation>

<operation id="4148" st_id="44" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:119 %r2inv_16 = ddiv i64 1, i64 %add22_1

]]></Node>
<StgValue><ssdm name="r2inv_16"/></StgValue>
</operation>

<operation id="4149" st_id="44" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:228 %r2inv_17 = ddiv i64 1, i64 %add22_1_1

]]></Node>
<StgValue><ssdm name="r2inv_17"/></StgValue>
</operation>

<operation id="4150" st_id="44" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:337 %r2inv_18 = ddiv i64 1, i64 %add22_1_2

]]></Node>
<StgValue><ssdm name="r2inv_18"/></StgValue>
</operation>

<operation id="4151" st_id="44" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:446 %r2inv_19 = ddiv i64 1, i64 %add22_1_3

]]></Node>
<StgValue><ssdm name="r2inv_19"/></StgValue>
</operation>

<operation id="4152" st_id="44" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:555 %r2inv_20 = ddiv i64 1, i64 %add22_1_4

]]></Node>
<StgValue><ssdm name="r2inv_20"/></StgValue>
</operation>

<operation id="4153" st_id="44" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:664 %r2inv_21 = ddiv i64 1, i64 %add22_1_5

]]></Node>
<StgValue><ssdm name="r2inv_21"/></StgValue>
</operation>

<operation id="4154" st_id="44" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:773 %r2inv_22 = ddiv i64 1, i64 %add22_1_6

]]></Node>
<StgValue><ssdm name="r2inv_22"/></StgValue>
</operation>

<operation id="4155" st_id="44" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:882 %r2inv_23 = ddiv i64 1, i64 %add22_1_7

]]></Node>
<StgValue><ssdm name="r2inv_23"/></StgValue>
</operation>

<operation id="4156" st_id="44" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:991 %r2inv_24 = ddiv i64 1, i64 %add22_1_8

]]></Node>
<StgValue><ssdm name="r2inv_24"/></StgValue>
</operation>

<operation id="4157" st_id="44" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1100 %r2inv_25 = ddiv i64 1, i64 %add22_1_9

]]></Node>
<StgValue><ssdm name="r2inv_25"/></StgValue>
</operation>

<operation id="4158" st_id="44" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1209 %r2inv_26 = ddiv i64 1, i64 %add22_1_s

]]></Node>
<StgValue><ssdm name="r2inv_26"/></StgValue>
</operation>

<operation id="4159" st_id="44" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1318 %r2inv_27 = ddiv i64 1, i64 %add22_1_10

]]></Node>
<StgValue><ssdm name="r2inv_27"/></StgValue>
</operation>

<operation id="4160" st_id="44" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1427 %r2inv_28 = ddiv i64 1, i64 %add22_1_11

]]></Node>
<StgValue><ssdm name="r2inv_28"/></StgValue>
</operation>

<operation id="4161" st_id="44" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1536 %r2inv_29 = ddiv i64 1, i64 %add22_1_12

]]></Node>
<StgValue><ssdm name="r2inv_29"/></StgValue>
</operation>

<operation id="4162" st_id="44" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1645 %r2inv_30 = ddiv i64 1, i64 %add22_1_13

]]></Node>
<StgValue><ssdm name="r2inv_30"/></StgValue>
</operation>

<operation id="4163" st_id="44" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1754 %r2inv_31 = ddiv i64 1, i64 %add22_1_14

]]></Node>
<StgValue><ssdm name="r2inv_31"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="4164" st_id="45" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:125 %r2inv = ddiv i64 1, i64 %add1

]]></Node>
<StgValue><ssdm name="r2inv"/></StgValue>
</operation>

<operation id="4165" st_id="45" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:234 %r2inv_1 = ddiv i64 1, i64 %add22_s

]]></Node>
<StgValue><ssdm name="r2inv_1"/></StgValue>
</operation>

<operation id="4166" st_id="45" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:343 %r2inv_2 = ddiv i64 1, i64 %add22_2

]]></Node>
<StgValue><ssdm name="r2inv_2"/></StgValue>
</operation>

<operation id="4167" st_id="45" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:452 %r2inv_3 = ddiv i64 1, i64 %add22_3

]]></Node>
<StgValue><ssdm name="r2inv_3"/></StgValue>
</operation>

<operation id="4168" st_id="45" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:561 %r2inv_4 = ddiv i64 1, i64 %add22_4

]]></Node>
<StgValue><ssdm name="r2inv_4"/></StgValue>
</operation>

<operation id="4169" st_id="45" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:670 %r2inv_5 = ddiv i64 1, i64 %add22_5

]]></Node>
<StgValue><ssdm name="r2inv_5"/></StgValue>
</operation>

<operation id="4170" st_id="45" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:779 %r2inv_6 = ddiv i64 1, i64 %add22_6

]]></Node>
<StgValue><ssdm name="r2inv_6"/></StgValue>
</operation>

<operation id="4171" st_id="45" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:888 %r2inv_7 = ddiv i64 1, i64 %add22_7

]]></Node>
<StgValue><ssdm name="r2inv_7"/></StgValue>
</operation>

<operation id="4172" st_id="45" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:997 %r2inv_8 = ddiv i64 1, i64 %add22_8

]]></Node>
<StgValue><ssdm name="r2inv_8"/></StgValue>
</operation>

<operation id="4173" st_id="45" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1106 %r2inv_9 = ddiv i64 1, i64 %add22_9

]]></Node>
<StgValue><ssdm name="r2inv_9"/></StgValue>
</operation>

<operation id="4174" st_id="45" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1215 %r2inv_10 = ddiv i64 1, i64 %add22_10

]]></Node>
<StgValue><ssdm name="r2inv_10"/></StgValue>
</operation>

<operation id="4175" st_id="45" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1324 %r2inv_11 = ddiv i64 1, i64 %add22_11

]]></Node>
<StgValue><ssdm name="r2inv_11"/></StgValue>
</operation>

<operation id="4176" st_id="45" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1433 %r2inv_12 = ddiv i64 1, i64 %add22_12

]]></Node>
<StgValue><ssdm name="r2inv_12"/></StgValue>
</operation>

<operation id="4177" st_id="45" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1542 %r2inv_13 = ddiv i64 1, i64 %add22_13

]]></Node>
<StgValue><ssdm name="r2inv_13"/></StgValue>
</operation>

<operation id="4178" st_id="45" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1651 %r2inv_14 = ddiv i64 1, i64 %add22_14

]]></Node>
<StgValue><ssdm name="r2inv_14"/></StgValue>
</operation>

<operation id="4179" st_id="45" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1760 %r2inv_15 = ddiv i64 1, i64 %add22_15

]]></Node>
<StgValue><ssdm name="r2inv_15"/></StgValue>
</operation>

<operation id="4180" st_id="45" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:119 %r2inv_16 = ddiv i64 1, i64 %add22_1

]]></Node>
<StgValue><ssdm name="r2inv_16"/></StgValue>
</operation>

<operation id="4181" st_id="45" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:228 %r2inv_17 = ddiv i64 1, i64 %add22_1_1

]]></Node>
<StgValue><ssdm name="r2inv_17"/></StgValue>
</operation>

<operation id="4182" st_id="45" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:337 %r2inv_18 = ddiv i64 1, i64 %add22_1_2

]]></Node>
<StgValue><ssdm name="r2inv_18"/></StgValue>
</operation>

<operation id="4183" st_id="45" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:446 %r2inv_19 = ddiv i64 1, i64 %add22_1_3

]]></Node>
<StgValue><ssdm name="r2inv_19"/></StgValue>
</operation>

<operation id="4184" st_id="45" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:555 %r2inv_20 = ddiv i64 1, i64 %add22_1_4

]]></Node>
<StgValue><ssdm name="r2inv_20"/></StgValue>
</operation>

<operation id="4185" st_id="45" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:664 %r2inv_21 = ddiv i64 1, i64 %add22_1_5

]]></Node>
<StgValue><ssdm name="r2inv_21"/></StgValue>
</operation>

<operation id="4186" st_id="45" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:773 %r2inv_22 = ddiv i64 1, i64 %add22_1_6

]]></Node>
<StgValue><ssdm name="r2inv_22"/></StgValue>
</operation>

<operation id="4187" st_id="45" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:882 %r2inv_23 = ddiv i64 1, i64 %add22_1_7

]]></Node>
<StgValue><ssdm name="r2inv_23"/></StgValue>
</operation>

<operation id="4188" st_id="45" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:991 %r2inv_24 = ddiv i64 1, i64 %add22_1_8

]]></Node>
<StgValue><ssdm name="r2inv_24"/></StgValue>
</operation>

<operation id="4189" st_id="45" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1100 %r2inv_25 = ddiv i64 1, i64 %add22_1_9

]]></Node>
<StgValue><ssdm name="r2inv_25"/></StgValue>
</operation>

<operation id="4190" st_id="45" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1209 %r2inv_26 = ddiv i64 1, i64 %add22_1_s

]]></Node>
<StgValue><ssdm name="r2inv_26"/></StgValue>
</operation>

<operation id="4191" st_id="45" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1318 %r2inv_27 = ddiv i64 1, i64 %add22_1_10

]]></Node>
<StgValue><ssdm name="r2inv_27"/></StgValue>
</operation>

<operation id="4192" st_id="45" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1427 %r2inv_28 = ddiv i64 1, i64 %add22_1_11

]]></Node>
<StgValue><ssdm name="r2inv_28"/></StgValue>
</operation>

<operation id="4193" st_id="45" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1536 %r2inv_29 = ddiv i64 1, i64 %add22_1_12

]]></Node>
<StgValue><ssdm name="r2inv_29"/></StgValue>
</operation>

<operation id="4194" st_id="45" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1645 %r2inv_30 = ddiv i64 1, i64 %add22_1_13

]]></Node>
<StgValue><ssdm name="r2inv_30"/></StgValue>
</operation>

<operation id="4195" st_id="45" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1754 %r2inv_31 = ddiv i64 1, i64 %add22_1_14

]]></Node>
<StgValue><ssdm name="r2inv_31"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="4196" st_id="46" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:128 %mul3 = dmul i64 %r2inv, i64 %r2inv

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="4197" st_id="46" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:234 %r2inv_1 = ddiv i64 1, i64 %add22_s

]]></Node>
<StgValue><ssdm name="r2inv_1"/></StgValue>
</operation>

<operation id="4198" st_id="46" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:343 %r2inv_2 = ddiv i64 1, i64 %add22_2

]]></Node>
<StgValue><ssdm name="r2inv_2"/></StgValue>
</operation>

<operation id="4199" st_id="46" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:452 %r2inv_3 = ddiv i64 1, i64 %add22_3

]]></Node>
<StgValue><ssdm name="r2inv_3"/></StgValue>
</operation>

<operation id="4200" st_id="46" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:561 %r2inv_4 = ddiv i64 1, i64 %add22_4

]]></Node>
<StgValue><ssdm name="r2inv_4"/></StgValue>
</operation>

<operation id="4201" st_id="46" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:670 %r2inv_5 = ddiv i64 1, i64 %add22_5

]]></Node>
<StgValue><ssdm name="r2inv_5"/></StgValue>
</operation>

<operation id="4202" st_id="46" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:779 %r2inv_6 = ddiv i64 1, i64 %add22_6

]]></Node>
<StgValue><ssdm name="r2inv_6"/></StgValue>
</operation>

<operation id="4203" st_id="46" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:888 %r2inv_7 = ddiv i64 1, i64 %add22_7

]]></Node>
<StgValue><ssdm name="r2inv_7"/></StgValue>
</operation>

<operation id="4204" st_id="46" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:997 %r2inv_8 = ddiv i64 1, i64 %add22_8

]]></Node>
<StgValue><ssdm name="r2inv_8"/></StgValue>
</operation>

<operation id="4205" st_id="46" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1106 %r2inv_9 = ddiv i64 1, i64 %add22_9

]]></Node>
<StgValue><ssdm name="r2inv_9"/></StgValue>
</operation>

<operation id="4206" st_id="46" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1215 %r2inv_10 = ddiv i64 1, i64 %add22_10

]]></Node>
<StgValue><ssdm name="r2inv_10"/></StgValue>
</operation>

<operation id="4207" st_id="46" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1324 %r2inv_11 = ddiv i64 1, i64 %add22_11

]]></Node>
<StgValue><ssdm name="r2inv_11"/></StgValue>
</operation>

<operation id="4208" st_id="46" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1433 %r2inv_12 = ddiv i64 1, i64 %add22_12

]]></Node>
<StgValue><ssdm name="r2inv_12"/></StgValue>
</operation>

<operation id="4209" st_id="46" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1542 %r2inv_13 = ddiv i64 1, i64 %add22_13

]]></Node>
<StgValue><ssdm name="r2inv_13"/></StgValue>
</operation>

<operation id="4210" st_id="46" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1651 %r2inv_14 = ddiv i64 1, i64 %add22_14

]]></Node>
<StgValue><ssdm name="r2inv_14"/></StgValue>
</operation>

<operation id="4211" st_id="46" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1760 %r2inv_15 = ddiv i64 1, i64 %add22_15

]]></Node>
<StgValue><ssdm name="r2inv_15"/></StgValue>
</operation>

<operation id="4212" st_id="46" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:122 %mul23_1 = dmul i64 %r2inv_16, i64 %r2inv_16

]]></Node>
<StgValue><ssdm name="mul23_1"/></StgValue>
</operation>

<operation id="4213" st_id="46" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:228 %r2inv_17 = ddiv i64 1, i64 %add22_1_1

]]></Node>
<StgValue><ssdm name="r2inv_17"/></StgValue>
</operation>

<operation id="4214" st_id="46" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:337 %r2inv_18 = ddiv i64 1, i64 %add22_1_2

]]></Node>
<StgValue><ssdm name="r2inv_18"/></StgValue>
</operation>

<operation id="4215" st_id="46" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:446 %r2inv_19 = ddiv i64 1, i64 %add22_1_3

]]></Node>
<StgValue><ssdm name="r2inv_19"/></StgValue>
</operation>

<operation id="4216" st_id="46" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:555 %r2inv_20 = ddiv i64 1, i64 %add22_1_4

]]></Node>
<StgValue><ssdm name="r2inv_20"/></StgValue>
</operation>

<operation id="4217" st_id="46" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:664 %r2inv_21 = ddiv i64 1, i64 %add22_1_5

]]></Node>
<StgValue><ssdm name="r2inv_21"/></StgValue>
</operation>

<operation id="4218" st_id="46" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:773 %r2inv_22 = ddiv i64 1, i64 %add22_1_6

]]></Node>
<StgValue><ssdm name="r2inv_22"/></StgValue>
</operation>

<operation id="4219" st_id="46" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:882 %r2inv_23 = ddiv i64 1, i64 %add22_1_7

]]></Node>
<StgValue><ssdm name="r2inv_23"/></StgValue>
</operation>

<operation id="4220" st_id="46" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:991 %r2inv_24 = ddiv i64 1, i64 %add22_1_8

]]></Node>
<StgValue><ssdm name="r2inv_24"/></StgValue>
</operation>

<operation id="4221" st_id="46" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1100 %r2inv_25 = ddiv i64 1, i64 %add22_1_9

]]></Node>
<StgValue><ssdm name="r2inv_25"/></StgValue>
</operation>

<operation id="4222" st_id="46" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1209 %r2inv_26 = ddiv i64 1, i64 %add22_1_s

]]></Node>
<StgValue><ssdm name="r2inv_26"/></StgValue>
</operation>

<operation id="4223" st_id="46" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1318 %r2inv_27 = ddiv i64 1, i64 %add22_1_10

]]></Node>
<StgValue><ssdm name="r2inv_27"/></StgValue>
</operation>

<operation id="4224" st_id="46" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1427 %r2inv_28 = ddiv i64 1, i64 %add22_1_11

]]></Node>
<StgValue><ssdm name="r2inv_28"/></StgValue>
</operation>

<operation id="4225" st_id="46" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1536 %r2inv_29 = ddiv i64 1, i64 %add22_1_12

]]></Node>
<StgValue><ssdm name="r2inv_29"/></StgValue>
</operation>

<operation id="4226" st_id="46" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1645 %r2inv_30 = ddiv i64 1, i64 %add22_1_13

]]></Node>
<StgValue><ssdm name="r2inv_30"/></StgValue>
</operation>

<operation id="4227" st_id="46" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1754 %r2inv_31 = ddiv i64 1, i64 %add22_1_14

]]></Node>
<StgValue><ssdm name="r2inv_31"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="4228" st_id="47" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:128 %mul3 = dmul i64 %r2inv, i64 %r2inv

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="4229" st_id="47" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:237 %mul23_s = dmul i64 %r2inv_1, i64 %r2inv_1

]]></Node>
<StgValue><ssdm name="mul23_s"/></StgValue>
</operation>

<operation id="4230" st_id="47" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:343 %r2inv_2 = ddiv i64 1, i64 %add22_2

]]></Node>
<StgValue><ssdm name="r2inv_2"/></StgValue>
</operation>

<operation id="4231" st_id="47" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:452 %r2inv_3 = ddiv i64 1, i64 %add22_3

]]></Node>
<StgValue><ssdm name="r2inv_3"/></StgValue>
</operation>

<operation id="4232" st_id="47" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:561 %r2inv_4 = ddiv i64 1, i64 %add22_4

]]></Node>
<StgValue><ssdm name="r2inv_4"/></StgValue>
</operation>

<operation id="4233" st_id="47" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:670 %r2inv_5 = ddiv i64 1, i64 %add22_5

]]></Node>
<StgValue><ssdm name="r2inv_5"/></StgValue>
</operation>

<operation id="4234" st_id="47" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:779 %r2inv_6 = ddiv i64 1, i64 %add22_6

]]></Node>
<StgValue><ssdm name="r2inv_6"/></StgValue>
</operation>

<operation id="4235" st_id="47" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:888 %r2inv_7 = ddiv i64 1, i64 %add22_7

]]></Node>
<StgValue><ssdm name="r2inv_7"/></StgValue>
</operation>

<operation id="4236" st_id="47" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:997 %r2inv_8 = ddiv i64 1, i64 %add22_8

]]></Node>
<StgValue><ssdm name="r2inv_8"/></StgValue>
</operation>

<operation id="4237" st_id="47" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1106 %r2inv_9 = ddiv i64 1, i64 %add22_9

]]></Node>
<StgValue><ssdm name="r2inv_9"/></StgValue>
</operation>

<operation id="4238" st_id="47" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1215 %r2inv_10 = ddiv i64 1, i64 %add22_10

]]></Node>
<StgValue><ssdm name="r2inv_10"/></StgValue>
</operation>

<operation id="4239" st_id="47" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1324 %r2inv_11 = ddiv i64 1, i64 %add22_11

]]></Node>
<StgValue><ssdm name="r2inv_11"/></StgValue>
</operation>

<operation id="4240" st_id="47" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1433 %r2inv_12 = ddiv i64 1, i64 %add22_12

]]></Node>
<StgValue><ssdm name="r2inv_12"/></StgValue>
</operation>

<operation id="4241" st_id="47" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1542 %r2inv_13 = ddiv i64 1, i64 %add22_13

]]></Node>
<StgValue><ssdm name="r2inv_13"/></StgValue>
</operation>

<operation id="4242" st_id="47" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1651 %r2inv_14 = ddiv i64 1, i64 %add22_14

]]></Node>
<StgValue><ssdm name="r2inv_14"/></StgValue>
</operation>

<operation id="4243" st_id="47" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1760 %r2inv_15 = ddiv i64 1, i64 %add22_15

]]></Node>
<StgValue><ssdm name="r2inv_15"/></StgValue>
</operation>

<operation id="4244" st_id="47" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:122 %mul23_1 = dmul i64 %r2inv_16, i64 %r2inv_16

]]></Node>
<StgValue><ssdm name="mul23_1"/></StgValue>
</operation>

<operation id="4245" st_id="47" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:231 %mul23_1_1 = dmul i64 %r2inv_17, i64 %r2inv_17

]]></Node>
<StgValue><ssdm name="mul23_1_1"/></StgValue>
</operation>

<operation id="4246" st_id="47" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:337 %r2inv_18 = ddiv i64 1, i64 %add22_1_2

]]></Node>
<StgValue><ssdm name="r2inv_18"/></StgValue>
</operation>

<operation id="4247" st_id="47" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:446 %r2inv_19 = ddiv i64 1, i64 %add22_1_3

]]></Node>
<StgValue><ssdm name="r2inv_19"/></StgValue>
</operation>

<operation id="4248" st_id="47" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:555 %r2inv_20 = ddiv i64 1, i64 %add22_1_4

]]></Node>
<StgValue><ssdm name="r2inv_20"/></StgValue>
</operation>

<operation id="4249" st_id="47" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:664 %r2inv_21 = ddiv i64 1, i64 %add22_1_5

]]></Node>
<StgValue><ssdm name="r2inv_21"/></StgValue>
</operation>

<operation id="4250" st_id="47" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:773 %r2inv_22 = ddiv i64 1, i64 %add22_1_6

]]></Node>
<StgValue><ssdm name="r2inv_22"/></StgValue>
</operation>

<operation id="4251" st_id="47" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:882 %r2inv_23 = ddiv i64 1, i64 %add22_1_7

]]></Node>
<StgValue><ssdm name="r2inv_23"/></StgValue>
</operation>

<operation id="4252" st_id="47" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:991 %r2inv_24 = ddiv i64 1, i64 %add22_1_8

]]></Node>
<StgValue><ssdm name="r2inv_24"/></StgValue>
</operation>

<operation id="4253" st_id="47" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1100 %r2inv_25 = ddiv i64 1, i64 %add22_1_9

]]></Node>
<StgValue><ssdm name="r2inv_25"/></StgValue>
</operation>

<operation id="4254" st_id="47" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1209 %r2inv_26 = ddiv i64 1, i64 %add22_1_s

]]></Node>
<StgValue><ssdm name="r2inv_26"/></StgValue>
</operation>

<operation id="4255" st_id="47" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1318 %r2inv_27 = ddiv i64 1, i64 %add22_1_10

]]></Node>
<StgValue><ssdm name="r2inv_27"/></StgValue>
</operation>

<operation id="4256" st_id="47" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1427 %r2inv_28 = ddiv i64 1, i64 %add22_1_11

]]></Node>
<StgValue><ssdm name="r2inv_28"/></StgValue>
</operation>

<operation id="4257" st_id="47" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1536 %r2inv_29 = ddiv i64 1, i64 %add22_1_12

]]></Node>
<StgValue><ssdm name="r2inv_29"/></StgValue>
</operation>

<operation id="4258" st_id="47" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1645 %r2inv_30 = ddiv i64 1, i64 %add22_1_13

]]></Node>
<StgValue><ssdm name="r2inv_30"/></StgValue>
</operation>

<operation id="4259" st_id="47" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1754 %r2inv_31 = ddiv i64 1, i64 %add22_1_14

]]></Node>
<StgValue><ssdm name="r2inv_31"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="4260" st_id="48" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:128 %mul3 = dmul i64 %r2inv, i64 %r2inv

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="4261" st_id="48" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:237 %mul23_s = dmul i64 %r2inv_1, i64 %r2inv_1

]]></Node>
<StgValue><ssdm name="mul23_s"/></StgValue>
</operation>

<operation id="4262" st_id="48" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:346 %mul23_2 = dmul i64 %r2inv_2, i64 %r2inv_2

]]></Node>
<StgValue><ssdm name="mul23_2"/></StgValue>
</operation>

<operation id="4263" st_id="48" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:452 %r2inv_3 = ddiv i64 1, i64 %add22_3

]]></Node>
<StgValue><ssdm name="r2inv_3"/></StgValue>
</operation>

<operation id="4264" st_id="48" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:561 %r2inv_4 = ddiv i64 1, i64 %add22_4

]]></Node>
<StgValue><ssdm name="r2inv_4"/></StgValue>
</operation>

<operation id="4265" st_id="48" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:670 %r2inv_5 = ddiv i64 1, i64 %add22_5

]]></Node>
<StgValue><ssdm name="r2inv_5"/></StgValue>
</operation>

<operation id="4266" st_id="48" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:779 %r2inv_6 = ddiv i64 1, i64 %add22_6

]]></Node>
<StgValue><ssdm name="r2inv_6"/></StgValue>
</operation>

<operation id="4267" st_id="48" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:888 %r2inv_7 = ddiv i64 1, i64 %add22_7

]]></Node>
<StgValue><ssdm name="r2inv_7"/></StgValue>
</operation>

<operation id="4268" st_id="48" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:997 %r2inv_8 = ddiv i64 1, i64 %add22_8

]]></Node>
<StgValue><ssdm name="r2inv_8"/></StgValue>
</operation>

<operation id="4269" st_id="48" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1106 %r2inv_9 = ddiv i64 1, i64 %add22_9

]]></Node>
<StgValue><ssdm name="r2inv_9"/></StgValue>
</operation>

<operation id="4270" st_id="48" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1215 %r2inv_10 = ddiv i64 1, i64 %add22_10

]]></Node>
<StgValue><ssdm name="r2inv_10"/></StgValue>
</operation>

<operation id="4271" st_id="48" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1324 %r2inv_11 = ddiv i64 1, i64 %add22_11

]]></Node>
<StgValue><ssdm name="r2inv_11"/></StgValue>
</operation>

<operation id="4272" st_id="48" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1433 %r2inv_12 = ddiv i64 1, i64 %add22_12

]]></Node>
<StgValue><ssdm name="r2inv_12"/></StgValue>
</operation>

<operation id="4273" st_id="48" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1542 %r2inv_13 = ddiv i64 1, i64 %add22_13

]]></Node>
<StgValue><ssdm name="r2inv_13"/></StgValue>
</operation>

<operation id="4274" st_id="48" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1651 %r2inv_14 = ddiv i64 1, i64 %add22_14

]]></Node>
<StgValue><ssdm name="r2inv_14"/></StgValue>
</operation>

<operation id="4275" st_id="48" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1760 %r2inv_15 = ddiv i64 1, i64 %add22_15

]]></Node>
<StgValue><ssdm name="r2inv_15"/></StgValue>
</operation>

<operation id="4276" st_id="48" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:122 %mul23_1 = dmul i64 %r2inv_16, i64 %r2inv_16

]]></Node>
<StgValue><ssdm name="mul23_1"/></StgValue>
</operation>

<operation id="4277" st_id="48" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:231 %mul23_1_1 = dmul i64 %r2inv_17, i64 %r2inv_17

]]></Node>
<StgValue><ssdm name="mul23_1_1"/></StgValue>
</operation>

<operation id="4278" st_id="48" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:340 %mul23_1_2 = dmul i64 %r2inv_18, i64 %r2inv_18

]]></Node>
<StgValue><ssdm name="mul23_1_2"/></StgValue>
</operation>

<operation id="4279" st_id="48" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:446 %r2inv_19 = ddiv i64 1, i64 %add22_1_3

]]></Node>
<StgValue><ssdm name="r2inv_19"/></StgValue>
</operation>

<operation id="4280" st_id="48" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:555 %r2inv_20 = ddiv i64 1, i64 %add22_1_4

]]></Node>
<StgValue><ssdm name="r2inv_20"/></StgValue>
</operation>

<operation id="4281" st_id="48" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:664 %r2inv_21 = ddiv i64 1, i64 %add22_1_5

]]></Node>
<StgValue><ssdm name="r2inv_21"/></StgValue>
</operation>

<operation id="4282" st_id="48" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:773 %r2inv_22 = ddiv i64 1, i64 %add22_1_6

]]></Node>
<StgValue><ssdm name="r2inv_22"/></StgValue>
</operation>

<operation id="4283" st_id="48" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:882 %r2inv_23 = ddiv i64 1, i64 %add22_1_7

]]></Node>
<StgValue><ssdm name="r2inv_23"/></StgValue>
</operation>

<operation id="4284" st_id="48" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:991 %r2inv_24 = ddiv i64 1, i64 %add22_1_8

]]></Node>
<StgValue><ssdm name="r2inv_24"/></StgValue>
</operation>

<operation id="4285" st_id="48" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1100 %r2inv_25 = ddiv i64 1, i64 %add22_1_9

]]></Node>
<StgValue><ssdm name="r2inv_25"/></StgValue>
</operation>

<operation id="4286" st_id="48" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1209 %r2inv_26 = ddiv i64 1, i64 %add22_1_s

]]></Node>
<StgValue><ssdm name="r2inv_26"/></StgValue>
</operation>

<operation id="4287" st_id="48" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1318 %r2inv_27 = ddiv i64 1, i64 %add22_1_10

]]></Node>
<StgValue><ssdm name="r2inv_27"/></StgValue>
</operation>

<operation id="4288" st_id="48" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1427 %r2inv_28 = ddiv i64 1, i64 %add22_1_11

]]></Node>
<StgValue><ssdm name="r2inv_28"/></StgValue>
</operation>

<operation id="4289" st_id="48" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1536 %r2inv_29 = ddiv i64 1, i64 %add22_1_12

]]></Node>
<StgValue><ssdm name="r2inv_29"/></StgValue>
</operation>

<operation id="4290" st_id="48" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1645 %r2inv_30 = ddiv i64 1, i64 %add22_1_13

]]></Node>
<StgValue><ssdm name="r2inv_30"/></StgValue>
</operation>

<operation id="4291" st_id="48" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1754 %r2inv_31 = ddiv i64 1, i64 %add22_1_14

]]></Node>
<StgValue><ssdm name="r2inv_31"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="4292" st_id="49" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:128 %mul3 = dmul i64 %r2inv, i64 %r2inv

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="4293" st_id="49" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:237 %mul23_s = dmul i64 %r2inv_1, i64 %r2inv_1

]]></Node>
<StgValue><ssdm name="mul23_s"/></StgValue>
</operation>

<operation id="4294" st_id="49" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:346 %mul23_2 = dmul i64 %r2inv_2, i64 %r2inv_2

]]></Node>
<StgValue><ssdm name="mul23_2"/></StgValue>
</operation>

<operation id="4295" st_id="49" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:455 %mul23_3 = dmul i64 %r2inv_3, i64 %r2inv_3

]]></Node>
<StgValue><ssdm name="mul23_3"/></StgValue>
</operation>

<operation id="4296" st_id="49" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:561 %r2inv_4 = ddiv i64 1, i64 %add22_4

]]></Node>
<StgValue><ssdm name="r2inv_4"/></StgValue>
</operation>

<operation id="4297" st_id="49" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:670 %r2inv_5 = ddiv i64 1, i64 %add22_5

]]></Node>
<StgValue><ssdm name="r2inv_5"/></StgValue>
</operation>

<operation id="4298" st_id="49" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:779 %r2inv_6 = ddiv i64 1, i64 %add22_6

]]></Node>
<StgValue><ssdm name="r2inv_6"/></StgValue>
</operation>

<operation id="4299" st_id="49" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:888 %r2inv_7 = ddiv i64 1, i64 %add22_7

]]></Node>
<StgValue><ssdm name="r2inv_7"/></StgValue>
</operation>

<operation id="4300" st_id="49" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:997 %r2inv_8 = ddiv i64 1, i64 %add22_8

]]></Node>
<StgValue><ssdm name="r2inv_8"/></StgValue>
</operation>

<operation id="4301" st_id="49" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1106 %r2inv_9 = ddiv i64 1, i64 %add22_9

]]></Node>
<StgValue><ssdm name="r2inv_9"/></StgValue>
</operation>

<operation id="4302" st_id="49" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1215 %r2inv_10 = ddiv i64 1, i64 %add22_10

]]></Node>
<StgValue><ssdm name="r2inv_10"/></StgValue>
</operation>

<operation id="4303" st_id="49" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1324 %r2inv_11 = ddiv i64 1, i64 %add22_11

]]></Node>
<StgValue><ssdm name="r2inv_11"/></StgValue>
</operation>

<operation id="4304" st_id="49" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1433 %r2inv_12 = ddiv i64 1, i64 %add22_12

]]></Node>
<StgValue><ssdm name="r2inv_12"/></StgValue>
</operation>

<operation id="4305" st_id="49" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1542 %r2inv_13 = ddiv i64 1, i64 %add22_13

]]></Node>
<StgValue><ssdm name="r2inv_13"/></StgValue>
</operation>

<operation id="4306" st_id="49" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1651 %r2inv_14 = ddiv i64 1, i64 %add22_14

]]></Node>
<StgValue><ssdm name="r2inv_14"/></StgValue>
</operation>

<operation id="4307" st_id="49" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1760 %r2inv_15 = ddiv i64 1, i64 %add22_15

]]></Node>
<StgValue><ssdm name="r2inv_15"/></StgValue>
</operation>

<operation id="4308" st_id="49" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:122 %mul23_1 = dmul i64 %r2inv_16, i64 %r2inv_16

]]></Node>
<StgValue><ssdm name="mul23_1"/></StgValue>
</operation>

<operation id="4309" st_id="49" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:231 %mul23_1_1 = dmul i64 %r2inv_17, i64 %r2inv_17

]]></Node>
<StgValue><ssdm name="mul23_1_1"/></StgValue>
</operation>

<operation id="4310" st_id="49" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:340 %mul23_1_2 = dmul i64 %r2inv_18, i64 %r2inv_18

]]></Node>
<StgValue><ssdm name="mul23_1_2"/></StgValue>
</operation>

<operation id="4311" st_id="49" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:449 %mul23_1_3 = dmul i64 %r2inv_19, i64 %r2inv_19

]]></Node>
<StgValue><ssdm name="mul23_1_3"/></StgValue>
</operation>

<operation id="4312" st_id="49" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:555 %r2inv_20 = ddiv i64 1, i64 %add22_1_4

]]></Node>
<StgValue><ssdm name="r2inv_20"/></StgValue>
</operation>

<operation id="4313" st_id="49" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:664 %r2inv_21 = ddiv i64 1, i64 %add22_1_5

]]></Node>
<StgValue><ssdm name="r2inv_21"/></StgValue>
</operation>

<operation id="4314" st_id="49" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:773 %r2inv_22 = ddiv i64 1, i64 %add22_1_6

]]></Node>
<StgValue><ssdm name="r2inv_22"/></StgValue>
</operation>

<operation id="4315" st_id="49" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:882 %r2inv_23 = ddiv i64 1, i64 %add22_1_7

]]></Node>
<StgValue><ssdm name="r2inv_23"/></StgValue>
</operation>

<operation id="4316" st_id="49" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:991 %r2inv_24 = ddiv i64 1, i64 %add22_1_8

]]></Node>
<StgValue><ssdm name="r2inv_24"/></StgValue>
</operation>

<operation id="4317" st_id="49" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1100 %r2inv_25 = ddiv i64 1, i64 %add22_1_9

]]></Node>
<StgValue><ssdm name="r2inv_25"/></StgValue>
</operation>

<operation id="4318" st_id="49" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1209 %r2inv_26 = ddiv i64 1, i64 %add22_1_s

]]></Node>
<StgValue><ssdm name="r2inv_26"/></StgValue>
</operation>

<operation id="4319" st_id="49" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1318 %r2inv_27 = ddiv i64 1, i64 %add22_1_10

]]></Node>
<StgValue><ssdm name="r2inv_27"/></StgValue>
</operation>

<operation id="4320" st_id="49" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1427 %r2inv_28 = ddiv i64 1, i64 %add22_1_11

]]></Node>
<StgValue><ssdm name="r2inv_28"/></StgValue>
</operation>

<operation id="4321" st_id="49" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1536 %r2inv_29 = ddiv i64 1, i64 %add22_1_12

]]></Node>
<StgValue><ssdm name="r2inv_29"/></StgValue>
</operation>

<operation id="4322" st_id="49" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1645 %r2inv_30 = ddiv i64 1, i64 %add22_1_13

]]></Node>
<StgValue><ssdm name="r2inv_30"/></StgValue>
</operation>

<operation id="4323" st_id="49" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1754 %r2inv_31 = ddiv i64 1, i64 %add22_1_14

]]></Node>
<StgValue><ssdm name="r2inv_31"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="4324" st_id="50" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:128 %mul3 = dmul i64 %r2inv, i64 %r2inv

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="4325" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:129 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul3, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="4326" st_id="50" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:237 %mul23_s = dmul i64 %r2inv_1, i64 %r2inv_1

]]></Node>
<StgValue><ssdm name="mul23_s"/></StgValue>
</operation>

<operation id="4327" st_id="50" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:346 %mul23_2 = dmul i64 %r2inv_2, i64 %r2inv_2

]]></Node>
<StgValue><ssdm name="mul23_2"/></StgValue>
</operation>

<operation id="4328" st_id="50" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:455 %mul23_3 = dmul i64 %r2inv_3, i64 %r2inv_3

]]></Node>
<StgValue><ssdm name="mul23_3"/></StgValue>
</operation>

<operation id="4329" st_id="50" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:564 %mul23_4 = dmul i64 %r2inv_4, i64 %r2inv_4

]]></Node>
<StgValue><ssdm name="mul23_4"/></StgValue>
</operation>

<operation id="4330" st_id="50" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:670 %r2inv_5 = ddiv i64 1, i64 %add22_5

]]></Node>
<StgValue><ssdm name="r2inv_5"/></StgValue>
</operation>

<operation id="4331" st_id="50" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:779 %r2inv_6 = ddiv i64 1, i64 %add22_6

]]></Node>
<StgValue><ssdm name="r2inv_6"/></StgValue>
</operation>

<operation id="4332" st_id="50" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:888 %r2inv_7 = ddiv i64 1, i64 %add22_7

]]></Node>
<StgValue><ssdm name="r2inv_7"/></StgValue>
</operation>

<operation id="4333" st_id="50" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:997 %r2inv_8 = ddiv i64 1, i64 %add22_8

]]></Node>
<StgValue><ssdm name="r2inv_8"/></StgValue>
</operation>

<operation id="4334" st_id="50" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1106 %r2inv_9 = ddiv i64 1, i64 %add22_9

]]></Node>
<StgValue><ssdm name="r2inv_9"/></StgValue>
</operation>

<operation id="4335" st_id="50" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1215 %r2inv_10 = ddiv i64 1, i64 %add22_10

]]></Node>
<StgValue><ssdm name="r2inv_10"/></StgValue>
</operation>

<operation id="4336" st_id="50" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1324 %r2inv_11 = ddiv i64 1, i64 %add22_11

]]></Node>
<StgValue><ssdm name="r2inv_11"/></StgValue>
</operation>

<operation id="4337" st_id="50" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1433 %r2inv_12 = ddiv i64 1, i64 %add22_12

]]></Node>
<StgValue><ssdm name="r2inv_12"/></StgValue>
</operation>

<operation id="4338" st_id="50" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1542 %r2inv_13 = ddiv i64 1, i64 %add22_13

]]></Node>
<StgValue><ssdm name="r2inv_13"/></StgValue>
</operation>

<operation id="4339" st_id="50" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1651 %r2inv_14 = ddiv i64 1, i64 %add22_14

]]></Node>
<StgValue><ssdm name="r2inv_14"/></StgValue>
</operation>

<operation id="4340" st_id="50" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1760 %r2inv_15 = ddiv i64 1, i64 %add22_15

]]></Node>
<StgValue><ssdm name="r2inv_15"/></StgValue>
</operation>

<operation id="4341" st_id="50" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:122 %mul23_1 = dmul i64 %r2inv_16, i64 %r2inv_16

]]></Node>
<StgValue><ssdm name="mul23_1"/></StgValue>
</operation>

<operation id="4342" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:123 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_1, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="4343" st_id="50" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:231 %mul23_1_1 = dmul i64 %r2inv_17, i64 %r2inv_17

]]></Node>
<StgValue><ssdm name="mul23_1_1"/></StgValue>
</operation>

<operation id="4344" st_id="50" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:340 %mul23_1_2 = dmul i64 %r2inv_18, i64 %r2inv_18

]]></Node>
<StgValue><ssdm name="mul23_1_2"/></StgValue>
</operation>

<operation id="4345" st_id="50" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:449 %mul23_1_3 = dmul i64 %r2inv_19, i64 %r2inv_19

]]></Node>
<StgValue><ssdm name="mul23_1_3"/></StgValue>
</operation>

<operation id="4346" st_id="50" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:558 %mul23_1_4 = dmul i64 %r2inv_20, i64 %r2inv_20

]]></Node>
<StgValue><ssdm name="mul23_1_4"/></StgValue>
</operation>

<operation id="4347" st_id="50" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:664 %r2inv_21 = ddiv i64 1, i64 %add22_1_5

]]></Node>
<StgValue><ssdm name="r2inv_21"/></StgValue>
</operation>

<operation id="4348" st_id="50" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:773 %r2inv_22 = ddiv i64 1, i64 %add22_1_6

]]></Node>
<StgValue><ssdm name="r2inv_22"/></StgValue>
</operation>

<operation id="4349" st_id="50" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:882 %r2inv_23 = ddiv i64 1, i64 %add22_1_7

]]></Node>
<StgValue><ssdm name="r2inv_23"/></StgValue>
</operation>

<operation id="4350" st_id="50" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:991 %r2inv_24 = ddiv i64 1, i64 %add22_1_8

]]></Node>
<StgValue><ssdm name="r2inv_24"/></StgValue>
</operation>

<operation id="4351" st_id="50" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1100 %r2inv_25 = ddiv i64 1, i64 %add22_1_9

]]></Node>
<StgValue><ssdm name="r2inv_25"/></StgValue>
</operation>

<operation id="4352" st_id="50" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1209 %r2inv_26 = ddiv i64 1, i64 %add22_1_s

]]></Node>
<StgValue><ssdm name="r2inv_26"/></StgValue>
</operation>

<operation id="4353" st_id="50" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1318 %r2inv_27 = ddiv i64 1, i64 %add22_1_10

]]></Node>
<StgValue><ssdm name="r2inv_27"/></StgValue>
</operation>

<operation id="4354" st_id="50" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1427 %r2inv_28 = ddiv i64 1, i64 %add22_1_11

]]></Node>
<StgValue><ssdm name="r2inv_28"/></StgValue>
</operation>

<operation id="4355" st_id="50" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1536 %r2inv_29 = ddiv i64 1, i64 %add22_1_12

]]></Node>
<StgValue><ssdm name="r2inv_29"/></StgValue>
</operation>

<operation id="4356" st_id="50" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1645 %r2inv_30 = ddiv i64 1, i64 %add22_1_13

]]></Node>
<StgValue><ssdm name="r2inv_30"/></StgValue>
</operation>

<operation id="4357" st_id="50" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1754 %r2inv_31 = ddiv i64 1, i64 %add22_1_14

]]></Node>
<StgValue><ssdm name="r2inv_31"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="4358" st_id="51" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:130 %r6inv = dmul i64 %mul3, i64 %r2inv

]]></Node>
<StgValue><ssdm name="r6inv"/></StgValue>
</operation>

<operation id="4359" st_id="51" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:237 %mul23_s = dmul i64 %r2inv_1, i64 %r2inv_1

]]></Node>
<StgValue><ssdm name="mul23_s"/></StgValue>
</operation>

<operation id="4360" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:238 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_s, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="4361" st_id="51" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:346 %mul23_2 = dmul i64 %r2inv_2, i64 %r2inv_2

]]></Node>
<StgValue><ssdm name="mul23_2"/></StgValue>
</operation>

<operation id="4362" st_id="51" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:455 %mul23_3 = dmul i64 %r2inv_3, i64 %r2inv_3

]]></Node>
<StgValue><ssdm name="mul23_3"/></StgValue>
</operation>

<operation id="4363" st_id="51" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:564 %mul23_4 = dmul i64 %r2inv_4, i64 %r2inv_4

]]></Node>
<StgValue><ssdm name="mul23_4"/></StgValue>
</operation>

<operation id="4364" st_id="51" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:673 %mul23_5 = dmul i64 %r2inv_5, i64 %r2inv_5

]]></Node>
<StgValue><ssdm name="mul23_5"/></StgValue>
</operation>

<operation id="4365" st_id="51" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:779 %r2inv_6 = ddiv i64 1, i64 %add22_6

]]></Node>
<StgValue><ssdm name="r2inv_6"/></StgValue>
</operation>

<operation id="4366" st_id="51" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:888 %r2inv_7 = ddiv i64 1, i64 %add22_7

]]></Node>
<StgValue><ssdm name="r2inv_7"/></StgValue>
</operation>

<operation id="4367" st_id="51" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:997 %r2inv_8 = ddiv i64 1, i64 %add22_8

]]></Node>
<StgValue><ssdm name="r2inv_8"/></StgValue>
</operation>

<operation id="4368" st_id="51" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1106 %r2inv_9 = ddiv i64 1, i64 %add22_9

]]></Node>
<StgValue><ssdm name="r2inv_9"/></StgValue>
</operation>

<operation id="4369" st_id="51" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1215 %r2inv_10 = ddiv i64 1, i64 %add22_10

]]></Node>
<StgValue><ssdm name="r2inv_10"/></StgValue>
</operation>

<operation id="4370" st_id="51" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1324 %r2inv_11 = ddiv i64 1, i64 %add22_11

]]></Node>
<StgValue><ssdm name="r2inv_11"/></StgValue>
</operation>

<operation id="4371" st_id="51" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1433 %r2inv_12 = ddiv i64 1, i64 %add22_12

]]></Node>
<StgValue><ssdm name="r2inv_12"/></StgValue>
</operation>

<operation id="4372" st_id="51" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1542 %r2inv_13 = ddiv i64 1, i64 %add22_13

]]></Node>
<StgValue><ssdm name="r2inv_13"/></StgValue>
</operation>

<operation id="4373" st_id="51" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1651 %r2inv_14 = ddiv i64 1, i64 %add22_14

]]></Node>
<StgValue><ssdm name="r2inv_14"/></StgValue>
</operation>

<operation id="4374" st_id="51" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1760 %r2inv_15 = ddiv i64 1, i64 %add22_15

]]></Node>
<StgValue><ssdm name="r2inv_15"/></StgValue>
</operation>

<operation id="4375" st_id="51" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:124 %r6inv_16 = dmul i64 %mul23_1, i64 %r2inv_16

]]></Node>
<StgValue><ssdm name="r6inv_16"/></StgValue>
</operation>

<operation id="4376" st_id="51" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:231 %mul23_1_1 = dmul i64 %r2inv_17, i64 %r2inv_17

]]></Node>
<StgValue><ssdm name="mul23_1_1"/></StgValue>
</operation>

<operation id="4377" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:232 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_1_1, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="4378" st_id="51" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:340 %mul23_1_2 = dmul i64 %r2inv_18, i64 %r2inv_18

]]></Node>
<StgValue><ssdm name="mul23_1_2"/></StgValue>
</operation>

<operation id="4379" st_id="51" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:449 %mul23_1_3 = dmul i64 %r2inv_19, i64 %r2inv_19

]]></Node>
<StgValue><ssdm name="mul23_1_3"/></StgValue>
</operation>

<operation id="4380" st_id="51" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:558 %mul23_1_4 = dmul i64 %r2inv_20, i64 %r2inv_20

]]></Node>
<StgValue><ssdm name="mul23_1_4"/></StgValue>
</operation>

<operation id="4381" st_id="51" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:667 %mul23_1_5 = dmul i64 %r2inv_21, i64 %r2inv_21

]]></Node>
<StgValue><ssdm name="mul23_1_5"/></StgValue>
</operation>

<operation id="4382" st_id="51" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:773 %r2inv_22 = ddiv i64 1, i64 %add22_1_6

]]></Node>
<StgValue><ssdm name="r2inv_22"/></StgValue>
</operation>

<operation id="4383" st_id="51" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:882 %r2inv_23 = ddiv i64 1, i64 %add22_1_7

]]></Node>
<StgValue><ssdm name="r2inv_23"/></StgValue>
</operation>

<operation id="4384" st_id="51" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:991 %r2inv_24 = ddiv i64 1, i64 %add22_1_8

]]></Node>
<StgValue><ssdm name="r2inv_24"/></StgValue>
</operation>

<operation id="4385" st_id="51" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1100 %r2inv_25 = ddiv i64 1, i64 %add22_1_9

]]></Node>
<StgValue><ssdm name="r2inv_25"/></StgValue>
</operation>

<operation id="4386" st_id="51" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1209 %r2inv_26 = ddiv i64 1, i64 %add22_1_s

]]></Node>
<StgValue><ssdm name="r2inv_26"/></StgValue>
</operation>

<operation id="4387" st_id="51" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1318 %r2inv_27 = ddiv i64 1, i64 %add22_1_10

]]></Node>
<StgValue><ssdm name="r2inv_27"/></StgValue>
</operation>

<operation id="4388" st_id="51" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1427 %r2inv_28 = ddiv i64 1, i64 %add22_1_11

]]></Node>
<StgValue><ssdm name="r2inv_28"/></StgValue>
</operation>

<operation id="4389" st_id="51" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1536 %r2inv_29 = ddiv i64 1, i64 %add22_1_12

]]></Node>
<StgValue><ssdm name="r2inv_29"/></StgValue>
</operation>

<operation id="4390" st_id="51" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1645 %r2inv_30 = ddiv i64 1, i64 %add22_1_13

]]></Node>
<StgValue><ssdm name="r2inv_30"/></StgValue>
</operation>

<operation id="4391" st_id="51" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1754 %r2inv_31 = ddiv i64 1, i64 %add22_1_14

]]></Node>
<StgValue><ssdm name="r2inv_31"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="4392" st_id="52" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:130 %r6inv = dmul i64 %mul3, i64 %r2inv

]]></Node>
<StgValue><ssdm name="r6inv"/></StgValue>
</operation>

<operation id="4393" st_id="52" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:239 %r6inv_1 = dmul i64 %mul23_s, i64 %r2inv_1

]]></Node>
<StgValue><ssdm name="r6inv_1"/></StgValue>
</operation>

<operation id="4394" st_id="52" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:346 %mul23_2 = dmul i64 %r2inv_2, i64 %r2inv_2

]]></Node>
<StgValue><ssdm name="mul23_2"/></StgValue>
</operation>

<operation id="4395" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:347 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_2, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="4396" st_id="52" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:455 %mul23_3 = dmul i64 %r2inv_3, i64 %r2inv_3

]]></Node>
<StgValue><ssdm name="mul23_3"/></StgValue>
</operation>

<operation id="4397" st_id="52" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:564 %mul23_4 = dmul i64 %r2inv_4, i64 %r2inv_4

]]></Node>
<StgValue><ssdm name="mul23_4"/></StgValue>
</operation>

<operation id="4398" st_id="52" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:673 %mul23_5 = dmul i64 %r2inv_5, i64 %r2inv_5

]]></Node>
<StgValue><ssdm name="mul23_5"/></StgValue>
</operation>

<operation id="4399" st_id="52" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:782 %mul23_6 = dmul i64 %r2inv_6, i64 %r2inv_6

]]></Node>
<StgValue><ssdm name="mul23_6"/></StgValue>
</operation>

<operation id="4400" st_id="52" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:888 %r2inv_7 = ddiv i64 1, i64 %add22_7

]]></Node>
<StgValue><ssdm name="r2inv_7"/></StgValue>
</operation>

<operation id="4401" st_id="52" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:997 %r2inv_8 = ddiv i64 1, i64 %add22_8

]]></Node>
<StgValue><ssdm name="r2inv_8"/></StgValue>
</operation>

<operation id="4402" st_id="52" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1106 %r2inv_9 = ddiv i64 1, i64 %add22_9

]]></Node>
<StgValue><ssdm name="r2inv_9"/></StgValue>
</operation>

<operation id="4403" st_id="52" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1215 %r2inv_10 = ddiv i64 1, i64 %add22_10

]]></Node>
<StgValue><ssdm name="r2inv_10"/></StgValue>
</operation>

<operation id="4404" st_id="52" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1324 %r2inv_11 = ddiv i64 1, i64 %add22_11

]]></Node>
<StgValue><ssdm name="r2inv_11"/></StgValue>
</operation>

<operation id="4405" st_id="52" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1433 %r2inv_12 = ddiv i64 1, i64 %add22_12

]]></Node>
<StgValue><ssdm name="r2inv_12"/></StgValue>
</operation>

<operation id="4406" st_id="52" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1542 %r2inv_13 = ddiv i64 1, i64 %add22_13

]]></Node>
<StgValue><ssdm name="r2inv_13"/></StgValue>
</operation>

<operation id="4407" st_id="52" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1651 %r2inv_14 = ddiv i64 1, i64 %add22_14

]]></Node>
<StgValue><ssdm name="r2inv_14"/></StgValue>
</operation>

<operation id="4408" st_id="52" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1760 %r2inv_15 = ddiv i64 1, i64 %add22_15

]]></Node>
<StgValue><ssdm name="r2inv_15"/></StgValue>
</operation>

<operation id="4409" st_id="52" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:124 %r6inv_16 = dmul i64 %mul23_1, i64 %r2inv_16

]]></Node>
<StgValue><ssdm name="r6inv_16"/></StgValue>
</operation>

<operation id="4410" st_id="52" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:233 %r6inv_17 = dmul i64 %mul23_1_1, i64 %r2inv_17

]]></Node>
<StgValue><ssdm name="r6inv_17"/></StgValue>
</operation>

<operation id="4411" st_id="52" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:340 %mul23_1_2 = dmul i64 %r2inv_18, i64 %r2inv_18

]]></Node>
<StgValue><ssdm name="mul23_1_2"/></StgValue>
</operation>

<operation id="4412" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:341 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_1_2, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="4413" st_id="52" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:449 %mul23_1_3 = dmul i64 %r2inv_19, i64 %r2inv_19

]]></Node>
<StgValue><ssdm name="mul23_1_3"/></StgValue>
</operation>

<operation id="4414" st_id="52" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:558 %mul23_1_4 = dmul i64 %r2inv_20, i64 %r2inv_20

]]></Node>
<StgValue><ssdm name="mul23_1_4"/></StgValue>
</operation>

<operation id="4415" st_id="52" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:667 %mul23_1_5 = dmul i64 %r2inv_21, i64 %r2inv_21

]]></Node>
<StgValue><ssdm name="mul23_1_5"/></StgValue>
</operation>

<operation id="4416" st_id="52" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:776 %mul23_1_6 = dmul i64 %r2inv_22, i64 %r2inv_22

]]></Node>
<StgValue><ssdm name="mul23_1_6"/></StgValue>
</operation>

<operation id="4417" st_id="52" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:882 %r2inv_23 = ddiv i64 1, i64 %add22_1_7

]]></Node>
<StgValue><ssdm name="r2inv_23"/></StgValue>
</operation>

<operation id="4418" st_id="52" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:991 %r2inv_24 = ddiv i64 1, i64 %add22_1_8

]]></Node>
<StgValue><ssdm name="r2inv_24"/></StgValue>
</operation>

<operation id="4419" st_id="52" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1100 %r2inv_25 = ddiv i64 1, i64 %add22_1_9

]]></Node>
<StgValue><ssdm name="r2inv_25"/></StgValue>
</operation>

<operation id="4420" st_id="52" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1209 %r2inv_26 = ddiv i64 1, i64 %add22_1_s

]]></Node>
<StgValue><ssdm name="r2inv_26"/></StgValue>
</operation>

<operation id="4421" st_id="52" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1318 %r2inv_27 = ddiv i64 1, i64 %add22_1_10

]]></Node>
<StgValue><ssdm name="r2inv_27"/></StgValue>
</operation>

<operation id="4422" st_id="52" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1427 %r2inv_28 = ddiv i64 1, i64 %add22_1_11

]]></Node>
<StgValue><ssdm name="r2inv_28"/></StgValue>
</operation>

<operation id="4423" st_id="52" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1536 %r2inv_29 = ddiv i64 1, i64 %add22_1_12

]]></Node>
<StgValue><ssdm name="r2inv_29"/></StgValue>
</operation>

<operation id="4424" st_id="52" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1645 %r2inv_30 = ddiv i64 1, i64 %add22_1_13

]]></Node>
<StgValue><ssdm name="r2inv_30"/></StgValue>
</operation>

<operation id="4425" st_id="52" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1754 %r2inv_31 = ddiv i64 1, i64 %add22_1_14

]]></Node>
<StgValue><ssdm name="r2inv_31"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="4426" st_id="53" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:130 %r6inv = dmul i64 %mul3, i64 %r2inv

]]></Node>
<StgValue><ssdm name="r6inv"/></StgValue>
</operation>

<operation id="4427" st_id="53" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:239 %r6inv_1 = dmul i64 %mul23_s, i64 %r2inv_1

]]></Node>
<StgValue><ssdm name="r6inv_1"/></StgValue>
</operation>

<operation id="4428" st_id="53" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:348 %r6inv_2 = dmul i64 %mul23_2, i64 %r2inv_2

]]></Node>
<StgValue><ssdm name="r6inv_2"/></StgValue>
</operation>

<operation id="4429" st_id="53" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:455 %mul23_3 = dmul i64 %r2inv_3, i64 %r2inv_3

]]></Node>
<StgValue><ssdm name="mul23_3"/></StgValue>
</operation>

<operation id="4430" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:456 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_3, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="4431" st_id="53" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:564 %mul23_4 = dmul i64 %r2inv_4, i64 %r2inv_4

]]></Node>
<StgValue><ssdm name="mul23_4"/></StgValue>
</operation>

<operation id="4432" st_id="53" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:673 %mul23_5 = dmul i64 %r2inv_5, i64 %r2inv_5

]]></Node>
<StgValue><ssdm name="mul23_5"/></StgValue>
</operation>

<operation id="4433" st_id="53" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:782 %mul23_6 = dmul i64 %r2inv_6, i64 %r2inv_6

]]></Node>
<StgValue><ssdm name="mul23_6"/></StgValue>
</operation>

<operation id="4434" st_id="53" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:891 %mul23_7 = dmul i64 %r2inv_7, i64 %r2inv_7

]]></Node>
<StgValue><ssdm name="mul23_7"/></StgValue>
</operation>

<operation id="4435" st_id="53" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:997 %r2inv_8 = ddiv i64 1, i64 %add22_8

]]></Node>
<StgValue><ssdm name="r2inv_8"/></StgValue>
</operation>

<operation id="4436" st_id="53" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1106 %r2inv_9 = ddiv i64 1, i64 %add22_9

]]></Node>
<StgValue><ssdm name="r2inv_9"/></StgValue>
</operation>

<operation id="4437" st_id="53" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1215 %r2inv_10 = ddiv i64 1, i64 %add22_10

]]></Node>
<StgValue><ssdm name="r2inv_10"/></StgValue>
</operation>

<operation id="4438" st_id="53" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1324 %r2inv_11 = ddiv i64 1, i64 %add22_11

]]></Node>
<StgValue><ssdm name="r2inv_11"/></StgValue>
</operation>

<operation id="4439" st_id="53" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1433 %r2inv_12 = ddiv i64 1, i64 %add22_12

]]></Node>
<StgValue><ssdm name="r2inv_12"/></StgValue>
</operation>

<operation id="4440" st_id="53" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1542 %r2inv_13 = ddiv i64 1, i64 %add22_13

]]></Node>
<StgValue><ssdm name="r2inv_13"/></StgValue>
</operation>

<operation id="4441" st_id="53" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1651 %r2inv_14 = ddiv i64 1, i64 %add22_14

]]></Node>
<StgValue><ssdm name="r2inv_14"/></StgValue>
</operation>

<operation id="4442" st_id="53" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1760 %r2inv_15 = ddiv i64 1, i64 %add22_15

]]></Node>
<StgValue><ssdm name="r2inv_15"/></StgValue>
</operation>

<operation id="4443" st_id="53" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:124 %r6inv_16 = dmul i64 %mul23_1, i64 %r2inv_16

]]></Node>
<StgValue><ssdm name="r6inv_16"/></StgValue>
</operation>

<operation id="4444" st_id="53" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:233 %r6inv_17 = dmul i64 %mul23_1_1, i64 %r2inv_17

]]></Node>
<StgValue><ssdm name="r6inv_17"/></StgValue>
</operation>

<operation id="4445" st_id="53" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:342 %r6inv_18 = dmul i64 %mul23_1_2, i64 %r2inv_18

]]></Node>
<StgValue><ssdm name="r6inv_18"/></StgValue>
</operation>

<operation id="4446" st_id="53" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:449 %mul23_1_3 = dmul i64 %r2inv_19, i64 %r2inv_19

]]></Node>
<StgValue><ssdm name="mul23_1_3"/></StgValue>
</operation>

<operation id="4447" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:450 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_1_3, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="4448" st_id="53" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:558 %mul23_1_4 = dmul i64 %r2inv_20, i64 %r2inv_20

]]></Node>
<StgValue><ssdm name="mul23_1_4"/></StgValue>
</operation>

<operation id="4449" st_id="53" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:667 %mul23_1_5 = dmul i64 %r2inv_21, i64 %r2inv_21

]]></Node>
<StgValue><ssdm name="mul23_1_5"/></StgValue>
</operation>

<operation id="4450" st_id="53" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:776 %mul23_1_6 = dmul i64 %r2inv_22, i64 %r2inv_22

]]></Node>
<StgValue><ssdm name="mul23_1_6"/></StgValue>
</operation>

<operation id="4451" st_id="53" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:885 %mul23_1_7 = dmul i64 %r2inv_23, i64 %r2inv_23

]]></Node>
<StgValue><ssdm name="mul23_1_7"/></StgValue>
</operation>

<operation id="4452" st_id="53" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:991 %r2inv_24 = ddiv i64 1, i64 %add22_1_8

]]></Node>
<StgValue><ssdm name="r2inv_24"/></StgValue>
</operation>

<operation id="4453" st_id="53" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1100 %r2inv_25 = ddiv i64 1, i64 %add22_1_9

]]></Node>
<StgValue><ssdm name="r2inv_25"/></StgValue>
</operation>

<operation id="4454" st_id="53" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1209 %r2inv_26 = ddiv i64 1, i64 %add22_1_s

]]></Node>
<StgValue><ssdm name="r2inv_26"/></StgValue>
</operation>

<operation id="4455" st_id="53" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1318 %r2inv_27 = ddiv i64 1, i64 %add22_1_10

]]></Node>
<StgValue><ssdm name="r2inv_27"/></StgValue>
</operation>

<operation id="4456" st_id="53" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1427 %r2inv_28 = ddiv i64 1, i64 %add22_1_11

]]></Node>
<StgValue><ssdm name="r2inv_28"/></StgValue>
</operation>

<operation id="4457" st_id="53" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1536 %r2inv_29 = ddiv i64 1, i64 %add22_1_12

]]></Node>
<StgValue><ssdm name="r2inv_29"/></StgValue>
</operation>

<operation id="4458" st_id="53" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1645 %r2inv_30 = ddiv i64 1, i64 %add22_1_13

]]></Node>
<StgValue><ssdm name="r2inv_30"/></StgValue>
</operation>

<operation id="4459" st_id="53" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1754 %r2inv_31 = ddiv i64 1, i64 %add22_1_14

]]></Node>
<StgValue><ssdm name="r2inv_31"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="4460" st_id="54" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:130 %r6inv = dmul i64 %mul3, i64 %r2inv

]]></Node>
<StgValue><ssdm name="r6inv"/></StgValue>
</operation>

<operation id="4461" st_id="54" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:239 %r6inv_1 = dmul i64 %mul23_s, i64 %r2inv_1

]]></Node>
<StgValue><ssdm name="r6inv_1"/></StgValue>
</operation>

<operation id="4462" st_id="54" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:348 %r6inv_2 = dmul i64 %mul23_2, i64 %r2inv_2

]]></Node>
<StgValue><ssdm name="r6inv_2"/></StgValue>
</operation>

<operation id="4463" st_id="54" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:457 %r6inv_3 = dmul i64 %mul23_3, i64 %r2inv_3

]]></Node>
<StgValue><ssdm name="r6inv_3"/></StgValue>
</operation>

<operation id="4464" st_id="54" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:564 %mul23_4 = dmul i64 %r2inv_4, i64 %r2inv_4

]]></Node>
<StgValue><ssdm name="mul23_4"/></StgValue>
</operation>

<operation id="4465" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:565 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_4, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="4466" st_id="54" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:673 %mul23_5 = dmul i64 %r2inv_5, i64 %r2inv_5

]]></Node>
<StgValue><ssdm name="mul23_5"/></StgValue>
</operation>

<operation id="4467" st_id="54" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:782 %mul23_6 = dmul i64 %r2inv_6, i64 %r2inv_6

]]></Node>
<StgValue><ssdm name="mul23_6"/></StgValue>
</operation>

<operation id="4468" st_id="54" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:891 %mul23_7 = dmul i64 %r2inv_7, i64 %r2inv_7

]]></Node>
<StgValue><ssdm name="mul23_7"/></StgValue>
</operation>

<operation id="4469" st_id="54" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1000 %mul23_8 = dmul i64 %r2inv_8, i64 %r2inv_8

]]></Node>
<StgValue><ssdm name="mul23_8"/></StgValue>
</operation>

<operation id="4470" st_id="54" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1106 %r2inv_9 = ddiv i64 1, i64 %add22_9

]]></Node>
<StgValue><ssdm name="r2inv_9"/></StgValue>
</operation>

<operation id="4471" st_id="54" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1215 %r2inv_10 = ddiv i64 1, i64 %add22_10

]]></Node>
<StgValue><ssdm name="r2inv_10"/></StgValue>
</operation>

<operation id="4472" st_id="54" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1324 %r2inv_11 = ddiv i64 1, i64 %add22_11

]]></Node>
<StgValue><ssdm name="r2inv_11"/></StgValue>
</operation>

<operation id="4473" st_id="54" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1433 %r2inv_12 = ddiv i64 1, i64 %add22_12

]]></Node>
<StgValue><ssdm name="r2inv_12"/></StgValue>
</operation>

<operation id="4474" st_id="54" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1542 %r2inv_13 = ddiv i64 1, i64 %add22_13

]]></Node>
<StgValue><ssdm name="r2inv_13"/></StgValue>
</operation>

<operation id="4475" st_id="54" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1651 %r2inv_14 = ddiv i64 1, i64 %add22_14

]]></Node>
<StgValue><ssdm name="r2inv_14"/></StgValue>
</operation>

<operation id="4476" st_id="54" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1760 %r2inv_15 = ddiv i64 1, i64 %add22_15

]]></Node>
<StgValue><ssdm name="r2inv_15"/></StgValue>
</operation>

<operation id="4477" st_id="54" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:124 %r6inv_16 = dmul i64 %mul23_1, i64 %r2inv_16

]]></Node>
<StgValue><ssdm name="r6inv_16"/></StgValue>
</operation>

<operation id="4478" st_id="54" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:233 %r6inv_17 = dmul i64 %mul23_1_1, i64 %r2inv_17

]]></Node>
<StgValue><ssdm name="r6inv_17"/></StgValue>
</operation>

<operation id="4479" st_id="54" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:342 %r6inv_18 = dmul i64 %mul23_1_2, i64 %r2inv_18

]]></Node>
<StgValue><ssdm name="r6inv_18"/></StgValue>
</operation>

<operation id="4480" st_id="54" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:451 %r6inv_19 = dmul i64 %mul23_1_3, i64 %r2inv_19

]]></Node>
<StgValue><ssdm name="r6inv_19"/></StgValue>
</operation>

<operation id="4481" st_id="54" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:558 %mul23_1_4 = dmul i64 %r2inv_20, i64 %r2inv_20

]]></Node>
<StgValue><ssdm name="mul23_1_4"/></StgValue>
</operation>

<operation id="4482" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:559 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_1_4, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="4483" st_id="54" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:667 %mul23_1_5 = dmul i64 %r2inv_21, i64 %r2inv_21

]]></Node>
<StgValue><ssdm name="mul23_1_5"/></StgValue>
</operation>

<operation id="4484" st_id="54" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:776 %mul23_1_6 = dmul i64 %r2inv_22, i64 %r2inv_22

]]></Node>
<StgValue><ssdm name="mul23_1_6"/></StgValue>
</operation>

<operation id="4485" st_id="54" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:885 %mul23_1_7 = dmul i64 %r2inv_23, i64 %r2inv_23

]]></Node>
<StgValue><ssdm name="mul23_1_7"/></StgValue>
</operation>

<operation id="4486" st_id="54" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:994 %mul23_1_8 = dmul i64 %r2inv_24, i64 %r2inv_24

]]></Node>
<StgValue><ssdm name="mul23_1_8"/></StgValue>
</operation>

<operation id="4487" st_id="54" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1100 %r2inv_25 = ddiv i64 1, i64 %add22_1_9

]]></Node>
<StgValue><ssdm name="r2inv_25"/></StgValue>
</operation>

<operation id="4488" st_id="54" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1209 %r2inv_26 = ddiv i64 1, i64 %add22_1_s

]]></Node>
<StgValue><ssdm name="r2inv_26"/></StgValue>
</operation>

<operation id="4489" st_id="54" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1318 %r2inv_27 = ddiv i64 1, i64 %add22_1_10

]]></Node>
<StgValue><ssdm name="r2inv_27"/></StgValue>
</operation>

<operation id="4490" st_id="54" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1427 %r2inv_28 = ddiv i64 1, i64 %add22_1_11

]]></Node>
<StgValue><ssdm name="r2inv_28"/></StgValue>
</operation>

<operation id="4491" st_id="54" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1536 %r2inv_29 = ddiv i64 1, i64 %add22_1_12

]]></Node>
<StgValue><ssdm name="r2inv_29"/></StgValue>
</operation>

<operation id="4492" st_id="54" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1645 %r2inv_30 = ddiv i64 1, i64 %add22_1_13

]]></Node>
<StgValue><ssdm name="r2inv_30"/></StgValue>
</operation>

<operation id="4493" st_id="54" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1754 %r2inv_31 = ddiv i64 1, i64 %add22_1_14

]]></Node>
<StgValue><ssdm name="r2inv_31"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="4494" st_id="55" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:130 %r6inv = dmul i64 %mul3, i64 %r2inv

]]></Node>
<StgValue><ssdm name="r6inv"/></StgValue>
</operation>

<operation id="4495" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:131 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="4496" st_id="55" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:239 %r6inv_1 = dmul i64 %mul23_s, i64 %r2inv_1

]]></Node>
<StgValue><ssdm name="r6inv_1"/></StgValue>
</operation>

<operation id="4497" st_id="55" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:348 %r6inv_2 = dmul i64 %mul23_2, i64 %r2inv_2

]]></Node>
<StgValue><ssdm name="r6inv_2"/></StgValue>
</operation>

<operation id="4498" st_id="55" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:457 %r6inv_3 = dmul i64 %mul23_3, i64 %r2inv_3

]]></Node>
<StgValue><ssdm name="r6inv_3"/></StgValue>
</operation>

<operation id="4499" st_id="55" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:566 %r6inv_4 = dmul i64 %mul23_4, i64 %r2inv_4

]]></Node>
<StgValue><ssdm name="r6inv_4"/></StgValue>
</operation>

<operation id="4500" st_id="55" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:673 %mul23_5 = dmul i64 %r2inv_5, i64 %r2inv_5

]]></Node>
<StgValue><ssdm name="mul23_5"/></StgValue>
</operation>

<operation id="4501" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:674 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_5, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="4502" st_id="55" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:782 %mul23_6 = dmul i64 %r2inv_6, i64 %r2inv_6

]]></Node>
<StgValue><ssdm name="mul23_6"/></StgValue>
</operation>

<operation id="4503" st_id="55" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:891 %mul23_7 = dmul i64 %r2inv_7, i64 %r2inv_7

]]></Node>
<StgValue><ssdm name="mul23_7"/></StgValue>
</operation>

<operation id="4504" st_id="55" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1000 %mul23_8 = dmul i64 %r2inv_8, i64 %r2inv_8

]]></Node>
<StgValue><ssdm name="mul23_8"/></StgValue>
</operation>

<operation id="4505" st_id="55" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1109 %mul23_9 = dmul i64 %r2inv_9, i64 %r2inv_9

]]></Node>
<StgValue><ssdm name="mul23_9"/></StgValue>
</operation>

<operation id="4506" st_id="55" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1215 %r2inv_10 = ddiv i64 1, i64 %add22_10

]]></Node>
<StgValue><ssdm name="r2inv_10"/></StgValue>
</operation>

<operation id="4507" st_id="55" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1324 %r2inv_11 = ddiv i64 1, i64 %add22_11

]]></Node>
<StgValue><ssdm name="r2inv_11"/></StgValue>
</operation>

<operation id="4508" st_id="55" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1433 %r2inv_12 = ddiv i64 1, i64 %add22_12

]]></Node>
<StgValue><ssdm name="r2inv_12"/></StgValue>
</operation>

<operation id="4509" st_id="55" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1542 %r2inv_13 = ddiv i64 1, i64 %add22_13

]]></Node>
<StgValue><ssdm name="r2inv_13"/></StgValue>
</operation>

<operation id="4510" st_id="55" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1651 %r2inv_14 = ddiv i64 1, i64 %add22_14

]]></Node>
<StgValue><ssdm name="r2inv_14"/></StgValue>
</operation>

<operation id="4511" st_id="55" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1760 %r2inv_15 = ddiv i64 1, i64 %add22_15

]]></Node>
<StgValue><ssdm name="r2inv_15"/></StgValue>
</operation>

<operation id="4512" st_id="55" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:124 %r6inv_16 = dmul i64 %mul23_1, i64 %r2inv_16

]]></Node>
<StgValue><ssdm name="r6inv_16"/></StgValue>
</operation>

<operation id="4513" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:125 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_16, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="4514" st_id="55" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:233 %r6inv_17 = dmul i64 %mul23_1_1, i64 %r2inv_17

]]></Node>
<StgValue><ssdm name="r6inv_17"/></StgValue>
</operation>

<operation id="4515" st_id="55" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:342 %r6inv_18 = dmul i64 %mul23_1_2, i64 %r2inv_18

]]></Node>
<StgValue><ssdm name="r6inv_18"/></StgValue>
</operation>

<operation id="4516" st_id="55" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:451 %r6inv_19 = dmul i64 %mul23_1_3, i64 %r2inv_19

]]></Node>
<StgValue><ssdm name="r6inv_19"/></StgValue>
</operation>

<operation id="4517" st_id="55" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:560 %r6inv_20 = dmul i64 %mul23_1_4, i64 %r2inv_20

]]></Node>
<StgValue><ssdm name="r6inv_20"/></StgValue>
</operation>

<operation id="4518" st_id="55" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:667 %mul23_1_5 = dmul i64 %r2inv_21, i64 %r2inv_21

]]></Node>
<StgValue><ssdm name="mul23_1_5"/></StgValue>
</operation>

<operation id="4519" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:668 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_1_5, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="4520" st_id="55" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:776 %mul23_1_6 = dmul i64 %r2inv_22, i64 %r2inv_22

]]></Node>
<StgValue><ssdm name="mul23_1_6"/></StgValue>
</operation>

<operation id="4521" st_id="55" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:885 %mul23_1_7 = dmul i64 %r2inv_23, i64 %r2inv_23

]]></Node>
<StgValue><ssdm name="mul23_1_7"/></StgValue>
</operation>

<operation id="4522" st_id="55" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:994 %mul23_1_8 = dmul i64 %r2inv_24, i64 %r2inv_24

]]></Node>
<StgValue><ssdm name="mul23_1_8"/></StgValue>
</operation>

<operation id="4523" st_id="55" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1103 %mul23_1_9 = dmul i64 %r2inv_25, i64 %r2inv_25

]]></Node>
<StgValue><ssdm name="mul23_1_9"/></StgValue>
</operation>

<operation id="4524" st_id="55" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1209 %r2inv_26 = ddiv i64 1, i64 %add22_1_s

]]></Node>
<StgValue><ssdm name="r2inv_26"/></StgValue>
</operation>

<operation id="4525" st_id="55" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1318 %r2inv_27 = ddiv i64 1, i64 %add22_1_10

]]></Node>
<StgValue><ssdm name="r2inv_27"/></StgValue>
</operation>

<operation id="4526" st_id="55" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1427 %r2inv_28 = ddiv i64 1, i64 %add22_1_11

]]></Node>
<StgValue><ssdm name="r2inv_28"/></StgValue>
</operation>

<operation id="4527" st_id="55" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1536 %r2inv_29 = ddiv i64 1, i64 %add22_1_12

]]></Node>
<StgValue><ssdm name="r2inv_29"/></StgValue>
</operation>

<operation id="4528" st_id="55" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1645 %r2inv_30 = ddiv i64 1, i64 %add22_1_13

]]></Node>
<StgValue><ssdm name="r2inv_30"/></StgValue>
</operation>

<operation id="4529" st_id="55" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1754 %r2inv_31 = ddiv i64 1, i64 %add22_1_14

]]></Node>
<StgValue><ssdm name="r2inv_31"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="4530" st_id="56" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:134 %mul5 = dmul i64 %r6inv, i64 1.5

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="4531" st_id="56" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:239 %r6inv_1 = dmul i64 %mul23_s, i64 %r2inv_1

]]></Node>
<StgValue><ssdm name="r6inv_1"/></StgValue>
</operation>

<operation id="4532" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:240 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_1, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="4533" st_id="56" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:348 %r6inv_2 = dmul i64 %mul23_2, i64 %r2inv_2

]]></Node>
<StgValue><ssdm name="r6inv_2"/></StgValue>
</operation>

<operation id="4534" st_id="56" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:457 %r6inv_3 = dmul i64 %mul23_3, i64 %r2inv_3

]]></Node>
<StgValue><ssdm name="r6inv_3"/></StgValue>
</operation>

<operation id="4535" st_id="56" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:566 %r6inv_4 = dmul i64 %mul23_4, i64 %r2inv_4

]]></Node>
<StgValue><ssdm name="r6inv_4"/></StgValue>
</operation>

<operation id="4536" st_id="56" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:675 %r6inv_5 = dmul i64 %mul23_5, i64 %r2inv_5

]]></Node>
<StgValue><ssdm name="r6inv_5"/></StgValue>
</operation>

<operation id="4537" st_id="56" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:782 %mul23_6 = dmul i64 %r2inv_6, i64 %r2inv_6

]]></Node>
<StgValue><ssdm name="mul23_6"/></StgValue>
</operation>

<operation id="4538" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:783 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_6, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="4539" st_id="56" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:891 %mul23_7 = dmul i64 %r2inv_7, i64 %r2inv_7

]]></Node>
<StgValue><ssdm name="mul23_7"/></StgValue>
</operation>

<operation id="4540" st_id="56" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1000 %mul23_8 = dmul i64 %r2inv_8, i64 %r2inv_8

]]></Node>
<StgValue><ssdm name="mul23_8"/></StgValue>
</operation>

<operation id="4541" st_id="56" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1109 %mul23_9 = dmul i64 %r2inv_9, i64 %r2inv_9

]]></Node>
<StgValue><ssdm name="mul23_9"/></StgValue>
</operation>

<operation id="4542" st_id="56" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1218 %mul23_10 = dmul i64 %r2inv_10, i64 %r2inv_10

]]></Node>
<StgValue><ssdm name="mul23_10"/></StgValue>
</operation>

<operation id="4543" st_id="56" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1324 %r2inv_11 = ddiv i64 1, i64 %add22_11

]]></Node>
<StgValue><ssdm name="r2inv_11"/></StgValue>
</operation>

<operation id="4544" st_id="56" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1433 %r2inv_12 = ddiv i64 1, i64 %add22_12

]]></Node>
<StgValue><ssdm name="r2inv_12"/></StgValue>
</operation>

<operation id="4545" st_id="56" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1542 %r2inv_13 = ddiv i64 1, i64 %add22_13

]]></Node>
<StgValue><ssdm name="r2inv_13"/></StgValue>
</operation>

<operation id="4546" st_id="56" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1651 %r2inv_14 = ddiv i64 1, i64 %add22_14

]]></Node>
<StgValue><ssdm name="r2inv_14"/></StgValue>
</operation>

<operation id="4547" st_id="56" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1760 %r2inv_15 = ddiv i64 1, i64 %add22_15

]]></Node>
<StgValue><ssdm name="r2inv_15"/></StgValue>
</operation>

<operation id="4548" st_id="56" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:128 %mul25_1 = dmul i64 %r6inv_16, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1"/></StgValue>
</operation>

<operation id="4549" st_id="56" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:233 %r6inv_17 = dmul i64 %mul23_1_1, i64 %r2inv_17

]]></Node>
<StgValue><ssdm name="r6inv_17"/></StgValue>
</operation>

<operation id="4550" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:234 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_17, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="4551" st_id="56" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:342 %r6inv_18 = dmul i64 %mul23_1_2, i64 %r2inv_18

]]></Node>
<StgValue><ssdm name="r6inv_18"/></StgValue>
</operation>

<operation id="4552" st_id="56" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:451 %r6inv_19 = dmul i64 %mul23_1_3, i64 %r2inv_19

]]></Node>
<StgValue><ssdm name="r6inv_19"/></StgValue>
</operation>

<operation id="4553" st_id="56" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:560 %r6inv_20 = dmul i64 %mul23_1_4, i64 %r2inv_20

]]></Node>
<StgValue><ssdm name="r6inv_20"/></StgValue>
</operation>

<operation id="4554" st_id="56" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:669 %r6inv_21 = dmul i64 %mul23_1_5, i64 %r2inv_21

]]></Node>
<StgValue><ssdm name="r6inv_21"/></StgValue>
</operation>

<operation id="4555" st_id="56" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:776 %mul23_1_6 = dmul i64 %r2inv_22, i64 %r2inv_22

]]></Node>
<StgValue><ssdm name="mul23_1_6"/></StgValue>
</operation>

<operation id="4556" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:777 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_1_6, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="4557" st_id="56" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:885 %mul23_1_7 = dmul i64 %r2inv_23, i64 %r2inv_23

]]></Node>
<StgValue><ssdm name="mul23_1_7"/></StgValue>
</operation>

<operation id="4558" st_id="56" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:994 %mul23_1_8 = dmul i64 %r2inv_24, i64 %r2inv_24

]]></Node>
<StgValue><ssdm name="mul23_1_8"/></StgValue>
</operation>

<operation id="4559" st_id="56" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1103 %mul23_1_9 = dmul i64 %r2inv_25, i64 %r2inv_25

]]></Node>
<StgValue><ssdm name="mul23_1_9"/></StgValue>
</operation>

<operation id="4560" st_id="56" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1212 %mul23_1_s = dmul i64 %r2inv_26, i64 %r2inv_26

]]></Node>
<StgValue><ssdm name="mul23_1_s"/></StgValue>
</operation>

<operation id="4561" st_id="56" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1318 %r2inv_27 = ddiv i64 1, i64 %add22_1_10

]]></Node>
<StgValue><ssdm name="r2inv_27"/></StgValue>
</operation>

<operation id="4562" st_id="56" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1427 %r2inv_28 = ddiv i64 1, i64 %add22_1_11

]]></Node>
<StgValue><ssdm name="r2inv_28"/></StgValue>
</operation>

<operation id="4563" st_id="56" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1536 %r2inv_29 = ddiv i64 1, i64 %add22_1_12

]]></Node>
<StgValue><ssdm name="r2inv_29"/></StgValue>
</operation>

<operation id="4564" st_id="56" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1645 %r2inv_30 = ddiv i64 1, i64 %add22_1_13

]]></Node>
<StgValue><ssdm name="r2inv_30"/></StgValue>
</operation>

<operation id="4565" st_id="56" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1754 %r2inv_31 = ddiv i64 1, i64 %add22_1_14

]]></Node>
<StgValue><ssdm name="r2inv_31"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="4566" st_id="57" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:134 %mul5 = dmul i64 %r6inv, i64 1.5

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="4567" st_id="57" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:243 %mul25_s = dmul i64 %r6inv_1, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_s"/></StgValue>
</operation>

<operation id="4568" st_id="57" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:348 %r6inv_2 = dmul i64 %mul23_2, i64 %r2inv_2

]]></Node>
<StgValue><ssdm name="r6inv_2"/></StgValue>
</operation>

<operation id="4569" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:349 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_2, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="4570" st_id="57" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:457 %r6inv_3 = dmul i64 %mul23_3, i64 %r2inv_3

]]></Node>
<StgValue><ssdm name="r6inv_3"/></StgValue>
</operation>

<operation id="4571" st_id="57" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:566 %r6inv_4 = dmul i64 %mul23_4, i64 %r2inv_4

]]></Node>
<StgValue><ssdm name="r6inv_4"/></StgValue>
</operation>

<operation id="4572" st_id="57" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:675 %r6inv_5 = dmul i64 %mul23_5, i64 %r2inv_5

]]></Node>
<StgValue><ssdm name="r6inv_5"/></StgValue>
</operation>

<operation id="4573" st_id="57" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:784 %r6inv_6 = dmul i64 %mul23_6, i64 %r2inv_6

]]></Node>
<StgValue><ssdm name="r6inv_6"/></StgValue>
</operation>

<operation id="4574" st_id="57" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:891 %mul23_7 = dmul i64 %r2inv_7, i64 %r2inv_7

]]></Node>
<StgValue><ssdm name="mul23_7"/></StgValue>
</operation>

<operation id="4575" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:892 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_7, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="4576" st_id="57" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1000 %mul23_8 = dmul i64 %r2inv_8, i64 %r2inv_8

]]></Node>
<StgValue><ssdm name="mul23_8"/></StgValue>
</operation>

<operation id="4577" st_id="57" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1109 %mul23_9 = dmul i64 %r2inv_9, i64 %r2inv_9

]]></Node>
<StgValue><ssdm name="mul23_9"/></StgValue>
</operation>

<operation id="4578" st_id="57" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1218 %mul23_10 = dmul i64 %r2inv_10, i64 %r2inv_10

]]></Node>
<StgValue><ssdm name="mul23_10"/></StgValue>
</operation>

<operation id="4579" st_id="57" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1327 %mul23_11 = dmul i64 %r2inv_11, i64 %r2inv_11

]]></Node>
<StgValue><ssdm name="mul23_11"/></StgValue>
</operation>

<operation id="4580" st_id="57" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1433 %r2inv_12 = ddiv i64 1, i64 %add22_12

]]></Node>
<StgValue><ssdm name="r2inv_12"/></StgValue>
</operation>

<operation id="4581" st_id="57" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1542 %r2inv_13 = ddiv i64 1, i64 %add22_13

]]></Node>
<StgValue><ssdm name="r2inv_13"/></StgValue>
</operation>

<operation id="4582" st_id="57" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1651 %r2inv_14 = ddiv i64 1, i64 %add22_14

]]></Node>
<StgValue><ssdm name="r2inv_14"/></StgValue>
</operation>

<operation id="4583" st_id="57" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1760 %r2inv_15 = ddiv i64 1, i64 %add22_15

]]></Node>
<StgValue><ssdm name="r2inv_15"/></StgValue>
</operation>

<operation id="4584" st_id="57" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:128 %mul25_1 = dmul i64 %r6inv_16, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1"/></StgValue>
</operation>

<operation id="4585" st_id="57" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:237 %mul25_1_1 = dmul i64 %r6inv_17, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_1"/></StgValue>
</operation>

<operation id="4586" st_id="57" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:342 %r6inv_18 = dmul i64 %mul23_1_2, i64 %r2inv_18

]]></Node>
<StgValue><ssdm name="r6inv_18"/></StgValue>
</operation>

<operation id="4587" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:343 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_18, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="4588" st_id="57" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:451 %r6inv_19 = dmul i64 %mul23_1_3, i64 %r2inv_19

]]></Node>
<StgValue><ssdm name="r6inv_19"/></StgValue>
</operation>

<operation id="4589" st_id="57" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:560 %r6inv_20 = dmul i64 %mul23_1_4, i64 %r2inv_20

]]></Node>
<StgValue><ssdm name="r6inv_20"/></StgValue>
</operation>

<operation id="4590" st_id="57" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:669 %r6inv_21 = dmul i64 %mul23_1_5, i64 %r2inv_21

]]></Node>
<StgValue><ssdm name="r6inv_21"/></StgValue>
</operation>

<operation id="4591" st_id="57" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:778 %r6inv_22 = dmul i64 %mul23_1_6, i64 %r2inv_22

]]></Node>
<StgValue><ssdm name="r6inv_22"/></StgValue>
</operation>

<operation id="4592" st_id="57" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:885 %mul23_1_7 = dmul i64 %r2inv_23, i64 %r2inv_23

]]></Node>
<StgValue><ssdm name="mul23_1_7"/></StgValue>
</operation>

<operation id="4593" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:886 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_1_7, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="4594" st_id="57" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:994 %mul23_1_8 = dmul i64 %r2inv_24, i64 %r2inv_24

]]></Node>
<StgValue><ssdm name="mul23_1_8"/></StgValue>
</operation>

<operation id="4595" st_id="57" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1103 %mul23_1_9 = dmul i64 %r2inv_25, i64 %r2inv_25

]]></Node>
<StgValue><ssdm name="mul23_1_9"/></StgValue>
</operation>

<operation id="4596" st_id="57" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1212 %mul23_1_s = dmul i64 %r2inv_26, i64 %r2inv_26

]]></Node>
<StgValue><ssdm name="mul23_1_s"/></StgValue>
</operation>

<operation id="4597" st_id="57" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1321 %mul23_1_10 = dmul i64 %r2inv_27, i64 %r2inv_27

]]></Node>
<StgValue><ssdm name="mul23_1_10"/></StgValue>
</operation>

<operation id="4598" st_id="57" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1427 %r2inv_28 = ddiv i64 1, i64 %add22_1_11

]]></Node>
<StgValue><ssdm name="r2inv_28"/></StgValue>
</operation>

<operation id="4599" st_id="57" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1536 %r2inv_29 = ddiv i64 1, i64 %add22_1_12

]]></Node>
<StgValue><ssdm name="r2inv_29"/></StgValue>
</operation>

<operation id="4600" st_id="57" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1645 %r2inv_30 = ddiv i64 1, i64 %add22_1_13

]]></Node>
<StgValue><ssdm name="r2inv_30"/></StgValue>
</operation>

<operation id="4601" st_id="57" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1754 %r2inv_31 = ddiv i64 1, i64 %add22_1_14

]]></Node>
<StgValue><ssdm name="r2inv_31"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="4602" st_id="58" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:134 %mul5 = dmul i64 %r6inv, i64 1.5

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="4603" st_id="58" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:243 %mul25_s = dmul i64 %r6inv_1, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_s"/></StgValue>
</operation>

<operation id="4604" st_id="58" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:352 %mul25_2 = dmul i64 %r6inv_2, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_2"/></StgValue>
</operation>

<operation id="4605" st_id="58" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:457 %r6inv_3 = dmul i64 %mul23_3, i64 %r2inv_3

]]></Node>
<StgValue><ssdm name="r6inv_3"/></StgValue>
</operation>

<operation id="4606" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:458 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_3, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="4607" st_id="58" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:566 %r6inv_4 = dmul i64 %mul23_4, i64 %r2inv_4

]]></Node>
<StgValue><ssdm name="r6inv_4"/></StgValue>
</operation>

<operation id="4608" st_id="58" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:675 %r6inv_5 = dmul i64 %mul23_5, i64 %r2inv_5

]]></Node>
<StgValue><ssdm name="r6inv_5"/></StgValue>
</operation>

<operation id="4609" st_id="58" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:784 %r6inv_6 = dmul i64 %mul23_6, i64 %r2inv_6

]]></Node>
<StgValue><ssdm name="r6inv_6"/></StgValue>
</operation>

<operation id="4610" st_id="58" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:893 %r6inv_7 = dmul i64 %mul23_7, i64 %r2inv_7

]]></Node>
<StgValue><ssdm name="r6inv_7"/></StgValue>
</operation>

<operation id="4611" st_id="58" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1000 %mul23_8 = dmul i64 %r2inv_8, i64 %r2inv_8

]]></Node>
<StgValue><ssdm name="mul23_8"/></StgValue>
</operation>

<operation id="4612" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1001 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_8, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="4613" st_id="58" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1109 %mul23_9 = dmul i64 %r2inv_9, i64 %r2inv_9

]]></Node>
<StgValue><ssdm name="mul23_9"/></StgValue>
</operation>

<operation id="4614" st_id="58" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1218 %mul23_10 = dmul i64 %r2inv_10, i64 %r2inv_10

]]></Node>
<StgValue><ssdm name="mul23_10"/></StgValue>
</operation>

<operation id="4615" st_id="58" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1327 %mul23_11 = dmul i64 %r2inv_11, i64 %r2inv_11

]]></Node>
<StgValue><ssdm name="mul23_11"/></StgValue>
</operation>

<operation id="4616" st_id="58" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1436 %mul23_12 = dmul i64 %r2inv_12, i64 %r2inv_12

]]></Node>
<StgValue><ssdm name="mul23_12"/></StgValue>
</operation>

<operation id="4617" st_id="58" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1542 %r2inv_13 = ddiv i64 1, i64 %add22_13

]]></Node>
<StgValue><ssdm name="r2inv_13"/></StgValue>
</operation>

<operation id="4618" st_id="58" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1651 %r2inv_14 = ddiv i64 1, i64 %add22_14

]]></Node>
<StgValue><ssdm name="r2inv_14"/></StgValue>
</operation>

<operation id="4619" st_id="58" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1760 %r2inv_15 = ddiv i64 1, i64 %add22_15

]]></Node>
<StgValue><ssdm name="r2inv_15"/></StgValue>
</operation>

<operation id="4620" st_id="58" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:128 %mul25_1 = dmul i64 %r6inv_16, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1"/></StgValue>
</operation>

<operation id="4621" st_id="58" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:237 %mul25_1_1 = dmul i64 %r6inv_17, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_1"/></StgValue>
</operation>

<operation id="4622" st_id="58" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:346 %mul25_1_2 = dmul i64 %r6inv_18, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_2"/></StgValue>
</operation>

<operation id="4623" st_id="58" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:451 %r6inv_19 = dmul i64 %mul23_1_3, i64 %r2inv_19

]]></Node>
<StgValue><ssdm name="r6inv_19"/></StgValue>
</operation>

<operation id="4624" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:452 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_19, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="4625" st_id="58" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:560 %r6inv_20 = dmul i64 %mul23_1_4, i64 %r2inv_20

]]></Node>
<StgValue><ssdm name="r6inv_20"/></StgValue>
</operation>

<operation id="4626" st_id="58" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:669 %r6inv_21 = dmul i64 %mul23_1_5, i64 %r2inv_21

]]></Node>
<StgValue><ssdm name="r6inv_21"/></StgValue>
</operation>

<operation id="4627" st_id="58" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:778 %r6inv_22 = dmul i64 %mul23_1_6, i64 %r2inv_22

]]></Node>
<StgValue><ssdm name="r6inv_22"/></StgValue>
</operation>

<operation id="4628" st_id="58" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:887 %r6inv_23 = dmul i64 %mul23_1_7, i64 %r2inv_23

]]></Node>
<StgValue><ssdm name="r6inv_23"/></StgValue>
</operation>

<operation id="4629" st_id="58" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:994 %mul23_1_8 = dmul i64 %r2inv_24, i64 %r2inv_24

]]></Node>
<StgValue><ssdm name="mul23_1_8"/></StgValue>
</operation>

<operation id="4630" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:995 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_1_8, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="4631" st_id="58" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1103 %mul23_1_9 = dmul i64 %r2inv_25, i64 %r2inv_25

]]></Node>
<StgValue><ssdm name="mul23_1_9"/></StgValue>
</operation>

<operation id="4632" st_id="58" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1212 %mul23_1_s = dmul i64 %r2inv_26, i64 %r2inv_26

]]></Node>
<StgValue><ssdm name="mul23_1_s"/></StgValue>
</operation>

<operation id="4633" st_id="58" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1321 %mul23_1_10 = dmul i64 %r2inv_27, i64 %r2inv_27

]]></Node>
<StgValue><ssdm name="mul23_1_10"/></StgValue>
</operation>

<operation id="4634" st_id="58" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1430 %mul23_1_11 = dmul i64 %r2inv_28, i64 %r2inv_28

]]></Node>
<StgValue><ssdm name="mul23_1_11"/></StgValue>
</operation>

<operation id="4635" st_id="58" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1536 %r2inv_29 = ddiv i64 1, i64 %add22_1_12

]]></Node>
<StgValue><ssdm name="r2inv_29"/></StgValue>
</operation>

<operation id="4636" st_id="58" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1645 %r2inv_30 = ddiv i64 1, i64 %add22_1_13

]]></Node>
<StgValue><ssdm name="r2inv_30"/></StgValue>
</operation>

<operation id="4637" st_id="58" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1754 %r2inv_31 = ddiv i64 1, i64 %add22_1_14

]]></Node>
<StgValue><ssdm name="r2inv_31"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="4638" st_id="59" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:134 %mul5 = dmul i64 %r6inv, i64 1.5

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="4639" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:135 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul5, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="4640" st_id="59" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:243 %mul25_s = dmul i64 %r6inv_1, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_s"/></StgValue>
</operation>

<operation id="4641" st_id="59" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:352 %mul25_2 = dmul i64 %r6inv_2, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_2"/></StgValue>
</operation>

<operation id="4642" st_id="59" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:461 %mul25_3 = dmul i64 %r6inv_3, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_3"/></StgValue>
</operation>

<operation id="4643" st_id="59" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:566 %r6inv_4 = dmul i64 %mul23_4, i64 %r2inv_4

]]></Node>
<StgValue><ssdm name="r6inv_4"/></StgValue>
</operation>

<operation id="4644" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:567 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_4, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="4645" st_id="59" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:675 %r6inv_5 = dmul i64 %mul23_5, i64 %r2inv_5

]]></Node>
<StgValue><ssdm name="r6inv_5"/></StgValue>
</operation>

<operation id="4646" st_id="59" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:784 %r6inv_6 = dmul i64 %mul23_6, i64 %r2inv_6

]]></Node>
<StgValue><ssdm name="r6inv_6"/></StgValue>
</operation>

<operation id="4647" st_id="59" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:893 %r6inv_7 = dmul i64 %mul23_7, i64 %r2inv_7

]]></Node>
<StgValue><ssdm name="r6inv_7"/></StgValue>
</operation>

<operation id="4648" st_id="59" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1002 %r6inv_8 = dmul i64 %mul23_8, i64 %r2inv_8

]]></Node>
<StgValue><ssdm name="r6inv_8"/></StgValue>
</operation>

<operation id="4649" st_id="59" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1109 %mul23_9 = dmul i64 %r2inv_9, i64 %r2inv_9

]]></Node>
<StgValue><ssdm name="mul23_9"/></StgValue>
</operation>

<operation id="4650" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1110 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_9, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="4651" st_id="59" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1218 %mul23_10 = dmul i64 %r2inv_10, i64 %r2inv_10

]]></Node>
<StgValue><ssdm name="mul23_10"/></StgValue>
</operation>

<operation id="4652" st_id="59" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1327 %mul23_11 = dmul i64 %r2inv_11, i64 %r2inv_11

]]></Node>
<StgValue><ssdm name="mul23_11"/></StgValue>
</operation>

<operation id="4653" st_id="59" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1436 %mul23_12 = dmul i64 %r2inv_12, i64 %r2inv_12

]]></Node>
<StgValue><ssdm name="mul23_12"/></StgValue>
</operation>

<operation id="4654" st_id="59" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1545 %mul23_13 = dmul i64 %r2inv_13, i64 %r2inv_13

]]></Node>
<StgValue><ssdm name="mul23_13"/></StgValue>
</operation>

<operation id="4655" st_id="59" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1651 %r2inv_14 = ddiv i64 1, i64 %add22_14

]]></Node>
<StgValue><ssdm name="r2inv_14"/></StgValue>
</operation>

<operation id="4656" st_id="59" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1760 %r2inv_15 = ddiv i64 1, i64 %add22_15

]]></Node>
<StgValue><ssdm name="r2inv_15"/></StgValue>
</operation>

<operation id="4657" st_id="59" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:128 %mul25_1 = dmul i64 %r6inv_16, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1"/></StgValue>
</operation>

<operation id="4658" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:129 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_1, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="4659" st_id="59" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:237 %mul25_1_1 = dmul i64 %r6inv_17, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_1"/></StgValue>
</operation>

<operation id="4660" st_id="59" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:346 %mul25_1_2 = dmul i64 %r6inv_18, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_2"/></StgValue>
</operation>

<operation id="4661" st_id="59" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:455 %mul25_1_3 = dmul i64 %r6inv_19, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_3"/></StgValue>
</operation>

<operation id="4662" st_id="59" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:560 %r6inv_20 = dmul i64 %mul23_1_4, i64 %r2inv_20

]]></Node>
<StgValue><ssdm name="r6inv_20"/></StgValue>
</operation>

<operation id="4663" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:561 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_20, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="4664" st_id="59" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:669 %r6inv_21 = dmul i64 %mul23_1_5, i64 %r2inv_21

]]></Node>
<StgValue><ssdm name="r6inv_21"/></StgValue>
</operation>

<operation id="4665" st_id="59" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:778 %r6inv_22 = dmul i64 %mul23_1_6, i64 %r2inv_22

]]></Node>
<StgValue><ssdm name="r6inv_22"/></StgValue>
</operation>

<operation id="4666" st_id="59" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:887 %r6inv_23 = dmul i64 %mul23_1_7, i64 %r2inv_23

]]></Node>
<StgValue><ssdm name="r6inv_23"/></StgValue>
</operation>

<operation id="4667" st_id="59" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:996 %r6inv_24 = dmul i64 %mul23_1_8, i64 %r2inv_24

]]></Node>
<StgValue><ssdm name="r6inv_24"/></StgValue>
</operation>

<operation id="4668" st_id="59" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1103 %mul23_1_9 = dmul i64 %r2inv_25, i64 %r2inv_25

]]></Node>
<StgValue><ssdm name="mul23_1_9"/></StgValue>
</operation>

<operation id="4669" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1104 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_1_9, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="4670" st_id="59" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1212 %mul23_1_s = dmul i64 %r2inv_26, i64 %r2inv_26

]]></Node>
<StgValue><ssdm name="mul23_1_s"/></StgValue>
</operation>

<operation id="4671" st_id="59" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1321 %mul23_1_10 = dmul i64 %r2inv_27, i64 %r2inv_27

]]></Node>
<StgValue><ssdm name="mul23_1_10"/></StgValue>
</operation>

<operation id="4672" st_id="59" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1430 %mul23_1_11 = dmul i64 %r2inv_28, i64 %r2inv_28

]]></Node>
<StgValue><ssdm name="mul23_1_11"/></StgValue>
</operation>

<operation id="4673" st_id="59" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1539 %mul23_1_12 = dmul i64 %r2inv_29, i64 %r2inv_29

]]></Node>
<StgValue><ssdm name="mul23_1_12"/></StgValue>
</operation>

<operation id="4674" st_id="59" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1645 %r2inv_30 = ddiv i64 1, i64 %add22_1_13

]]></Node>
<StgValue><ssdm name="r2inv_30"/></StgValue>
</operation>

<operation id="4675" st_id="59" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1754 %r2inv_31 = ddiv i64 1, i64 %add22_1_14

]]></Node>
<StgValue><ssdm name="r2inv_31"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="4676" st_id="60" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:136 %sub = dadd i64 %mul5, i64 -2

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="4677" st_id="60" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:243 %mul25_s = dmul i64 %r6inv_1, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_s"/></StgValue>
</operation>

<operation id="4678" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:244 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_s, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="4679" st_id="60" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:352 %mul25_2 = dmul i64 %r6inv_2, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_2"/></StgValue>
</operation>

<operation id="4680" st_id="60" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:461 %mul25_3 = dmul i64 %r6inv_3, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_3"/></StgValue>
</operation>

<operation id="4681" st_id="60" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:570 %mul25_4 = dmul i64 %r6inv_4, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_4"/></StgValue>
</operation>

<operation id="4682" st_id="60" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:675 %r6inv_5 = dmul i64 %mul23_5, i64 %r2inv_5

]]></Node>
<StgValue><ssdm name="r6inv_5"/></StgValue>
</operation>

<operation id="4683" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:676 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_5, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="4684" st_id="60" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:784 %r6inv_6 = dmul i64 %mul23_6, i64 %r2inv_6

]]></Node>
<StgValue><ssdm name="r6inv_6"/></StgValue>
</operation>

<operation id="4685" st_id="60" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:893 %r6inv_7 = dmul i64 %mul23_7, i64 %r2inv_7

]]></Node>
<StgValue><ssdm name="r6inv_7"/></StgValue>
</operation>

<operation id="4686" st_id="60" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1002 %r6inv_8 = dmul i64 %mul23_8, i64 %r2inv_8

]]></Node>
<StgValue><ssdm name="r6inv_8"/></StgValue>
</operation>

<operation id="4687" st_id="60" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1111 %r6inv_9 = dmul i64 %mul23_9, i64 %r2inv_9

]]></Node>
<StgValue><ssdm name="r6inv_9"/></StgValue>
</operation>

<operation id="4688" st_id="60" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1218 %mul23_10 = dmul i64 %r2inv_10, i64 %r2inv_10

]]></Node>
<StgValue><ssdm name="mul23_10"/></StgValue>
</operation>

<operation id="4689" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1219 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_10, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="4690" st_id="60" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1327 %mul23_11 = dmul i64 %r2inv_11, i64 %r2inv_11

]]></Node>
<StgValue><ssdm name="mul23_11"/></StgValue>
</operation>

<operation id="4691" st_id="60" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1436 %mul23_12 = dmul i64 %r2inv_12, i64 %r2inv_12

]]></Node>
<StgValue><ssdm name="mul23_12"/></StgValue>
</operation>

<operation id="4692" st_id="60" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1545 %mul23_13 = dmul i64 %r2inv_13, i64 %r2inv_13

]]></Node>
<StgValue><ssdm name="mul23_13"/></StgValue>
</operation>

<operation id="4693" st_id="60" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1654 %mul23_14 = dmul i64 %r2inv_14, i64 %r2inv_14

]]></Node>
<StgValue><ssdm name="mul23_14"/></StgValue>
</operation>

<operation id="4694" st_id="60" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1760 %r2inv_15 = ddiv i64 1, i64 %add22_15

]]></Node>
<StgValue><ssdm name="r2inv_15"/></StgValue>
</operation>

<operation id="4695" st_id="60" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:130 %sub26_1 = dadd i64 %mul25_1, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1"/></StgValue>
</operation>

<operation id="4696" st_id="60" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:237 %mul25_1_1 = dmul i64 %r6inv_17, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_1"/></StgValue>
</operation>

<operation id="4697" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:238 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_1_1, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="4698" st_id="60" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:346 %mul25_1_2 = dmul i64 %r6inv_18, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_2"/></StgValue>
</operation>

<operation id="4699" st_id="60" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:455 %mul25_1_3 = dmul i64 %r6inv_19, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_3"/></StgValue>
</operation>

<operation id="4700" st_id="60" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:564 %mul25_1_4 = dmul i64 %r6inv_20, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_4"/></StgValue>
</operation>

<operation id="4701" st_id="60" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:669 %r6inv_21 = dmul i64 %mul23_1_5, i64 %r2inv_21

]]></Node>
<StgValue><ssdm name="r6inv_21"/></StgValue>
</operation>

<operation id="4702" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:670 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_21, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="4703" st_id="60" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:778 %r6inv_22 = dmul i64 %mul23_1_6, i64 %r2inv_22

]]></Node>
<StgValue><ssdm name="r6inv_22"/></StgValue>
</operation>

<operation id="4704" st_id="60" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:887 %r6inv_23 = dmul i64 %mul23_1_7, i64 %r2inv_23

]]></Node>
<StgValue><ssdm name="r6inv_23"/></StgValue>
</operation>

<operation id="4705" st_id="60" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:996 %r6inv_24 = dmul i64 %mul23_1_8, i64 %r2inv_24

]]></Node>
<StgValue><ssdm name="r6inv_24"/></StgValue>
</operation>

<operation id="4706" st_id="60" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1105 %r6inv_25 = dmul i64 %mul23_1_9, i64 %r2inv_25

]]></Node>
<StgValue><ssdm name="r6inv_25"/></StgValue>
</operation>

<operation id="4707" st_id="60" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1212 %mul23_1_s = dmul i64 %r2inv_26, i64 %r2inv_26

]]></Node>
<StgValue><ssdm name="mul23_1_s"/></StgValue>
</operation>

<operation id="4708" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1213 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_1_s, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="4709" st_id="60" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1321 %mul23_1_10 = dmul i64 %r2inv_27, i64 %r2inv_27

]]></Node>
<StgValue><ssdm name="mul23_1_10"/></StgValue>
</operation>

<operation id="4710" st_id="60" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1430 %mul23_1_11 = dmul i64 %r2inv_28, i64 %r2inv_28

]]></Node>
<StgValue><ssdm name="mul23_1_11"/></StgValue>
</operation>

<operation id="4711" st_id="60" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1539 %mul23_1_12 = dmul i64 %r2inv_29, i64 %r2inv_29

]]></Node>
<StgValue><ssdm name="mul23_1_12"/></StgValue>
</operation>

<operation id="4712" st_id="60" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1648 %mul23_1_13 = dmul i64 %r2inv_30, i64 %r2inv_30

]]></Node>
<StgValue><ssdm name="mul23_1_13"/></StgValue>
</operation>

<operation id="4713" st_id="60" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1754 %r2inv_31 = ddiv i64 1, i64 %add22_1_14

]]></Node>
<StgValue><ssdm name="r2inv_31"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="4714" st_id="61" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:136 %sub = dadd i64 %mul5, i64 -2

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="4715" st_id="61" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:245 %sub26_s = dadd i64 %mul25_s, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_s"/></StgValue>
</operation>

<operation id="4716" st_id="61" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:352 %mul25_2 = dmul i64 %r6inv_2, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_2"/></StgValue>
</operation>

<operation id="4717" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:353 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_2, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="4718" st_id="61" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:461 %mul25_3 = dmul i64 %r6inv_3, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_3"/></StgValue>
</operation>

<operation id="4719" st_id="61" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:570 %mul25_4 = dmul i64 %r6inv_4, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_4"/></StgValue>
</operation>

<operation id="4720" st_id="61" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:679 %mul25_5 = dmul i64 %r6inv_5, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_5"/></StgValue>
</operation>

<operation id="4721" st_id="61" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:784 %r6inv_6 = dmul i64 %mul23_6, i64 %r2inv_6

]]></Node>
<StgValue><ssdm name="r6inv_6"/></StgValue>
</operation>

<operation id="4722" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:785 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_6, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="4723" st_id="61" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:893 %r6inv_7 = dmul i64 %mul23_7, i64 %r2inv_7

]]></Node>
<StgValue><ssdm name="r6inv_7"/></StgValue>
</operation>

<operation id="4724" st_id="61" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1002 %r6inv_8 = dmul i64 %mul23_8, i64 %r2inv_8

]]></Node>
<StgValue><ssdm name="r6inv_8"/></StgValue>
</operation>

<operation id="4725" st_id="61" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1111 %r6inv_9 = dmul i64 %mul23_9, i64 %r2inv_9

]]></Node>
<StgValue><ssdm name="r6inv_9"/></StgValue>
</operation>

<operation id="4726" st_id="61" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1220 %r6inv_10 = dmul i64 %mul23_10, i64 %r2inv_10

]]></Node>
<StgValue><ssdm name="r6inv_10"/></StgValue>
</operation>

<operation id="4727" st_id="61" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1327 %mul23_11 = dmul i64 %r2inv_11, i64 %r2inv_11

]]></Node>
<StgValue><ssdm name="mul23_11"/></StgValue>
</operation>

<operation id="4728" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1328 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_11, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="4729" st_id="61" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1436 %mul23_12 = dmul i64 %r2inv_12, i64 %r2inv_12

]]></Node>
<StgValue><ssdm name="mul23_12"/></StgValue>
</operation>

<operation id="4730" st_id="61" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1545 %mul23_13 = dmul i64 %r2inv_13, i64 %r2inv_13

]]></Node>
<StgValue><ssdm name="mul23_13"/></StgValue>
</operation>

<operation id="4731" st_id="61" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1654 %mul23_14 = dmul i64 %r2inv_14, i64 %r2inv_14

]]></Node>
<StgValue><ssdm name="mul23_14"/></StgValue>
</operation>

<operation id="4732" st_id="61" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1760 %r2inv_15 = ddiv i64 1, i64 %add22_15

]]></Node>
<StgValue><ssdm name="r2inv_15"/></StgValue>
</operation>

<operation id="4733" st_id="61" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:130 %sub26_1 = dadd i64 %mul25_1, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1"/></StgValue>
</operation>

<operation id="4734" st_id="61" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:239 %sub26_1_1 = dadd i64 %mul25_1_1, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_1"/></StgValue>
</operation>

<operation id="4735" st_id="61" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:346 %mul25_1_2 = dmul i64 %r6inv_18, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_2"/></StgValue>
</operation>

<operation id="4736" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:347 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_1_2, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="4737" st_id="61" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:455 %mul25_1_3 = dmul i64 %r6inv_19, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_3"/></StgValue>
</operation>

<operation id="4738" st_id="61" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:564 %mul25_1_4 = dmul i64 %r6inv_20, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_4"/></StgValue>
</operation>

<operation id="4739" st_id="61" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:673 %mul25_1_5 = dmul i64 %r6inv_21, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_5"/></StgValue>
</operation>

<operation id="4740" st_id="61" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:778 %r6inv_22 = dmul i64 %mul23_1_6, i64 %r2inv_22

]]></Node>
<StgValue><ssdm name="r6inv_22"/></StgValue>
</operation>

<operation id="4741" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:779 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_22, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="4742" st_id="61" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:887 %r6inv_23 = dmul i64 %mul23_1_7, i64 %r2inv_23

]]></Node>
<StgValue><ssdm name="r6inv_23"/></StgValue>
</operation>

<operation id="4743" st_id="61" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:996 %r6inv_24 = dmul i64 %mul23_1_8, i64 %r2inv_24

]]></Node>
<StgValue><ssdm name="r6inv_24"/></StgValue>
</operation>

<operation id="4744" st_id="61" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1105 %r6inv_25 = dmul i64 %mul23_1_9, i64 %r2inv_25

]]></Node>
<StgValue><ssdm name="r6inv_25"/></StgValue>
</operation>

<operation id="4745" st_id="61" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1214 %r6inv_26 = dmul i64 %mul23_1_s, i64 %r2inv_26

]]></Node>
<StgValue><ssdm name="r6inv_26"/></StgValue>
</operation>

<operation id="4746" st_id="61" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1321 %mul23_1_10 = dmul i64 %r2inv_27, i64 %r2inv_27

]]></Node>
<StgValue><ssdm name="mul23_1_10"/></StgValue>
</operation>

<operation id="4747" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3235" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1322 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_1_10, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="4748" st_id="61" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1430 %mul23_1_11 = dmul i64 %r2inv_28, i64 %r2inv_28

]]></Node>
<StgValue><ssdm name="mul23_1_11"/></StgValue>
</operation>

<operation id="4749" st_id="61" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1539 %mul23_1_12 = dmul i64 %r2inv_29, i64 %r2inv_29

]]></Node>
<StgValue><ssdm name="mul23_1_12"/></StgValue>
</operation>

<operation id="4750" st_id="61" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1648 %mul23_1_13 = dmul i64 %r2inv_30, i64 %r2inv_30

]]></Node>
<StgValue><ssdm name="mul23_1_13"/></StgValue>
</operation>

<operation id="4751" st_id="61" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1754 %r2inv_31 = ddiv i64 1, i64 %add22_1_14

]]></Node>
<StgValue><ssdm name="r2inv_31"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="4752" st_id="62" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:136 %sub = dadd i64 %mul5, i64 -2

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="4753" st_id="62" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:245 %sub26_s = dadd i64 %mul25_s, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_s"/></StgValue>
</operation>

<operation id="4754" st_id="62" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:354 %sub26_2 = dadd i64 %mul25_2, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_2"/></StgValue>
</operation>

<operation id="4755" st_id="62" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:461 %mul25_3 = dmul i64 %r6inv_3, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_3"/></StgValue>
</operation>

<operation id="4756" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:462 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_3, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="4757" st_id="62" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:570 %mul25_4 = dmul i64 %r6inv_4, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_4"/></StgValue>
</operation>

<operation id="4758" st_id="62" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:679 %mul25_5 = dmul i64 %r6inv_5, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_5"/></StgValue>
</operation>

<operation id="4759" st_id="62" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:788 %mul25_6 = dmul i64 %r6inv_6, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_6"/></StgValue>
</operation>

<operation id="4760" st_id="62" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:893 %r6inv_7 = dmul i64 %mul23_7, i64 %r2inv_7

]]></Node>
<StgValue><ssdm name="r6inv_7"/></StgValue>
</operation>

<operation id="4761" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:894 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_7, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="4762" st_id="62" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1002 %r6inv_8 = dmul i64 %mul23_8, i64 %r2inv_8

]]></Node>
<StgValue><ssdm name="r6inv_8"/></StgValue>
</operation>

<operation id="4763" st_id="62" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1111 %r6inv_9 = dmul i64 %mul23_9, i64 %r2inv_9

]]></Node>
<StgValue><ssdm name="r6inv_9"/></StgValue>
</operation>

<operation id="4764" st_id="62" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1220 %r6inv_10 = dmul i64 %mul23_10, i64 %r2inv_10

]]></Node>
<StgValue><ssdm name="r6inv_10"/></StgValue>
</operation>

<operation id="4765" st_id="62" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1329 %r6inv_11 = dmul i64 %mul23_11, i64 %r2inv_11

]]></Node>
<StgValue><ssdm name="r6inv_11"/></StgValue>
</operation>

<operation id="4766" st_id="62" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1436 %mul23_12 = dmul i64 %r2inv_12, i64 %r2inv_12

]]></Node>
<StgValue><ssdm name="mul23_12"/></StgValue>
</operation>

<operation id="4767" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1437 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_12, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="4768" st_id="62" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1545 %mul23_13 = dmul i64 %r2inv_13, i64 %r2inv_13

]]></Node>
<StgValue><ssdm name="mul23_13"/></StgValue>
</operation>

<operation id="4769" st_id="62" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1654 %mul23_14 = dmul i64 %r2inv_14, i64 %r2inv_14

]]></Node>
<StgValue><ssdm name="mul23_14"/></StgValue>
</operation>

<operation id="4770" st_id="62" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1763 %mul23_15 = dmul i64 %r2inv_15, i64 %r2inv_15

]]></Node>
<StgValue><ssdm name="mul23_15"/></StgValue>
</operation>

<operation id="4771" st_id="62" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:130 %sub26_1 = dadd i64 %mul25_1, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1"/></StgValue>
</operation>

<operation id="4772" st_id="62" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:239 %sub26_1_1 = dadd i64 %mul25_1_1, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_1"/></StgValue>
</operation>

<operation id="4773" st_id="62" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:348 %sub26_1_2 = dadd i64 %mul25_1_2, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_2"/></StgValue>
</operation>

<operation id="4774" st_id="62" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:455 %mul25_1_3 = dmul i64 %r6inv_19, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_3"/></StgValue>
</operation>

<operation id="4775" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:456 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_1_3, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="4776" st_id="62" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:564 %mul25_1_4 = dmul i64 %r6inv_20, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_4"/></StgValue>
</operation>

<operation id="4777" st_id="62" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:673 %mul25_1_5 = dmul i64 %r6inv_21, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_5"/></StgValue>
</operation>

<operation id="4778" st_id="62" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:782 %mul25_1_6 = dmul i64 %r6inv_22, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_6"/></StgValue>
</operation>

<operation id="4779" st_id="62" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:887 %r6inv_23 = dmul i64 %mul23_1_7, i64 %r2inv_23

]]></Node>
<StgValue><ssdm name="r6inv_23"/></StgValue>
</operation>

<operation id="4780" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:888 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_23, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="4781" st_id="62" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:996 %r6inv_24 = dmul i64 %mul23_1_8, i64 %r2inv_24

]]></Node>
<StgValue><ssdm name="r6inv_24"/></StgValue>
</operation>

<operation id="4782" st_id="62" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1105 %r6inv_25 = dmul i64 %mul23_1_9, i64 %r2inv_25

]]></Node>
<StgValue><ssdm name="r6inv_25"/></StgValue>
</operation>

<operation id="4783" st_id="62" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1214 %r6inv_26 = dmul i64 %mul23_1_s, i64 %r2inv_26

]]></Node>
<StgValue><ssdm name="r6inv_26"/></StgValue>
</operation>

<operation id="4784" st_id="62" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1323 %r6inv_27 = dmul i64 %mul23_1_10, i64 %r2inv_27

]]></Node>
<StgValue><ssdm name="r6inv_27"/></StgValue>
</operation>

<operation id="4785" st_id="62" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1430 %mul23_1_11 = dmul i64 %r2inv_28, i64 %r2inv_28

]]></Node>
<StgValue><ssdm name="mul23_1_11"/></StgValue>
</operation>

<operation id="4786" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1431 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_1_11, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="4787" st_id="62" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1539 %mul23_1_12 = dmul i64 %r2inv_29, i64 %r2inv_29

]]></Node>
<StgValue><ssdm name="mul23_1_12"/></StgValue>
</operation>

<operation id="4788" st_id="62" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1648 %mul23_1_13 = dmul i64 %r2inv_30, i64 %r2inv_30

]]></Node>
<StgValue><ssdm name="mul23_1_13"/></StgValue>
</operation>

<operation id="4789" st_id="62" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1757 %mul23_1_14 = dmul i64 %r2inv_31, i64 %r2inv_31

]]></Node>
<StgValue><ssdm name="mul23_1_14"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="4790" st_id="63" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:136 %sub = dadd i64 %mul5, i64 -2

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="4791" st_id="63" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:245 %sub26_s = dadd i64 %mul25_s, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_s"/></StgValue>
</operation>

<operation id="4792" st_id="63" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:354 %sub26_2 = dadd i64 %mul25_2, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_2"/></StgValue>
</operation>

<operation id="4793" st_id="63" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:463 %sub26_3 = dadd i64 %mul25_3, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_3"/></StgValue>
</operation>

<operation id="4794" st_id="63" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:570 %mul25_4 = dmul i64 %r6inv_4, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_4"/></StgValue>
</operation>

<operation id="4795" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:571 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_4, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="4796" st_id="63" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:679 %mul25_5 = dmul i64 %r6inv_5, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_5"/></StgValue>
</operation>

<operation id="4797" st_id="63" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:788 %mul25_6 = dmul i64 %r6inv_6, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_6"/></StgValue>
</operation>

<operation id="4798" st_id="63" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:897 %mul25_7 = dmul i64 %r6inv_7, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_7"/></StgValue>
</operation>

<operation id="4799" st_id="63" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1002 %r6inv_8 = dmul i64 %mul23_8, i64 %r2inv_8

]]></Node>
<StgValue><ssdm name="r6inv_8"/></StgValue>
</operation>

<operation id="4800" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1003 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_8, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="4801" st_id="63" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1111 %r6inv_9 = dmul i64 %mul23_9, i64 %r2inv_9

]]></Node>
<StgValue><ssdm name="r6inv_9"/></StgValue>
</operation>

<operation id="4802" st_id="63" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1220 %r6inv_10 = dmul i64 %mul23_10, i64 %r2inv_10

]]></Node>
<StgValue><ssdm name="r6inv_10"/></StgValue>
</operation>

<operation id="4803" st_id="63" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1329 %r6inv_11 = dmul i64 %mul23_11, i64 %r2inv_11

]]></Node>
<StgValue><ssdm name="r6inv_11"/></StgValue>
</operation>

<operation id="4804" st_id="63" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1438 %r6inv_12 = dmul i64 %mul23_12, i64 %r2inv_12

]]></Node>
<StgValue><ssdm name="r6inv_12"/></StgValue>
</operation>

<operation id="4805" st_id="63" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1545 %mul23_13 = dmul i64 %r2inv_13, i64 %r2inv_13

]]></Node>
<StgValue><ssdm name="mul23_13"/></StgValue>
</operation>

<operation id="4806" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1546 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_13, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="4807" st_id="63" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1654 %mul23_14 = dmul i64 %r2inv_14, i64 %r2inv_14

]]></Node>
<StgValue><ssdm name="mul23_14"/></StgValue>
</operation>

<operation id="4808" st_id="63" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1763 %mul23_15 = dmul i64 %r2inv_15, i64 %r2inv_15

]]></Node>
<StgValue><ssdm name="mul23_15"/></StgValue>
</operation>

<operation id="4809" st_id="63" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:130 %sub26_1 = dadd i64 %mul25_1, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1"/></StgValue>
</operation>

<operation id="4810" st_id="63" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:239 %sub26_1_1 = dadd i64 %mul25_1_1, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_1"/></StgValue>
</operation>

<operation id="4811" st_id="63" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:348 %sub26_1_2 = dadd i64 %mul25_1_2, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_2"/></StgValue>
</operation>

<operation id="4812" st_id="63" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:457 %sub26_1_3 = dadd i64 %mul25_1_3, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_3"/></StgValue>
</operation>

<operation id="4813" st_id="63" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:564 %mul25_1_4 = dmul i64 %r6inv_20, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_4"/></StgValue>
</operation>

<operation id="4814" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:565 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_1_4, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="4815" st_id="63" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:673 %mul25_1_5 = dmul i64 %r6inv_21, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_5"/></StgValue>
</operation>

<operation id="4816" st_id="63" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:782 %mul25_1_6 = dmul i64 %r6inv_22, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_6"/></StgValue>
</operation>

<operation id="4817" st_id="63" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:891 %mul25_1_7 = dmul i64 %r6inv_23, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_7"/></StgValue>
</operation>

<operation id="4818" st_id="63" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:996 %r6inv_24 = dmul i64 %mul23_1_8, i64 %r2inv_24

]]></Node>
<StgValue><ssdm name="r6inv_24"/></StgValue>
</operation>

<operation id="4819" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:997 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_24, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="4820" st_id="63" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1105 %r6inv_25 = dmul i64 %mul23_1_9, i64 %r2inv_25

]]></Node>
<StgValue><ssdm name="r6inv_25"/></StgValue>
</operation>

<operation id="4821" st_id="63" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1214 %r6inv_26 = dmul i64 %mul23_1_s, i64 %r2inv_26

]]></Node>
<StgValue><ssdm name="r6inv_26"/></StgValue>
</operation>

<operation id="4822" st_id="63" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1323 %r6inv_27 = dmul i64 %mul23_1_10, i64 %r2inv_27

]]></Node>
<StgValue><ssdm name="r6inv_27"/></StgValue>
</operation>

<operation id="4823" st_id="63" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1432 %r6inv_28 = dmul i64 %mul23_1_11, i64 %r2inv_28

]]></Node>
<StgValue><ssdm name="r6inv_28"/></StgValue>
</operation>

<operation id="4824" st_id="63" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1539 %mul23_1_12 = dmul i64 %r2inv_29, i64 %r2inv_29

]]></Node>
<StgValue><ssdm name="mul23_1_12"/></StgValue>
</operation>

<operation id="4825" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1540 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_1_12, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="4826" st_id="63" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1648 %mul23_1_13 = dmul i64 %r2inv_30, i64 %r2inv_30

]]></Node>
<StgValue><ssdm name="mul23_1_13"/></StgValue>
</operation>

<operation id="4827" st_id="63" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1757 %mul23_1_14 = dmul i64 %r2inv_31, i64 %r2inv_31

]]></Node>
<StgValue><ssdm name="mul23_1_14"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="4828" st_id="64" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:136 %sub = dadd i64 %mul5, i64 -2

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="4829" st_id="64" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:245 %sub26_s = dadd i64 %mul25_s, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_s"/></StgValue>
</operation>

<operation id="4830" st_id="64" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:354 %sub26_2 = dadd i64 %mul25_2, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_2"/></StgValue>
</operation>

<operation id="4831" st_id="64" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:463 %sub26_3 = dadd i64 %mul25_3, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_3"/></StgValue>
</operation>

<operation id="4832" st_id="64" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:572 %sub26_4 = dadd i64 %mul25_4, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_4"/></StgValue>
</operation>

<operation id="4833" st_id="64" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:679 %mul25_5 = dmul i64 %r6inv_5, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_5"/></StgValue>
</operation>

<operation id="4834" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:680 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_5, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="4835" st_id="64" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:788 %mul25_6 = dmul i64 %r6inv_6, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_6"/></StgValue>
</operation>

<operation id="4836" st_id="64" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:897 %mul25_7 = dmul i64 %r6inv_7, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_7"/></StgValue>
</operation>

<operation id="4837" st_id="64" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1006 %mul25_8 = dmul i64 %r6inv_8, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_8"/></StgValue>
</operation>

<operation id="4838" st_id="64" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1111 %r6inv_9 = dmul i64 %mul23_9, i64 %r2inv_9

]]></Node>
<StgValue><ssdm name="r6inv_9"/></StgValue>
</operation>

<operation id="4839" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1112 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_9, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="4840" st_id="64" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1220 %r6inv_10 = dmul i64 %mul23_10, i64 %r2inv_10

]]></Node>
<StgValue><ssdm name="r6inv_10"/></StgValue>
</operation>

<operation id="4841" st_id="64" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1329 %r6inv_11 = dmul i64 %mul23_11, i64 %r2inv_11

]]></Node>
<StgValue><ssdm name="r6inv_11"/></StgValue>
</operation>

<operation id="4842" st_id="64" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1438 %r6inv_12 = dmul i64 %mul23_12, i64 %r2inv_12

]]></Node>
<StgValue><ssdm name="r6inv_12"/></StgValue>
</operation>

<operation id="4843" st_id="64" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1547 %r6inv_13 = dmul i64 %mul23_13, i64 %r2inv_13

]]></Node>
<StgValue><ssdm name="r6inv_13"/></StgValue>
</operation>

<operation id="4844" st_id="64" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1654 %mul23_14 = dmul i64 %r2inv_14, i64 %r2inv_14

]]></Node>
<StgValue><ssdm name="mul23_14"/></StgValue>
</operation>

<operation id="4845" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1655 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_14, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="4846" st_id="64" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1763 %mul23_15 = dmul i64 %r2inv_15, i64 %r2inv_15

]]></Node>
<StgValue><ssdm name="mul23_15"/></StgValue>
</operation>

<operation id="4847" st_id="64" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:130 %sub26_1 = dadd i64 %mul25_1, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1"/></StgValue>
</operation>

<operation id="4848" st_id="64" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:239 %sub26_1_1 = dadd i64 %mul25_1_1, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_1"/></StgValue>
</operation>

<operation id="4849" st_id="64" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:348 %sub26_1_2 = dadd i64 %mul25_1_2, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_2"/></StgValue>
</operation>

<operation id="4850" st_id="64" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:457 %sub26_1_3 = dadd i64 %mul25_1_3, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_3"/></StgValue>
</operation>

<operation id="4851" st_id="64" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:566 %sub26_1_4 = dadd i64 %mul25_1_4, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_4"/></StgValue>
</operation>

<operation id="4852" st_id="64" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:673 %mul25_1_5 = dmul i64 %r6inv_21, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_5"/></StgValue>
</operation>

<operation id="4853" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:674 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_1_5, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="4854" st_id="64" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:782 %mul25_1_6 = dmul i64 %r6inv_22, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_6"/></StgValue>
</operation>

<operation id="4855" st_id="64" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:891 %mul25_1_7 = dmul i64 %r6inv_23, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_7"/></StgValue>
</operation>

<operation id="4856" st_id="64" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1000 %mul25_1_8 = dmul i64 %r6inv_24, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_8"/></StgValue>
</operation>

<operation id="4857" st_id="64" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1105 %r6inv_25 = dmul i64 %mul23_1_9, i64 %r2inv_25

]]></Node>
<StgValue><ssdm name="r6inv_25"/></StgValue>
</operation>

<operation id="4858" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1106 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_25, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="4859" st_id="64" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1214 %r6inv_26 = dmul i64 %mul23_1_s, i64 %r2inv_26

]]></Node>
<StgValue><ssdm name="r6inv_26"/></StgValue>
</operation>

<operation id="4860" st_id="64" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1323 %r6inv_27 = dmul i64 %mul23_1_10, i64 %r2inv_27

]]></Node>
<StgValue><ssdm name="r6inv_27"/></StgValue>
</operation>

<operation id="4861" st_id="64" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1432 %r6inv_28 = dmul i64 %mul23_1_11, i64 %r2inv_28

]]></Node>
<StgValue><ssdm name="r6inv_28"/></StgValue>
</operation>

<operation id="4862" st_id="64" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1541 %r6inv_29 = dmul i64 %mul23_1_12, i64 %r2inv_29

]]></Node>
<StgValue><ssdm name="r6inv_29"/></StgValue>
</operation>

<operation id="4863" st_id="64" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1648 %mul23_1_13 = dmul i64 %r2inv_30, i64 %r2inv_30

]]></Node>
<StgValue><ssdm name="mul23_1_13"/></StgValue>
</operation>

<operation id="4864" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3562" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1649 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_1_13, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="4865" st_id="64" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1757 %mul23_1_14 = dmul i64 %r2inv_31, i64 %r2inv_31

]]></Node>
<StgValue><ssdm name="mul23_1_14"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="4866" st_id="65" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:137 %potential = dmul i64 %r6inv, i64 %sub

]]></Node>
<StgValue><ssdm name="potential"/></StgValue>
</operation>

<operation id="4867" st_id="65" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:245 %sub26_s = dadd i64 %mul25_s, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_s"/></StgValue>
</operation>

<operation id="4868" st_id="65" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:354 %sub26_2 = dadd i64 %mul25_2, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_2"/></StgValue>
</operation>

<operation id="4869" st_id="65" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:463 %sub26_3 = dadd i64 %mul25_3, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_3"/></StgValue>
</operation>

<operation id="4870" st_id="65" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:572 %sub26_4 = dadd i64 %mul25_4, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_4"/></StgValue>
</operation>

<operation id="4871" st_id="65" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:681 %sub26_5 = dadd i64 %mul25_5, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_5"/></StgValue>
</operation>

<operation id="4872" st_id="65" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:788 %mul25_6 = dmul i64 %r6inv_6, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_6"/></StgValue>
</operation>

<operation id="4873" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:789 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_6, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="4874" st_id="65" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:897 %mul25_7 = dmul i64 %r6inv_7, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_7"/></StgValue>
</operation>

<operation id="4875" st_id="65" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1006 %mul25_8 = dmul i64 %r6inv_8, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_8"/></StgValue>
</operation>

<operation id="4876" st_id="65" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1115 %mul25_9 = dmul i64 %r6inv_9, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_9"/></StgValue>
</operation>

<operation id="4877" st_id="65" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1220 %r6inv_10 = dmul i64 %mul23_10, i64 %r2inv_10

]]></Node>
<StgValue><ssdm name="r6inv_10"/></StgValue>
</operation>

<operation id="4878" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1221 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_10, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="4879" st_id="65" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1329 %r6inv_11 = dmul i64 %mul23_11, i64 %r2inv_11

]]></Node>
<StgValue><ssdm name="r6inv_11"/></StgValue>
</operation>

<operation id="4880" st_id="65" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1438 %r6inv_12 = dmul i64 %mul23_12, i64 %r2inv_12

]]></Node>
<StgValue><ssdm name="r6inv_12"/></StgValue>
</operation>

<operation id="4881" st_id="65" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1547 %r6inv_13 = dmul i64 %mul23_13, i64 %r2inv_13

]]></Node>
<StgValue><ssdm name="r6inv_13"/></StgValue>
</operation>

<operation id="4882" st_id="65" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1656 %r6inv_14 = dmul i64 %mul23_14, i64 %r2inv_14

]]></Node>
<StgValue><ssdm name="r6inv_14"/></StgValue>
</operation>

<operation id="4883" st_id="65" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1763 %mul23_15 = dmul i64 %r2inv_15, i64 %r2inv_15

]]></Node>
<StgValue><ssdm name="mul23_15"/></StgValue>
</operation>

<operation id="4884" st_id="65" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:131 %potential_16 = dmul i64 %r6inv_16, i64 %sub26_1

]]></Node>
<StgValue><ssdm name="potential_16"/></StgValue>
</operation>

<operation id="4885" st_id="65" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:239 %sub26_1_1 = dadd i64 %mul25_1_1, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_1"/></StgValue>
</operation>

<operation id="4886" st_id="65" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:348 %sub26_1_2 = dadd i64 %mul25_1_2, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_2"/></StgValue>
</operation>

<operation id="4887" st_id="65" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:457 %sub26_1_3 = dadd i64 %mul25_1_3, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_3"/></StgValue>
</operation>

<operation id="4888" st_id="65" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:566 %sub26_1_4 = dadd i64 %mul25_1_4, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_4"/></StgValue>
</operation>

<operation id="4889" st_id="65" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:675 %sub26_1_5 = dadd i64 %mul25_1_5, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_5"/></StgValue>
</operation>

<operation id="4890" st_id="65" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:782 %mul25_1_6 = dmul i64 %r6inv_22, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_6"/></StgValue>
</operation>

<operation id="4891" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:783 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_1_6, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="4892" st_id="65" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:891 %mul25_1_7 = dmul i64 %r6inv_23, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_7"/></StgValue>
</operation>

<operation id="4893" st_id="65" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1000 %mul25_1_8 = dmul i64 %r6inv_24, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_8"/></StgValue>
</operation>

<operation id="4894" st_id="65" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1109 %mul25_1_9 = dmul i64 %r6inv_25, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_9"/></StgValue>
</operation>

<operation id="4895" st_id="65" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1214 %r6inv_26 = dmul i64 %mul23_1_s, i64 %r2inv_26

]]></Node>
<StgValue><ssdm name="r6inv_26"/></StgValue>
</operation>

<operation id="4896" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1215 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_26, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="4897" st_id="65" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1323 %r6inv_27 = dmul i64 %mul23_1_10, i64 %r2inv_27

]]></Node>
<StgValue><ssdm name="r6inv_27"/></StgValue>
</operation>

<operation id="4898" st_id="65" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1432 %r6inv_28 = dmul i64 %mul23_1_11, i64 %r2inv_28

]]></Node>
<StgValue><ssdm name="r6inv_28"/></StgValue>
</operation>

<operation id="4899" st_id="65" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1541 %r6inv_29 = dmul i64 %mul23_1_12, i64 %r2inv_29

]]></Node>
<StgValue><ssdm name="r6inv_29"/></StgValue>
</operation>

<operation id="4900" st_id="65" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1650 %r6inv_30 = dmul i64 %mul23_1_13, i64 %r2inv_30

]]></Node>
<StgValue><ssdm name="r6inv_30"/></StgValue>
</operation>

<operation id="4901" st_id="65" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1757 %mul23_1_14 = dmul i64 %r2inv_31, i64 %r2inv_31

]]></Node>
<StgValue><ssdm name="mul23_1_14"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="4902" st_id="66" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:137 %potential = dmul i64 %r6inv, i64 %sub

]]></Node>
<StgValue><ssdm name="potential"/></StgValue>
</operation>

<operation id="4903" st_id="66" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:246 %potential_1 = dmul i64 %r6inv_1, i64 %sub26_s

]]></Node>
<StgValue><ssdm name="potential_1"/></StgValue>
</operation>

<operation id="4904" st_id="66" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:354 %sub26_2 = dadd i64 %mul25_2, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_2"/></StgValue>
</operation>

<operation id="4905" st_id="66" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:463 %sub26_3 = dadd i64 %mul25_3, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_3"/></StgValue>
</operation>

<operation id="4906" st_id="66" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:572 %sub26_4 = dadd i64 %mul25_4, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_4"/></StgValue>
</operation>

<operation id="4907" st_id="66" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:681 %sub26_5 = dadd i64 %mul25_5, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_5"/></StgValue>
</operation>

<operation id="4908" st_id="66" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:790 %sub26_6 = dadd i64 %mul25_6, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_6"/></StgValue>
</operation>

<operation id="4909" st_id="66" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:897 %mul25_7 = dmul i64 %r6inv_7, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_7"/></StgValue>
</operation>

<operation id="4910" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:898 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_7, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="4911" st_id="66" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1006 %mul25_8 = dmul i64 %r6inv_8, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_8"/></StgValue>
</operation>

<operation id="4912" st_id="66" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1115 %mul25_9 = dmul i64 %r6inv_9, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_9"/></StgValue>
</operation>

<operation id="4913" st_id="66" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1224 %mul25_10 = dmul i64 %r6inv_10, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_10"/></StgValue>
</operation>

<operation id="4914" st_id="66" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1329 %r6inv_11 = dmul i64 %mul23_11, i64 %r2inv_11

]]></Node>
<StgValue><ssdm name="r6inv_11"/></StgValue>
</operation>

<operation id="4915" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1330 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_11, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="4916" st_id="66" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1438 %r6inv_12 = dmul i64 %mul23_12, i64 %r2inv_12

]]></Node>
<StgValue><ssdm name="r6inv_12"/></StgValue>
</operation>

<operation id="4917" st_id="66" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1547 %r6inv_13 = dmul i64 %mul23_13, i64 %r2inv_13

]]></Node>
<StgValue><ssdm name="r6inv_13"/></StgValue>
</operation>

<operation id="4918" st_id="66" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1656 %r6inv_14 = dmul i64 %mul23_14, i64 %r2inv_14

]]></Node>
<StgValue><ssdm name="r6inv_14"/></StgValue>
</operation>

<operation id="4919" st_id="66" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1763 %mul23_15 = dmul i64 %r2inv_15, i64 %r2inv_15

]]></Node>
<StgValue><ssdm name="mul23_15"/></StgValue>
</operation>

<operation id="4920" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1764 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_15, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="4921" st_id="66" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:131 %potential_16 = dmul i64 %r6inv_16, i64 %sub26_1

]]></Node>
<StgValue><ssdm name="potential_16"/></StgValue>
</operation>

<operation id="4922" st_id="66" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:240 %potential_17 = dmul i64 %r6inv_17, i64 %sub26_1_1

]]></Node>
<StgValue><ssdm name="potential_17"/></StgValue>
</operation>

<operation id="4923" st_id="66" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:348 %sub26_1_2 = dadd i64 %mul25_1_2, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_2"/></StgValue>
</operation>

<operation id="4924" st_id="66" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:457 %sub26_1_3 = dadd i64 %mul25_1_3, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_3"/></StgValue>
</operation>

<operation id="4925" st_id="66" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:566 %sub26_1_4 = dadd i64 %mul25_1_4, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_4"/></StgValue>
</operation>

<operation id="4926" st_id="66" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:675 %sub26_1_5 = dadd i64 %mul25_1_5, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_5"/></StgValue>
</operation>

<operation id="4927" st_id="66" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:784 %sub26_1_6 = dadd i64 %mul25_1_6, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_6"/></StgValue>
</operation>

<operation id="4928" st_id="66" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:891 %mul25_1_7 = dmul i64 %r6inv_23, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_7"/></StgValue>
</operation>

<operation id="4929" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:892 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_1_7, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="4930" st_id="66" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1000 %mul25_1_8 = dmul i64 %r6inv_24, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_8"/></StgValue>
</operation>

<operation id="4931" st_id="66" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1109 %mul25_1_9 = dmul i64 %r6inv_25, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_9"/></StgValue>
</operation>

<operation id="4932" st_id="66" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1218 %mul25_1_s = dmul i64 %r6inv_26, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_s"/></StgValue>
</operation>

<operation id="4933" st_id="66" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1323 %r6inv_27 = dmul i64 %mul23_1_10, i64 %r2inv_27

]]></Node>
<StgValue><ssdm name="r6inv_27"/></StgValue>
</operation>

<operation id="4934" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1324 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_27, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="4935" st_id="66" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1432 %r6inv_28 = dmul i64 %mul23_1_11, i64 %r2inv_28

]]></Node>
<StgValue><ssdm name="r6inv_28"/></StgValue>
</operation>

<operation id="4936" st_id="66" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1541 %r6inv_29 = dmul i64 %mul23_1_12, i64 %r2inv_29

]]></Node>
<StgValue><ssdm name="r6inv_29"/></StgValue>
</operation>

<operation id="4937" st_id="66" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1650 %r6inv_30 = dmul i64 %mul23_1_13, i64 %r2inv_30

]]></Node>
<StgValue><ssdm name="r6inv_30"/></StgValue>
</operation>

<operation id="4938" st_id="66" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1757 %mul23_1_14 = dmul i64 %r2inv_31, i64 %r2inv_31

]]></Node>
<StgValue><ssdm name="mul23_1_14"/></StgValue>
</operation>

<operation id="4939" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3671" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1758 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_1_14, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="4940" st_id="67" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:137 %potential = dmul i64 %r6inv, i64 %sub

]]></Node>
<StgValue><ssdm name="potential"/></StgValue>
</operation>

<operation id="4941" st_id="67" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:246 %potential_1 = dmul i64 %r6inv_1, i64 %sub26_s

]]></Node>
<StgValue><ssdm name="potential_1"/></StgValue>
</operation>

<operation id="4942" st_id="67" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:355 %potential_2 = dmul i64 %r6inv_2, i64 %sub26_2

]]></Node>
<StgValue><ssdm name="potential_2"/></StgValue>
</operation>

<operation id="4943" st_id="67" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:463 %sub26_3 = dadd i64 %mul25_3, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_3"/></StgValue>
</operation>

<operation id="4944" st_id="67" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:572 %sub26_4 = dadd i64 %mul25_4, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_4"/></StgValue>
</operation>

<operation id="4945" st_id="67" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:681 %sub26_5 = dadd i64 %mul25_5, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_5"/></StgValue>
</operation>

<operation id="4946" st_id="67" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:790 %sub26_6 = dadd i64 %mul25_6, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_6"/></StgValue>
</operation>

<operation id="4947" st_id="67" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:899 %sub26_7 = dadd i64 %mul25_7, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_7"/></StgValue>
</operation>

<operation id="4948" st_id="67" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1006 %mul25_8 = dmul i64 %r6inv_8, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_8"/></StgValue>
</operation>

<operation id="4949" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1007 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_8, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="4950" st_id="67" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1115 %mul25_9 = dmul i64 %r6inv_9, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_9"/></StgValue>
</operation>

<operation id="4951" st_id="67" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1224 %mul25_10 = dmul i64 %r6inv_10, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_10"/></StgValue>
</operation>

<operation id="4952" st_id="67" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1333 %mul25_11 = dmul i64 %r6inv_11, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_11"/></StgValue>
</operation>

<operation id="4953" st_id="67" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1438 %r6inv_12 = dmul i64 %mul23_12, i64 %r2inv_12

]]></Node>
<StgValue><ssdm name="r6inv_12"/></StgValue>
</operation>

<operation id="4954" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1439 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_12, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="4955" st_id="67" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1547 %r6inv_13 = dmul i64 %mul23_13, i64 %r2inv_13

]]></Node>
<StgValue><ssdm name="r6inv_13"/></StgValue>
</operation>

<operation id="4956" st_id="67" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1656 %r6inv_14 = dmul i64 %mul23_14, i64 %r2inv_14

]]></Node>
<StgValue><ssdm name="r6inv_14"/></StgValue>
</operation>

<operation id="4957" st_id="67" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1765 %r6inv_15 = dmul i64 %mul23_15, i64 %r2inv_15

]]></Node>
<StgValue><ssdm name="r6inv_15"/></StgValue>
</operation>

<operation id="4958" st_id="67" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:131 %potential_16 = dmul i64 %r6inv_16, i64 %sub26_1

]]></Node>
<StgValue><ssdm name="potential_16"/></StgValue>
</operation>

<operation id="4959" st_id="67" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:240 %potential_17 = dmul i64 %r6inv_17, i64 %sub26_1_1

]]></Node>
<StgValue><ssdm name="potential_17"/></StgValue>
</operation>

<operation id="4960" st_id="67" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:349 %potential_18 = dmul i64 %r6inv_18, i64 %sub26_1_2

]]></Node>
<StgValue><ssdm name="potential_18"/></StgValue>
</operation>

<operation id="4961" st_id="67" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:457 %sub26_1_3 = dadd i64 %mul25_1_3, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_3"/></StgValue>
</operation>

<operation id="4962" st_id="67" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:566 %sub26_1_4 = dadd i64 %mul25_1_4, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_4"/></StgValue>
</operation>

<operation id="4963" st_id="67" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:675 %sub26_1_5 = dadd i64 %mul25_1_5, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_5"/></StgValue>
</operation>

<operation id="4964" st_id="67" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:784 %sub26_1_6 = dadd i64 %mul25_1_6, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_6"/></StgValue>
</operation>

<operation id="4965" st_id="67" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:893 %sub26_1_7 = dadd i64 %mul25_1_7, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_7"/></StgValue>
</operation>

<operation id="4966" st_id="67" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1000 %mul25_1_8 = dmul i64 %r6inv_24, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_8"/></StgValue>
</operation>

<operation id="4967" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1001 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_1_8, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="4968" st_id="67" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1109 %mul25_1_9 = dmul i64 %r6inv_25, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_9"/></StgValue>
</operation>

<operation id="4969" st_id="67" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1218 %mul25_1_s = dmul i64 %r6inv_26, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_s"/></StgValue>
</operation>

<operation id="4970" st_id="67" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1327 %mul25_1_10 = dmul i64 %r6inv_27, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_10"/></StgValue>
</operation>

<operation id="4971" st_id="67" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1432 %r6inv_28 = dmul i64 %mul23_1_11, i64 %r2inv_28

]]></Node>
<StgValue><ssdm name="r6inv_28"/></StgValue>
</operation>

<operation id="4972" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1433 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_28, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="4973" st_id="67" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1541 %r6inv_29 = dmul i64 %mul23_1_12, i64 %r2inv_29

]]></Node>
<StgValue><ssdm name="r6inv_29"/></StgValue>
</operation>

<operation id="4974" st_id="67" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1650 %r6inv_30 = dmul i64 %mul23_1_13, i64 %r2inv_30

]]></Node>
<StgValue><ssdm name="r6inv_30"/></StgValue>
</operation>

<operation id="4975" st_id="67" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1759 %r6inv_31 = dmul i64 %mul23_1_14, i64 %r2inv_31

]]></Node>
<StgValue><ssdm name="r6inv_31"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="4976" st_id="68" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:137 %potential = dmul i64 %r6inv, i64 %sub

]]></Node>
<StgValue><ssdm name="potential"/></StgValue>
</operation>

<operation id="4977" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:138 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="4978" st_id="68" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:246 %potential_1 = dmul i64 %r6inv_1, i64 %sub26_s

]]></Node>
<StgValue><ssdm name="potential_1"/></StgValue>
</operation>

<operation id="4979" st_id="68" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:355 %potential_2 = dmul i64 %r6inv_2, i64 %sub26_2

]]></Node>
<StgValue><ssdm name="potential_2"/></StgValue>
</operation>

<operation id="4980" st_id="68" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:464 %potential_3 = dmul i64 %r6inv_3, i64 %sub26_3

]]></Node>
<StgValue><ssdm name="potential_3"/></StgValue>
</operation>

<operation id="4981" st_id="68" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:572 %sub26_4 = dadd i64 %mul25_4, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_4"/></StgValue>
</operation>

<operation id="4982" st_id="68" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:681 %sub26_5 = dadd i64 %mul25_5, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_5"/></StgValue>
</operation>

<operation id="4983" st_id="68" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:790 %sub26_6 = dadd i64 %mul25_6, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_6"/></StgValue>
</operation>

<operation id="4984" st_id="68" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:899 %sub26_7 = dadd i64 %mul25_7, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_7"/></StgValue>
</operation>

<operation id="4985" st_id="68" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1008 %sub26_8 = dadd i64 %mul25_8, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_8"/></StgValue>
</operation>

<operation id="4986" st_id="68" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1115 %mul25_9 = dmul i64 %r6inv_9, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_9"/></StgValue>
</operation>

<operation id="4987" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1116 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_9, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="4988" st_id="68" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1224 %mul25_10 = dmul i64 %r6inv_10, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_10"/></StgValue>
</operation>

<operation id="4989" st_id="68" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1333 %mul25_11 = dmul i64 %r6inv_11, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_11"/></StgValue>
</operation>

<operation id="4990" st_id="68" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1442 %mul25_12 = dmul i64 %r6inv_12, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_12"/></StgValue>
</operation>

<operation id="4991" st_id="68" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1547 %r6inv_13 = dmul i64 %mul23_13, i64 %r2inv_13

]]></Node>
<StgValue><ssdm name="r6inv_13"/></StgValue>
</operation>

<operation id="4992" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1548 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_13, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="4993" st_id="68" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1656 %r6inv_14 = dmul i64 %mul23_14, i64 %r2inv_14

]]></Node>
<StgValue><ssdm name="r6inv_14"/></StgValue>
</operation>

<operation id="4994" st_id="68" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1765 %r6inv_15 = dmul i64 %mul23_15, i64 %r2inv_15

]]></Node>
<StgValue><ssdm name="r6inv_15"/></StgValue>
</operation>

<operation id="4995" st_id="68" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:131 %potential_16 = dmul i64 %r6inv_16, i64 %sub26_1

]]></Node>
<StgValue><ssdm name="potential_16"/></StgValue>
</operation>

<operation id="4996" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:132 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_16, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="4997" st_id="68" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:240 %potential_17 = dmul i64 %r6inv_17, i64 %sub26_1_1

]]></Node>
<StgValue><ssdm name="potential_17"/></StgValue>
</operation>

<operation id="4998" st_id="68" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:349 %potential_18 = dmul i64 %r6inv_18, i64 %sub26_1_2

]]></Node>
<StgValue><ssdm name="potential_18"/></StgValue>
</operation>

<operation id="4999" st_id="68" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:458 %potential_19 = dmul i64 %r6inv_19, i64 %sub26_1_3

]]></Node>
<StgValue><ssdm name="potential_19"/></StgValue>
</operation>

<operation id="5000" st_id="68" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:566 %sub26_1_4 = dadd i64 %mul25_1_4, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_4"/></StgValue>
</operation>

<operation id="5001" st_id="68" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:675 %sub26_1_5 = dadd i64 %mul25_1_5, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_5"/></StgValue>
</operation>

<operation id="5002" st_id="68" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:784 %sub26_1_6 = dadd i64 %mul25_1_6, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_6"/></StgValue>
</operation>

<operation id="5003" st_id="68" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:893 %sub26_1_7 = dadd i64 %mul25_1_7, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_7"/></StgValue>
</operation>

<operation id="5004" st_id="68" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1002 %sub26_1_8 = dadd i64 %mul25_1_8, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_8"/></StgValue>
</operation>

<operation id="5005" st_id="68" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1109 %mul25_1_9 = dmul i64 %r6inv_25, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_9"/></StgValue>
</operation>

<operation id="5006" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1110 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_1_9, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="5007" st_id="68" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1218 %mul25_1_s = dmul i64 %r6inv_26, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_s"/></StgValue>
</operation>

<operation id="5008" st_id="68" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1327 %mul25_1_10 = dmul i64 %r6inv_27, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_10"/></StgValue>
</operation>

<operation id="5009" st_id="68" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1436 %mul25_1_11 = dmul i64 %r6inv_28, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_11"/></StgValue>
</operation>

<operation id="5010" st_id="68" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1541 %r6inv_29 = dmul i64 %mul23_1_12, i64 %r2inv_29

]]></Node>
<StgValue><ssdm name="r6inv_29"/></StgValue>
</operation>

<operation id="5011" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3455" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1542 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_29, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="5012" st_id="68" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1650 %r6inv_30 = dmul i64 %mul23_1_13, i64 %r2inv_30

]]></Node>
<StgValue><ssdm name="r6inv_30"/></StgValue>
</operation>

<operation id="5013" st_id="68" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1759 %r6inv_31 = dmul i64 %mul23_1_14, i64 %r2inv_31

]]></Node>
<StgValue><ssdm name="r6inv_31"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="5014" st_id="69" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:140 %force = dmul i64 %r2inv, i64 %potential

]]></Node>
<StgValue><ssdm name="force"/></StgValue>
</operation>

<operation id="5015" st_id="69" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:246 %potential_1 = dmul i64 %r6inv_1, i64 %sub26_s

]]></Node>
<StgValue><ssdm name="potential_1"/></StgValue>
</operation>

<operation id="5016" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:247 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_1, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="5017" st_id="69" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:355 %potential_2 = dmul i64 %r6inv_2, i64 %sub26_2

]]></Node>
<StgValue><ssdm name="potential_2"/></StgValue>
</operation>

<operation id="5018" st_id="69" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:464 %potential_3 = dmul i64 %r6inv_3, i64 %sub26_3

]]></Node>
<StgValue><ssdm name="potential_3"/></StgValue>
</operation>

<operation id="5019" st_id="69" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:573 %potential_4 = dmul i64 %r6inv_4, i64 %sub26_4

]]></Node>
<StgValue><ssdm name="potential_4"/></StgValue>
</operation>

<operation id="5020" st_id="69" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:681 %sub26_5 = dadd i64 %mul25_5, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_5"/></StgValue>
</operation>

<operation id="5021" st_id="69" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:790 %sub26_6 = dadd i64 %mul25_6, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_6"/></StgValue>
</operation>

<operation id="5022" st_id="69" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:899 %sub26_7 = dadd i64 %mul25_7, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_7"/></StgValue>
</operation>

<operation id="5023" st_id="69" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1008 %sub26_8 = dadd i64 %mul25_8, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_8"/></StgValue>
</operation>

<operation id="5024" st_id="69" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1117 %sub26_9 = dadd i64 %mul25_9, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_9"/></StgValue>
</operation>

<operation id="5025" st_id="69" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1224 %mul25_10 = dmul i64 %r6inv_10, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_10"/></StgValue>
</operation>

<operation id="5026" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1225 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_10, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="5027" st_id="69" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1333 %mul25_11 = dmul i64 %r6inv_11, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_11"/></StgValue>
</operation>

<operation id="5028" st_id="69" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1442 %mul25_12 = dmul i64 %r6inv_12, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_12"/></StgValue>
</operation>

<operation id="5029" st_id="69" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1551 %mul25_13 = dmul i64 %r6inv_13, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_13"/></StgValue>
</operation>

<operation id="5030" st_id="69" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1656 %r6inv_14 = dmul i64 %mul23_14, i64 %r2inv_14

]]></Node>
<StgValue><ssdm name="r6inv_14"/></StgValue>
</operation>

<operation id="5031" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1657 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_14, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="5032" st_id="69" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1765 %r6inv_15 = dmul i64 %mul23_15, i64 %r2inv_15

]]></Node>
<StgValue><ssdm name="r6inv_15"/></StgValue>
</operation>

<operation id="5033" st_id="69" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:134 %force_16 = dmul i64 %r2inv_16, i64 %potential_16

]]></Node>
<StgValue><ssdm name="force_16"/></StgValue>
</operation>

<operation id="5034" st_id="69" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:240 %potential_17 = dmul i64 %r6inv_17, i64 %sub26_1_1

]]></Node>
<StgValue><ssdm name="potential_17"/></StgValue>
</operation>

<operation id="5035" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:241 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_17, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="5036" st_id="69" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:349 %potential_18 = dmul i64 %r6inv_18, i64 %sub26_1_2

]]></Node>
<StgValue><ssdm name="potential_18"/></StgValue>
</operation>

<operation id="5037" st_id="69" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:458 %potential_19 = dmul i64 %r6inv_19, i64 %sub26_1_3

]]></Node>
<StgValue><ssdm name="potential_19"/></StgValue>
</operation>

<operation id="5038" st_id="69" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:567 %potential_20 = dmul i64 %r6inv_20, i64 %sub26_1_4

]]></Node>
<StgValue><ssdm name="potential_20"/></StgValue>
</operation>

<operation id="5039" st_id="69" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:675 %sub26_1_5 = dadd i64 %mul25_1_5, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_5"/></StgValue>
</operation>

<operation id="5040" st_id="69" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:784 %sub26_1_6 = dadd i64 %mul25_1_6, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_6"/></StgValue>
</operation>

<operation id="5041" st_id="69" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:893 %sub26_1_7 = dadd i64 %mul25_1_7, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_7"/></StgValue>
</operation>

<operation id="5042" st_id="69" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1002 %sub26_1_8 = dadd i64 %mul25_1_8, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_8"/></StgValue>
</operation>

<operation id="5043" st_id="69" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1111 %sub26_1_9 = dadd i64 %mul25_1_9, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_9"/></StgValue>
</operation>

<operation id="5044" st_id="69" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1218 %mul25_1_s = dmul i64 %r6inv_26, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_s"/></StgValue>
</operation>

<operation id="5045" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1219 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_1_s, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="5046" st_id="69" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1327 %mul25_1_10 = dmul i64 %r6inv_27, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_10"/></StgValue>
</operation>

<operation id="5047" st_id="69" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1436 %mul25_1_11 = dmul i64 %r6inv_28, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_11"/></StgValue>
</operation>

<operation id="5048" st_id="69" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1545 %mul25_1_12 = dmul i64 %r6inv_29, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_12"/></StgValue>
</operation>

<operation id="5049" st_id="69" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1650 %r6inv_30 = dmul i64 %mul23_1_13, i64 %r2inv_30

]]></Node>
<StgValue><ssdm name="r6inv_30"/></StgValue>
</operation>

<operation id="5050" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3564" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1651 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_30, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="5051" st_id="69" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1759 %r6inv_31 = dmul i64 %mul23_1_14, i64 %r2inv_31

]]></Node>
<StgValue><ssdm name="r6inv_31"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="5052" st_id="70" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:140 %force = dmul i64 %r2inv, i64 %potential

]]></Node>
<StgValue><ssdm name="force"/></StgValue>
</operation>

<operation id="5053" st_id="70" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:249 %force_1 = dmul i64 %r2inv_1, i64 %potential_1

]]></Node>
<StgValue><ssdm name="force_1"/></StgValue>
</operation>

<operation id="5054" st_id="70" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:355 %potential_2 = dmul i64 %r6inv_2, i64 %sub26_2

]]></Node>
<StgValue><ssdm name="potential_2"/></StgValue>
</operation>

<operation id="5055" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:356 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_2, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="5056" st_id="70" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:464 %potential_3 = dmul i64 %r6inv_3, i64 %sub26_3

]]></Node>
<StgValue><ssdm name="potential_3"/></StgValue>
</operation>

<operation id="5057" st_id="70" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:573 %potential_4 = dmul i64 %r6inv_4, i64 %sub26_4

]]></Node>
<StgValue><ssdm name="potential_4"/></StgValue>
</operation>

<operation id="5058" st_id="70" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:682 %potential_5 = dmul i64 %r6inv_5, i64 %sub26_5

]]></Node>
<StgValue><ssdm name="potential_5"/></StgValue>
</operation>

<operation id="5059" st_id="70" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:790 %sub26_6 = dadd i64 %mul25_6, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_6"/></StgValue>
</operation>

<operation id="5060" st_id="70" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:899 %sub26_7 = dadd i64 %mul25_7, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_7"/></StgValue>
</operation>

<operation id="5061" st_id="70" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1008 %sub26_8 = dadd i64 %mul25_8, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_8"/></StgValue>
</operation>

<operation id="5062" st_id="70" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1117 %sub26_9 = dadd i64 %mul25_9, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_9"/></StgValue>
</operation>

<operation id="5063" st_id="70" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1226 %sub26_10 = dadd i64 %mul25_10, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_10"/></StgValue>
</operation>

<operation id="5064" st_id="70" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1333 %mul25_11 = dmul i64 %r6inv_11, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_11"/></StgValue>
</operation>

<operation id="5065" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1334 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_11, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="5066" st_id="70" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1442 %mul25_12 = dmul i64 %r6inv_12, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_12"/></StgValue>
</operation>

<operation id="5067" st_id="70" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1551 %mul25_13 = dmul i64 %r6inv_13, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_13"/></StgValue>
</operation>

<operation id="5068" st_id="70" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1660 %mul25_14 = dmul i64 %r6inv_14, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_14"/></StgValue>
</operation>

<operation id="5069" st_id="70" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1765 %r6inv_15 = dmul i64 %mul23_15, i64 %r2inv_15

]]></Node>
<StgValue><ssdm name="r6inv_15"/></StgValue>
</operation>

<operation id="5070" st_id="70" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:134 %force_16 = dmul i64 %r2inv_16, i64 %potential_16

]]></Node>
<StgValue><ssdm name="force_16"/></StgValue>
</operation>

<operation id="5071" st_id="70" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:243 %force_17 = dmul i64 %r2inv_17, i64 %potential_17

]]></Node>
<StgValue><ssdm name="force_17"/></StgValue>
</operation>

<operation id="5072" st_id="70" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:349 %potential_18 = dmul i64 %r6inv_18, i64 %sub26_1_2

]]></Node>
<StgValue><ssdm name="potential_18"/></StgValue>
</operation>

<operation id="5073" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:350 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_18, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="5074" st_id="70" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:458 %potential_19 = dmul i64 %r6inv_19, i64 %sub26_1_3

]]></Node>
<StgValue><ssdm name="potential_19"/></StgValue>
</operation>

<operation id="5075" st_id="70" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:567 %potential_20 = dmul i64 %r6inv_20, i64 %sub26_1_4

]]></Node>
<StgValue><ssdm name="potential_20"/></StgValue>
</operation>

<operation id="5076" st_id="70" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:676 %potential_21 = dmul i64 %r6inv_21, i64 %sub26_1_5

]]></Node>
<StgValue><ssdm name="potential_21"/></StgValue>
</operation>

<operation id="5077" st_id="70" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:784 %sub26_1_6 = dadd i64 %mul25_1_6, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_6"/></StgValue>
</operation>

<operation id="5078" st_id="70" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:893 %sub26_1_7 = dadd i64 %mul25_1_7, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_7"/></StgValue>
</operation>

<operation id="5079" st_id="70" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1002 %sub26_1_8 = dadd i64 %mul25_1_8, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_8"/></StgValue>
</operation>

<operation id="5080" st_id="70" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1111 %sub26_1_9 = dadd i64 %mul25_1_9, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_9"/></StgValue>
</operation>

<operation id="5081" st_id="70" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1220 %sub26_1_s = dadd i64 %mul25_1_s, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_s"/></StgValue>
</operation>

<operation id="5082" st_id="70" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1327 %mul25_1_10 = dmul i64 %r6inv_27, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_10"/></StgValue>
</operation>

<operation id="5083" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3241" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1328 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_1_10, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="5084" st_id="70" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1436 %mul25_1_11 = dmul i64 %r6inv_28, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_11"/></StgValue>
</operation>

<operation id="5085" st_id="70" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1545 %mul25_1_12 = dmul i64 %r6inv_29, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_12"/></StgValue>
</operation>

<operation id="5086" st_id="70" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1654 %mul25_1_13 = dmul i64 %r6inv_30, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_13"/></StgValue>
</operation>

<operation id="5087" st_id="70" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1759 %r6inv_31 = dmul i64 %mul23_1_14, i64 %r2inv_31

]]></Node>
<StgValue><ssdm name="r6inv_31"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="5088" st_id="71" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:140 %force = dmul i64 %r2inv, i64 %potential

]]></Node>
<StgValue><ssdm name="force"/></StgValue>
</operation>

<operation id="5089" st_id="71" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:249 %force_1 = dmul i64 %r2inv_1, i64 %potential_1

]]></Node>
<StgValue><ssdm name="force_1"/></StgValue>
</operation>

<operation id="5090" st_id="71" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:358 %force_2 = dmul i64 %r2inv_2, i64 %potential_2

]]></Node>
<StgValue><ssdm name="force_2"/></StgValue>
</operation>

<operation id="5091" st_id="71" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:464 %potential_3 = dmul i64 %r6inv_3, i64 %sub26_3

]]></Node>
<StgValue><ssdm name="potential_3"/></StgValue>
</operation>

<operation id="5092" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:465 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_3, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="5093" st_id="71" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:573 %potential_4 = dmul i64 %r6inv_4, i64 %sub26_4

]]></Node>
<StgValue><ssdm name="potential_4"/></StgValue>
</operation>

<operation id="5094" st_id="71" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:682 %potential_5 = dmul i64 %r6inv_5, i64 %sub26_5

]]></Node>
<StgValue><ssdm name="potential_5"/></StgValue>
</operation>

<operation id="5095" st_id="71" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:791 %potential_6 = dmul i64 %r6inv_6, i64 %sub26_6

]]></Node>
<StgValue><ssdm name="potential_6"/></StgValue>
</operation>

<operation id="5096" st_id="71" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:899 %sub26_7 = dadd i64 %mul25_7, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_7"/></StgValue>
</operation>

<operation id="5097" st_id="71" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1008 %sub26_8 = dadd i64 %mul25_8, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_8"/></StgValue>
</operation>

<operation id="5098" st_id="71" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1117 %sub26_9 = dadd i64 %mul25_9, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_9"/></StgValue>
</operation>

<operation id="5099" st_id="71" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1226 %sub26_10 = dadd i64 %mul25_10, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_10"/></StgValue>
</operation>

<operation id="5100" st_id="71" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1335 %sub26_11 = dadd i64 %mul25_11, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_11"/></StgValue>
</operation>

<operation id="5101" st_id="71" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1442 %mul25_12 = dmul i64 %r6inv_12, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_12"/></StgValue>
</operation>

<operation id="5102" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1443 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_12, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="5103" st_id="71" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1551 %mul25_13 = dmul i64 %r6inv_13, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_13"/></StgValue>
</operation>

<operation id="5104" st_id="71" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1660 %mul25_14 = dmul i64 %r6inv_14, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_14"/></StgValue>
</operation>

<operation id="5105" st_id="71" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1765 %r6inv_15 = dmul i64 %mul23_15, i64 %r2inv_15

]]></Node>
<StgValue><ssdm name="r6inv_15"/></StgValue>
</operation>

<operation id="5106" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1766 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_15, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="5107" st_id="71" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:134 %force_16 = dmul i64 %r2inv_16, i64 %potential_16

]]></Node>
<StgValue><ssdm name="force_16"/></StgValue>
</operation>

<operation id="5108" st_id="71" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:243 %force_17 = dmul i64 %r2inv_17, i64 %potential_17

]]></Node>
<StgValue><ssdm name="force_17"/></StgValue>
</operation>

<operation id="5109" st_id="71" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:352 %force_18 = dmul i64 %r2inv_18, i64 %potential_18

]]></Node>
<StgValue><ssdm name="force_18"/></StgValue>
</operation>

<operation id="5110" st_id="71" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:458 %potential_19 = dmul i64 %r6inv_19, i64 %sub26_1_3

]]></Node>
<StgValue><ssdm name="potential_19"/></StgValue>
</operation>

<operation id="5111" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:459 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_19, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="5112" st_id="71" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:567 %potential_20 = dmul i64 %r6inv_20, i64 %sub26_1_4

]]></Node>
<StgValue><ssdm name="potential_20"/></StgValue>
</operation>

<operation id="5113" st_id="71" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:676 %potential_21 = dmul i64 %r6inv_21, i64 %sub26_1_5

]]></Node>
<StgValue><ssdm name="potential_21"/></StgValue>
</operation>

<operation id="5114" st_id="71" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:785 %potential_22 = dmul i64 %r6inv_22, i64 %sub26_1_6

]]></Node>
<StgValue><ssdm name="potential_22"/></StgValue>
</operation>

<operation id="5115" st_id="71" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:893 %sub26_1_7 = dadd i64 %mul25_1_7, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_7"/></StgValue>
</operation>

<operation id="5116" st_id="71" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1002 %sub26_1_8 = dadd i64 %mul25_1_8, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_8"/></StgValue>
</operation>

<operation id="5117" st_id="71" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1111 %sub26_1_9 = dadd i64 %mul25_1_9, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_9"/></StgValue>
</operation>

<operation id="5118" st_id="71" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1220 %sub26_1_s = dadd i64 %mul25_1_s, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_s"/></StgValue>
</operation>

<operation id="5119" st_id="71" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1329 %sub26_1_10 = dadd i64 %mul25_1_10, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_10"/></StgValue>
</operation>

<operation id="5120" st_id="71" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1436 %mul25_1_11 = dmul i64 %r6inv_28, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_11"/></StgValue>
</operation>

<operation id="5121" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1437 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_1_11, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="5122" st_id="71" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1545 %mul25_1_12 = dmul i64 %r6inv_29, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_12"/></StgValue>
</operation>

<operation id="5123" st_id="71" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1654 %mul25_1_13 = dmul i64 %r6inv_30, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_13"/></StgValue>
</operation>

<operation id="5124" st_id="71" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1759 %r6inv_31 = dmul i64 %mul23_1_14, i64 %r2inv_31

]]></Node>
<StgValue><ssdm name="r6inv_31"/></StgValue>
</operation>

<operation id="5125" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3673" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1760 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_31, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="5126" st_id="72" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:140 %force = dmul i64 %r2inv, i64 %potential

]]></Node>
<StgValue><ssdm name="force"/></StgValue>
</operation>

<operation id="5127" st_id="72" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:249 %force_1 = dmul i64 %r2inv_1, i64 %potential_1

]]></Node>
<StgValue><ssdm name="force_1"/></StgValue>
</operation>

<operation id="5128" st_id="72" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:358 %force_2 = dmul i64 %r2inv_2, i64 %potential_2

]]></Node>
<StgValue><ssdm name="force_2"/></StgValue>
</operation>

<operation id="5129" st_id="72" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:467 %force_3 = dmul i64 %r2inv_3, i64 %potential_3

]]></Node>
<StgValue><ssdm name="force_3"/></StgValue>
</operation>

<operation id="5130" st_id="72" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:573 %potential_4 = dmul i64 %r6inv_4, i64 %sub26_4

]]></Node>
<StgValue><ssdm name="potential_4"/></StgValue>
</operation>

<operation id="5131" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:574 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_4, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="5132" st_id="72" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:682 %potential_5 = dmul i64 %r6inv_5, i64 %sub26_5

]]></Node>
<StgValue><ssdm name="potential_5"/></StgValue>
</operation>

<operation id="5133" st_id="72" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:791 %potential_6 = dmul i64 %r6inv_6, i64 %sub26_6

]]></Node>
<StgValue><ssdm name="potential_6"/></StgValue>
</operation>

<operation id="5134" st_id="72" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:900 %potential_7 = dmul i64 %r6inv_7, i64 %sub26_7

]]></Node>
<StgValue><ssdm name="potential_7"/></StgValue>
</operation>

<operation id="5135" st_id="72" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1008 %sub26_8 = dadd i64 %mul25_8, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_8"/></StgValue>
</operation>

<operation id="5136" st_id="72" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1117 %sub26_9 = dadd i64 %mul25_9, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_9"/></StgValue>
</operation>

<operation id="5137" st_id="72" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1226 %sub26_10 = dadd i64 %mul25_10, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_10"/></StgValue>
</operation>

<operation id="5138" st_id="72" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1335 %sub26_11 = dadd i64 %mul25_11, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_11"/></StgValue>
</operation>

<operation id="5139" st_id="72" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1444 %sub26_12 = dadd i64 %mul25_12, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_12"/></StgValue>
</operation>

<operation id="5140" st_id="72" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1551 %mul25_13 = dmul i64 %r6inv_13, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_13"/></StgValue>
</operation>

<operation id="5141" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1552 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_13, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="5142" st_id="72" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1660 %mul25_14 = dmul i64 %r6inv_14, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_14"/></StgValue>
</operation>

<operation id="5143" st_id="72" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1769 %mul25_15 = dmul i64 %r6inv_15, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_15"/></StgValue>
</operation>

<operation id="5144" st_id="72" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:134 %force_16 = dmul i64 %r2inv_16, i64 %potential_16

]]></Node>
<StgValue><ssdm name="force_16"/></StgValue>
</operation>

<operation id="5145" st_id="72" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:243 %force_17 = dmul i64 %r2inv_17, i64 %potential_17

]]></Node>
<StgValue><ssdm name="force_17"/></StgValue>
</operation>

<operation id="5146" st_id="72" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:352 %force_18 = dmul i64 %r2inv_18, i64 %potential_18

]]></Node>
<StgValue><ssdm name="force_18"/></StgValue>
</operation>

<operation id="5147" st_id="72" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:461 %force_19 = dmul i64 %r2inv_19, i64 %potential_19

]]></Node>
<StgValue><ssdm name="force_19"/></StgValue>
</operation>

<operation id="5148" st_id="72" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:567 %potential_20 = dmul i64 %r6inv_20, i64 %sub26_1_4

]]></Node>
<StgValue><ssdm name="potential_20"/></StgValue>
</operation>

<operation id="5149" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:568 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_20, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="5150" st_id="72" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:676 %potential_21 = dmul i64 %r6inv_21, i64 %sub26_1_5

]]></Node>
<StgValue><ssdm name="potential_21"/></StgValue>
</operation>

<operation id="5151" st_id="72" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:785 %potential_22 = dmul i64 %r6inv_22, i64 %sub26_1_6

]]></Node>
<StgValue><ssdm name="potential_22"/></StgValue>
</operation>

<operation id="5152" st_id="72" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:894 %potential_23 = dmul i64 %r6inv_23, i64 %sub26_1_7

]]></Node>
<StgValue><ssdm name="potential_23"/></StgValue>
</operation>

<operation id="5153" st_id="72" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1002 %sub26_1_8 = dadd i64 %mul25_1_8, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_8"/></StgValue>
</operation>

<operation id="5154" st_id="72" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1111 %sub26_1_9 = dadd i64 %mul25_1_9, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_9"/></StgValue>
</operation>

<operation id="5155" st_id="72" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1220 %sub26_1_s = dadd i64 %mul25_1_s, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_s"/></StgValue>
</operation>

<operation id="5156" st_id="72" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1329 %sub26_1_10 = dadd i64 %mul25_1_10, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_10"/></StgValue>
</operation>

<operation id="5157" st_id="72" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1438 %sub26_1_11 = dadd i64 %mul25_1_11, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_11"/></StgValue>
</operation>

<operation id="5158" st_id="72" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1545 %mul25_1_12 = dmul i64 %r6inv_29, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_12"/></StgValue>
</operation>

<operation id="5159" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1546 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_1_12, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="5160" st_id="72" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1654 %mul25_1_13 = dmul i64 %r6inv_30, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_13"/></StgValue>
</operation>

<operation id="5161" st_id="72" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1763 %mul25_1_14 = dmul i64 %r6inv_31, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_14"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="5162" st_id="73" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:140 %force = dmul i64 %r2inv, i64 %potential

]]></Node>
<StgValue><ssdm name="force"/></StgValue>
</operation>

<operation id="5163" st_id="73" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:249 %force_1 = dmul i64 %r2inv_1, i64 %potential_1

]]></Node>
<StgValue><ssdm name="force_1"/></StgValue>
</operation>

<operation id="5164" st_id="73" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:358 %force_2 = dmul i64 %r2inv_2, i64 %potential_2

]]></Node>
<StgValue><ssdm name="force_2"/></StgValue>
</operation>

<operation id="5165" st_id="73" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:467 %force_3 = dmul i64 %r2inv_3, i64 %potential_3

]]></Node>
<StgValue><ssdm name="force_3"/></StgValue>
</operation>

<operation id="5166" st_id="73" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:576 %force_4 = dmul i64 %r2inv_4, i64 %potential_4

]]></Node>
<StgValue><ssdm name="force_4"/></StgValue>
</operation>

<operation id="5167" st_id="73" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:682 %potential_5 = dmul i64 %r6inv_5, i64 %sub26_5

]]></Node>
<StgValue><ssdm name="potential_5"/></StgValue>
</operation>

<operation id="5168" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:683 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_5, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="5169" st_id="73" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:791 %potential_6 = dmul i64 %r6inv_6, i64 %sub26_6

]]></Node>
<StgValue><ssdm name="potential_6"/></StgValue>
</operation>

<operation id="5170" st_id="73" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:900 %potential_7 = dmul i64 %r6inv_7, i64 %sub26_7

]]></Node>
<StgValue><ssdm name="potential_7"/></StgValue>
</operation>

<operation id="5171" st_id="73" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1009 %potential_8 = dmul i64 %r6inv_8, i64 %sub26_8

]]></Node>
<StgValue><ssdm name="potential_8"/></StgValue>
</operation>

<operation id="5172" st_id="73" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1117 %sub26_9 = dadd i64 %mul25_9, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_9"/></StgValue>
</operation>

<operation id="5173" st_id="73" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1226 %sub26_10 = dadd i64 %mul25_10, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_10"/></StgValue>
</operation>

<operation id="5174" st_id="73" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1335 %sub26_11 = dadd i64 %mul25_11, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_11"/></StgValue>
</operation>

<operation id="5175" st_id="73" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1444 %sub26_12 = dadd i64 %mul25_12, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_12"/></StgValue>
</operation>

<operation id="5176" st_id="73" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1553 %sub26_13 = dadd i64 %mul25_13, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_13"/></StgValue>
</operation>

<operation id="5177" st_id="73" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1660 %mul25_14 = dmul i64 %r6inv_14, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_14"/></StgValue>
</operation>

<operation id="5178" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1661 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_14, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="5179" st_id="73" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1769 %mul25_15 = dmul i64 %r6inv_15, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_15"/></StgValue>
</operation>

<operation id="5180" st_id="73" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:134 %force_16 = dmul i64 %r2inv_16, i64 %potential_16

]]></Node>
<StgValue><ssdm name="force_16"/></StgValue>
</operation>

<operation id="5181" st_id="73" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:243 %force_17 = dmul i64 %r2inv_17, i64 %potential_17

]]></Node>
<StgValue><ssdm name="force_17"/></StgValue>
</operation>

<operation id="5182" st_id="73" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:352 %force_18 = dmul i64 %r2inv_18, i64 %potential_18

]]></Node>
<StgValue><ssdm name="force_18"/></StgValue>
</operation>

<operation id="5183" st_id="73" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:461 %force_19 = dmul i64 %r2inv_19, i64 %potential_19

]]></Node>
<StgValue><ssdm name="force_19"/></StgValue>
</operation>

<operation id="5184" st_id="73" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:570 %force_20 = dmul i64 %r2inv_20, i64 %potential_20

]]></Node>
<StgValue><ssdm name="force_20"/></StgValue>
</operation>

<operation id="5185" st_id="73" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:676 %potential_21 = dmul i64 %r6inv_21, i64 %sub26_1_5

]]></Node>
<StgValue><ssdm name="potential_21"/></StgValue>
</operation>

<operation id="5186" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:677 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_21, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="5187" st_id="73" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:785 %potential_22 = dmul i64 %r6inv_22, i64 %sub26_1_6

]]></Node>
<StgValue><ssdm name="potential_22"/></StgValue>
</operation>

<operation id="5188" st_id="73" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:894 %potential_23 = dmul i64 %r6inv_23, i64 %sub26_1_7

]]></Node>
<StgValue><ssdm name="potential_23"/></StgValue>
</operation>

<operation id="5189" st_id="73" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1003 %potential_24 = dmul i64 %r6inv_24, i64 %sub26_1_8

]]></Node>
<StgValue><ssdm name="potential_24"/></StgValue>
</operation>

<operation id="5190" st_id="73" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1111 %sub26_1_9 = dadd i64 %mul25_1_9, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_9"/></StgValue>
</operation>

<operation id="5191" st_id="73" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1220 %sub26_1_s = dadd i64 %mul25_1_s, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_s"/></StgValue>
</operation>

<operation id="5192" st_id="73" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1329 %sub26_1_10 = dadd i64 %mul25_1_10, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_10"/></StgValue>
</operation>

<operation id="5193" st_id="73" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1438 %sub26_1_11 = dadd i64 %mul25_1_11, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_11"/></StgValue>
</operation>

<operation id="5194" st_id="73" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1547 %sub26_1_12 = dadd i64 %mul25_1_12, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_12"/></StgValue>
</operation>

<operation id="5195" st_id="73" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1654 %mul25_1_13 = dmul i64 %r6inv_30, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_13"/></StgValue>
</operation>

<operation id="5196" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3568" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1655 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_1_13, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="5197" st_id="73" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1763 %mul25_1_14 = dmul i64 %r6inv_31, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_14"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="5198" st_id="74" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:142 %mul8 = dmul i64 %delx, i64 %force

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="5199" st_id="74" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:147 %mul9 = dmul i64 %dely, i64 %force

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="5200" st_id="74" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:152 %mul4 = dmul i64 %delz, i64 %force

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="5201" st_id="74" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:249 %force_1 = dmul i64 %r2inv_1, i64 %potential_1

]]></Node>
<StgValue><ssdm name="force_1"/></StgValue>
</operation>

<operation id="5202" st_id="74" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:358 %force_2 = dmul i64 %r2inv_2, i64 %potential_2

]]></Node>
<StgValue><ssdm name="force_2"/></StgValue>
</operation>

<operation id="5203" st_id="74" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:467 %force_3 = dmul i64 %r2inv_3, i64 %potential_3

]]></Node>
<StgValue><ssdm name="force_3"/></StgValue>
</operation>

<operation id="5204" st_id="74" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:576 %force_4 = dmul i64 %r2inv_4, i64 %potential_4

]]></Node>
<StgValue><ssdm name="force_4"/></StgValue>
</operation>

<operation id="5205" st_id="74" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:685 %force_5 = dmul i64 %r2inv_5, i64 %potential_5

]]></Node>
<StgValue><ssdm name="force_5"/></StgValue>
</operation>

<operation id="5206" st_id="74" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:791 %potential_6 = dmul i64 %r6inv_6, i64 %sub26_6

]]></Node>
<StgValue><ssdm name="potential_6"/></StgValue>
</operation>

<operation id="5207" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:792 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_6, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="5208" st_id="74" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:900 %potential_7 = dmul i64 %r6inv_7, i64 %sub26_7

]]></Node>
<StgValue><ssdm name="potential_7"/></StgValue>
</operation>

<operation id="5209" st_id="74" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1009 %potential_8 = dmul i64 %r6inv_8, i64 %sub26_8

]]></Node>
<StgValue><ssdm name="potential_8"/></StgValue>
</operation>

<operation id="5210" st_id="74" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1118 %potential_9 = dmul i64 %r6inv_9, i64 %sub26_9

]]></Node>
<StgValue><ssdm name="potential_9"/></StgValue>
</operation>

<operation id="5211" st_id="74" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1226 %sub26_10 = dadd i64 %mul25_10, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_10"/></StgValue>
</operation>

<operation id="5212" st_id="74" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1335 %sub26_11 = dadd i64 %mul25_11, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_11"/></StgValue>
</operation>

<operation id="5213" st_id="74" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1444 %sub26_12 = dadd i64 %mul25_12, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_12"/></StgValue>
</operation>

<operation id="5214" st_id="74" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1553 %sub26_13 = dadd i64 %mul25_13, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_13"/></StgValue>
</operation>

<operation id="5215" st_id="74" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1662 %sub26_14 = dadd i64 %mul25_14, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_14"/></StgValue>
</operation>

<operation id="5216" st_id="74" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1769 %mul25_15 = dmul i64 %r6inv_15, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_15"/></StgValue>
</operation>

<operation id="5217" st_id="74" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:136 %mul29_1 = dmul i64 %delx_16, i64 %force_16

]]></Node>
<StgValue><ssdm name="mul29_1"/></StgValue>
</operation>

<operation id="5218" st_id="74" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:141 %mul31_1 = dmul i64 %dely_16, i64 %force_16

]]></Node>
<StgValue><ssdm name="mul31_1"/></StgValue>
</operation>

<operation id="5219" st_id="74" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:146 %mul33_1 = dmul i64 %delz_16, i64 %force_16

]]></Node>
<StgValue><ssdm name="mul33_1"/></StgValue>
</operation>

<operation id="5220" st_id="74" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:243 %force_17 = dmul i64 %r2inv_17, i64 %potential_17

]]></Node>
<StgValue><ssdm name="force_17"/></StgValue>
</operation>

<operation id="5221" st_id="74" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:352 %force_18 = dmul i64 %r2inv_18, i64 %potential_18

]]></Node>
<StgValue><ssdm name="force_18"/></StgValue>
</operation>

<operation id="5222" st_id="74" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:461 %force_19 = dmul i64 %r2inv_19, i64 %potential_19

]]></Node>
<StgValue><ssdm name="force_19"/></StgValue>
</operation>

<operation id="5223" st_id="74" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:570 %force_20 = dmul i64 %r2inv_20, i64 %potential_20

]]></Node>
<StgValue><ssdm name="force_20"/></StgValue>
</operation>

<operation id="5224" st_id="74" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:679 %force_21 = dmul i64 %r2inv_21, i64 %potential_21

]]></Node>
<StgValue><ssdm name="force_21"/></StgValue>
</operation>

<operation id="5225" st_id="74" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:785 %potential_22 = dmul i64 %r6inv_22, i64 %sub26_1_6

]]></Node>
<StgValue><ssdm name="potential_22"/></StgValue>
</operation>

<operation id="5226" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:786 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_22, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="5227" st_id="74" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:894 %potential_23 = dmul i64 %r6inv_23, i64 %sub26_1_7

]]></Node>
<StgValue><ssdm name="potential_23"/></StgValue>
</operation>

<operation id="5228" st_id="74" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1003 %potential_24 = dmul i64 %r6inv_24, i64 %sub26_1_8

]]></Node>
<StgValue><ssdm name="potential_24"/></StgValue>
</operation>

<operation id="5229" st_id="74" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1112 %potential_25 = dmul i64 %r6inv_25, i64 %sub26_1_9

]]></Node>
<StgValue><ssdm name="potential_25"/></StgValue>
</operation>

<operation id="5230" st_id="74" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1220 %sub26_1_s = dadd i64 %mul25_1_s, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_s"/></StgValue>
</operation>

<operation id="5231" st_id="74" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1329 %sub26_1_10 = dadd i64 %mul25_1_10, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_10"/></StgValue>
</operation>

<operation id="5232" st_id="74" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1438 %sub26_1_11 = dadd i64 %mul25_1_11, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_11"/></StgValue>
</operation>

<operation id="5233" st_id="74" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1547 %sub26_1_12 = dadd i64 %mul25_1_12, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_12"/></StgValue>
</operation>

<operation id="5234" st_id="74" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1656 %sub26_1_13 = dadd i64 %mul25_1_13, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_13"/></StgValue>
</operation>

<operation id="5235" st_id="74" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1763 %mul25_1_14 = dmul i64 %r6inv_31, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_14"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="5236" st_id="75" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:142 %mul8 = dmul i64 %delx, i64 %force

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="5237" st_id="75" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:147 %mul9 = dmul i64 %dely, i64 %force

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="5238" st_id="75" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:152 %mul4 = dmul i64 %delz, i64 %force

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="5239" st_id="75" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:251 %mul29_s = dmul i64 %delx_1, i64 %force_1

]]></Node>
<StgValue><ssdm name="mul29_s"/></StgValue>
</operation>

<operation id="5240" st_id="75" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:256 %mul31_s = dmul i64 %dely_1, i64 %force_1

]]></Node>
<StgValue><ssdm name="mul31_s"/></StgValue>
</operation>

<operation id="5241" st_id="75" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:261 %mul33_s = dmul i64 %delz_1, i64 %force_1

]]></Node>
<StgValue><ssdm name="mul33_s"/></StgValue>
</operation>

<operation id="5242" st_id="75" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:358 %force_2 = dmul i64 %r2inv_2, i64 %potential_2

]]></Node>
<StgValue><ssdm name="force_2"/></StgValue>
</operation>

<operation id="5243" st_id="75" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:467 %force_3 = dmul i64 %r2inv_3, i64 %potential_3

]]></Node>
<StgValue><ssdm name="force_3"/></StgValue>
</operation>

<operation id="5244" st_id="75" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:576 %force_4 = dmul i64 %r2inv_4, i64 %potential_4

]]></Node>
<StgValue><ssdm name="force_4"/></StgValue>
</operation>

<operation id="5245" st_id="75" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:685 %force_5 = dmul i64 %r2inv_5, i64 %potential_5

]]></Node>
<StgValue><ssdm name="force_5"/></StgValue>
</operation>

<operation id="5246" st_id="75" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:794 %force_6 = dmul i64 %r2inv_6, i64 %potential_6

]]></Node>
<StgValue><ssdm name="force_6"/></StgValue>
</operation>

<operation id="5247" st_id="75" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:900 %potential_7 = dmul i64 %r6inv_7, i64 %sub26_7

]]></Node>
<StgValue><ssdm name="potential_7"/></StgValue>
</operation>

<operation id="5248" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:901 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_7, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="5249" st_id="75" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1009 %potential_8 = dmul i64 %r6inv_8, i64 %sub26_8

]]></Node>
<StgValue><ssdm name="potential_8"/></StgValue>
</operation>

<operation id="5250" st_id="75" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1118 %potential_9 = dmul i64 %r6inv_9, i64 %sub26_9

]]></Node>
<StgValue><ssdm name="potential_9"/></StgValue>
</operation>

<operation id="5251" st_id="75" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1227 %potential_10 = dmul i64 %r6inv_10, i64 %sub26_10

]]></Node>
<StgValue><ssdm name="potential_10"/></StgValue>
</operation>

<operation id="5252" st_id="75" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1335 %sub26_11 = dadd i64 %mul25_11, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_11"/></StgValue>
</operation>

<operation id="5253" st_id="75" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1444 %sub26_12 = dadd i64 %mul25_12, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_12"/></StgValue>
</operation>

<operation id="5254" st_id="75" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1553 %sub26_13 = dadd i64 %mul25_13, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_13"/></StgValue>
</operation>

<operation id="5255" st_id="75" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1662 %sub26_14 = dadd i64 %mul25_14, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_14"/></StgValue>
</operation>

<operation id="5256" st_id="75" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1769 %mul25_15 = dmul i64 %r6inv_15, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_15"/></StgValue>
</operation>

<operation id="5257" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1770 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_15, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="5258" st_id="75" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:136 %mul29_1 = dmul i64 %delx_16, i64 %force_16

]]></Node>
<StgValue><ssdm name="mul29_1"/></StgValue>
</operation>

<operation id="5259" st_id="75" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:141 %mul31_1 = dmul i64 %dely_16, i64 %force_16

]]></Node>
<StgValue><ssdm name="mul31_1"/></StgValue>
</operation>

<operation id="5260" st_id="75" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:146 %mul33_1 = dmul i64 %delz_16, i64 %force_16

]]></Node>
<StgValue><ssdm name="mul33_1"/></StgValue>
</operation>

<operation id="5261" st_id="75" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:245 %mul29_1_1 = dmul i64 %delx_17, i64 %force_17

]]></Node>
<StgValue><ssdm name="mul29_1_1"/></StgValue>
</operation>

<operation id="5262" st_id="75" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:250 %mul31_1_1 = dmul i64 %dely_17, i64 %force_17

]]></Node>
<StgValue><ssdm name="mul31_1_1"/></StgValue>
</operation>

<operation id="5263" st_id="75" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:255 %mul33_1_1 = dmul i64 %delz_17, i64 %force_17

]]></Node>
<StgValue><ssdm name="mul33_1_1"/></StgValue>
</operation>

<operation id="5264" st_id="75" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:352 %force_18 = dmul i64 %r2inv_18, i64 %potential_18

]]></Node>
<StgValue><ssdm name="force_18"/></StgValue>
</operation>

<operation id="5265" st_id="75" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:461 %force_19 = dmul i64 %r2inv_19, i64 %potential_19

]]></Node>
<StgValue><ssdm name="force_19"/></StgValue>
</operation>

<operation id="5266" st_id="75" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:570 %force_20 = dmul i64 %r2inv_20, i64 %potential_20

]]></Node>
<StgValue><ssdm name="force_20"/></StgValue>
</operation>

<operation id="5267" st_id="75" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:679 %force_21 = dmul i64 %r2inv_21, i64 %potential_21

]]></Node>
<StgValue><ssdm name="force_21"/></StgValue>
</operation>

<operation id="5268" st_id="75" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:788 %force_22 = dmul i64 %r2inv_22, i64 %potential_22

]]></Node>
<StgValue><ssdm name="force_22"/></StgValue>
</operation>

<operation id="5269" st_id="75" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:894 %potential_23 = dmul i64 %r6inv_23, i64 %sub26_1_7

]]></Node>
<StgValue><ssdm name="potential_23"/></StgValue>
</operation>

<operation id="5270" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:895 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_23, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="5271" st_id="75" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1003 %potential_24 = dmul i64 %r6inv_24, i64 %sub26_1_8

]]></Node>
<StgValue><ssdm name="potential_24"/></StgValue>
</operation>

<operation id="5272" st_id="75" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1112 %potential_25 = dmul i64 %r6inv_25, i64 %sub26_1_9

]]></Node>
<StgValue><ssdm name="potential_25"/></StgValue>
</operation>

<operation id="5273" st_id="75" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1221 %potential_26 = dmul i64 %r6inv_26, i64 %sub26_1_s

]]></Node>
<StgValue><ssdm name="potential_26"/></StgValue>
</operation>

<operation id="5274" st_id="75" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1329 %sub26_1_10 = dadd i64 %mul25_1_10, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_10"/></StgValue>
</operation>

<operation id="5275" st_id="75" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1438 %sub26_1_11 = dadd i64 %mul25_1_11, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_11"/></StgValue>
</operation>

<operation id="5276" st_id="75" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1547 %sub26_1_12 = dadd i64 %mul25_1_12, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_12"/></StgValue>
</operation>

<operation id="5277" st_id="75" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1656 %sub26_1_13 = dadd i64 %mul25_1_13, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_13"/></StgValue>
</operation>

<operation id="5278" st_id="75" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1763 %mul25_1_14 = dmul i64 %r6inv_31, i64 1.5

]]></Node>
<StgValue><ssdm name="mul25_1_14"/></StgValue>
</operation>

<operation id="5279" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3677" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1764 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_1_14, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="5280" st_id="76" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:142 %mul8 = dmul i64 %delx, i64 %force

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="5281" st_id="76" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:147 %mul9 = dmul i64 %dely, i64 %force

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="5282" st_id="76" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:152 %mul4 = dmul i64 %delz, i64 %force

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="5283" st_id="76" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:251 %mul29_s = dmul i64 %delx_1, i64 %force_1

]]></Node>
<StgValue><ssdm name="mul29_s"/></StgValue>
</operation>

<operation id="5284" st_id="76" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:256 %mul31_s = dmul i64 %dely_1, i64 %force_1

]]></Node>
<StgValue><ssdm name="mul31_s"/></StgValue>
</operation>

<operation id="5285" st_id="76" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:261 %mul33_s = dmul i64 %delz_1, i64 %force_1

]]></Node>
<StgValue><ssdm name="mul33_s"/></StgValue>
</operation>

<operation id="5286" st_id="76" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:360 %mul29_2 = dmul i64 %delx_2, i64 %force_2

]]></Node>
<StgValue><ssdm name="mul29_2"/></StgValue>
</operation>

<operation id="5287" st_id="76" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:365 %mul31_2 = dmul i64 %dely_2, i64 %force_2

]]></Node>
<StgValue><ssdm name="mul31_2"/></StgValue>
</operation>

<operation id="5288" st_id="76" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:370 %mul33_2 = dmul i64 %delz_2, i64 %force_2

]]></Node>
<StgValue><ssdm name="mul33_2"/></StgValue>
</operation>

<operation id="5289" st_id="76" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:467 %force_3 = dmul i64 %r2inv_3, i64 %potential_3

]]></Node>
<StgValue><ssdm name="force_3"/></StgValue>
</operation>

<operation id="5290" st_id="76" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:576 %force_4 = dmul i64 %r2inv_4, i64 %potential_4

]]></Node>
<StgValue><ssdm name="force_4"/></StgValue>
</operation>

<operation id="5291" st_id="76" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:685 %force_5 = dmul i64 %r2inv_5, i64 %potential_5

]]></Node>
<StgValue><ssdm name="force_5"/></StgValue>
</operation>

<operation id="5292" st_id="76" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:794 %force_6 = dmul i64 %r2inv_6, i64 %potential_6

]]></Node>
<StgValue><ssdm name="force_6"/></StgValue>
</operation>

<operation id="5293" st_id="76" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:903 %force_7 = dmul i64 %r2inv_7, i64 %potential_7

]]></Node>
<StgValue><ssdm name="force_7"/></StgValue>
</operation>

<operation id="5294" st_id="76" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1009 %potential_8 = dmul i64 %r6inv_8, i64 %sub26_8

]]></Node>
<StgValue><ssdm name="potential_8"/></StgValue>
</operation>

<operation id="5295" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1010 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_8, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="5296" st_id="76" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1118 %potential_9 = dmul i64 %r6inv_9, i64 %sub26_9

]]></Node>
<StgValue><ssdm name="potential_9"/></StgValue>
</operation>

<operation id="5297" st_id="76" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1227 %potential_10 = dmul i64 %r6inv_10, i64 %sub26_10

]]></Node>
<StgValue><ssdm name="potential_10"/></StgValue>
</operation>

<operation id="5298" st_id="76" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1336 %potential_11 = dmul i64 %r6inv_11, i64 %sub26_11

]]></Node>
<StgValue><ssdm name="potential_11"/></StgValue>
</operation>

<operation id="5299" st_id="76" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1444 %sub26_12 = dadd i64 %mul25_12, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_12"/></StgValue>
</operation>

<operation id="5300" st_id="76" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1553 %sub26_13 = dadd i64 %mul25_13, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_13"/></StgValue>
</operation>

<operation id="5301" st_id="76" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1662 %sub26_14 = dadd i64 %mul25_14, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_14"/></StgValue>
</operation>

<operation id="5302" st_id="76" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1771 %sub26_15 = dadd i64 %mul25_15, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_15"/></StgValue>
</operation>

<operation id="5303" st_id="76" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:136 %mul29_1 = dmul i64 %delx_16, i64 %force_16

]]></Node>
<StgValue><ssdm name="mul29_1"/></StgValue>
</operation>

<operation id="5304" st_id="76" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:141 %mul31_1 = dmul i64 %dely_16, i64 %force_16

]]></Node>
<StgValue><ssdm name="mul31_1"/></StgValue>
</operation>

<operation id="5305" st_id="76" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:146 %mul33_1 = dmul i64 %delz_16, i64 %force_16

]]></Node>
<StgValue><ssdm name="mul33_1"/></StgValue>
</operation>

<operation id="5306" st_id="76" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:245 %mul29_1_1 = dmul i64 %delx_17, i64 %force_17

]]></Node>
<StgValue><ssdm name="mul29_1_1"/></StgValue>
</operation>

<operation id="5307" st_id="76" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:250 %mul31_1_1 = dmul i64 %dely_17, i64 %force_17

]]></Node>
<StgValue><ssdm name="mul31_1_1"/></StgValue>
</operation>

<operation id="5308" st_id="76" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:255 %mul33_1_1 = dmul i64 %delz_17, i64 %force_17

]]></Node>
<StgValue><ssdm name="mul33_1_1"/></StgValue>
</operation>

<operation id="5309" st_id="76" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:354 %mul29_1_2 = dmul i64 %delx_18, i64 %force_18

]]></Node>
<StgValue><ssdm name="mul29_1_2"/></StgValue>
</operation>

<operation id="5310" st_id="76" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:359 %mul31_1_2 = dmul i64 %dely_18, i64 %force_18

]]></Node>
<StgValue><ssdm name="mul31_1_2"/></StgValue>
</operation>

<operation id="5311" st_id="76" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:364 %mul33_1_2 = dmul i64 %delz_18, i64 %force_18

]]></Node>
<StgValue><ssdm name="mul33_1_2"/></StgValue>
</operation>

<operation id="5312" st_id="76" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:461 %force_19 = dmul i64 %r2inv_19, i64 %potential_19

]]></Node>
<StgValue><ssdm name="force_19"/></StgValue>
</operation>

<operation id="5313" st_id="76" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:570 %force_20 = dmul i64 %r2inv_20, i64 %potential_20

]]></Node>
<StgValue><ssdm name="force_20"/></StgValue>
</operation>

<operation id="5314" st_id="76" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:679 %force_21 = dmul i64 %r2inv_21, i64 %potential_21

]]></Node>
<StgValue><ssdm name="force_21"/></StgValue>
</operation>

<operation id="5315" st_id="76" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:788 %force_22 = dmul i64 %r2inv_22, i64 %potential_22

]]></Node>
<StgValue><ssdm name="force_22"/></StgValue>
</operation>

<operation id="5316" st_id="76" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:897 %force_23 = dmul i64 %r2inv_23, i64 %potential_23

]]></Node>
<StgValue><ssdm name="force_23"/></StgValue>
</operation>

<operation id="5317" st_id="76" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1003 %potential_24 = dmul i64 %r6inv_24, i64 %sub26_1_8

]]></Node>
<StgValue><ssdm name="potential_24"/></StgValue>
</operation>

<operation id="5318" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1004 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_24, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="5319" st_id="76" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1112 %potential_25 = dmul i64 %r6inv_25, i64 %sub26_1_9

]]></Node>
<StgValue><ssdm name="potential_25"/></StgValue>
</operation>

<operation id="5320" st_id="76" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1221 %potential_26 = dmul i64 %r6inv_26, i64 %sub26_1_s

]]></Node>
<StgValue><ssdm name="potential_26"/></StgValue>
</operation>

<operation id="5321" st_id="76" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1330 %potential_27 = dmul i64 %r6inv_27, i64 %sub26_1_10

]]></Node>
<StgValue><ssdm name="potential_27"/></StgValue>
</operation>

<operation id="5322" st_id="76" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1438 %sub26_1_11 = dadd i64 %mul25_1_11, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_11"/></StgValue>
</operation>

<operation id="5323" st_id="76" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1547 %sub26_1_12 = dadd i64 %mul25_1_12, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_12"/></StgValue>
</operation>

<operation id="5324" st_id="76" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1656 %sub26_1_13 = dadd i64 %mul25_1_13, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_13"/></StgValue>
</operation>

<operation id="5325" st_id="76" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1765 %sub26_1_14 = dadd i64 %mul25_1_14, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_14"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="5326" st_id="77" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:142 %mul8 = dmul i64 %delx, i64 %force

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="5327" st_id="77" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:147 %mul9 = dmul i64 %dely, i64 %force

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="5328" st_id="77" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:152 %mul4 = dmul i64 %delz, i64 %force

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="5329" st_id="77" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:251 %mul29_s = dmul i64 %delx_1, i64 %force_1

]]></Node>
<StgValue><ssdm name="mul29_s"/></StgValue>
</operation>

<operation id="5330" st_id="77" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:256 %mul31_s = dmul i64 %dely_1, i64 %force_1

]]></Node>
<StgValue><ssdm name="mul31_s"/></StgValue>
</operation>

<operation id="5331" st_id="77" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:261 %mul33_s = dmul i64 %delz_1, i64 %force_1

]]></Node>
<StgValue><ssdm name="mul33_s"/></StgValue>
</operation>

<operation id="5332" st_id="77" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:360 %mul29_2 = dmul i64 %delx_2, i64 %force_2

]]></Node>
<StgValue><ssdm name="mul29_2"/></StgValue>
</operation>

<operation id="5333" st_id="77" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:365 %mul31_2 = dmul i64 %dely_2, i64 %force_2

]]></Node>
<StgValue><ssdm name="mul31_2"/></StgValue>
</operation>

<operation id="5334" st_id="77" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:370 %mul33_2 = dmul i64 %delz_2, i64 %force_2

]]></Node>
<StgValue><ssdm name="mul33_2"/></StgValue>
</operation>

<operation id="5335" st_id="77" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:469 %mul29_3 = dmul i64 %delx_3, i64 %force_3

]]></Node>
<StgValue><ssdm name="mul29_3"/></StgValue>
</operation>

<operation id="5336" st_id="77" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:474 %mul31_3 = dmul i64 %dely_3, i64 %force_3

]]></Node>
<StgValue><ssdm name="mul31_3"/></StgValue>
</operation>

<operation id="5337" st_id="77" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:479 %mul33_3 = dmul i64 %delz_3, i64 %force_3

]]></Node>
<StgValue><ssdm name="mul33_3"/></StgValue>
</operation>

<operation id="5338" st_id="77" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:576 %force_4 = dmul i64 %r2inv_4, i64 %potential_4

]]></Node>
<StgValue><ssdm name="force_4"/></StgValue>
</operation>

<operation id="5339" st_id="77" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:685 %force_5 = dmul i64 %r2inv_5, i64 %potential_5

]]></Node>
<StgValue><ssdm name="force_5"/></StgValue>
</operation>

<operation id="5340" st_id="77" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:794 %force_6 = dmul i64 %r2inv_6, i64 %potential_6

]]></Node>
<StgValue><ssdm name="force_6"/></StgValue>
</operation>

<operation id="5341" st_id="77" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:903 %force_7 = dmul i64 %r2inv_7, i64 %potential_7

]]></Node>
<StgValue><ssdm name="force_7"/></StgValue>
</operation>

<operation id="5342" st_id="77" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1012 %force_8 = dmul i64 %r2inv_8, i64 %potential_8

]]></Node>
<StgValue><ssdm name="force_8"/></StgValue>
</operation>

<operation id="5343" st_id="77" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1118 %potential_9 = dmul i64 %r6inv_9, i64 %sub26_9

]]></Node>
<StgValue><ssdm name="potential_9"/></StgValue>
</operation>

<operation id="5344" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1119 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_9, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="5345" st_id="77" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1227 %potential_10 = dmul i64 %r6inv_10, i64 %sub26_10

]]></Node>
<StgValue><ssdm name="potential_10"/></StgValue>
</operation>

<operation id="5346" st_id="77" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1336 %potential_11 = dmul i64 %r6inv_11, i64 %sub26_11

]]></Node>
<StgValue><ssdm name="potential_11"/></StgValue>
</operation>

<operation id="5347" st_id="77" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1445 %potential_12 = dmul i64 %r6inv_12, i64 %sub26_12

]]></Node>
<StgValue><ssdm name="potential_12"/></StgValue>
</operation>

<operation id="5348" st_id="77" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1553 %sub26_13 = dadd i64 %mul25_13, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_13"/></StgValue>
</operation>

<operation id="5349" st_id="77" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1662 %sub26_14 = dadd i64 %mul25_14, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_14"/></StgValue>
</operation>

<operation id="5350" st_id="77" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1771 %sub26_15 = dadd i64 %mul25_15, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_15"/></StgValue>
</operation>

<operation id="5351" st_id="77" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:136 %mul29_1 = dmul i64 %delx_16, i64 %force_16

]]></Node>
<StgValue><ssdm name="mul29_1"/></StgValue>
</operation>

<operation id="5352" st_id="77" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:141 %mul31_1 = dmul i64 %dely_16, i64 %force_16

]]></Node>
<StgValue><ssdm name="mul31_1"/></StgValue>
</operation>

<operation id="5353" st_id="77" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:146 %mul33_1 = dmul i64 %delz_16, i64 %force_16

]]></Node>
<StgValue><ssdm name="mul33_1"/></StgValue>
</operation>

<operation id="5354" st_id="77" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:245 %mul29_1_1 = dmul i64 %delx_17, i64 %force_17

]]></Node>
<StgValue><ssdm name="mul29_1_1"/></StgValue>
</operation>

<operation id="5355" st_id="77" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:250 %mul31_1_1 = dmul i64 %dely_17, i64 %force_17

]]></Node>
<StgValue><ssdm name="mul31_1_1"/></StgValue>
</operation>

<operation id="5356" st_id="77" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:255 %mul33_1_1 = dmul i64 %delz_17, i64 %force_17

]]></Node>
<StgValue><ssdm name="mul33_1_1"/></StgValue>
</operation>

<operation id="5357" st_id="77" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:354 %mul29_1_2 = dmul i64 %delx_18, i64 %force_18

]]></Node>
<StgValue><ssdm name="mul29_1_2"/></StgValue>
</operation>

<operation id="5358" st_id="77" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:359 %mul31_1_2 = dmul i64 %dely_18, i64 %force_18

]]></Node>
<StgValue><ssdm name="mul31_1_2"/></StgValue>
</operation>

<operation id="5359" st_id="77" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:364 %mul33_1_2 = dmul i64 %delz_18, i64 %force_18

]]></Node>
<StgValue><ssdm name="mul33_1_2"/></StgValue>
</operation>

<operation id="5360" st_id="77" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:463 %mul29_1_3 = dmul i64 %delx_19, i64 %force_19

]]></Node>
<StgValue><ssdm name="mul29_1_3"/></StgValue>
</operation>

<operation id="5361" st_id="77" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:468 %mul31_1_3 = dmul i64 %dely_19, i64 %force_19

]]></Node>
<StgValue><ssdm name="mul31_1_3"/></StgValue>
</operation>

<operation id="5362" st_id="77" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:473 %mul33_1_3 = dmul i64 %delz_19, i64 %force_19

]]></Node>
<StgValue><ssdm name="mul33_1_3"/></StgValue>
</operation>

<operation id="5363" st_id="77" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:570 %force_20 = dmul i64 %r2inv_20, i64 %potential_20

]]></Node>
<StgValue><ssdm name="force_20"/></StgValue>
</operation>

<operation id="5364" st_id="77" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:679 %force_21 = dmul i64 %r2inv_21, i64 %potential_21

]]></Node>
<StgValue><ssdm name="force_21"/></StgValue>
</operation>

<operation id="5365" st_id="77" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:788 %force_22 = dmul i64 %r2inv_22, i64 %potential_22

]]></Node>
<StgValue><ssdm name="force_22"/></StgValue>
</operation>

<operation id="5366" st_id="77" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:897 %force_23 = dmul i64 %r2inv_23, i64 %potential_23

]]></Node>
<StgValue><ssdm name="force_23"/></StgValue>
</operation>

<operation id="5367" st_id="77" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1006 %force_24 = dmul i64 %r2inv_24, i64 %potential_24

]]></Node>
<StgValue><ssdm name="force_24"/></StgValue>
</operation>

<operation id="5368" st_id="77" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1112 %potential_25 = dmul i64 %r6inv_25, i64 %sub26_1_9

]]></Node>
<StgValue><ssdm name="potential_25"/></StgValue>
</operation>

<operation id="5369" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1113 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_25, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="5370" st_id="77" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1221 %potential_26 = dmul i64 %r6inv_26, i64 %sub26_1_s

]]></Node>
<StgValue><ssdm name="potential_26"/></StgValue>
</operation>

<operation id="5371" st_id="77" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1330 %potential_27 = dmul i64 %r6inv_27, i64 %sub26_1_10

]]></Node>
<StgValue><ssdm name="potential_27"/></StgValue>
</operation>

<operation id="5372" st_id="77" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1439 %potential_28 = dmul i64 %r6inv_28, i64 %sub26_1_11

]]></Node>
<StgValue><ssdm name="potential_28"/></StgValue>
</operation>

<operation id="5373" st_id="77" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1547 %sub26_1_12 = dadd i64 %mul25_1_12, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_12"/></StgValue>
</operation>

<operation id="5374" st_id="77" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1656 %sub26_1_13 = dadd i64 %mul25_1_13, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_13"/></StgValue>
</operation>

<operation id="5375" st_id="77" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1765 %sub26_1_14 = dadd i64 %mul25_1_14, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_14"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="5376" st_id="78" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:142 %mul8 = dmul i64 %delx, i64 %force

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="5377" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:143 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul8, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>

<operation id="5378" st_id="78" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:147 %mul9 = dmul i64 %dely, i64 %force

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="5379" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:148 %specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul9, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln49"/></StgValue>
</operation>

<operation id="5380" st_id="78" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:152 %mul4 = dmul i64 %delz, i64 %force

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="5381" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:153 %specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul4, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln50"/></StgValue>
</operation>

<operation id="5382" st_id="78" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:251 %mul29_s = dmul i64 %delx_1, i64 %force_1

]]></Node>
<StgValue><ssdm name="mul29_s"/></StgValue>
</operation>

<operation id="5383" st_id="78" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:256 %mul31_s = dmul i64 %dely_1, i64 %force_1

]]></Node>
<StgValue><ssdm name="mul31_s"/></StgValue>
</operation>

<operation id="5384" st_id="78" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:261 %mul33_s = dmul i64 %delz_1, i64 %force_1

]]></Node>
<StgValue><ssdm name="mul33_s"/></StgValue>
</operation>

<operation id="5385" st_id="78" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:360 %mul29_2 = dmul i64 %delx_2, i64 %force_2

]]></Node>
<StgValue><ssdm name="mul29_2"/></StgValue>
</operation>

<operation id="5386" st_id="78" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:365 %mul31_2 = dmul i64 %dely_2, i64 %force_2

]]></Node>
<StgValue><ssdm name="mul31_2"/></StgValue>
</operation>

<operation id="5387" st_id="78" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:370 %mul33_2 = dmul i64 %delz_2, i64 %force_2

]]></Node>
<StgValue><ssdm name="mul33_2"/></StgValue>
</operation>

<operation id="5388" st_id="78" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:469 %mul29_3 = dmul i64 %delx_3, i64 %force_3

]]></Node>
<StgValue><ssdm name="mul29_3"/></StgValue>
</operation>

<operation id="5389" st_id="78" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:474 %mul31_3 = dmul i64 %dely_3, i64 %force_3

]]></Node>
<StgValue><ssdm name="mul31_3"/></StgValue>
</operation>

<operation id="5390" st_id="78" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:479 %mul33_3 = dmul i64 %delz_3, i64 %force_3

]]></Node>
<StgValue><ssdm name="mul33_3"/></StgValue>
</operation>

<operation id="5391" st_id="78" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:578 %mul29_4 = dmul i64 %delx_4, i64 %force_4

]]></Node>
<StgValue><ssdm name="mul29_4"/></StgValue>
</operation>

<operation id="5392" st_id="78" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:583 %mul31_4 = dmul i64 %dely_4, i64 %force_4

]]></Node>
<StgValue><ssdm name="mul31_4"/></StgValue>
</operation>

<operation id="5393" st_id="78" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:588 %mul33_4 = dmul i64 %delz_4, i64 %force_4

]]></Node>
<StgValue><ssdm name="mul33_4"/></StgValue>
</operation>

<operation id="5394" st_id="78" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:685 %force_5 = dmul i64 %r2inv_5, i64 %potential_5

]]></Node>
<StgValue><ssdm name="force_5"/></StgValue>
</operation>

<operation id="5395" st_id="78" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:794 %force_6 = dmul i64 %r2inv_6, i64 %potential_6

]]></Node>
<StgValue><ssdm name="force_6"/></StgValue>
</operation>

<operation id="5396" st_id="78" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:903 %force_7 = dmul i64 %r2inv_7, i64 %potential_7

]]></Node>
<StgValue><ssdm name="force_7"/></StgValue>
</operation>

<operation id="5397" st_id="78" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1012 %force_8 = dmul i64 %r2inv_8, i64 %potential_8

]]></Node>
<StgValue><ssdm name="force_8"/></StgValue>
</operation>

<operation id="5398" st_id="78" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1121 %force_9 = dmul i64 %r2inv_9, i64 %potential_9

]]></Node>
<StgValue><ssdm name="force_9"/></StgValue>
</operation>

<operation id="5399" st_id="78" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1227 %potential_10 = dmul i64 %r6inv_10, i64 %sub26_10

]]></Node>
<StgValue><ssdm name="potential_10"/></StgValue>
</operation>

<operation id="5400" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1228 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_10, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="5401" st_id="78" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1336 %potential_11 = dmul i64 %r6inv_11, i64 %sub26_11

]]></Node>
<StgValue><ssdm name="potential_11"/></StgValue>
</operation>

<operation id="5402" st_id="78" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1445 %potential_12 = dmul i64 %r6inv_12, i64 %sub26_12

]]></Node>
<StgValue><ssdm name="potential_12"/></StgValue>
</operation>

<operation id="5403" st_id="78" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1554 %potential_13 = dmul i64 %r6inv_13, i64 %sub26_13

]]></Node>
<StgValue><ssdm name="potential_13"/></StgValue>
</operation>

<operation id="5404" st_id="78" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1662 %sub26_14 = dadd i64 %mul25_14, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_14"/></StgValue>
</operation>

<operation id="5405" st_id="78" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1771 %sub26_15 = dadd i64 %mul25_15, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_15"/></StgValue>
</operation>

<operation id="5406" st_id="78" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:136 %mul29_1 = dmul i64 %delx_16, i64 %force_16

]]></Node>
<StgValue><ssdm name="mul29_1"/></StgValue>
</operation>

<operation id="5407" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:137 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_1, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>

<operation id="5408" st_id="78" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:141 %mul31_1 = dmul i64 %dely_16, i64 %force_16

]]></Node>
<StgValue><ssdm name="mul31_1"/></StgValue>
</operation>

<operation id="5409" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:142 %specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_1, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln49"/></StgValue>
</operation>

<operation id="5410" st_id="78" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:146 %mul33_1 = dmul i64 %delz_16, i64 %force_16

]]></Node>
<StgValue><ssdm name="mul33_1"/></StgValue>
</operation>

<operation id="5411" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:147 %specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_1, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln50"/></StgValue>
</operation>

<operation id="5412" st_id="78" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:245 %mul29_1_1 = dmul i64 %delx_17, i64 %force_17

]]></Node>
<StgValue><ssdm name="mul29_1_1"/></StgValue>
</operation>

<operation id="5413" st_id="78" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:250 %mul31_1_1 = dmul i64 %dely_17, i64 %force_17

]]></Node>
<StgValue><ssdm name="mul31_1_1"/></StgValue>
</operation>

<operation id="5414" st_id="78" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:255 %mul33_1_1 = dmul i64 %delz_17, i64 %force_17

]]></Node>
<StgValue><ssdm name="mul33_1_1"/></StgValue>
</operation>

<operation id="5415" st_id="78" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:354 %mul29_1_2 = dmul i64 %delx_18, i64 %force_18

]]></Node>
<StgValue><ssdm name="mul29_1_2"/></StgValue>
</operation>

<operation id="5416" st_id="78" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:359 %mul31_1_2 = dmul i64 %dely_18, i64 %force_18

]]></Node>
<StgValue><ssdm name="mul31_1_2"/></StgValue>
</operation>

<operation id="5417" st_id="78" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:364 %mul33_1_2 = dmul i64 %delz_18, i64 %force_18

]]></Node>
<StgValue><ssdm name="mul33_1_2"/></StgValue>
</operation>

<operation id="5418" st_id="78" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:463 %mul29_1_3 = dmul i64 %delx_19, i64 %force_19

]]></Node>
<StgValue><ssdm name="mul29_1_3"/></StgValue>
</operation>

<operation id="5419" st_id="78" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:468 %mul31_1_3 = dmul i64 %dely_19, i64 %force_19

]]></Node>
<StgValue><ssdm name="mul31_1_3"/></StgValue>
</operation>

<operation id="5420" st_id="78" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:473 %mul33_1_3 = dmul i64 %delz_19, i64 %force_19

]]></Node>
<StgValue><ssdm name="mul33_1_3"/></StgValue>
</operation>

<operation id="5421" st_id="78" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:572 %mul29_1_4 = dmul i64 %delx_20, i64 %force_20

]]></Node>
<StgValue><ssdm name="mul29_1_4"/></StgValue>
</operation>

<operation id="5422" st_id="78" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:577 %mul31_1_4 = dmul i64 %dely_20, i64 %force_20

]]></Node>
<StgValue><ssdm name="mul31_1_4"/></StgValue>
</operation>

<operation id="5423" st_id="78" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:582 %mul33_1_4 = dmul i64 %delz_20, i64 %force_20

]]></Node>
<StgValue><ssdm name="mul33_1_4"/></StgValue>
</operation>

<operation id="5424" st_id="78" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:679 %force_21 = dmul i64 %r2inv_21, i64 %potential_21

]]></Node>
<StgValue><ssdm name="force_21"/></StgValue>
</operation>

<operation id="5425" st_id="78" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:788 %force_22 = dmul i64 %r2inv_22, i64 %potential_22

]]></Node>
<StgValue><ssdm name="force_22"/></StgValue>
</operation>

<operation id="5426" st_id="78" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:897 %force_23 = dmul i64 %r2inv_23, i64 %potential_23

]]></Node>
<StgValue><ssdm name="force_23"/></StgValue>
</operation>

<operation id="5427" st_id="78" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1006 %force_24 = dmul i64 %r2inv_24, i64 %potential_24

]]></Node>
<StgValue><ssdm name="force_24"/></StgValue>
</operation>

<operation id="5428" st_id="78" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1115 %force_25 = dmul i64 %r2inv_25, i64 %potential_25

]]></Node>
<StgValue><ssdm name="force_25"/></StgValue>
</operation>

<operation id="5429" st_id="78" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1221 %potential_26 = dmul i64 %r6inv_26, i64 %sub26_1_s

]]></Node>
<StgValue><ssdm name="potential_26"/></StgValue>
</operation>

<operation id="5430" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1222 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_26, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="5431" st_id="78" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1330 %potential_27 = dmul i64 %r6inv_27, i64 %sub26_1_10

]]></Node>
<StgValue><ssdm name="potential_27"/></StgValue>
</operation>

<operation id="5432" st_id="78" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1439 %potential_28 = dmul i64 %r6inv_28, i64 %sub26_1_11

]]></Node>
<StgValue><ssdm name="potential_28"/></StgValue>
</operation>

<operation id="5433" st_id="78" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1548 %potential_29 = dmul i64 %r6inv_29, i64 %sub26_1_12

]]></Node>
<StgValue><ssdm name="potential_29"/></StgValue>
</operation>

<operation id="5434" st_id="78" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1656 %sub26_1_13 = dadd i64 %mul25_1_13, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_13"/></StgValue>
</operation>

<operation id="5435" st_id="78" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1765 %sub26_1_14 = dadd i64 %mul25_1_14, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_14"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="5436" st_id="79" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:144 %fx = dadd i64 %mul8, i64 0

]]></Node>
<StgValue><ssdm name="fx"/></StgValue>
</operation>

<operation id="5437" st_id="79" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:149 %fy = dadd i64 %mul9, i64 0

]]></Node>
<StgValue><ssdm name="fy"/></StgValue>
</operation>

<operation id="5438" st_id="79" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:154 %fz = dadd i64 %mul4, i64 0

]]></Node>
<StgValue><ssdm name="fz"/></StgValue>
</operation>

<operation id="5439" st_id="79" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:251 %mul29_s = dmul i64 %delx_1, i64 %force_1

]]></Node>
<StgValue><ssdm name="mul29_s"/></StgValue>
</operation>

<operation id="5440" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:252 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_s, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>

<operation id="5441" st_id="79" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:256 %mul31_s = dmul i64 %dely_1, i64 %force_1

]]></Node>
<StgValue><ssdm name="mul31_s"/></StgValue>
</operation>

<operation id="5442" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:257 %specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_s, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln49"/></StgValue>
</operation>

<operation id="5443" st_id="79" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:261 %mul33_s = dmul i64 %delz_1, i64 %force_1

]]></Node>
<StgValue><ssdm name="mul33_s"/></StgValue>
</operation>

<operation id="5444" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:262 %specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_s, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln50"/></StgValue>
</operation>

<operation id="5445" st_id="79" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:360 %mul29_2 = dmul i64 %delx_2, i64 %force_2

]]></Node>
<StgValue><ssdm name="mul29_2"/></StgValue>
</operation>

<operation id="5446" st_id="79" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:365 %mul31_2 = dmul i64 %dely_2, i64 %force_2

]]></Node>
<StgValue><ssdm name="mul31_2"/></StgValue>
</operation>

<operation id="5447" st_id="79" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:370 %mul33_2 = dmul i64 %delz_2, i64 %force_2

]]></Node>
<StgValue><ssdm name="mul33_2"/></StgValue>
</operation>

<operation id="5448" st_id="79" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:469 %mul29_3 = dmul i64 %delx_3, i64 %force_3

]]></Node>
<StgValue><ssdm name="mul29_3"/></StgValue>
</operation>

<operation id="5449" st_id="79" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:474 %mul31_3 = dmul i64 %dely_3, i64 %force_3

]]></Node>
<StgValue><ssdm name="mul31_3"/></StgValue>
</operation>

<operation id="5450" st_id="79" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:479 %mul33_3 = dmul i64 %delz_3, i64 %force_3

]]></Node>
<StgValue><ssdm name="mul33_3"/></StgValue>
</operation>

<operation id="5451" st_id="79" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:578 %mul29_4 = dmul i64 %delx_4, i64 %force_4

]]></Node>
<StgValue><ssdm name="mul29_4"/></StgValue>
</operation>

<operation id="5452" st_id="79" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:583 %mul31_4 = dmul i64 %dely_4, i64 %force_4

]]></Node>
<StgValue><ssdm name="mul31_4"/></StgValue>
</operation>

<operation id="5453" st_id="79" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:588 %mul33_4 = dmul i64 %delz_4, i64 %force_4

]]></Node>
<StgValue><ssdm name="mul33_4"/></StgValue>
</operation>

<operation id="5454" st_id="79" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:687 %mul29_5 = dmul i64 %delx_5, i64 %force_5

]]></Node>
<StgValue><ssdm name="mul29_5"/></StgValue>
</operation>

<operation id="5455" st_id="79" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:692 %mul31_5 = dmul i64 %dely_5, i64 %force_5

]]></Node>
<StgValue><ssdm name="mul31_5"/></StgValue>
</operation>

<operation id="5456" st_id="79" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:697 %mul33_5 = dmul i64 %delz_5, i64 %force_5

]]></Node>
<StgValue><ssdm name="mul33_5"/></StgValue>
</operation>

<operation id="5457" st_id="79" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:794 %force_6 = dmul i64 %r2inv_6, i64 %potential_6

]]></Node>
<StgValue><ssdm name="force_6"/></StgValue>
</operation>

<operation id="5458" st_id="79" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:903 %force_7 = dmul i64 %r2inv_7, i64 %potential_7

]]></Node>
<StgValue><ssdm name="force_7"/></StgValue>
</operation>

<operation id="5459" st_id="79" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1012 %force_8 = dmul i64 %r2inv_8, i64 %potential_8

]]></Node>
<StgValue><ssdm name="force_8"/></StgValue>
</operation>

<operation id="5460" st_id="79" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1121 %force_9 = dmul i64 %r2inv_9, i64 %potential_9

]]></Node>
<StgValue><ssdm name="force_9"/></StgValue>
</operation>

<operation id="5461" st_id="79" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1230 %force_10 = dmul i64 %r2inv_10, i64 %potential_10

]]></Node>
<StgValue><ssdm name="force_10"/></StgValue>
</operation>

<operation id="5462" st_id="79" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1336 %potential_11 = dmul i64 %r6inv_11, i64 %sub26_11

]]></Node>
<StgValue><ssdm name="potential_11"/></StgValue>
</operation>

<operation id="5463" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1337 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_11, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="5464" st_id="79" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1445 %potential_12 = dmul i64 %r6inv_12, i64 %sub26_12

]]></Node>
<StgValue><ssdm name="potential_12"/></StgValue>
</operation>

<operation id="5465" st_id="79" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1554 %potential_13 = dmul i64 %r6inv_13, i64 %sub26_13

]]></Node>
<StgValue><ssdm name="potential_13"/></StgValue>
</operation>

<operation id="5466" st_id="79" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1663 %potential_14 = dmul i64 %r6inv_14, i64 %sub26_14

]]></Node>
<StgValue><ssdm name="potential_14"/></StgValue>
</operation>

<operation id="5467" st_id="79" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1771 %sub26_15 = dadd i64 %mul25_15, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_15"/></StgValue>
</operation>

<operation id="5468" st_id="79" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:138 %fx_16 = dadd i64 %mul29_1, i64 0

]]></Node>
<StgValue><ssdm name="fx_16"/></StgValue>
</operation>

<operation id="5469" st_id="79" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:143 %fy_16 = dadd i64 %mul31_1, i64 0

]]></Node>
<StgValue><ssdm name="fy_16"/></StgValue>
</operation>

<operation id="5470" st_id="79" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:148 %fz_16 = dadd i64 %mul33_1, i64 0

]]></Node>
<StgValue><ssdm name="fz_16"/></StgValue>
</operation>

<operation id="5471" st_id="79" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:245 %mul29_1_1 = dmul i64 %delx_17, i64 %force_17

]]></Node>
<StgValue><ssdm name="mul29_1_1"/></StgValue>
</operation>

<operation id="5472" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:246 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_1_1, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>

<operation id="5473" st_id="79" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:250 %mul31_1_1 = dmul i64 %dely_17, i64 %force_17

]]></Node>
<StgValue><ssdm name="mul31_1_1"/></StgValue>
</operation>

<operation id="5474" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:251 %specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_1_1, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln49"/></StgValue>
</operation>

<operation id="5475" st_id="79" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:255 %mul33_1_1 = dmul i64 %delz_17, i64 %force_17

]]></Node>
<StgValue><ssdm name="mul33_1_1"/></StgValue>
</operation>

<operation id="5476" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:256 %specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_1_1, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln50"/></StgValue>
</operation>

<operation id="5477" st_id="79" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:354 %mul29_1_2 = dmul i64 %delx_18, i64 %force_18

]]></Node>
<StgValue><ssdm name="mul29_1_2"/></StgValue>
</operation>

<operation id="5478" st_id="79" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:359 %mul31_1_2 = dmul i64 %dely_18, i64 %force_18

]]></Node>
<StgValue><ssdm name="mul31_1_2"/></StgValue>
</operation>

<operation id="5479" st_id="79" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:364 %mul33_1_2 = dmul i64 %delz_18, i64 %force_18

]]></Node>
<StgValue><ssdm name="mul33_1_2"/></StgValue>
</operation>

<operation id="5480" st_id="79" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:463 %mul29_1_3 = dmul i64 %delx_19, i64 %force_19

]]></Node>
<StgValue><ssdm name="mul29_1_3"/></StgValue>
</operation>

<operation id="5481" st_id="79" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:468 %mul31_1_3 = dmul i64 %dely_19, i64 %force_19

]]></Node>
<StgValue><ssdm name="mul31_1_3"/></StgValue>
</operation>

<operation id="5482" st_id="79" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:473 %mul33_1_3 = dmul i64 %delz_19, i64 %force_19

]]></Node>
<StgValue><ssdm name="mul33_1_3"/></StgValue>
</operation>

<operation id="5483" st_id="79" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:572 %mul29_1_4 = dmul i64 %delx_20, i64 %force_20

]]></Node>
<StgValue><ssdm name="mul29_1_4"/></StgValue>
</operation>

<operation id="5484" st_id="79" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:577 %mul31_1_4 = dmul i64 %dely_20, i64 %force_20

]]></Node>
<StgValue><ssdm name="mul31_1_4"/></StgValue>
</operation>

<operation id="5485" st_id="79" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:582 %mul33_1_4 = dmul i64 %delz_20, i64 %force_20

]]></Node>
<StgValue><ssdm name="mul33_1_4"/></StgValue>
</operation>

<operation id="5486" st_id="79" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:681 %mul29_1_5 = dmul i64 %delx_21, i64 %force_21

]]></Node>
<StgValue><ssdm name="mul29_1_5"/></StgValue>
</operation>

<operation id="5487" st_id="79" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:686 %mul31_1_5 = dmul i64 %dely_21, i64 %force_21

]]></Node>
<StgValue><ssdm name="mul31_1_5"/></StgValue>
</operation>

<operation id="5488" st_id="79" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:691 %mul33_1_5 = dmul i64 %delz_21, i64 %force_21

]]></Node>
<StgValue><ssdm name="mul33_1_5"/></StgValue>
</operation>

<operation id="5489" st_id="79" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:788 %force_22 = dmul i64 %r2inv_22, i64 %potential_22

]]></Node>
<StgValue><ssdm name="force_22"/></StgValue>
</operation>

<operation id="5490" st_id="79" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:897 %force_23 = dmul i64 %r2inv_23, i64 %potential_23

]]></Node>
<StgValue><ssdm name="force_23"/></StgValue>
</operation>

<operation id="5491" st_id="79" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1006 %force_24 = dmul i64 %r2inv_24, i64 %potential_24

]]></Node>
<StgValue><ssdm name="force_24"/></StgValue>
</operation>

<operation id="5492" st_id="79" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1115 %force_25 = dmul i64 %r2inv_25, i64 %potential_25

]]></Node>
<StgValue><ssdm name="force_25"/></StgValue>
</operation>

<operation id="5493" st_id="79" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1224 %force_26 = dmul i64 %r2inv_26, i64 %potential_26

]]></Node>
<StgValue><ssdm name="force_26"/></StgValue>
</operation>

<operation id="5494" st_id="79" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1330 %potential_27 = dmul i64 %r6inv_27, i64 %sub26_1_10

]]></Node>
<StgValue><ssdm name="potential_27"/></StgValue>
</operation>

<operation id="5495" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1331 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_27, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="5496" st_id="79" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1439 %potential_28 = dmul i64 %r6inv_28, i64 %sub26_1_11

]]></Node>
<StgValue><ssdm name="potential_28"/></StgValue>
</operation>

<operation id="5497" st_id="79" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1548 %potential_29 = dmul i64 %r6inv_29, i64 %sub26_1_12

]]></Node>
<StgValue><ssdm name="potential_29"/></StgValue>
</operation>

<operation id="5498" st_id="79" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1657 %potential_30 = dmul i64 %r6inv_30, i64 %sub26_1_13

]]></Node>
<StgValue><ssdm name="potential_30"/></StgValue>
</operation>

<operation id="5499" st_id="79" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1765 %sub26_1_14 = dadd i64 %mul25_1_14, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_14"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="5500" st_id="80" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:144 %fx = dadd i64 %mul8, i64 0

]]></Node>
<StgValue><ssdm name="fx"/></StgValue>
</operation>

<operation id="5501" st_id="80" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:149 %fy = dadd i64 %mul9, i64 0

]]></Node>
<StgValue><ssdm name="fy"/></StgValue>
</operation>

<operation id="5502" st_id="80" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:154 %fz = dadd i64 %mul4, i64 0

]]></Node>
<StgValue><ssdm name="fz"/></StgValue>
</operation>

<operation id="5503" st_id="80" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:360 %mul29_2 = dmul i64 %delx_2, i64 %force_2

]]></Node>
<StgValue><ssdm name="mul29_2"/></StgValue>
</operation>

<operation id="5504" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:361 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_2, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>

<operation id="5505" st_id="80" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:365 %mul31_2 = dmul i64 %dely_2, i64 %force_2

]]></Node>
<StgValue><ssdm name="mul31_2"/></StgValue>
</operation>

<operation id="5506" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:366 %specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_2, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln49"/></StgValue>
</operation>

<operation id="5507" st_id="80" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:370 %mul33_2 = dmul i64 %delz_2, i64 %force_2

]]></Node>
<StgValue><ssdm name="mul33_2"/></StgValue>
</operation>

<operation id="5508" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:371 %specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_2, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln50"/></StgValue>
</operation>

<operation id="5509" st_id="80" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:469 %mul29_3 = dmul i64 %delx_3, i64 %force_3

]]></Node>
<StgValue><ssdm name="mul29_3"/></StgValue>
</operation>

<operation id="5510" st_id="80" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:474 %mul31_3 = dmul i64 %dely_3, i64 %force_3

]]></Node>
<StgValue><ssdm name="mul31_3"/></StgValue>
</operation>

<operation id="5511" st_id="80" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:479 %mul33_3 = dmul i64 %delz_3, i64 %force_3

]]></Node>
<StgValue><ssdm name="mul33_3"/></StgValue>
</operation>

<operation id="5512" st_id="80" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:578 %mul29_4 = dmul i64 %delx_4, i64 %force_4

]]></Node>
<StgValue><ssdm name="mul29_4"/></StgValue>
</operation>

<operation id="5513" st_id="80" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:583 %mul31_4 = dmul i64 %dely_4, i64 %force_4

]]></Node>
<StgValue><ssdm name="mul31_4"/></StgValue>
</operation>

<operation id="5514" st_id="80" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:588 %mul33_4 = dmul i64 %delz_4, i64 %force_4

]]></Node>
<StgValue><ssdm name="mul33_4"/></StgValue>
</operation>

<operation id="5515" st_id="80" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:687 %mul29_5 = dmul i64 %delx_5, i64 %force_5

]]></Node>
<StgValue><ssdm name="mul29_5"/></StgValue>
</operation>

<operation id="5516" st_id="80" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:692 %mul31_5 = dmul i64 %dely_5, i64 %force_5

]]></Node>
<StgValue><ssdm name="mul31_5"/></StgValue>
</operation>

<operation id="5517" st_id="80" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:697 %mul33_5 = dmul i64 %delz_5, i64 %force_5

]]></Node>
<StgValue><ssdm name="mul33_5"/></StgValue>
</operation>

<operation id="5518" st_id="80" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:796 %mul29_6 = dmul i64 %delx_6, i64 %force_6

]]></Node>
<StgValue><ssdm name="mul29_6"/></StgValue>
</operation>

<operation id="5519" st_id="80" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:801 %mul31_6 = dmul i64 %dely_6, i64 %force_6

]]></Node>
<StgValue><ssdm name="mul31_6"/></StgValue>
</operation>

<operation id="5520" st_id="80" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:806 %mul33_6 = dmul i64 %delz_6, i64 %force_6

]]></Node>
<StgValue><ssdm name="mul33_6"/></StgValue>
</operation>

<operation id="5521" st_id="80" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:903 %force_7 = dmul i64 %r2inv_7, i64 %potential_7

]]></Node>
<StgValue><ssdm name="force_7"/></StgValue>
</operation>

<operation id="5522" st_id="80" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1012 %force_8 = dmul i64 %r2inv_8, i64 %potential_8

]]></Node>
<StgValue><ssdm name="force_8"/></StgValue>
</operation>

<operation id="5523" st_id="80" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1121 %force_9 = dmul i64 %r2inv_9, i64 %potential_9

]]></Node>
<StgValue><ssdm name="force_9"/></StgValue>
</operation>

<operation id="5524" st_id="80" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1230 %force_10 = dmul i64 %r2inv_10, i64 %potential_10

]]></Node>
<StgValue><ssdm name="force_10"/></StgValue>
</operation>

<operation id="5525" st_id="80" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1339 %force_11 = dmul i64 %r2inv_11, i64 %potential_11

]]></Node>
<StgValue><ssdm name="force_11"/></StgValue>
</operation>

<operation id="5526" st_id="80" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1445 %potential_12 = dmul i64 %r6inv_12, i64 %sub26_12

]]></Node>
<StgValue><ssdm name="potential_12"/></StgValue>
</operation>

<operation id="5527" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1446 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_12, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="5528" st_id="80" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1554 %potential_13 = dmul i64 %r6inv_13, i64 %sub26_13

]]></Node>
<StgValue><ssdm name="potential_13"/></StgValue>
</operation>

<operation id="5529" st_id="80" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1663 %potential_14 = dmul i64 %r6inv_14, i64 %sub26_14

]]></Node>
<StgValue><ssdm name="potential_14"/></StgValue>
</operation>

<operation id="5530" st_id="80" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1771 %sub26_15 = dadd i64 %mul25_15, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_15"/></StgValue>
</operation>

<operation id="5531" st_id="80" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:138 %fx_16 = dadd i64 %mul29_1, i64 0

]]></Node>
<StgValue><ssdm name="fx_16"/></StgValue>
</operation>

<operation id="5532" st_id="80" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:143 %fy_16 = dadd i64 %mul31_1, i64 0

]]></Node>
<StgValue><ssdm name="fy_16"/></StgValue>
</operation>

<operation id="5533" st_id="80" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:148 %fz_16 = dadd i64 %mul33_1, i64 0

]]></Node>
<StgValue><ssdm name="fz_16"/></StgValue>
</operation>

<operation id="5534" st_id="80" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:354 %mul29_1_2 = dmul i64 %delx_18, i64 %force_18

]]></Node>
<StgValue><ssdm name="mul29_1_2"/></StgValue>
</operation>

<operation id="5535" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:355 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_1_2, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>

<operation id="5536" st_id="80" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:359 %mul31_1_2 = dmul i64 %dely_18, i64 %force_18

]]></Node>
<StgValue><ssdm name="mul31_1_2"/></StgValue>
</operation>

<operation id="5537" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:360 %specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_1_2, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln49"/></StgValue>
</operation>

<operation id="5538" st_id="80" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:364 %mul33_1_2 = dmul i64 %delz_18, i64 %force_18

]]></Node>
<StgValue><ssdm name="mul33_1_2"/></StgValue>
</operation>

<operation id="5539" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:365 %specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_1_2, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln50"/></StgValue>
</operation>

<operation id="5540" st_id="80" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:463 %mul29_1_3 = dmul i64 %delx_19, i64 %force_19

]]></Node>
<StgValue><ssdm name="mul29_1_3"/></StgValue>
</operation>

<operation id="5541" st_id="80" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:468 %mul31_1_3 = dmul i64 %dely_19, i64 %force_19

]]></Node>
<StgValue><ssdm name="mul31_1_3"/></StgValue>
</operation>

<operation id="5542" st_id="80" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:473 %mul33_1_3 = dmul i64 %delz_19, i64 %force_19

]]></Node>
<StgValue><ssdm name="mul33_1_3"/></StgValue>
</operation>

<operation id="5543" st_id="80" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:572 %mul29_1_4 = dmul i64 %delx_20, i64 %force_20

]]></Node>
<StgValue><ssdm name="mul29_1_4"/></StgValue>
</operation>

<operation id="5544" st_id="80" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:577 %mul31_1_4 = dmul i64 %dely_20, i64 %force_20

]]></Node>
<StgValue><ssdm name="mul31_1_4"/></StgValue>
</operation>

<operation id="5545" st_id="80" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:582 %mul33_1_4 = dmul i64 %delz_20, i64 %force_20

]]></Node>
<StgValue><ssdm name="mul33_1_4"/></StgValue>
</operation>

<operation id="5546" st_id="80" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:681 %mul29_1_5 = dmul i64 %delx_21, i64 %force_21

]]></Node>
<StgValue><ssdm name="mul29_1_5"/></StgValue>
</operation>

<operation id="5547" st_id="80" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:686 %mul31_1_5 = dmul i64 %dely_21, i64 %force_21

]]></Node>
<StgValue><ssdm name="mul31_1_5"/></StgValue>
</operation>

<operation id="5548" st_id="80" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:691 %mul33_1_5 = dmul i64 %delz_21, i64 %force_21

]]></Node>
<StgValue><ssdm name="mul33_1_5"/></StgValue>
</operation>

<operation id="5549" st_id="80" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:790 %mul29_1_6 = dmul i64 %delx_22, i64 %force_22

]]></Node>
<StgValue><ssdm name="mul29_1_6"/></StgValue>
</operation>

<operation id="5550" st_id="80" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:795 %mul31_1_6 = dmul i64 %dely_22, i64 %force_22

]]></Node>
<StgValue><ssdm name="mul31_1_6"/></StgValue>
</operation>

<operation id="5551" st_id="80" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:800 %mul33_1_6 = dmul i64 %delz_22, i64 %force_22

]]></Node>
<StgValue><ssdm name="mul33_1_6"/></StgValue>
</operation>

<operation id="5552" st_id="80" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:897 %force_23 = dmul i64 %r2inv_23, i64 %potential_23

]]></Node>
<StgValue><ssdm name="force_23"/></StgValue>
</operation>

<operation id="5553" st_id="80" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1006 %force_24 = dmul i64 %r2inv_24, i64 %potential_24

]]></Node>
<StgValue><ssdm name="force_24"/></StgValue>
</operation>

<operation id="5554" st_id="80" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1115 %force_25 = dmul i64 %r2inv_25, i64 %potential_25

]]></Node>
<StgValue><ssdm name="force_25"/></StgValue>
</operation>

<operation id="5555" st_id="80" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1224 %force_26 = dmul i64 %r2inv_26, i64 %potential_26

]]></Node>
<StgValue><ssdm name="force_26"/></StgValue>
</operation>

<operation id="5556" st_id="80" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1333 %force_27 = dmul i64 %r2inv_27, i64 %potential_27

]]></Node>
<StgValue><ssdm name="force_27"/></StgValue>
</operation>

<operation id="5557" st_id="80" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1439 %potential_28 = dmul i64 %r6inv_28, i64 %sub26_1_11

]]></Node>
<StgValue><ssdm name="potential_28"/></StgValue>
</operation>

<operation id="5558" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1440 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_28, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="5559" st_id="80" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1548 %potential_29 = dmul i64 %r6inv_29, i64 %sub26_1_12

]]></Node>
<StgValue><ssdm name="potential_29"/></StgValue>
</operation>

<operation id="5560" st_id="80" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1657 %potential_30 = dmul i64 %r6inv_30, i64 %sub26_1_13

]]></Node>
<StgValue><ssdm name="potential_30"/></StgValue>
</operation>

<operation id="5561" st_id="80" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1765 %sub26_1_14 = dadd i64 %mul25_1_14, i64 -2

]]></Node>
<StgValue><ssdm name="sub26_1_14"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="5562" st_id="81" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:144 %fx = dadd i64 %mul8, i64 0

]]></Node>
<StgValue><ssdm name="fx"/></StgValue>
</operation>

<operation id="5563" st_id="81" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:149 %fy = dadd i64 %mul9, i64 0

]]></Node>
<StgValue><ssdm name="fy"/></StgValue>
</operation>

<operation id="5564" st_id="81" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:154 %fz = dadd i64 %mul4, i64 0

]]></Node>
<StgValue><ssdm name="fz"/></StgValue>
</operation>

<operation id="5565" st_id="81" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:469 %mul29_3 = dmul i64 %delx_3, i64 %force_3

]]></Node>
<StgValue><ssdm name="mul29_3"/></StgValue>
</operation>

<operation id="5566" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:470 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_3, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>

<operation id="5567" st_id="81" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:474 %mul31_3 = dmul i64 %dely_3, i64 %force_3

]]></Node>
<StgValue><ssdm name="mul31_3"/></StgValue>
</operation>

<operation id="5568" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:475 %specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_3, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln49"/></StgValue>
</operation>

<operation id="5569" st_id="81" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:479 %mul33_3 = dmul i64 %delz_3, i64 %force_3

]]></Node>
<StgValue><ssdm name="mul33_3"/></StgValue>
</operation>

<operation id="5570" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:480 %specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_3, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln50"/></StgValue>
</operation>

<operation id="5571" st_id="81" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:578 %mul29_4 = dmul i64 %delx_4, i64 %force_4

]]></Node>
<StgValue><ssdm name="mul29_4"/></StgValue>
</operation>

<operation id="5572" st_id="81" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:583 %mul31_4 = dmul i64 %dely_4, i64 %force_4

]]></Node>
<StgValue><ssdm name="mul31_4"/></StgValue>
</operation>

<operation id="5573" st_id="81" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:588 %mul33_4 = dmul i64 %delz_4, i64 %force_4

]]></Node>
<StgValue><ssdm name="mul33_4"/></StgValue>
</operation>

<operation id="5574" st_id="81" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:687 %mul29_5 = dmul i64 %delx_5, i64 %force_5

]]></Node>
<StgValue><ssdm name="mul29_5"/></StgValue>
</operation>

<operation id="5575" st_id="81" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:692 %mul31_5 = dmul i64 %dely_5, i64 %force_5

]]></Node>
<StgValue><ssdm name="mul31_5"/></StgValue>
</operation>

<operation id="5576" st_id="81" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:697 %mul33_5 = dmul i64 %delz_5, i64 %force_5

]]></Node>
<StgValue><ssdm name="mul33_5"/></StgValue>
</operation>

<operation id="5577" st_id="81" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:796 %mul29_6 = dmul i64 %delx_6, i64 %force_6

]]></Node>
<StgValue><ssdm name="mul29_6"/></StgValue>
</operation>

<operation id="5578" st_id="81" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:801 %mul31_6 = dmul i64 %dely_6, i64 %force_6

]]></Node>
<StgValue><ssdm name="mul31_6"/></StgValue>
</operation>

<operation id="5579" st_id="81" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:806 %mul33_6 = dmul i64 %delz_6, i64 %force_6

]]></Node>
<StgValue><ssdm name="mul33_6"/></StgValue>
</operation>

<operation id="5580" st_id="81" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:905 %mul29_7 = dmul i64 %delx_7, i64 %force_7

]]></Node>
<StgValue><ssdm name="mul29_7"/></StgValue>
</operation>

<operation id="5581" st_id="81" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:910 %mul31_7 = dmul i64 %dely_7, i64 %force_7

]]></Node>
<StgValue><ssdm name="mul31_7"/></StgValue>
</operation>

<operation id="5582" st_id="81" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:915 %mul33_7 = dmul i64 %delz_7, i64 %force_7

]]></Node>
<StgValue><ssdm name="mul33_7"/></StgValue>
</operation>

<operation id="5583" st_id="81" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1012 %force_8 = dmul i64 %r2inv_8, i64 %potential_8

]]></Node>
<StgValue><ssdm name="force_8"/></StgValue>
</operation>

<operation id="5584" st_id="81" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1121 %force_9 = dmul i64 %r2inv_9, i64 %potential_9

]]></Node>
<StgValue><ssdm name="force_9"/></StgValue>
</operation>

<operation id="5585" st_id="81" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1230 %force_10 = dmul i64 %r2inv_10, i64 %potential_10

]]></Node>
<StgValue><ssdm name="force_10"/></StgValue>
</operation>

<operation id="5586" st_id="81" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1339 %force_11 = dmul i64 %r2inv_11, i64 %potential_11

]]></Node>
<StgValue><ssdm name="force_11"/></StgValue>
</operation>

<operation id="5587" st_id="81" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1448 %force_12 = dmul i64 %r2inv_12, i64 %potential_12

]]></Node>
<StgValue><ssdm name="force_12"/></StgValue>
</operation>

<operation id="5588" st_id="81" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1554 %potential_13 = dmul i64 %r6inv_13, i64 %sub26_13

]]></Node>
<StgValue><ssdm name="potential_13"/></StgValue>
</operation>

<operation id="5589" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1555 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_13, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="5590" st_id="81" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1663 %potential_14 = dmul i64 %r6inv_14, i64 %sub26_14

]]></Node>
<StgValue><ssdm name="potential_14"/></StgValue>
</operation>

<operation id="5591" st_id="81" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1772 %potential_15 = dmul i64 %r6inv_15, i64 %sub26_15

]]></Node>
<StgValue><ssdm name="potential_15"/></StgValue>
</operation>

<operation id="5592" st_id="81" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:138 %fx_16 = dadd i64 %mul29_1, i64 0

]]></Node>
<StgValue><ssdm name="fx_16"/></StgValue>
</operation>

<operation id="5593" st_id="81" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:143 %fy_16 = dadd i64 %mul31_1, i64 0

]]></Node>
<StgValue><ssdm name="fy_16"/></StgValue>
</operation>

<operation id="5594" st_id="81" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:148 %fz_16 = dadd i64 %mul33_1, i64 0

]]></Node>
<StgValue><ssdm name="fz_16"/></StgValue>
</operation>

<operation id="5595" st_id="81" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:463 %mul29_1_3 = dmul i64 %delx_19, i64 %force_19

]]></Node>
<StgValue><ssdm name="mul29_1_3"/></StgValue>
</operation>

<operation id="5596" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:464 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_1_3, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>

<operation id="5597" st_id="81" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:468 %mul31_1_3 = dmul i64 %dely_19, i64 %force_19

]]></Node>
<StgValue><ssdm name="mul31_1_3"/></StgValue>
</operation>

<operation id="5598" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:469 %specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_1_3, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln49"/></StgValue>
</operation>

<operation id="5599" st_id="81" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:473 %mul33_1_3 = dmul i64 %delz_19, i64 %force_19

]]></Node>
<StgValue><ssdm name="mul33_1_3"/></StgValue>
</operation>

<operation id="5600" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:474 %specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_1_3, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln50"/></StgValue>
</operation>

<operation id="5601" st_id="81" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:572 %mul29_1_4 = dmul i64 %delx_20, i64 %force_20

]]></Node>
<StgValue><ssdm name="mul29_1_4"/></StgValue>
</operation>

<operation id="5602" st_id="81" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:577 %mul31_1_4 = dmul i64 %dely_20, i64 %force_20

]]></Node>
<StgValue><ssdm name="mul31_1_4"/></StgValue>
</operation>

<operation id="5603" st_id="81" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:582 %mul33_1_4 = dmul i64 %delz_20, i64 %force_20

]]></Node>
<StgValue><ssdm name="mul33_1_4"/></StgValue>
</operation>

<operation id="5604" st_id="81" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:681 %mul29_1_5 = dmul i64 %delx_21, i64 %force_21

]]></Node>
<StgValue><ssdm name="mul29_1_5"/></StgValue>
</operation>

<operation id="5605" st_id="81" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:686 %mul31_1_5 = dmul i64 %dely_21, i64 %force_21

]]></Node>
<StgValue><ssdm name="mul31_1_5"/></StgValue>
</operation>

<operation id="5606" st_id="81" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:691 %mul33_1_5 = dmul i64 %delz_21, i64 %force_21

]]></Node>
<StgValue><ssdm name="mul33_1_5"/></StgValue>
</operation>

<operation id="5607" st_id="81" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:790 %mul29_1_6 = dmul i64 %delx_22, i64 %force_22

]]></Node>
<StgValue><ssdm name="mul29_1_6"/></StgValue>
</operation>

<operation id="5608" st_id="81" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:795 %mul31_1_6 = dmul i64 %dely_22, i64 %force_22

]]></Node>
<StgValue><ssdm name="mul31_1_6"/></StgValue>
</operation>

<operation id="5609" st_id="81" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:800 %mul33_1_6 = dmul i64 %delz_22, i64 %force_22

]]></Node>
<StgValue><ssdm name="mul33_1_6"/></StgValue>
</operation>

<operation id="5610" st_id="81" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:899 %mul29_1_7 = dmul i64 %delx_23, i64 %force_23

]]></Node>
<StgValue><ssdm name="mul29_1_7"/></StgValue>
</operation>

<operation id="5611" st_id="81" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:904 %mul31_1_7 = dmul i64 %dely_23, i64 %force_23

]]></Node>
<StgValue><ssdm name="mul31_1_7"/></StgValue>
</operation>

<operation id="5612" st_id="81" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:909 %mul33_1_7 = dmul i64 %delz_23, i64 %force_23

]]></Node>
<StgValue><ssdm name="mul33_1_7"/></StgValue>
</operation>

<operation id="5613" st_id="81" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1006 %force_24 = dmul i64 %r2inv_24, i64 %potential_24

]]></Node>
<StgValue><ssdm name="force_24"/></StgValue>
</operation>

<operation id="5614" st_id="81" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1115 %force_25 = dmul i64 %r2inv_25, i64 %potential_25

]]></Node>
<StgValue><ssdm name="force_25"/></StgValue>
</operation>

<operation id="5615" st_id="81" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1224 %force_26 = dmul i64 %r2inv_26, i64 %potential_26

]]></Node>
<StgValue><ssdm name="force_26"/></StgValue>
</operation>

<operation id="5616" st_id="81" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1333 %force_27 = dmul i64 %r2inv_27, i64 %potential_27

]]></Node>
<StgValue><ssdm name="force_27"/></StgValue>
</operation>

<operation id="5617" st_id="81" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1442 %force_28 = dmul i64 %r2inv_28, i64 %potential_28

]]></Node>
<StgValue><ssdm name="force_28"/></StgValue>
</operation>

<operation id="5618" st_id="81" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1548 %potential_29 = dmul i64 %r6inv_29, i64 %sub26_1_12

]]></Node>
<StgValue><ssdm name="potential_29"/></StgValue>
</operation>

<operation id="5619" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3462" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1549 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_29, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="5620" st_id="81" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1657 %potential_30 = dmul i64 %r6inv_30, i64 %sub26_1_13

]]></Node>
<StgValue><ssdm name="potential_30"/></StgValue>
</operation>

<operation id="5621" st_id="81" stage="4" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1766 %potential_31 = dmul i64 %r6inv_31, i64 %sub26_1_14

]]></Node>
<StgValue><ssdm name="potential_31"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="5622" st_id="82" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:144 %fx = dadd i64 %mul8, i64 0

]]></Node>
<StgValue><ssdm name="fx"/></StgValue>
</operation>

<operation id="5623" st_id="82" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:149 %fy = dadd i64 %mul9, i64 0

]]></Node>
<StgValue><ssdm name="fy"/></StgValue>
</operation>

<operation id="5624" st_id="82" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:154 %fz = dadd i64 %mul4, i64 0

]]></Node>
<StgValue><ssdm name="fz"/></StgValue>
</operation>

<operation id="5625" st_id="82" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:578 %mul29_4 = dmul i64 %delx_4, i64 %force_4

]]></Node>
<StgValue><ssdm name="mul29_4"/></StgValue>
</operation>

<operation id="5626" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:579 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_4, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>

<operation id="5627" st_id="82" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:583 %mul31_4 = dmul i64 %dely_4, i64 %force_4

]]></Node>
<StgValue><ssdm name="mul31_4"/></StgValue>
</operation>

<operation id="5628" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:584 %specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_4, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln49"/></StgValue>
</operation>

<operation id="5629" st_id="82" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:588 %mul33_4 = dmul i64 %delz_4, i64 %force_4

]]></Node>
<StgValue><ssdm name="mul33_4"/></StgValue>
</operation>

<operation id="5630" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:589 %specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_4, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln50"/></StgValue>
</operation>

<operation id="5631" st_id="82" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:687 %mul29_5 = dmul i64 %delx_5, i64 %force_5

]]></Node>
<StgValue><ssdm name="mul29_5"/></StgValue>
</operation>

<operation id="5632" st_id="82" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:692 %mul31_5 = dmul i64 %dely_5, i64 %force_5

]]></Node>
<StgValue><ssdm name="mul31_5"/></StgValue>
</operation>

<operation id="5633" st_id="82" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:697 %mul33_5 = dmul i64 %delz_5, i64 %force_5

]]></Node>
<StgValue><ssdm name="mul33_5"/></StgValue>
</operation>

<operation id="5634" st_id="82" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:796 %mul29_6 = dmul i64 %delx_6, i64 %force_6

]]></Node>
<StgValue><ssdm name="mul29_6"/></StgValue>
</operation>

<operation id="5635" st_id="82" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:801 %mul31_6 = dmul i64 %dely_6, i64 %force_6

]]></Node>
<StgValue><ssdm name="mul31_6"/></StgValue>
</operation>

<operation id="5636" st_id="82" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:806 %mul33_6 = dmul i64 %delz_6, i64 %force_6

]]></Node>
<StgValue><ssdm name="mul33_6"/></StgValue>
</operation>

<operation id="5637" st_id="82" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:905 %mul29_7 = dmul i64 %delx_7, i64 %force_7

]]></Node>
<StgValue><ssdm name="mul29_7"/></StgValue>
</operation>

<operation id="5638" st_id="82" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:910 %mul31_7 = dmul i64 %dely_7, i64 %force_7

]]></Node>
<StgValue><ssdm name="mul31_7"/></StgValue>
</operation>

<operation id="5639" st_id="82" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:915 %mul33_7 = dmul i64 %delz_7, i64 %force_7

]]></Node>
<StgValue><ssdm name="mul33_7"/></StgValue>
</operation>

<operation id="5640" st_id="82" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1014 %mul29_8 = dmul i64 %delx_8, i64 %force_8

]]></Node>
<StgValue><ssdm name="mul29_8"/></StgValue>
</operation>

<operation id="5641" st_id="82" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1019 %mul31_8 = dmul i64 %dely_8, i64 %force_8

]]></Node>
<StgValue><ssdm name="mul31_8"/></StgValue>
</operation>

<operation id="5642" st_id="82" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1024 %mul33_8 = dmul i64 %delz_8, i64 %force_8

]]></Node>
<StgValue><ssdm name="mul33_8"/></StgValue>
</operation>

<operation id="5643" st_id="82" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1121 %force_9 = dmul i64 %r2inv_9, i64 %potential_9

]]></Node>
<StgValue><ssdm name="force_9"/></StgValue>
</operation>

<operation id="5644" st_id="82" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1230 %force_10 = dmul i64 %r2inv_10, i64 %potential_10

]]></Node>
<StgValue><ssdm name="force_10"/></StgValue>
</operation>

<operation id="5645" st_id="82" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1339 %force_11 = dmul i64 %r2inv_11, i64 %potential_11

]]></Node>
<StgValue><ssdm name="force_11"/></StgValue>
</operation>

<operation id="5646" st_id="82" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1448 %force_12 = dmul i64 %r2inv_12, i64 %potential_12

]]></Node>
<StgValue><ssdm name="force_12"/></StgValue>
</operation>

<operation id="5647" st_id="82" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1557 %force_13 = dmul i64 %r2inv_13, i64 %potential_13

]]></Node>
<StgValue><ssdm name="force_13"/></StgValue>
</operation>

<operation id="5648" st_id="82" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1663 %potential_14 = dmul i64 %r6inv_14, i64 %sub26_14

]]></Node>
<StgValue><ssdm name="potential_14"/></StgValue>
</operation>

<operation id="5649" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1664 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_14, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="5650" st_id="82" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1772 %potential_15 = dmul i64 %r6inv_15, i64 %sub26_15

]]></Node>
<StgValue><ssdm name="potential_15"/></StgValue>
</operation>

<operation id="5651" st_id="82" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:138 %fx_16 = dadd i64 %mul29_1, i64 0

]]></Node>
<StgValue><ssdm name="fx_16"/></StgValue>
</operation>

<operation id="5652" st_id="82" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:143 %fy_16 = dadd i64 %mul31_1, i64 0

]]></Node>
<StgValue><ssdm name="fy_16"/></StgValue>
</operation>

<operation id="5653" st_id="82" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:148 %fz_16 = dadd i64 %mul33_1, i64 0

]]></Node>
<StgValue><ssdm name="fz_16"/></StgValue>
</operation>

<operation id="5654" st_id="82" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:572 %mul29_1_4 = dmul i64 %delx_20, i64 %force_20

]]></Node>
<StgValue><ssdm name="mul29_1_4"/></StgValue>
</operation>

<operation id="5655" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:573 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_1_4, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>

<operation id="5656" st_id="82" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:577 %mul31_1_4 = dmul i64 %dely_20, i64 %force_20

]]></Node>
<StgValue><ssdm name="mul31_1_4"/></StgValue>
</operation>

<operation id="5657" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:578 %specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_1_4, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln49"/></StgValue>
</operation>

<operation id="5658" st_id="82" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:582 %mul33_1_4 = dmul i64 %delz_20, i64 %force_20

]]></Node>
<StgValue><ssdm name="mul33_1_4"/></StgValue>
</operation>

<operation id="5659" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:583 %specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_1_4, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln50"/></StgValue>
</operation>

<operation id="5660" st_id="82" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:681 %mul29_1_5 = dmul i64 %delx_21, i64 %force_21

]]></Node>
<StgValue><ssdm name="mul29_1_5"/></StgValue>
</operation>

<operation id="5661" st_id="82" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:686 %mul31_1_5 = dmul i64 %dely_21, i64 %force_21

]]></Node>
<StgValue><ssdm name="mul31_1_5"/></StgValue>
</operation>

<operation id="5662" st_id="82" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:691 %mul33_1_5 = dmul i64 %delz_21, i64 %force_21

]]></Node>
<StgValue><ssdm name="mul33_1_5"/></StgValue>
</operation>

<operation id="5663" st_id="82" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:790 %mul29_1_6 = dmul i64 %delx_22, i64 %force_22

]]></Node>
<StgValue><ssdm name="mul29_1_6"/></StgValue>
</operation>

<operation id="5664" st_id="82" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:795 %mul31_1_6 = dmul i64 %dely_22, i64 %force_22

]]></Node>
<StgValue><ssdm name="mul31_1_6"/></StgValue>
</operation>

<operation id="5665" st_id="82" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:800 %mul33_1_6 = dmul i64 %delz_22, i64 %force_22

]]></Node>
<StgValue><ssdm name="mul33_1_6"/></StgValue>
</operation>

<operation id="5666" st_id="82" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:899 %mul29_1_7 = dmul i64 %delx_23, i64 %force_23

]]></Node>
<StgValue><ssdm name="mul29_1_7"/></StgValue>
</operation>

<operation id="5667" st_id="82" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:904 %mul31_1_7 = dmul i64 %dely_23, i64 %force_23

]]></Node>
<StgValue><ssdm name="mul31_1_7"/></StgValue>
</operation>

<operation id="5668" st_id="82" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:909 %mul33_1_7 = dmul i64 %delz_23, i64 %force_23

]]></Node>
<StgValue><ssdm name="mul33_1_7"/></StgValue>
</operation>

<operation id="5669" st_id="82" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1008 %mul29_1_8 = dmul i64 %delx_24, i64 %force_24

]]></Node>
<StgValue><ssdm name="mul29_1_8"/></StgValue>
</operation>

<operation id="5670" st_id="82" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1013 %mul31_1_8 = dmul i64 %dely_24, i64 %force_24

]]></Node>
<StgValue><ssdm name="mul31_1_8"/></StgValue>
</operation>

<operation id="5671" st_id="82" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1018 %mul33_1_8 = dmul i64 %delz_24, i64 %force_24

]]></Node>
<StgValue><ssdm name="mul33_1_8"/></StgValue>
</operation>

<operation id="5672" st_id="82" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1115 %force_25 = dmul i64 %r2inv_25, i64 %potential_25

]]></Node>
<StgValue><ssdm name="force_25"/></StgValue>
</operation>

<operation id="5673" st_id="82" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1224 %force_26 = dmul i64 %r2inv_26, i64 %potential_26

]]></Node>
<StgValue><ssdm name="force_26"/></StgValue>
</operation>

<operation id="5674" st_id="82" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1333 %force_27 = dmul i64 %r2inv_27, i64 %potential_27

]]></Node>
<StgValue><ssdm name="force_27"/></StgValue>
</operation>

<operation id="5675" st_id="82" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1442 %force_28 = dmul i64 %r2inv_28, i64 %potential_28

]]></Node>
<StgValue><ssdm name="force_28"/></StgValue>
</operation>

<operation id="5676" st_id="82" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1551 %force_29 = dmul i64 %r2inv_29, i64 %potential_29

]]></Node>
<StgValue><ssdm name="force_29"/></StgValue>
</operation>

<operation id="5677" st_id="82" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1657 %potential_30 = dmul i64 %r6inv_30, i64 %sub26_1_13

]]></Node>
<StgValue><ssdm name="potential_30"/></StgValue>
</operation>

<operation id="5678" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3571" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1658 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_30, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="5679" st_id="82" stage="3" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1766 %potential_31 = dmul i64 %r6inv_31, i64 %sub26_1_14

]]></Node>
<StgValue><ssdm name="potential_31"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="5680" st_id="83" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:144 %fx = dadd i64 %mul8, i64 0

]]></Node>
<StgValue><ssdm name="fx"/></StgValue>
</operation>

<operation id="5681" st_id="83" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:149 %fy = dadd i64 %mul9, i64 0

]]></Node>
<StgValue><ssdm name="fy"/></StgValue>
</operation>

<operation id="5682" st_id="83" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:154 %fz = dadd i64 %mul4, i64 0

]]></Node>
<StgValue><ssdm name="fz"/></StgValue>
</operation>

<operation id="5683" st_id="83" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:687 %mul29_5 = dmul i64 %delx_5, i64 %force_5

]]></Node>
<StgValue><ssdm name="mul29_5"/></StgValue>
</operation>

<operation id="5684" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:688 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_5, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>

<operation id="5685" st_id="83" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:692 %mul31_5 = dmul i64 %dely_5, i64 %force_5

]]></Node>
<StgValue><ssdm name="mul31_5"/></StgValue>
</operation>

<operation id="5686" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:693 %specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_5, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln49"/></StgValue>
</operation>

<operation id="5687" st_id="83" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:697 %mul33_5 = dmul i64 %delz_5, i64 %force_5

]]></Node>
<StgValue><ssdm name="mul33_5"/></StgValue>
</operation>

<operation id="5688" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:698 %specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_5, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln50"/></StgValue>
</operation>

<operation id="5689" st_id="83" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:796 %mul29_6 = dmul i64 %delx_6, i64 %force_6

]]></Node>
<StgValue><ssdm name="mul29_6"/></StgValue>
</operation>

<operation id="5690" st_id="83" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:801 %mul31_6 = dmul i64 %dely_6, i64 %force_6

]]></Node>
<StgValue><ssdm name="mul31_6"/></StgValue>
</operation>

<operation id="5691" st_id="83" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:806 %mul33_6 = dmul i64 %delz_6, i64 %force_6

]]></Node>
<StgValue><ssdm name="mul33_6"/></StgValue>
</operation>

<operation id="5692" st_id="83" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:905 %mul29_7 = dmul i64 %delx_7, i64 %force_7

]]></Node>
<StgValue><ssdm name="mul29_7"/></StgValue>
</operation>

<operation id="5693" st_id="83" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:910 %mul31_7 = dmul i64 %dely_7, i64 %force_7

]]></Node>
<StgValue><ssdm name="mul31_7"/></StgValue>
</operation>

<operation id="5694" st_id="83" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:915 %mul33_7 = dmul i64 %delz_7, i64 %force_7

]]></Node>
<StgValue><ssdm name="mul33_7"/></StgValue>
</operation>

<operation id="5695" st_id="83" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1014 %mul29_8 = dmul i64 %delx_8, i64 %force_8

]]></Node>
<StgValue><ssdm name="mul29_8"/></StgValue>
</operation>

<operation id="5696" st_id="83" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1019 %mul31_8 = dmul i64 %dely_8, i64 %force_8

]]></Node>
<StgValue><ssdm name="mul31_8"/></StgValue>
</operation>

<operation id="5697" st_id="83" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1024 %mul33_8 = dmul i64 %delz_8, i64 %force_8

]]></Node>
<StgValue><ssdm name="mul33_8"/></StgValue>
</operation>

<operation id="5698" st_id="83" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1123 %mul29_9 = dmul i64 %delx_9, i64 %force_9

]]></Node>
<StgValue><ssdm name="mul29_9"/></StgValue>
</operation>

<operation id="5699" st_id="83" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1128 %mul31_9 = dmul i64 %dely_9, i64 %force_9

]]></Node>
<StgValue><ssdm name="mul31_9"/></StgValue>
</operation>

<operation id="5700" st_id="83" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1133 %mul33_9 = dmul i64 %delz_9, i64 %force_9

]]></Node>
<StgValue><ssdm name="mul33_9"/></StgValue>
</operation>

<operation id="5701" st_id="83" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1230 %force_10 = dmul i64 %r2inv_10, i64 %potential_10

]]></Node>
<StgValue><ssdm name="force_10"/></StgValue>
</operation>

<operation id="5702" st_id="83" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1339 %force_11 = dmul i64 %r2inv_11, i64 %potential_11

]]></Node>
<StgValue><ssdm name="force_11"/></StgValue>
</operation>

<operation id="5703" st_id="83" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1448 %force_12 = dmul i64 %r2inv_12, i64 %potential_12

]]></Node>
<StgValue><ssdm name="force_12"/></StgValue>
</operation>

<operation id="5704" st_id="83" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1557 %force_13 = dmul i64 %r2inv_13, i64 %potential_13

]]></Node>
<StgValue><ssdm name="force_13"/></StgValue>
</operation>

<operation id="5705" st_id="83" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1666 %force_14 = dmul i64 %r2inv_14, i64 %potential_14

]]></Node>
<StgValue><ssdm name="force_14"/></StgValue>
</operation>

<operation id="5706" st_id="83" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1772 %potential_15 = dmul i64 %r6inv_15, i64 %sub26_15

]]></Node>
<StgValue><ssdm name="potential_15"/></StgValue>
</operation>

<operation id="5707" st_id="83" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:138 %fx_16 = dadd i64 %mul29_1, i64 0

]]></Node>
<StgValue><ssdm name="fx_16"/></StgValue>
</operation>

<operation id="5708" st_id="83" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:143 %fy_16 = dadd i64 %mul31_1, i64 0

]]></Node>
<StgValue><ssdm name="fy_16"/></StgValue>
</operation>

<operation id="5709" st_id="83" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:148 %fz_16 = dadd i64 %mul33_1, i64 0

]]></Node>
<StgValue><ssdm name="fz_16"/></StgValue>
</operation>

<operation id="5710" st_id="83" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:681 %mul29_1_5 = dmul i64 %delx_21, i64 %force_21

]]></Node>
<StgValue><ssdm name="mul29_1_5"/></StgValue>
</operation>

<operation id="5711" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:682 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_1_5, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>

<operation id="5712" st_id="83" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:686 %mul31_1_5 = dmul i64 %dely_21, i64 %force_21

]]></Node>
<StgValue><ssdm name="mul31_1_5"/></StgValue>
</operation>

<operation id="5713" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:687 %specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_1_5, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln49"/></StgValue>
</operation>

<operation id="5714" st_id="83" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:691 %mul33_1_5 = dmul i64 %delz_21, i64 %force_21

]]></Node>
<StgValue><ssdm name="mul33_1_5"/></StgValue>
</operation>

<operation id="5715" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:692 %specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_1_5, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln50"/></StgValue>
</operation>

<operation id="5716" st_id="83" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:790 %mul29_1_6 = dmul i64 %delx_22, i64 %force_22

]]></Node>
<StgValue><ssdm name="mul29_1_6"/></StgValue>
</operation>

<operation id="5717" st_id="83" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:795 %mul31_1_6 = dmul i64 %dely_22, i64 %force_22

]]></Node>
<StgValue><ssdm name="mul31_1_6"/></StgValue>
</operation>

<operation id="5718" st_id="83" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:800 %mul33_1_6 = dmul i64 %delz_22, i64 %force_22

]]></Node>
<StgValue><ssdm name="mul33_1_6"/></StgValue>
</operation>

<operation id="5719" st_id="83" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:899 %mul29_1_7 = dmul i64 %delx_23, i64 %force_23

]]></Node>
<StgValue><ssdm name="mul29_1_7"/></StgValue>
</operation>

<operation id="5720" st_id="83" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:904 %mul31_1_7 = dmul i64 %dely_23, i64 %force_23

]]></Node>
<StgValue><ssdm name="mul31_1_7"/></StgValue>
</operation>

<operation id="5721" st_id="83" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:909 %mul33_1_7 = dmul i64 %delz_23, i64 %force_23

]]></Node>
<StgValue><ssdm name="mul33_1_7"/></StgValue>
</operation>

<operation id="5722" st_id="83" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1008 %mul29_1_8 = dmul i64 %delx_24, i64 %force_24

]]></Node>
<StgValue><ssdm name="mul29_1_8"/></StgValue>
</operation>

<operation id="5723" st_id="83" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1013 %mul31_1_8 = dmul i64 %dely_24, i64 %force_24

]]></Node>
<StgValue><ssdm name="mul31_1_8"/></StgValue>
</operation>

<operation id="5724" st_id="83" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1018 %mul33_1_8 = dmul i64 %delz_24, i64 %force_24

]]></Node>
<StgValue><ssdm name="mul33_1_8"/></StgValue>
</operation>

<operation id="5725" st_id="83" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1117 %mul29_1_9 = dmul i64 %delx_25, i64 %force_25

]]></Node>
<StgValue><ssdm name="mul29_1_9"/></StgValue>
</operation>

<operation id="5726" st_id="83" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1122 %mul31_1_9 = dmul i64 %dely_25, i64 %force_25

]]></Node>
<StgValue><ssdm name="mul31_1_9"/></StgValue>
</operation>

<operation id="5727" st_id="83" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1127 %mul33_1_9 = dmul i64 %delz_25, i64 %force_25

]]></Node>
<StgValue><ssdm name="mul33_1_9"/></StgValue>
</operation>

<operation id="5728" st_id="83" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1224 %force_26 = dmul i64 %r2inv_26, i64 %potential_26

]]></Node>
<StgValue><ssdm name="force_26"/></StgValue>
</operation>

<operation id="5729" st_id="83" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1333 %force_27 = dmul i64 %r2inv_27, i64 %potential_27

]]></Node>
<StgValue><ssdm name="force_27"/></StgValue>
</operation>

<operation id="5730" st_id="83" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1442 %force_28 = dmul i64 %r2inv_28, i64 %potential_28

]]></Node>
<StgValue><ssdm name="force_28"/></StgValue>
</operation>

<operation id="5731" st_id="83" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1551 %force_29 = dmul i64 %r2inv_29, i64 %potential_29

]]></Node>
<StgValue><ssdm name="force_29"/></StgValue>
</operation>

<operation id="5732" st_id="83" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1660 %force_30 = dmul i64 %r2inv_30, i64 %potential_30

]]></Node>
<StgValue><ssdm name="force_30"/></StgValue>
</operation>

<operation id="5733" st_id="83" stage="2" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1766 %potential_31 = dmul i64 %r6inv_31, i64 %sub26_1_14

]]></Node>
<StgValue><ssdm name="potential_31"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="5734" st_id="84" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:253 %fx_1 = dadd i64 %fx, i64 %mul29_s

]]></Node>
<StgValue><ssdm name="fx_1"/></StgValue>
</operation>

<operation id="5735" st_id="84" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:258 %fy_1 = dadd i64 %fy, i64 %mul31_s

]]></Node>
<StgValue><ssdm name="fy_1"/></StgValue>
</operation>

<operation id="5736" st_id="84" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:263 %fz_1 = dadd i64 %fz, i64 %mul33_s

]]></Node>
<StgValue><ssdm name="fz_1"/></StgValue>
</operation>

<operation id="5737" st_id="84" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:796 %mul29_6 = dmul i64 %delx_6, i64 %force_6

]]></Node>
<StgValue><ssdm name="mul29_6"/></StgValue>
</operation>

<operation id="5738" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:797 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_6, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>

<operation id="5739" st_id="84" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:801 %mul31_6 = dmul i64 %dely_6, i64 %force_6

]]></Node>
<StgValue><ssdm name="mul31_6"/></StgValue>
</operation>

<operation id="5740" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:802 %specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_6, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln49"/></StgValue>
</operation>

<operation id="5741" st_id="84" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:806 %mul33_6 = dmul i64 %delz_6, i64 %force_6

]]></Node>
<StgValue><ssdm name="mul33_6"/></StgValue>
</operation>

<operation id="5742" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:807 %specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_6, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln50"/></StgValue>
</operation>

<operation id="5743" st_id="84" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:905 %mul29_7 = dmul i64 %delx_7, i64 %force_7

]]></Node>
<StgValue><ssdm name="mul29_7"/></StgValue>
</operation>

<operation id="5744" st_id="84" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:910 %mul31_7 = dmul i64 %dely_7, i64 %force_7

]]></Node>
<StgValue><ssdm name="mul31_7"/></StgValue>
</operation>

<operation id="5745" st_id="84" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:915 %mul33_7 = dmul i64 %delz_7, i64 %force_7

]]></Node>
<StgValue><ssdm name="mul33_7"/></StgValue>
</operation>

<operation id="5746" st_id="84" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1014 %mul29_8 = dmul i64 %delx_8, i64 %force_8

]]></Node>
<StgValue><ssdm name="mul29_8"/></StgValue>
</operation>

<operation id="5747" st_id="84" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1019 %mul31_8 = dmul i64 %dely_8, i64 %force_8

]]></Node>
<StgValue><ssdm name="mul31_8"/></StgValue>
</operation>

<operation id="5748" st_id="84" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1024 %mul33_8 = dmul i64 %delz_8, i64 %force_8

]]></Node>
<StgValue><ssdm name="mul33_8"/></StgValue>
</operation>

<operation id="5749" st_id="84" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1123 %mul29_9 = dmul i64 %delx_9, i64 %force_9

]]></Node>
<StgValue><ssdm name="mul29_9"/></StgValue>
</operation>

<operation id="5750" st_id="84" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1128 %mul31_9 = dmul i64 %dely_9, i64 %force_9

]]></Node>
<StgValue><ssdm name="mul31_9"/></StgValue>
</operation>

<operation id="5751" st_id="84" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1133 %mul33_9 = dmul i64 %delz_9, i64 %force_9

]]></Node>
<StgValue><ssdm name="mul33_9"/></StgValue>
</operation>

<operation id="5752" st_id="84" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1232 %mul29_10 = dmul i64 %delx_10, i64 %force_10

]]></Node>
<StgValue><ssdm name="mul29_10"/></StgValue>
</operation>

<operation id="5753" st_id="84" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1237 %mul31_10 = dmul i64 %dely_10, i64 %force_10

]]></Node>
<StgValue><ssdm name="mul31_10"/></StgValue>
</operation>

<operation id="5754" st_id="84" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1242 %mul33_10 = dmul i64 %delz_10, i64 %force_10

]]></Node>
<StgValue><ssdm name="mul33_10"/></StgValue>
</operation>

<operation id="5755" st_id="84" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1339 %force_11 = dmul i64 %r2inv_11, i64 %potential_11

]]></Node>
<StgValue><ssdm name="force_11"/></StgValue>
</operation>

<operation id="5756" st_id="84" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1448 %force_12 = dmul i64 %r2inv_12, i64 %potential_12

]]></Node>
<StgValue><ssdm name="force_12"/></StgValue>
</operation>

<operation id="5757" st_id="84" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1557 %force_13 = dmul i64 %r2inv_13, i64 %potential_13

]]></Node>
<StgValue><ssdm name="force_13"/></StgValue>
</operation>

<operation id="5758" st_id="84" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1666 %force_14 = dmul i64 %r2inv_14, i64 %potential_14

]]></Node>
<StgValue><ssdm name="force_14"/></StgValue>
</operation>

<operation id="5759" st_id="84" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1772 %potential_15 = dmul i64 %r6inv_15, i64 %sub26_15

]]></Node>
<StgValue><ssdm name="potential_15"/></StgValue>
</operation>

<operation id="5760" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1773 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_15, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="5761" st_id="84" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:247 %fx_17 = dadd i64 %fx_16, i64 %mul29_1_1

]]></Node>
<StgValue><ssdm name="fx_17"/></StgValue>
</operation>

<operation id="5762" st_id="84" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:252 %fy_17 = dadd i64 %fy_16, i64 %mul31_1_1

]]></Node>
<StgValue><ssdm name="fy_17"/></StgValue>
</operation>

<operation id="5763" st_id="84" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:257 %fz_17 = dadd i64 %fz_16, i64 %mul33_1_1

]]></Node>
<StgValue><ssdm name="fz_17"/></StgValue>
</operation>

<operation id="5764" st_id="84" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:790 %mul29_1_6 = dmul i64 %delx_22, i64 %force_22

]]></Node>
<StgValue><ssdm name="mul29_1_6"/></StgValue>
</operation>

<operation id="5765" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:791 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_1_6, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>

<operation id="5766" st_id="84" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:795 %mul31_1_6 = dmul i64 %dely_22, i64 %force_22

]]></Node>
<StgValue><ssdm name="mul31_1_6"/></StgValue>
</operation>

<operation id="5767" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:796 %specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_1_6, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln49"/></StgValue>
</operation>

<operation id="5768" st_id="84" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:800 %mul33_1_6 = dmul i64 %delz_22, i64 %force_22

]]></Node>
<StgValue><ssdm name="mul33_1_6"/></StgValue>
</operation>

<operation id="5769" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:801 %specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_1_6, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln50"/></StgValue>
</operation>

<operation id="5770" st_id="84" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:899 %mul29_1_7 = dmul i64 %delx_23, i64 %force_23

]]></Node>
<StgValue><ssdm name="mul29_1_7"/></StgValue>
</operation>

<operation id="5771" st_id="84" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:904 %mul31_1_7 = dmul i64 %dely_23, i64 %force_23

]]></Node>
<StgValue><ssdm name="mul31_1_7"/></StgValue>
</operation>

<operation id="5772" st_id="84" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:909 %mul33_1_7 = dmul i64 %delz_23, i64 %force_23

]]></Node>
<StgValue><ssdm name="mul33_1_7"/></StgValue>
</operation>

<operation id="5773" st_id="84" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1008 %mul29_1_8 = dmul i64 %delx_24, i64 %force_24

]]></Node>
<StgValue><ssdm name="mul29_1_8"/></StgValue>
</operation>

<operation id="5774" st_id="84" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1013 %mul31_1_8 = dmul i64 %dely_24, i64 %force_24

]]></Node>
<StgValue><ssdm name="mul31_1_8"/></StgValue>
</operation>

<operation id="5775" st_id="84" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1018 %mul33_1_8 = dmul i64 %delz_24, i64 %force_24

]]></Node>
<StgValue><ssdm name="mul33_1_8"/></StgValue>
</operation>

<operation id="5776" st_id="84" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1117 %mul29_1_9 = dmul i64 %delx_25, i64 %force_25

]]></Node>
<StgValue><ssdm name="mul29_1_9"/></StgValue>
</operation>

<operation id="5777" st_id="84" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1122 %mul31_1_9 = dmul i64 %dely_25, i64 %force_25

]]></Node>
<StgValue><ssdm name="mul31_1_9"/></StgValue>
</operation>

<operation id="5778" st_id="84" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1127 %mul33_1_9 = dmul i64 %delz_25, i64 %force_25

]]></Node>
<StgValue><ssdm name="mul33_1_9"/></StgValue>
</operation>

<operation id="5779" st_id="84" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1226 %mul29_1_s = dmul i64 %delx_26, i64 %force_26

]]></Node>
<StgValue><ssdm name="mul29_1_s"/></StgValue>
</operation>

<operation id="5780" st_id="84" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1231 %mul31_1_s = dmul i64 %dely_26, i64 %force_26

]]></Node>
<StgValue><ssdm name="mul31_1_s"/></StgValue>
</operation>

<operation id="5781" st_id="84" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1236 %mul33_1_s = dmul i64 %delz_26, i64 %force_26

]]></Node>
<StgValue><ssdm name="mul33_1_s"/></StgValue>
</operation>

<operation id="5782" st_id="84" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1333 %force_27 = dmul i64 %r2inv_27, i64 %potential_27

]]></Node>
<StgValue><ssdm name="force_27"/></StgValue>
</operation>

<operation id="5783" st_id="84" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1442 %force_28 = dmul i64 %r2inv_28, i64 %potential_28

]]></Node>
<StgValue><ssdm name="force_28"/></StgValue>
</operation>

<operation id="5784" st_id="84" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1551 %force_29 = dmul i64 %r2inv_29, i64 %potential_29

]]></Node>
<StgValue><ssdm name="force_29"/></StgValue>
</operation>

<operation id="5785" st_id="84" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1660 %force_30 = dmul i64 %r2inv_30, i64 %potential_30

]]></Node>
<StgValue><ssdm name="force_30"/></StgValue>
</operation>

<operation id="5786" st_id="84" stage="1" lat="4">
<core>DMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1766 %potential_31 = dmul i64 %r6inv_31, i64 %sub26_1_14

]]></Node>
<StgValue><ssdm name="potential_31"/></StgValue>
</operation>

<operation id="5787" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3680" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1767 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_31, i64 510, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="5788" st_id="85" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:253 %fx_1 = dadd i64 %fx, i64 %mul29_s

]]></Node>
<StgValue><ssdm name="fx_1"/></StgValue>
</operation>

<operation id="5789" st_id="85" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:258 %fy_1 = dadd i64 %fy, i64 %mul31_s

]]></Node>
<StgValue><ssdm name="fy_1"/></StgValue>
</operation>

<operation id="5790" st_id="85" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:263 %fz_1 = dadd i64 %fz, i64 %mul33_s

]]></Node>
<StgValue><ssdm name="fz_1"/></StgValue>
</operation>

<operation id="5791" st_id="85" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:905 %mul29_7 = dmul i64 %delx_7, i64 %force_7

]]></Node>
<StgValue><ssdm name="mul29_7"/></StgValue>
</operation>

<operation id="5792" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:906 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_7, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>

<operation id="5793" st_id="85" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:910 %mul31_7 = dmul i64 %dely_7, i64 %force_7

]]></Node>
<StgValue><ssdm name="mul31_7"/></StgValue>
</operation>

<operation id="5794" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:911 %specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_7, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln49"/></StgValue>
</operation>

<operation id="5795" st_id="85" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:915 %mul33_7 = dmul i64 %delz_7, i64 %force_7

]]></Node>
<StgValue><ssdm name="mul33_7"/></StgValue>
</operation>

<operation id="5796" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:916 %specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_7, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln50"/></StgValue>
</operation>

<operation id="5797" st_id="85" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1014 %mul29_8 = dmul i64 %delx_8, i64 %force_8

]]></Node>
<StgValue><ssdm name="mul29_8"/></StgValue>
</operation>

<operation id="5798" st_id="85" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1019 %mul31_8 = dmul i64 %dely_8, i64 %force_8

]]></Node>
<StgValue><ssdm name="mul31_8"/></StgValue>
</operation>

<operation id="5799" st_id="85" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1024 %mul33_8 = dmul i64 %delz_8, i64 %force_8

]]></Node>
<StgValue><ssdm name="mul33_8"/></StgValue>
</operation>

<operation id="5800" st_id="85" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1123 %mul29_9 = dmul i64 %delx_9, i64 %force_9

]]></Node>
<StgValue><ssdm name="mul29_9"/></StgValue>
</operation>

<operation id="5801" st_id="85" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1128 %mul31_9 = dmul i64 %dely_9, i64 %force_9

]]></Node>
<StgValue><ssdm name="mul31_9"/></StgValue>
</operation>

<operation id="5802" st_id="85" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1133 %mul33_9 = dmul i64 %delz_9, i64 %force_9

]]></Node>
<StgValue><ssdm name="mul33_9"/></StgValue>
</operation>

<operation id="5803" st_id="85" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1232 %mul29_10 = dmul i64 %delx_10, i64 %force_10

]]></Node>
<StgValue><ssdm name="mul29_10"/></StgValue>
</operation>

<operation id="5804" st_id="85" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1237 %mul31_10 = dmul i64 %dely_10, i64 %force_10

]]></Node>
<StgValue><ssdm name="mul31_10"/></StgValue>
</operation>

<operation id="5805" st_id="85" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1242 %mul33_10 = dmul i64 %delz_10, i64 %force_10

]]></Node>
<StgValue><ssdm name="mul33_10"/></StgValue>
</operation>

<operation id="5806" st_id="85" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1341 %mul29_11 = dmul i64 %delx_11, i64 %force_11

]]></Node>
<StgValue><ssdm name="mul29_11"/></StgValue>
</operation>

<operation id="5807" st_id="85" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1346 %mul31_11 = dmul i64 %dely_11, i64 %force_11

]]></Node>
<StgValue><ssdm name="mul31_11"/></StgValue>
</operation>

<operation id="5808" st_id="85" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1351 %mul33_11 = dmul i64 %delz_11, i64 %force_11

]]></Node>
<StgValue><ssdm name="mul33_11"/></StgValue>
</operation>

<operation id="5809" st_id="85" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1448 %force_12 = dmul i64 %r2inv_12, i64 %potential_12

]]></Node>
<StgValue><ssdm name="force_12"/></StgValue>
</operation>

<operation id="5810" st_id="85" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1557 %force_13 = dmul i64 %r2inv_13, i64 %potential_13

]]></Node>
<StgValue><ssdm name="force_13"/></StgValue>
</operation>

<operation id="5811" st_id="85" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1666 %force_14 = dmul i64 %r2inv_14, i64 %potential_14

]]></Node>
<StgValue><ssdm name="force_14"/></StgValue>
</operation>

<operation id="5812" st_id="85" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1775 %force_15 = dmul i64 %r2inv_15, i64 %potential_15

]]></Node>
<StgValue><ssdm name="force_15"/></StgValue>
</operation>

<operation id="5813" st_id="85" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:247 %fx_17 = dadd i64 %fx_16, i64 %mul29_1_1

]]></Node>
<StgValue><ssdm name="fx_17"/></StgValue>
</operation>

<operation id="5814" st_id="85" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:252 %fy_17 = dadd i64 %fy_16, i64 %mul31_1_1

]]></Node>
<StgValue><ssdm name="fy_17"/></StgValue>
</operation>

<operation id="5815" st_id="85" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:257 %fz_17 = dadd i64 %fz_16, i64 %mul33_1_1

]]></Node>
<StgValue><ssdm name="fz_17"/></StgValue>
</operation>

<operation id="5816" st_id="85" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:899 %mul29_1_7 = dmul i64 %delx_23, i64 %force_23

]]></Node>
<StgValue><ssdm name="mul29_1_7"/></StgValue>
</operation>

<operation id="5817" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:900 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_1_7, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>

<operation id="5818" st_id="85" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:904 %mul31_1_7 = dmul i64 %dely_23, i64 %force_23

]]></Node>
<StgValue><ssdm name="mul31_1_7"/></StgValue>
</operation>

<operation id="5819" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:905 %specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_1_7, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln49"/></StgValue>
</operation>

<operation id="5820" st_id="85" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:909 %mul33_1_7 = dmul i64 %delz_23, i64 %force_23

]]></Node>
<StgValue><ssdm name="mul33_1_7"/></StgValue>
</operation>

<operation id="5821" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:910 %specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_1_7, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln50"/></StgValue>
</operation>

<operation id="5822" st_id="85" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1008 %mul29_1_8 = dmul i64 %delx_24, i64 %force_24

]]></Node>
<StgValue><ssdm name="mul29_1_8"/></StgValue>
</operation>

<operation id="5823" st_id="85" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1013 %mul31_1_8 = dmul i64 %dely_24, i64 %force_24

]]></Node>
<StgValue><ssdm name="mul31_1_8"/></StgValue>
</operation>

<operation id="5824" st_id="85" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1018 %mul33_1_8 = dmul i64 %delz_24, i64 %force_24

]]></Node>
<StgValue><ssdm name="mul33_1_8"/></StgValue>
</operation>

<operation id="5825" st_id="85" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1117 %mul29_1_9 = dmul i64 %delx_25, i64 %force_25

]]></Node>
<StgValue><ssdm name="mul29_1_9"/></StgValue>
</operation>

<operation id="5826" st_id="85" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1122 %mul31_1_9 = dmul i64 %dely_25, i64 %force_25

]]></Node>
<StgValue><ssdm name="mul31_1_9"/></StgValue>
</operation>

<operation id="5827" st_id="85" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1127 %mul33_1_9 = dmul i64 %delz_25, i64 %force_25

]]></Node>
<StgValue><ssdm name="mul33_1_9"/></StgValue>
</operation>

<operation id="5828" st_id="85" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1226 %mul29_1_s = dmul i64 %delx_26, i64 %force_26

]]></Node>
<StgValue><ssdm name="mul29_1_s"/></StgValue>
</operation>

<operation id="5829" st_id="85" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1231 %mul31_1_s = dmul i64 %dely_26, i64 %force_26

]]></Node>
<StgValue><ssdm name="mul31_1_s"/></StgValue>
</operation>

<operation id="5830" st_id="85" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1236 %mul33_1_s = dmul i64 %delz_26, i64 %force_26

]]></Node>
<StgValue><ssdm name="mul33_1_s"/></StgValue>
</operation>

<operation id="5831" st_id="85" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1335 %mul29_1_10 = dmul i64 %delx_27, i64 %force_27

]]></Node>
<StgValue><ssdm name="mul29_1_10"/></StgValue>
</operation>

<operation id="5832" st_id="85" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1340 %mul31_1_10 = dmul i64 %dely_27, i64 %force_27

]]></Node>
<StgValue><ssdm name="mul31_1_10"/></StgValue>
</operation>

<operation id="5833" st_id="85" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1345 %mul33_1_10 = dmul i64 %delz_27, i64 %force_27

]]></Node>
<StgValue><ssdm name="mul33_1_10"/></StgValue>
</operation>

<operation id="5834" st_id="85" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1442 %force_28 = dmul i64 %r2inv_28, i64 %potential_28

]]></Node>
<StgValue><ssdm name="force_28"/></StgValue>
</operation>

<operation id="5835" st_id="85" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1551 %force_29 = dmul i64 %r2inv_29, i64 %potential_29

]]></Node>
<StgValue><ssdm name="force_29"/></StgValue>
</operation>

<operation id="5836" st_id="85" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1660 %force_30 = dmul i64 %r2inv_30, i64 %potential_30

]]></Node>
<StgValue><ssdm name="force_30"/></StgValue>
</operation>

<operation id="5837" st_id="85" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3682" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1769 %force_31 = dmul i64 %r2inv_31, i64 %potential_31

]]></Node>
<StgValue><ssdm name="force_31"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="5838" st_id="86" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:253 %fx_1 = dadd i64 %fx, i64 %mul29_s

]]></Node>
<StgValue><ssdm name="fx_1"/></StgValue>
</operation>

<operation id="5839" st_id="86" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:258 %fy_1 = dadd i64 %fy, i64 %mul31_s

]]></Node>
<StgValue><ssdm name="fy_1"/></StgValue>
</operation>

<operation id="5840" st_id="86" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:263 %fz_1 = dadd i64 %fz, i64 %mul33_s

]]></Node>
<StgValue><ssdm name="fz_1"/></StgValue>
</operation>

<operation id="5841" st_id="86" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1014 %mul29_8 = dmul i64 %delx_8, i64 %force_8

]]></Node>
<StgValue><ssdm name="mul29_8"/></StgValue>
</operation>

<operation id="5842" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1015 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_8, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>

<operation id="5843" st_id="86" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1019 %mul31_8 = dmul i64 %dely_8, i64 %force_8

]]></Node>
<StgValue><ssdm name="mul31_8"/></StgValue>
</operation>

<operation id="5844" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1020 %specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_8, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln49"/></StgValue>
</operation>

<operation id="5845" st_id="86" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1024 %mul33_8 = dmul i64 %delz_8, i64 %force_8

]]></Node>
<StgValue><ssdm name="mul33_8"/></StgValue>
</operation>

<operation id="5846" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1025 %specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_8, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln50"/></StgValue>
</operation>

<operation id="5847" st_id="86" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1123 %mul29_9 = dmul i64 %delx_9, i64 %force_9

]]></Node>
<StgValue><ssdm name="mul29_9"/></StgValue>
</operation>

<operation id="5848" st_id="86" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1128 %mul31_9 = dmul i64 %dely_9, i64 %force_9

]]></Node>
<StgValue><ssdm name="mul31_9"/></StgValue>
</operation>

<operation id="5849" st_id="86" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1133 %mul33_9 = dmul i64 %delz_9, i64 %force_9

]]></Node>
<StgValue><ssdm name="mul33_9"/></StgValue>
</operation>

<operation id="5850" st_id="86" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1232 %mul29_10 = dmul i64 %delx_10, i64 %force_10

]]></Node>
<StgValue><ssdm name="mul29_10"/></StgValue>
</operation>

<operation id="5851" st_id="86" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1237 %mul31_10 = dmul i64 %dely_10, i64 %force_10

]]></Node>
<StgValue><ssdm name="mul31_10"/></StgValue>
</operation>

<operation id="5852" st_id="86" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1242 %mul33_10 = dmul i64 %delz_10, i64 %force_10

]]></Node>
<StgValue><ssdm name="mul33_10"/></StgValue>
</operation>

<operation id="5853" st_id="86" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1341 %mul29_11 = dmul i64 %delx_11, i64 %force_11

]]></Node>
<StgValue><ssdm name="mul29_11"/></StgValue>
</operation>

<operation id="5854" st_id="86" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1346 %mul31_11 = dmul i64 %dely_11, i64 %force_11

]]></Node>
<StgValue><ssdm name="mul31_11"/></StgValue>
</operation>

<operation id="5855" st_id="86" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1351 %mul33_11 = dmul i64 %delz_11, i64 %force_11

]]></Node>
<StgValue><ssdm name="mul33_11"/></StgValue>
</operation>

<operation id="5856" st_id="86" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1450 %mul29_12 = dmul i64 %delx_12, i64 %force_12

]]></Node>
<StgValue><ssdm name="mul29_12"/></StgValue>
</operation>

<operation id="5857" st_id="86" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1455 %mul31_12 = dmul i64 %dely_12, i64 %force_12

]]></Node>
<StgValue><ssdm name="mul31_12"/></StgValue>
</operation>

<operation id="5858" st_id="86" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1460 %mul33_12 = dmul i64 %delz_12, i64 %force_12

]]></Node>
<StgValue><ssdm name="mul33_12"/></StgValue>
</operation>

<operation id="5859" st_id="86" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1557 %force_13 = dmul i64 %r2inv_13, i64 %potential_13

]]></Node>
<StgValue><ssdm name="force_13"/></StgValue>
</operation>

<operation id="5860" st_id="86" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1666 %force_14 = dmul i64 %r2inv_14, i64 %potential_14

]]></Node>
<StgValue><ssdm name="force_14"/></StgValue>
</operation>

<operation id="5861" st_id="86" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1775 %force_15 = dmul i64 %r2inv_15, i64 %potential_15

]]></Node>
<StgValue><ssdm name="force_15"/></StgValue>
</operation>

<operation id="5862" st_id="86" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:247 %fx_17 = dadd i64 %fx_16, i64 %mul29_1_1

]]></Node>
<StgValue><ssdm name="fx_17"/></StgValue>
</operation>

<operation id="5863" st_id="86" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:252 %fy_17 = dadd i64 %fy_16, i64 %mul31_1_1

]]></Node>
<StgValue><ssdm name="fy_17"/></StgValue>
</operation>

<operation id="5864" st_id="86" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:257 %fz_17 = dadd i64 %fz_16, i64 %mul33_1_1

]]></Node>
<StgValue><ssdm name="fz_17"/></StgValue>
</operation>

<operation id="5865" st_id="86" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1008 %mul29_1_8 = dmul i64 %delx_24, i64 %force_24

]]></Node>
<StgValue><ssdm name="mul29_1_8"/></StgValue>
</operation>

<operation id="5866" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1009 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_1_8, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>

<operation id="5867" st_id="86" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1013 %mul31_1_8 = dmul i64 %dely_24, i64 %force_24

]]></Node>
<StgValue><ssdm name="mul31_1_8"/></StgValue>
</operation>

<operation id="5868" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1014 %specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_1_8, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln49"/></StgValue>
</operation>

<operation id="5869" st_id="86" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1018 %mul33_1_8 = dmul i64 %delz_24, i64 %force_24

]]></Node>
<StgValue><ssdm name="mul33_1_8"/></StgValue>
</operation>

<operation id="5870" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1019 %specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_1_8, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln50"/></StgValue>
</operation>

<operation id="5871" st_id="86" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1117 %mul29_1_9 = dmul i64 %delx_25, i64 %force_25

]]></Node>
<StgValue><ssdm name="mul29_1_9"/></StgValue>
</operation>

<operation id="5872" st_id="86" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1122 %mul31_1_9 = dmul i64 %dely_25, i64 %force_25

]]></Node>
<StgValue><ssdm name="mul31_1_9"/></StgValue>
</operation>

<operation id="5873" st_id="86" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1127 %mul33_1_9 = dmul i64 %delz_25, i64 %force_25

]]></Node>
<StgValue><ssdm name="mul33_1_9"/></StgValue>
</operation>

<operation id="5874" st_id="86" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1226 %mul29_1_s = dmul i64 %delx_26, i64 %force_26

]]></Node>
<StgValue><ssdm name="mul29_1_s"/></StgValue>
</operation>

<operation id="5875" st_id="86" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1231 %mul31_1_s = dmul i64 %dely_26, i64 %force_26

]]></Node>
<StgValue><ssdm name="mul31_1_s"/></StgValue>
</operation>

<operation id="5876" st_id="86" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1236 %mul33_1_s = dmul i64 %delz_26, i64 %force_26

]]></Node>
<StgValue><ssdm name="mul33_1_s"/></StgValue>
</operation>

<operation id="5877" st_id="86" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1335 %mul29_1_10 = dmul i64 %delx_27, i64 %force_27

]]></Node>
<StgValue><ssdm name="mul29_1_10"/></StgValue>
</operation>

<operation id="5878" st_id="86" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1340 %mul31_1_10 = dmul i64 %dely_27, i64 %force_27

]]></Node>
<StgValue><ssdm name="mul31_1_10"/></StgValue>
</operation>

<operation id="5879" st_id="86" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1345 %mul33_1_10 = dmul i64 %delz_27, i64 %force_27

]]></Node>
<StgValue><ssdm name="mul33_1_10"/></StgValue>
</operation>

<operation id="5880" st_id="86" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1444 %mul29_1_11 = dmul i64 %delx_28, i64 %force_28

]]></Node>
<StgValue><ssdm name="mul29_1_11"/></StgValue>
</operation>

<operation id="5881" st_id="86" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1449 %mul31_1_11 = dmul i64 %dely_28, i64 %force_28

]]></Node>
<StgValue><ssdm name="mul31_1_11"/></StgValue>
</operation>

<operation id="5882" st_id="86" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1454 %mul33_1_11 = dmul i64 %delz_28, i64 %force_28

]]></Node>
<StgValue><ssdm name="mul33_1_11"/></StgValue>
</operation>

<operation id="5883" st_id="86" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1551 %force_29 = dmul i64 %r2inv_29, i64 %potential_29

]]></Node>
<StgValue><ssdm name="force_29"/></StgValue>
</operation>

<operation id="5884" st_id="86" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1660 %force_30 = dmul i64 %r2inv_30, i64 %potential_30

]]></Node>
<StgValue><ssdm name="force_30"/></StgValue>
</operation>

<operation id="5885" st_id="86" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3682" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1769 %force_31 = dmul i64 %r2inv_31, i64 %potential_31

]]></Node>
<StgValue><ssdm name="force_31"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="5886" st_id="87" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:253 %fx_1 = dadd i64 %fx, i64 %mul29_s

]]></Node>
<StgValue><ssdm name="fx_1"/></StgValue>
</operation>

<operation id="5887" st_id="87" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:258 %fy_1 = dadd i64 %fy, i64 %mul31_s

]]></Node>
<StgValue><ssdm name="fy_1"/></StgValue>
</operation>

<operation id="5888" st_id="87" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:263 %fz_1 = dadd i64 %fz, i64 %mul33_s

]]></Node>
<StgValue><ssdm name="fz_1"/></StgValue>
</operation>

<operation id="5889" st_id="87" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1123 %mul29_9 = dmul i64 %delx_9, i64 %force_9

]]></Node>
<StgValue><ssdm name="mul29_9"/></StgValue>
</operation>

<operation id="5890" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1124 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_9, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>

<operation id="5891" st_id="87" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1128 %mul31_9 = dmul i64 %dely_9, i64 %force_9

]]></Node>
<StgValue><ssdm name="mul31_9"/></StgValue>
</operation>

<operation id="5892" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1129 %specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_9, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln49"/></StgValue>
</operation>

<operation id="5893" st_id="87" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1133 %mul33_9 = dmul i64 %delz_9, i64 %force_9

]]></Node>
<StgValue><ssdm name="mul33_9"/></StgValue>
</operation>

<operation id="5894" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1134 %specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_9, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln50"/></StgValue>
</operation>

<operation id="5895" st_id="87" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1232 %mul29_10 = dmul i64 %delx_10, i64 %force_10

]]></Node>
<StgValue><ssdm name="mul29_10"/></StgValue>
</operation>

<operation id="5896" st_id="87" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1237 %mul31_10 = dmul i64 %dely_10, i64 %force_10

]]></Node>
<StgValue><ssdm name="mul31_10"/></StgValue>
</operation>

<operation id="5897" st_id="87" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1242 %mul33_10 = dmul i64 %delz_10, i64 %force_10

]]></Node>
<StgValue><ssdm name="mul33_10"/></StgValue>
</operation>

<operation id="5898" st_id="87" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1341 %mul29_11 = dmul i64 %delx_11, i64 %force_11

]]></Node>
<StgValue><ssdm name="mul29_11"/></StgValue>
</operation>

<operation id="5899" st_id="87" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1346 %mul31_11 = dmul i64 %dely_11, i64 %force_11

]]></Node>
<StgValue><ssdm name="mul31_11"/></StgValue>
</operation>

<operation id="5900" st_id="87" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1351 %mul33_11 = dmul i64 %delz_11, i64 %force_11

]]></Node>
<StgValue><ssdm name="mul33_11"/></StgValue>
</operation>

<operation id="5901" st_id="87" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1450 %mul29_12 = dmul i64 %delx_12, i64 %force_12

]]></Node>
<StgValue><ssdm name="mul29_12"/></StgValue>
</operation>

<operation id="5902" st_id="87" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1455 %mul31_12 = dmul i64 %dely_12, i64 %force_12

]]></Node>
<StgValue><ssdm name="mul31_12"/></StgValue>
</operation>

<operation id="5903" st_id="87" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1460 %mul33_12 = dmul i64 %delz_12, i64 %force_12

]]></Node>
<StgValue><ssdm name="mul33_12"/></StgValue>
</operation>

<operation id="5904" st_id="87" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1559 %mul29_13 = dmul i64 %delx_13, i64 %force_13

]]></Node>
<StgValue><ssdm name="mul29_13"/></StgValue>
</operation>

<operation id="5905" st_id="87" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1564 %mul31_13 = dmul i64 %dely_13, i64 %force_13

]]></Node>
<StgValue><ssdm name="mul31_13"/></StgValue>
</operation>

<operation id="5906" st_id="87" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1569 %mul33_13 = dmul i64 %delz_13, i64 %force_13

]]></Node>
<StgValue><ssdm name="mul33_13"/></StgValue>
</operation>

<operation id="5907" st_id="87" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1666 %force_14 = dmul i64 %r2inv_14, i64 %potential_14

]]></Node>
<StgValue><ssdm name="force_14"/></StgValue>
</operation>

<operation id="5908" st_id="87" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1775 %force_15 = dmul i64 %r2inv_15, i64 %potential_15

]]></Node>
<StgValue><ssdm name="force_15"/></StgValue>
</operation>

<operation id="5909" st_id="87" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:247 %fx_17 = dadd i64 %fx_16, i64 %mul29_1_1

]]></Node>
<StgValue><ssdm name="fx_17"/></StgValue>
</operation>

<operation id="5910" st_id="87" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:252 %fy_17 = dadd i64 %fy_16, i64 %mul31_1_1

]]></Node>
<StgValue><ssdm name="fy_17"/></StgValue>
</operation>

<operation id="5911" st_id="87" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:257 %fz_17 = dadd i64 %fz_16, i64 %mul33_1_1

]]></Node>
<StgValue><ssdm name="fz_17"/></StgValue>
</operation>

<operation id="5912" st_id="87" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1117 %mul29_1_9 = dmul i64 %delx_25, i64 %force_25

]]></Node>
<StgValue><ssdm name="mul29_1_9"/></StgValue>
</operation>

<operation id="5913" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1118 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_1_9, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>

<operation id="5914" st_id="87" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1122 %mul31_1_9 = dmul i64 %dely_25, i64 %force_25

]]></Node>
<StgValue><ssdm name="mul31_1_9"/></StgValue>
</operation>

<operation id="5915" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1123 %specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_1_9, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln49"/></StgValue>
</operation>

<operation id="5916" st_id="87" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1127 %mul33_1_9 = dmul i64 %delz_25, i64 %force_25

]]></Node>
<StgValue><ssdm name="mul33_1_9"/></StgValue>
</operation>

<operation id="5917" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1128 %specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_1_9, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln50"/></StgValue>
</operation>

<operation id="5918" st_id="87" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1226 %mul29_1_s = dmul i64 %delx_26, i64 %force_26

]]></Node>
<StgValue><ssdm name="mul29_1_s"/></StgValue>
</operation>

<operation id="5919" st_id="87" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1231 %mul31_1_s = dmul i64 %dely_26, i64 %force_26

]]></Node>
<StgValue><ssdm name="mul31_1_s"/></StgValue>
</operation>

<operation id="5920" st_id="87" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1236 %mul33_1_s = dmul i64 %delz_26, i64 %force_26

]]></Node>
<StgValue><ssdm name="mul33_1_s"/></StgValue>
</operation>

<operation id="5921" st_id="87" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1335 %mul29_1_10 = dmul i64 %delx_27, i64 %force_27

]]></Node>
<StgValue><ssdm name="mul29_1_10"/></StgValue>
</operation>

<operation id="5922" st_id="87" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1340 %mul31_1_10 = dmul i64 %dely_27, i64 %force_27

]]></Node>
<StgValue><ssdm name="mul31_1_10"/></StgValue>
</operation>

<operation id="5923" st_id="87" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1345 %mul33_1_10 = dmul i64 %delz_27, i64 %force_27

]]></Node>
<StgValue><ssdm name="mul33_1_10"/></StgValue>
</operation>

<operation id="5924" st_id="87" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1444 %mul29_1_11 = dmul i64 %delx_28, i64 %force_28

]]></Node>
<StgValue><ssdm name="mul29_1_11"/></StgValue>
</operation>

<operation id="5925" st_id="87" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1449 %mul31_1_11 = dmul i64 %dely_28, i64 %force_28

]]></Node>
<StgValue><ssdm name="mul31_1_11"/></StgValue>
</operation>

<operation id="5926" st_id="87" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1454 %mul33_1_11 = dmul i64 %delz_28, i64 %force_28

]]></Node>
<StgValue><ssdm name="mul33_1_11"/></StgValue>
</operation>

<operation id="5927" st_id="87" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1553 %mul29_1_12 = dmul i64 %delx_29, i64 %force_29

]]></Node>
<StgValue><ssdm name="mul29_1_12"/></StgValue>
</operation>

<operation id="5928" st_id="87" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1558 %mul31_1_12 = dmul i64 %dely_29, i64 %force_29

]]></Node>
<StgValue><ssdm name="mul31_1_12"/></StgValue>
</operation>

<operation id="5929" st_id="87" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1563 %mul33_1_12 = dmul i64 %delz_29, i64 %force_29

]]></Node>
<StgValue><ssdm name="mul33_1_12"/></StgValue>
</operation>

<operation id="5930" st_id="87" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1660 %force_30 = dmul i64 %r2inv_30, i64 %potential_30

]]></Node>
<StgValue><ssdm name="force_30"/></StgValue>
</operation>

<operation id="5931" st_id="87" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3682" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1769 %force_31 = dmul i64 %r2inv_31, i64 %potential_31

]]></Node>
<StgValue><ssdm name="force_31"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="5932" st_id="88" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:253 %fx_1 = dadd i64 %fx, i64 %mul29_s

]]></Node>
<StgValue><ssdm name="fx_1"/></StgValue>
</operation>

<operation id="5933" st_id="88" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:258 %fy_1 = dadd i64 %fy, i64 %mul31_s

]]></Node>
<StgValue><ssdm name="fy_1"/></StgValue>
</operation>

<operation id="5934" st_id="88" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:263 %fz_1 = dadd i64 %fz, i64 %mul33_s

]]></Node>
<StgValue><ssdm name="fz_1"/></StgValue>
</operation>

<operation id="5935" st_id="88" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1232 %mul29_10 = dmul i64 %delx_10, i64 %force_10

]]></Node>
<StgValue><ssdm name="mul29_10"/></StgValue>
</operation>

<operation id="5936" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1233 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_10, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>

<operation id="5937" st_id="88" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1237 %mul31_10 = dmul i64 %dely_10, i64 %force_10

]]></Node>
<StgValue><ssdm name="mul31_10"/></StgValue>
</operation>

<operation id="5938" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1238 %specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_10, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln49"/></StgValue>
</operation>

<operation id="5939" st_id="88" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1242 %mul33_10 = dmul i64 %delz_10, i64 %force_10

]]></Node>
<StgValue><ssdm name="mul33_10"/></StgValue>
</operation>

<operation id="5940" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1243 %specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_10, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln50"/></StgValue>
</operation>

<operation id="5941" st_id="88" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1341 %mul29_11 = dmul i64 %delx_11, i64 %force_11

]]></Node>
<StgValue><ssdm name="mul29_11"/></StgValue>
</operation>

<operation id="5942" st_id="88" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1346 %mul31_11 = dmul i64 %dely_11, i64 %force_11

]]></Node>
<StgValue><ssdm name="mul31_11"/></StgValue>
</operation>

<operation id="5943" st_id="88" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1351 %mul33_11 = dmul i64 %delz_11, i64 %force_11

]]></Node>
<StgValue><ssdm name="mul33_11"/></StgValue>
</operation>

<operation id="5944" st_id="88" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1450 %mul29_12 = dmul i64 %delx_12, i64 %force_12

]]></Node>
<StgValue><ssdm name="mul29_12"/></StgValue>
</operation>

<operation id="5945" st_id="88" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1455 %mul31_12 = dmul i64 %dely_12, i64 %force_12

]]></Node>
<StgValue><ssdm name="mul31_12"/></StgValue>
</operation>

<operation id="5946" st_id="88" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1460 %mul33_12 = dmul i64 %delz_12, i64 %force_12

]]></Node>
<StgValue><ssdm name="mul33_12"/></StgValue>
</operation>

<operation id="5947" st_id="88" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1559 %mul29_13 = dmul i64 %delx_13, i64 %force_13

]]></Node>
<StgValue><ssdm name="mul29_13"/></StgValue>
</operation>

<operation id="5948" st_id="88" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1564 %mul31_13 = dmul i64 %dely_13, i64 %force_13

]]></Node>
<StgValue><ssdm name="mul31_13"/></StgValue>
</operation>

<operation id="5949" st_id="88" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1569 %mul33_13 = dmul i64 %delz_13, i64 %force_13

]]></Node>
<StgValue><ssdm name="mul33_13"/></StgValue>
</operation>

<operation id="5950" st_id="88" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1668 %mul29_14 = dmul i64 %delx_14, i64 %force_14

]]></Node>
<StgValue><ssdm name="mul29_14"/></StgValue>
</operation>

<operation id="5951" st_id="88" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1673 %mul31_14 = dmul i64 %dely_14, i64 %force_14

]]></Node>
<StgValue><ssdm name="mul31_14"/></StgValue>
</operation>

<operation id="5952" st_id="88" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1678 %mul33_14 = dmul i64 %delz_14, i64 %force_14

]]></Node>
<StgValue><ssdm name="mul33_14"/></StgValue>
</operation>

<operation id="5953" st_id="88" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1775 %force_15 = dmul i64 %r2inv_15, i64 %potential_15

]]></Node>
<StgValue><ssdm name="force_15"/></StgValue>
</operation>

<operation id="5954" st_id="88" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:247 %fx_17 = dadd i64 %fx_16, i64 %mul29_1_1

]]></Node>
<StgValue><ssdm name="fx_17"/></StgValue>
</operation>

<operation id="5955" st_id="88" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:252 %fy_17 = dadd i64 %fy_16, i64 %mul31_1_1

]]></Node>
<StgValue><ssdm name="fy_17"/></StgValue>
</operation>

<operation id="5956" st_id="88" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:257 %fz_17 = dadd i64 %fz_16, i64 %mul33_1_1

]]></Node>
<StgValue><ssdm name="fz_17"/></StgValue>
</operation>

<operation id="5957" st_id="88" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1226 %mul29_1_s = dmul i64 %delx_26, i64 %force_26

]]></Node>
<StgValue><ssdm name="mul29_1_s"/></StgValue>
</operation>

<operation id="5958" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1227 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_1_s, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>

<operation id="5959" st_id="88" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1231 %mul31_1_s = dmul i64 %dely_26, i64 %force_26

]]></Node>
<StgValue><ssdm name="mul31_1_s"/></StgValue>
</operation>

<operation id="5960" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1232 %specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_1_s, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln49"/></StgValue>
</operation>

<operation id="5961" st_id="88" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1236 %mul33_1_s = dmul i64 %delz_26, i64 %force_26

]]></Node>
<StgValue><ssdm name="mul33_1_s"/></StgValue>
</operation>

<operation id="5962" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1237 %specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_1_s, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln50"/></StgValue>
</operation>

<operation id="5963" st_id="88" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1335 %mul29_1_10 = dmul i64 %delx_27, i64 %force_27

]]></Node>
<StgValue><ssdm name="mul29_1_10"/></StgValue>
</operation>

<operation id="5964" st_id="88" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1340 %mul31_1_10 = dmul i64 %dely_27, i64 %force_27

]]></Node>
<StgValue><ssdm name="mul31_1_10"/></StgValue>
</operation>

<operation id="5965" st_id="88" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1345 %mul33_1_10 = dmul i64 %delz_27, i64 %force_27

]]></Node>
<StgValue><ssdm name="mul33_1_10"/></StgValue>
</operation>

<operation id="5966" st_id="88" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1444 %mul29_1_11 = dmul i64 %delx_28, i64 %force_28

]]></Node>
<StgValue><ssdm name="mul29_1_11"/></StgValue>
</operation>

<operation id="5967" st_id="88" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1449 %mul31_1_11 = dmul i64 %dely_28, i64 %force_28

]]></Node>
<StgValue><ssdm name="mul31_1_11"/></StgValue>
</operation>

<operation id="5968" st_id="88" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1454 %mul33_1_11 = dmul i64 %delz_28, i64 %force_28

]]></Node>
<StgValue><ssdm name="mul33_1_11"/></StgValue>
</operation>

<operation id="5969" st_id="88" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1553 %mul29_1_12 = dmul i64 %delx_29, i64 %force_29

]]></Node>
<StgValue><ssdm name="mul29_1_12"/></StgValue>
</operation>

<operation id="5970" st_id="88" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1558 %mul31_1_12 = dmul i64 %dely_29, i64 %force_29

]]></Node>
<StgValue><ssdm name="mul31_1_12"/></StgValue>
</operation>

<operation id="5971" st_id="88" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1563 %mul33_1_12 = dmul i64 %delz_29, i64 %force_29

]]></Node>
<StgValue><ssdm name="mul33_1_12"/></StgValue>
</operation>

<operation id="5972" st_id="88" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1662 %mul29_1_13 = dmul i64 %delx_30, i64 %force_30

]]></Node>
<StgValue><ssdm name="mul29_1_13"/></StgValue>
</operation>

<operation id="5973" st_id="88" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1667 %mul31_1_13 = dmul i64 %dely_30, i64 %force_30

]]></Node>
<StgValue><ssdm name="mul31_1_13"/></StgValue>
</operation>

<operation id="5974" st_id="88" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1672 %mul33_1_13 = dmul i64 %delz_30, i64 %force_30

]]></Node>
<StgValue><ssdm name="mul33_1_13"/></StgValue>
</operation>

<operation id="5975" st_id="88" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3682" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1769 %force_31 = dmul i64 %r2inv_31, i64 %potential_31

]]></Node>
<StgValue><ssdm name="force_31"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="5976" st_id="89" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:362 %fx_2 = dadd i64 %fx_1, i64 %mul29_2

]]></Node>
<StgValue><ssdm name="fx_2"/></StgValue>
</operation>

<operation id="5977" st_id="89" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:367 %fy_2 = dadd i64 %fy_1, i64 %mul31_2

]]></Node>
<StgValue><ssdm name="fy_2"/></StgValue>
</operation>

<operation id="5978" st_id="89" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:372 %fz_2 = dadd i64 %fz_1, i64 %mul33_2

]]></Node>
<StgValue><ssdm name="fz_2"/></StgValue>
</operation>

<operation id="5979" st_id="89" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1341 %mul29_11 = dmul i64 %delx_11, i64 %force_11

]]></Node>
<StgValue><ssdm name="mul29_11"/></StgValue>
</operation>

<operation id="5980" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1342 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_11, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>

<operation id="5981" st_id="89" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1346 %mul31_11 = dmul i64 %dely_11, i64 %force_11

]]></Node>
<StgValue><ssdm name="mul31_11"/></StgValue>
</operation>

<operation id="5982" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1347 %specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_11, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln49"/></StgValue>
</operation>

<operation id="5983" st_id="89" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1351 %mul33_11 = dmul i64 %delz_11, i64 %force_11

]]></Node>
<StgValue><ssdm name="mul33_11"/></StgValue>
</operation>

<operation id="5984" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1352 %specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_11, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln50"/></StgValue>
</operation>

<operation id="5985" st_id="89" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1450 %mul29_12 = dmul i64 %delx_12, i64 %force_12

]]></Node>
<StgValue><ssdm name="mul29_12"/></StgValue>
</operation>

<operation id="5986" st_id="89" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1455 %mul31_12 = dmul i64 %dely_12, i64 %force_12

]]></Node>
<StgValue><ssdm name="mul31_12"/></StgValue>
</operation>

<operation id="5987" st_id="89" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1460 %mul33_12 = dmul i64 %delz_12, i64 %force_12

]]></Node>
<StgValue><ssdm name="mul33_12"/></StgValue>
</operation>

<operation id="5988" st_id="89" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1559 %mul29_13 = dmul i64 %delx_13, i64 %force_13

]]></Node>
<StgValue><ssdm name="mul29_13"/></StgValue>
</operation>

<operation id="5989" st_id="89" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1564 %mul31_13 = dmul i64 %dely_13, i64 %force_13

]]></Node>
<StgValue><ssdm name="mul31_13"/></StgValue>
</operation>

<operation id="5990" st_id="89" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1569 %mul33_13 = dmul i64 %delz_13, i64 %force_13

]]></Node>
<StgValue><ssdm name="mul33_13"/></StgValue>
</operation>

<operation id="5991" st_id="89" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1668 %mul29_14 = dmul i64 %delx_14, i64 %force_14

]]></Node>
<StgValue><ssdm name="mul29_14"/></StgValue>
</operation>

<operation id="5992" st_id="89" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1673 %mul31_14 = dmul i64 %dely_14, i64 %force_14

]]></Node>
<StgValue><ssdm name="mul31_14"/></StgValue>
</operation>

<operation id="5993" st_id="89" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1678 %mul33_14 = dmul i64 %delz_14, i64 %force_14

]]></Node>
<StgValue><ssdm name="mul33_14"/></StgValue>
</operation>

<operation id="5994" st_id="89" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1775 %force_15 = dmul i64 %r2inv_15, i64 %potential_15

]]></Node>
<StgValue><ssdm name="force_15"/></StgValue>
</operation>

<operation id="5995" st_id="89" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:356 %fx_18 = dadd i64 %fx_17, i64 %mul29_1_2

]]></Node>
<StgValue><ssdm name="fx_18"/></StgValue>
</operation>

<operation id="5996" st_id="89" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:361 %fy_18 = dadd i64 %fy_17, i64 %mul31_1_2

]]></Node>
<StgValue><ssdm name="fy_18"/></StgValue>
</operation>

<operation id="5997" st_id="89" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:366 %fz_18 = dadd i64 %fz_17, i64 %mul33_1_2

]]></Node>
<StgValue><ssdm name="fz_18"/></StgValue>
</operation>

<operation id="5998" st_id="89" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1335 %mul29_1_10 = dmul i64 %delx_27, i64 %force_27

]]></Node>
<StgValue><ssdm name="mul29_1_10"/></StgValue>
</operation>

<operation id="5999" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1336 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_1_10, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>

<operation id="6000" st_id="89" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1340 %mul31_1_10 = dmul i64 %dely_27, i64 %force_27

]]></Node>
<StgValue><ssdm name="mul31_1_10"/></StgValue>
</operation>

<operation id="6001" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1341 %specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_1_10, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln49"/></StgValue>
</operation>

<operation id="6002" st_id="89" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1345 %mul33_1_10 = dmul i64 %delz_27, i64 %force_27

]]></Node>
<StgValue><ssdm name="mul33_1_10"/></StgValue>
</operation>

<operation id="6003" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3259" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1346 %specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_1_10, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln50"/></StgValue>
</operation>

<operation id="6004" st_id="89" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1444 %mul29_1_11 = dmul i64 %delx_28, i64 %force_28

]]></Node>
<StgValue><ssdm name="mul29_1_11"/></StgValue>
</operation>

<operation id="6005" st_id="89" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1449 %mul31_1_11 = dmul i64 %dely_28, i64 %force_28

]]></Node>
<StgValue><ssdm name="mul31_1_11"/></StgValue>
</operation>

<operation id="6006" st_id="89" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1454 %mul33_1_11 = dmul i64 %delz_28, i64 %force_28

]]></Node>
<StgValue><ssdm name="mul33_1_11"/></StgValue>
</operation>

<operation id="6007" st_id="89" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1553 %mul29_1_12 = dmul i64 %delx_29, i64 %force_29

]]></Node>
<StgValue><ssdm name="mul29_1_12"/></StgValue>
</operation>

<operation id="6008" st_id="89" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1558 %mul31_1_12 = dmul i64 %dely_29, i64 %force_29

]]></Node>
<StgValue><ssdm name="mul31_1_12"/></StgValue>
</operation>

<operation id="6009" st_id="89" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1563 %mul33_1_12 = dmul i64 %delz_29, i64 %force_29

]]></Node>
<StgValue><ssdm name="mul33_1_12"/></StgValue>
</operation>

<operation id="6010" st_id="89" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1662 %mul29_1_13 = dmul i64 %delx_30, i64 %force_30

]]></Node>
<StgValue><ssdm name="mul29_1_13"/></StgValue>
</operation>

<operation id="6011" st_id="89" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1667 %mul31_1_13 = dmul i64 %dely_30, i64 %force_30

]]></Node>
<StgValue><ssdm name="mul31_1_13"/></StgValue>
</operation>

<operation id="6012" st_id="89" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1672 %mul33_1_13 = dmul i64 %delz_30, i64 %force_30

]]></Node>
<StgValue><ssdm name="mul33_1_13"/></StgValue>
</operation>

<operation id="6013" st_id="89" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3682" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1769 %force_31 = dmul i64 %r2inv_31, i64 %potential_31

]]></Node>
<StgValue><ssdm name="force_31"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="6014" st_id="90" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:362 %fx_2 = dadd i64 %fx_1, i64 %mul29_2

]]></Node>
<StgValue><ssdm name="fx_2"/></StgValue>
</operation>

<operation id="6015" st_id="90" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:367 %fy_2 = dadd i64 %fy_1, i64 %mul31_2

]]></Node>
<StgValue><ssdm name="fy_2"/></StgValue>
</operation>

<operation id="6016" st_id="90" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:372 %fz_2 = dadd i64 %fz_1, i64 %mul33_2

]]></Node>
<StgValue><ssdm name="fz_2"/></StgValue>
</operation>

<operation id="6017" st_id="90" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1450 %mul29_12 = dmul i64 %delx_12, i64 %force_12

]]></Node>
<StgValue><ssdm name="mul29_12"/></StgValue>
</operation>

<operation id="6018" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1451 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_12, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>

<operation id="6019" st_id="90" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1455 %mul31_12 = dmul i64 %dely_12, i64 %force_12

]]></Node>
<StgValue><ssdm name="mul31_12"/></StgValue>
</operation>

<operation id="6020" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1456 %specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_12, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln49"/></StgValue>
</operation>

<operation id="6021" st_id="90" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1460 %mul33_12 = dmul i64 %delz_12, i64 %force_12

]]></Node>
<StgValue><ssdm name="mul33_12"/></StgValue>
</operation>

<operation id="6022" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1461 %specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_12, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln50"/></StgValue>
</operation>

<operation id="6023" st_id="90" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1559 %mul29_13 = dmul i64 %delx_13, i64 %force_13

]]></Node>
<StgValue><ssdm name="mul29_13"/></StgValue>
</operation>

<operation id="6024" st_id="90" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1564 %mul31_13 = dmul i64 %dely_13, i64 %force_13

]]></Node>
<StgValue><ssdm name="mul31_13"/></StgValue>
</operation>

<operation id="6025" st_id="90" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1569 %mul33_13 = dmul i64 %delz_13, i64 %force_13

]]></Node>
<StgValue><ssdm name="mul33_13"/></StgValue>
</operation>

<operation id="6026" st_id="90" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1668 %mul29_14 = dmul i64 %delx_14, i64 %force_14

]]></Node>
<StgValue><ssdm name="mul29_14"/></StgValue>
</operation>

<operation id="6027" st_id="90" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1673 %mul31_14 = dmul i64 %dely_14, i64 %force_14

]]></Node>
<StgValue><ssdm name="mul31_14"/></StgValue>
</operation>

<operation id="6028" st_id="90" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1678 %mul33_14 = dmul i64 %delz_14, i64 %force_14

]]></Node>
<StgValue><ssdm name="mul33_14"/></StgValue>
</operation>

<operation id="6029" st_id="90" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1777 %mul29_15 = dmul i64 %delx_15, i64 %force_15

]]></Node>
<StgValue><ssdm name="mul29_15"/></StgValue>
</operation>

<operation id="6030" st_id="90" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1782 %mul31_15 = dmul i64 %dely_15, i64 %force_15

]]></Node>
<StgValue><ssdm name="mul31_15"/></StgValue>
</operation>

<operation id="6031" st_id="90" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1787 %mul33_15 = dmul i64 %delz_15, i64 %force_15

]]></Node>
<StgValue><ssdm name="mul33_15"/></StgValue>
</operation>

<operation id="6032" st_id="90" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:356 %fx_18 = dadd i64 %fx_17, i64 %mul29_1_2

]]></Node>
<StgValue><ssdm name="fx_18"/></StgValue>
</operation>

<operation id="6033" st_id="90" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:361 %fy_18 = dadd i64 %fy_17, i64 %mul31_1_2

]]></Node>
<StgValue><ssdm name="fy_18"/></StgValue>
</operation>

<operation id="6034" st_id="90" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:366 %fz_18 = dadd i64 %fz_17, i64 %mul33_1_2

]]></Node>
<StgValue><ssdm name="fz_18"/></StgValue>
</operation>

<operation id="6035" st_id="90" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1444 %mul29_1_11 = dmul i64 %delx_28, i64 %force_28

]]></Node>
<StgValue><ssdm name="mul29_1_11"/></StgValue>
</operation>

<operation id="6036" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3358" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1445 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_1_11, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>

<operation id="6037" st_id="90" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1449 %mul31_1_11 = dmul i64 %dely_28, i64 %force_28

]]></Node>
<StgValue><ssdm name="mul31_1_11"/></StgValue>
</operation>

<operation id="6038" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1450 %specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_1_11, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln49"/></StgValue>
</operation>

<operation id="6039" st_id="90" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1454 %mul33_1_11 = dmul i64 %delz_28, i64 %force_28

]]></Node>
<StgValue><ssdm name="mul33_1_11"/></StgValue>
</operation>

<operation id="6040" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1455 %specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_1_11, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln50"/></StgValue>
</operation>

<operation id="6041" st_id="90" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1553 %mul29_1_12 = dmul i64 %delx_29, i64 %force_29

]]></Node>
<StgValue><ssdm name="mul29_1_12"/></StgValue>
</operation>

<operation id="6042" st_id="90" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1558 %mul31_1_12 = dmul i64 %dely_29, i64 %force_29

]]></Node>
<StgValue><ssdm name="mul31_1_12"/></StgValue>
</operation>

<operation id="6043" st_id="90" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1563 %mul33_1_12 = dmul i64 %delz_29, i64 %force_29

]]></Node>
<StgValue><ssdm name="mul33_1_12"/></StgValue>
</operation>

<operation id="6044" st_id="90" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1662 %mul29_1_13 = dmul i64 %delx_30, i64 %force_30

]]></Node>
<StgValue><ssdm name="mul29_1_13"/></StgValue>
</operation>

<operation id="6045" st_id="90" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1667 %mul31_1_13 = dmul i64 %dely_30, i64 %force_30

]]></Node>
<StgValue><ssdm name="mul31_1_13"/></StgValue>
</operation>

<operation id="6046" st_id="90" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1672 %mul33_1_13 = dmul i64 %delz_30, i64 %force_30

]]></Node>
<StgValue><ssdm name="mul33_1_13"/></StgValue>
</operation>

<operation id="6047" st_id="90" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1771 %mul29_1_14 = dmul i64 %delx_31, i64 %force_31

]]></Node>
<StgValue><ssdm name="mul29_1_14"/></StgValue>
</operation>

<operation id="6048" st_id="90" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1776 %mul31_1_14 = dmul i64 %dely_31, i64 %force_31

]]></Node>
<StgValue><ssdm name="mul31_1_14"/></StgValue>
</operation>

<operation id="6049" st_id="90" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1781 %mul33_1_14 = dmul i64 %delz_31, i64 %force_31

]]></Node>
<StgValue><ssdm name="mul33_1_14"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="6050" st_id="91" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:362 %fx_2 = dadd i64 %fx_1, i64 %mul29_2

]]></Node>
<StgValue><ssdm name="fx_2"/></StgValue>
</operation>

<operation id="6051" st_id="91" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:367 %fy_2 = dadd i64 %fy_1, i64 %mul31_2

]]></Node>
<StgValue><ssdm name="fy_2"/></StgValue>
</operation>

<operation id="6052" st_id="91" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:372 %fz_2 = dadd i64 %fz_1, i64 %mul33_2

]]></Node>
<StgValue><ssdm name="fz_2"/></StgValue>
</operation>

<operation id="6053" st_id="91" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1559 %mul29_13 = dmul i64 %delx_13, i64 %force_13

]]></Node>
<StgValue><ssdm name="mul29_13"/></StgValue>
</operation>

<operation id="6054" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1560 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_13, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>

<operation id="6055" st_id="91" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1564 %mul31_13 = dmul i64 %dely_13, i64 %force_13

]]></Node>
<StgValue><ssdm name="mul31_13"/></StgValue>
</operation>

<operation id="6056" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1565 %specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_13, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln49"/></StgValue>
</operation>

<operation id="6057" st_id="91" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1569 %mul33_13 = dmul i64 %delz_13, i64 %force_13

]]></Node>
<StgValue><ssdm name="mul33_13"/></StgValue>
</operation>

<operation id="6058" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1570 %specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_13, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln50"/></StgValue>
</operation>

<operation id="6059" st_id="91" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1668 %mul29_14 = dmul i64 %delx_14, i64 %force_14

]]></Node>
<StgValue><ssdm name="mul29_14"/></StgValue>
</operation>

<operation id="6060" st_id="91" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1673 %mul31_14 = dmul i64 %dely_14, i64 %force_14

]]></Node>
<StgValue><ssdm name="mul31_14"/></StgValue>
</operation>

<operation id="6061" st_id="91" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1678 %mul33_14 = dmul i64 %delz_14, i64 %force_14

]]></Node>
<StgValue><ssdm name="mul33_14"/></StgValue>
</operation>

<operation id="6062" st_id="91" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1777 %mul29_15 = dmul i64 %delx_15, i64 %force_15

]]></Node>
<StgValue><ssdm name="mul29_15"/></StgValue>
</operation>

<operation id="6063" st_id="91" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1782 %mul31_15 = dmul i64 %dely_15, i64 %force_15

]]></Node>
<StgValue><ssdm name="mul31_15"/></StgValue>
</operation>

<operation id="6064" st_id="91" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1787 %mul33_15 = dmul i64 %delz_15, i64 %force_15

]]></Node>
<StgValue><ssdm name="mul33_15"/></StgValue>
</operation>

<operation id="6065" st_id="91" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:356 %fx_18 = dadd i64 %fx_17, i64 %mul29_1_2

]]></Node>
<StgValue><ssdm name="fx_18"/></StgValue>
</operation>

<operation id="6066" st_id="91" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:361 %fy_18 = dadd i64 %fy_17, i64 %mul31_1_2

]]></Node>
<StgValue><ssdm name="fy_18"/></StgValue>
</operation>

<operation id="6067" st_id="91" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:366 %fz_18 = dadd i64 %fz_17, i64 %mul33_1_2

]]></Node>
<StgValue><ssdm name="fz_18"/></StgValue>
</operation>

<operation id="6068" st_id="91" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1553 %mul29_1_12 = dmul i64 %delx_29, i64 %force_29

]]></Node>
<StgValue><ssdm name="mul29_1_12"/></StgValue>
</operation>

<operation id="6069" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1554 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_1_12, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>

<operation id="6070" st_id="91" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1558 %mul31_1_12 = dmul i64 %dely_29, i64 %force_29

]]></Node>
<StgValue><ssdm name="mul31_1_12"/></StgValue>
</operation>

<operation id="6071" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3472" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1559 %specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_1_12, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln49"/></StgValue>
</operation>

<operation id="6072" st_id="91" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1563 %mul33_1_12 = dmul i64 %delz_29, i64 %force_29

]]></Node>
<StgValue><ssdm name="mul33_1_12"/></StgValue>
</operation>

<operation id="6073" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3477" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1564 %specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_1_12, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln50"/></StgValue>
</operation>

<operation id="6074" st_id="91" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1662 %mul29_1_13 = dmul i64 %delx_30, i64 %force_30

]]></Node>
<StgValue><ssdm name="mul29_1_13"/></StgValue>
</operation>

<operation id="6075" st_id="91" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1667 %mul31_1_13 = dmul i64 %dely_30, i64 %force_30

]]></Node>
<StgValue><ssdm name="mul31_1_13"/></StgValue>
</operation>

<operation id="6076" st_id="91" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1672 %mul33_1_13 = dmul i64 %delz_30, i64 %force_30

]]></Node>
<StgValue><ssdm name="mul33_1_13"/></StgValue>
</operation>

<operation id="6077" st_id="91" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1771 %mul29_1_14 = dmul i64 %delx_31, i64 %force_31

]]></Node>
<StgValue><ssdm name="mul29_1_14"/></StgValue>
</operation>

<operation id="6078" st_id="91" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1776 %mul31_1_14 = dmul i64 %dely_31, i64 %force_31

]]></Node>
<StgValue><ssdm name="mul31_1_14"/></StgValue>
</operation>

<operation id="6079" st_id="91" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1781 %mul33_1_14 = dmul i64 %delz_31, i64 %force_31

]]></Node>
<StgValue><ssdm name="mul33_1_14"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="6080" st_id="92" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:362 %fx_2 = dadd i64 %fx_1, i64 %mul29_2

]]></Node>
<StgValue><ssdm name="fx_2"/></StgValue>
</operation>

<operation id="6081" st_id="92" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:367 %fy_2 = dadd i64 %fy_1, i64 %mul31_2

]]></Node>
<StgValue><ssdm name="fy_2"/></StgValue>
</operation>

<operation id="6082" st_id="92" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:372 %fz_2 = dadd i64 %fz_1, i64 %mul33_2

]]></Node>
<StgValue><ssdm name="fz_2"/></StgValue>
</operation>

<operation id="6083" st_id="92" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1668 %mul29_14 = dmul i64 %delx_14, i64 %force_14

]]></Node>
<StgValue><ssdm name="mul29_14"/></StgValue>
</operation>

<operation id="6084" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1669 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_14, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>

<operation id="6085" st_id="92" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1673 %mul31_14 = dmul i64 %dely_14, i64 %force_14

]]></Node>
<StgValue><ssdm name="mul31_14"/></StgValue>
</operation>

<operation id="6086" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1674 %specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_14, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln49"/></StgValue>
</operation>

<operation id="6087" st_id="92" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1678 %mul33_14 = dmul i64 %delz_14, i64 %force_14

]]></Node>
<StgValue><ssdm name="mul33_14"/></StgValue>
</operation>

<operation id="6088" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1679 %specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_14, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln50"/></StgValue>
</operation>

<operation id="6089" st_id="92" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1777 %mul29_15 = dmul i64 %delx_15, i64 %force_15

]]></Node>
<StgValue><ssdm name="mul29_15"/></StgValue>
</operation>

<operation id="6090" st_id="92" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1782 %mul31_15 = dmul i64 %dely_15, i64 %force_15

]]></Node>
<StgValue><ssdm name="mul31_15"/></StgValue>
</operation>

<operation id="6091" st_id="92" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1787 %mul33_15 = dmul i64 %delz_15, i64 %force_15

]]></Node>
<StgValue><ssdm name="mul33_15"/></StgValue>
</operation>

<operation id="6092" st_id="92" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:356 %fx_18 = dadd i64 %fx_17, i64 %mul29_1_2

]]></Node>
<StgValue><ssdm name="fx_18"/></StgValue>
</operation>

<operation id="6093" st_id="92" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:361 %fy_18 = dadd i64 %fy_17, i64 %mul31_1_2

]]></Node>
<StgValue><ssdm name="fy_18"/></StgValue>
</operation>

<operation id="6094" st_id="92" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:366 %fz_18 = dadd i64 %fz_17, i64 %mul33_1_2

]]></Node>
<StgValue><ssdm name="fz_18"/></StgValue>
</operation>

<operation id="6095" st_id="92" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1662 %mul29_1_13 = dmul i64 %delx_30, i64 %force_30

]]></Node>
<StgValue><ssdm name="mul29_1_13"/></StgValue>
</operation>

<operation id="6096" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1663 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_1_13, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>

<operation id="6097" st_id="92" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1667 %mul31_1_13 = dmul i64 %dely_30, i64 %force_30

]]></Node>
<StgValue><ssdm name="mul31_1_13"/></StgValue>
</operation>

<operation id="6098" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3581" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1668 %specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_1_13, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln49"/></StgValue>
</operation>

<operation id="6099" st_id="92" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1672 %mul33_1_13 = dmul i64 %delz_30, i64 %force_30

]]></Node>
<StgValue><ssdm name="mul33_1_13"/></StgValue>
</operation>

<operation id="6100" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3586" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1673 %specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_1_13, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln50"/></StgValue>
</operation>

<operation id="6101" st_id="92" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1771 %mul29_1_14 = dmul i64 %delx_31, i64 %force_31

]]></Node>
<StgValue><ssdm name="mul29_1_14"/></StgValue>
</operation>

<operation id="6102" st_id="92" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1776 %mul31_1_14 = dmul i64 %dely_31, i64 %force_31

]]></Node>
<StgValue><ssdm name="mul31_1_14"/></StgValue>
</operation>

<operation id="6103" st_id="92" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1781 %mul33_1_14 = dmul i64 %delz_31, i64 %force_31

]]></Node>
<StgValue><ssdm name="mul33_1_14"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="6104" st_id="93" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:362 %fx_2 = dadd i64 %fx_1, i64 %mul29_2

]]></Node>
<StgValue><ssdm name="fx_2"/></StgValue>
</operation>

<operation id="6105" st_id="93" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:367 %fy_2 = dadd i64 %fy_1, i64 %mul31_2

]]></Node>
<StgValue><ssdm name="fy_2"/></StgValue>
</operation>

<operation id="6106" st_id="93" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:372 %fz_2 = dadd i64 %fz_1, i64 %mul33_2

]]></Node>
<StgValue><ssdm name="fz_2"/></StgValue>
</operation>

<operation id="6107" st_id="93" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1777 %mul29_15 = dmul i64 %delx_15, i64 %force_15

]]></Node>
<StgValue><ssdm name="mul29_15"/></StgValue>
</operation>

<operation id="6108" st_id="93" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1782 %mul31_15 = dmul i64 %dely_15, i64 %force_15

]]></Node>
<StgValue><ssdm name="mul31_15"/></StgValue>
</operation>

<operation id="6109" st_id="93" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1787 %mul33_15 = dmul i64 %delz_15, i64 %force_15

]]></Node>
<StgValue><ssdm name="mul33_15"/></StgValue>
</operation>

<operation id="6110" st_id="93" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:356 %fx_18 = dadd i64 %fx_17, i64 %mul29_1_2

]]></Node>
<StgValue><ssdm name="fx_18"/></StgValue>
</operation>

<operation id="6111" st_id="93" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:361 %fy_18 = dadd i64 %fy_17, i64 %mul31_1_2

]]></Node>
<StgValue><ssdm name="fy_18"/></StgValue>
</operation>

<operation id="6112" st_id="93" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:366 %fz_18 = dadd i64 %fz_17, i64 %mul33_1_2

]]></Node>
<StgValue><ssdm name="fz_18"/></StgValue>
</operation>

<operation id="6113" st_id="93" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1771 %mul29_1_14 = dmul i64 %delx_31, i64 %force_31

]]></Node>
<StgValue><ssdm name="mul29_1_14"/></StgValue>
</operation>

<operation id="6114" st_id="93" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1776 %mul31_1_14 = dmul i64 %dely_31, i64 %force_31

]]></Node>
<StgValue><ssdm name="mul31_1_14"/></StgValue>
</operation>

<operation id="6115" st_id="93" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1781 %mul33_1_14 = dmul i64 %delz_31, i64 %force_31

]]></Node>
<StgValue><ssdm name="mul33_1_14"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="6116" st_id="94" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:471 %fx_3 = dadd i64 %fx_2, i64 %mul29_3

]]></Node>
<StgValue><ssdm name="fx_3"/></StgValue>
</operation>

<operation id="6117" st_id="94" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:476 %fy_3 = dadd i64 %fy_2, i64 %mul31_3

]]></Node>
<StgValue><ssdm name="fy_3"/></StgValue>
</operation>

<operation id="6118" st_id="94" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:481 %fz_3 = dadd i64 %fz_2, i64 %mul33_3

]]></Node>
<StgValue><ssdm name="fz_3"/></StgValue>
</operation>

<operation id="6119" st_id="94" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1777 %mul29_15 = dmul i64 %delx_15, i64 %force_15

]]></Node>
<StgValue><ssdm name="mul29_15"/></StgValue>
</operation>

<operation id="6120" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1778 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_15, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>

<operation id="6121" st_id="94" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1782 %mul31_15 = dmul i64 %dely_15, i64 %force_15

]]></Node>
<StgValue><ssdm name="mul31_15"/></StgValue>
</operation>

<operation id="6122" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1783 %specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_15, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln49"/></StgValue>
</operation>

<operation id="6123" st_id="94" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1787 %mul33_15 = dmul i64 %delz_15, i64 %force_15

]]></Node>
<StgValue><ssdm name="mul33_15"/></StgValue>
</operation>

<operation id="6124" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1788 %specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_15, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln50"/></StgValue>
</operation>

<operation id="6125" st_id="94" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:465 %fx_19 = dadd i64 %fx_18, i64 %mul29_1_3

]]></Node>
<StgValue><ssdm name="fx_19"/></StgValue>
</operation>

<operation id="6126" st_id="94" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:470 %fy_19 = dadd i64 %fy_18, i64 %mul31_1_3

]]></Node>
<StgValue><ssdm name="fy_19"/></StgValue>
</operation>

<operation id="6127" st_id="94" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:475 %fz_19 = dadd i64 %fz_18, i64 %mul33_1_3

]]></Node>
<StgValue><ssdm name="fz_19"/></StgValue>
</operation>

<operation id="6128" st_id="94" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1771 %mul29_1_14 = dmul i64 %delx_31, i64 %force_31

]]></Node>
<StgValue><ssdm name="mul29_1_14"/></StgValue>
</operation>

<operation id="6129" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1772 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_1_14, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>

<operation id="6130" st_id="94" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1776 %mul31_1_14 = dmul i64 %dely_31, i64 %force_31

]]></Node>
<StgValue><ssdm name="mul31_1_14"/></StgValue>
</operation>

<operation id="6131" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3690" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1777 %specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_1_14, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln49"/></StgValue>
</operation>

<operation id="6132" st_id="94" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1781 %mul33_1_14 = dmul i64 %delz_31, i64 %force_31

]]></Node>
<StgValue><ssdm name="mul33_1_14"/></StgValue>
</operation>

<operation id="6133" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1782 %specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_1_14, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln50"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="6134" st_id="95" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:471 %fx_3 = dadd i64 %fx_2, i64 %mul29_3

]]></Node>
<StgValue><ssdm name="fx_3"/></StgValue>
</operation>

<operation id="6135" st_id="95" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:476 %fy_3 = dadd i64 %fy_2, i64 %mul31_3

]]></Node>
<StgValue><ssdm name="fy_3"/></StgValue>
</operation>

<operation id="6136" st_id="95" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:481 %fz_3 = dadd i64 %fz_2, i64 %mul33_3

]]></Node>
<StgValue><ssdm name="fz_3"/></StgValue>
</operation>

<operation id="6137" st_id="95" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:465 %fx_19 = dadd i64 %fx_18, i64 %mul29_1_3

]]></Node>
<StgValue><ssdm name="fx_19"/></StgValue>
</operation>

<operation id="6138" st_id="95" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:470 %fy_19 = dadd i64 %fy_18, i64 %mul31_1_3

]]></Node>
<StgValue><ssdm name="fy_19"/></StgValue>
</operation>

<operation id="6139" st_id="95" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:475 %fz_19 = dadd i64 %fz_18, i64 %mul33_1_3

]]></Node>
<StgValue><ssdm name="fz_19"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="6140" st_id="96" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:471 %fx_3 = dadd i64 %fx_2, i64 %mul29_3

]]></Node>
<StgValue><ssdm name="fx_3"/></StgValue>
</operation>

<operation id="6141" st_id="96" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:476 %fy_3 = dadd i64 %fy_2, i64 %mul31_3

]]></Node>
<StgValue><ssdm name="fy_3"/></StgValue>
</operation>

<operation id="6142" st_id="96" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:481 %fz_3 = dadd i64 %fz_2, i64 %mul33_3

]]></Node>
<StgValue><ssdm name="fz_3"/></StgValue>
</operation>

<operation id="6143" st_id="96" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:465 %fx_19 = dadd i64 %fx_18, i64 %mul29_1_3

]]></Node>
<StgValue><ssdm name="fx_19"/></StgValue>
</operation>

<operation id="6144" st_id="96" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:470 %fy_19 = dadd i64 %fy_18, i64 %mul31_1_3

]]></Node>
<StgValue><ssdm name="fy_19"/></StgValue>
</operation>

<operation id="6145" st_id="96" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:475 %fz_19 = dadd i64 %fz_18, i64 %mul33_1_3

]]></Node>
<StgValue><ssdm name="fz_19"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="6146" st_id="97" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:471 %fx_3 = dadd i64 %fx_2, i64 %mul29_3

]]></Node>
<StgValue><ssdm name="fx_3"/></StgValue>
</operation>

<operation id="6147" st_id="97" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:476 %fy_3 = dadd i64 %fy_2, i64 %mul31_3

]]></Node>
<StgValue><ssdm name="fy_3"/></StgValue>
</operation>

<operation id="6148" st_id="97" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:481 %fz_3 = dadd i64 %fz_2, i64 %mul33_3

]]></Node>
<StgValue><ssdm name="fz_3"/></StgValue>
</operation>

<operation id="6149" st_id="97" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:465 %fx_19 = dadd i64 %fx_18, i64 %mul29_1_3

]]></Node>
<StgValue><ssdm name="fx_19"/></StgValue>
</operation>

<operation id="6150" st_id="97" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:470 %fy_19 = dadd i64 %fy_18, i64 %mul31_1_3

]]></Node>
<StgValue><ssdm name="fy_19"/></StgValue>
</operation>

<operation id="6151" st_id="97" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:475 %fz_19 = dadd i64 %fz_18, i64 %mul33_1_3

]]></Node>
<StgValue><ssdm name="fz_19"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="6152" st_id="98" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:471 %fx_3 = dadd i64 %fx_2, i64 %mul29_3

]]></Node>
<StgValue><ssdm name="fx_3"/></StgValue>
</operation>

<operation id="6153" st_id="98" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:476 %fy_3 = dadd i64 %fy_2, i64 %mul31_3

]]></Node>
<StgValue><ssdm name="fy_3"/></StgValue>
</operation>

<operation id="6154" st_id="98" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:481 %fz_3 = dadd i64 %fz_2, i64 %mul33_3

]]></Node>
<StgValue><ssdm name="fz_3"/></StgValue>
</operation>

<operation id="6155" st_id="98" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:465 %fx_19 = dadd i64 %fx_18, i64 %mul29_1_3

]]></Node>
<StgValue><ssdm name="fx_19"/></StgValue>
</operation>

<operation id="6156" st_id="98" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:470 %fy_19 = dadd i64 %fy_18, i64 %mul31_1_3

]]></Node>
<StgValue><ssdm name="fy_19"/></StgValue>
</operation>

<operation id="6157" st_id="98" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:475 %fz_19 = dadd i64 %fz_18, i64 %mul33_1_3

]]></Node>
<StgValue><ssdm name="fz_19"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="6158" st_id="99" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:580 %fx_4 = dadd i64 %fx_3, i64 %mul29_4

]]></Node>
<StgValue><ssdm name="fx_4"/></StgValue>
</operation>

<operation id="6159" st_id="99" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:585 %fy_4 = dadd i64 %fy_3, i64 %mul31_4

]]></Node>
<StgValue><ssdm name="fy_4"/></StgValue>
</operation>

<operation id="6160" st_id="99" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:590 %fz_4 = dadd i64 %fz_3, i64 %mul33_4

]]></Node>
<StgValue><ssdm name="fz_4"/></StgValue>
</operation>

<operation id="6161" st_id="99" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:574 %fx_20 = dadd i64 %fx_19, i64 %mul29_1_4

]]></Node>
<StgValue><ssdm name="fx_20"/></StgValue>
</operation>

<operation id="6162" st_id="99" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:579 %fy_20 = dadd i64 %fy_19, i64 %mul31_1_4

]]></Node>
<StgValue><ssdm name="fy_20"/></StgValue>
</operation>

<operation id="6163" st_id="99" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:584 %fz_20 = dadd i64 %fz_19, i64 %mul33_1_4

]]></Node>
<StgValue><ssdm name="fz_20"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="6164" st_id="100" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:580 %fx_4 = dadd i64 %fx_3, i64 %mul29_4

]]></Node>
<StgValue><ssdm name="fx_4"/></StgValue>
</operation>

<operation id="6165" st_id="100" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:585 %fy_4 = dadd i64 %fy_3, i64 %mul31_4

]]></Node>
<StgValue><ssdm name="fy_4"/></StgValue>
</operation>

<operation id="6166" st_id="100" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:590 %fz_4 = dadd i64 %fz_3, i64 %mul33_4

]]></Node>
<StgValue><ssdm name="fz_4"/></StgValue>
</operation>

<operation id="6167" st_id="100" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:574 %fx_20 = dadd i64 %fx_19, i64 %mul29_1_4

]]></Node>
<StgValue><ssdm name="fx_20"/></StgValue>
</operation>

<operation id="6168" st_id="100" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:579 %fy_20 = dadd i64 %fy_19, i64 %mul31_1_4

]]></Node>
<StgValue><ssdm name="fy_20"/></StgValue>
</operation>

<operation id="6169" st_id="100" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:584 %fz_20 = dadd i64 %fz_19, i64 %mul33_1_4

]]></Node>
<StgValue><ssdm name="fz_20"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="6170" st_id="101" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:580 %fx_4 = dadd i64 %fx_3, i64 %mul29_4

]]></Node>
<StgValue><ssdm name="fx_4"/></StgValue>
</operation>

<operation id="6171" st_id="101" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:585 %fy_4 = dadd i64 %fy_3, i64 %mul31_4

]]></Node>
<StgValue><ssdm name="fy_4"/></StgValue>
</operation>

<operation id="6172" st_id="101" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:590 %fz_4 = dadd i64 %fz_3, i64 %mul33_4

]]></Node>
<StgValue><ssdm name="fz_4"/></StgValue>
</operation>

<operation id="6173" st_id="101" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:574 %fx_20 = dadd i64 %fx_19, i64 %mul29_1_4

]]></Node>
<StgValue><ssdm name="fx_20"/></StgValue>
</operation>

<operation id="6174" st_id="101" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:579 %fy_20 = dadd i64 %fy_19, i64 %mul31_1_4

]]></Node>
<StgValue><ssdm name="fy_20"/></StgValue>
</operation>

<operation id="6175" st_id="101" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:584 %fz_20 = dadd i64 %fz_19, i64 %mul33_1_4

]]></Node>
<StgValue><ssdm name="fz_20"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="6176" st_id="102" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:580 %fx_4 = dadd i64 %fx_3, i64 %mul29_4

]]></Node>
<StgValue><ssdm name="fx_4"/></StgValue>
</operation>

<operation id="6177" st_id="102" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:585 %fy_4 = dadd i64 %fy_3, i64 %mul31_4

]]></Node>
<StgValue><ssdm name="fy_4"/></StgValue>
</operation>

<operation id="6178" st_id="102" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:590 %fz_4 = dadd i64 %fz_3, i64 %mul33_4

]]></Node>
<StgValue><ssdm name="fz_4"/></StgValue>
</operation>

<operation id="6179" st_id="102" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:574 %fx_20 = dadd i64 %fx_19, i64 %mul29_1_4

]]></Node>
<StgValue><ssdm name="fx_20"/></StgValue>
</operation>

<operation id="6180" st_id="102" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:579 %fy_20 = dadd i64 %fy_19, i64 %mul31_1_4

]]></Node>
<StgValue><ssdm name="fy_20"/></StgValue>
</operation>

<operation id="6181" st_id="102" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:584 %fz_20 = dadd i64 %fz_19, i64 %mul33_1_4

]]></Node>
<StgValue><ssdm name="fz_20"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="6182" st_id="103" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:580 %fx_4 = dadd i64 %fx_3, i64 %mul29_4

]]></Node>
<StgValue><ssdm name="fx_4"/></StgValue>
</operation>

<operation id="6183" st_id="103" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:585 %fy_4 = dadd i64 %fy_3, i64 %mul31_4

]]></Node>
<StgValue><ssdm name="fy_4"/></StgValue>
</operation>

<operation id="6184" st_id="103" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:590 %fz_4 = dadd i64 %fz_3, i64 %mul33_4

]]></Node>
<StgValue><ssdm name="fz_4"/></StgValue>
</operation>

<operation id="6185" st_id="103" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:574 %fx_20 = dadd i64 %fx_19, i64 %mul29_1_4

]]></Node>
<StgValue><ssdm name="fx_20"/></StgValue>
</operation>

<operation id="6186" st_id="103" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:579 %fy_20 = dadd i64 %fy_19, i64 %mul31_1_4

]]></Node>
<StgValue><ssdm name="fy_20"/></StgValue>
</operation>

<operation id="6187" st_id="103" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:584 %fz_20 = dadd i64 %fz_19, i64 %mul33_1_4

]]></Node>
<StgValue><ssdm name="fz_20"/></StgValue>
</operation>
</state>

<state id="104" st_id="105">

<operation id="6188" st_id="104" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:689 %fx_5 = dadd i64 %fx_4, i64 %mul29_5

]]></Node>
<StgValue><ssdm name="fx_5"/></StgValue>
</operation>

<operation id="6189" st_id="104" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:694 %fy_5 = dadd i64 %fy_4, i64 %mul31_5

]]></Node>
<StgValue><ssdm name="fy_5"/></StgValue>
</operation>

<operation id="6190" st_id="104" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:699 %fz_5 = dadd i64 %fz_4, i64 %mul33_5

]]></Node>
<StgValue><ssdm name="fz_5"/></StgValue>
</operation>

<operation id="6191" st_id="104" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:683 %fx_21 = dadd i64 %fx_20, i64 %mul29_1_5

]]></Node>
<StgValue><ssdm name="fx_21"/></StgValue>
</operation>

<operation id="6192" st_id="104" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:688 %fy_21 = dadd i64 %fy_20, i64 %mul31_1_5

]]></Node>
<StgValue><ssdm name="fy_21"/></StgValue>
</operation>

<operation id="6193" st_id="104" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:693 %fz_21 = dadd i64 %fz_20, i64 %mul33_1_5

]]></Node>
<StgValue><ssdm name="fz_21"/></StgValue>
</operation>
</state>

<state id="105" st_id="106">

<operation id="6194" st_id="105" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:689 %fx_5 = dadd i64 %fx_4, i64 %mul29_5

]]></Node>
<StgValue><ssdm name="fx_5"/></StgValue>
</operation>

<operation id="6195" st_id="105" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:694 %fy_5 = dadd i64 %fy_4, i64 %mul31_5

]]></Node>
<StgValue><ssdm name="fy_5"/></StgValue>
</operation>

<operation id="6196" st_id="105" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:699 %fz_5 = dadd i64 %fz_4, i64 %mul33_5

]]></Node>
<StgValue><ssdm name="fz_5"/></StgValue>
</operation>

<operation id="6197" st_id="105" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:683 %fx_21 = dadd i64 %fx_20, i64 %mul29_1_5

]]></Node>
<StgValue><ssdm name="fx_21"/></StgValue>
</operation>

<operation id="6198" st_id="105" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:688 %fy_21 = dadd i64 %fy_20, i64 %mul31_1_5

]]></Node>
<StgValue><ssdm name="fy_21"/></StgValue>
</operation>

<operation id="6199" st_id="105" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:693 %fz_21 = dadd i64 %fz_20, i64 %mul33_1_5

]]></Node>
<StgValue><ssdm name="fz_21"/></StgValue>
</operation>
</state>

<state id="106" st_id="107">

<operation id="6200" st_id="106" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:689 %fx_5 = dadd i64 %fx_4, i64 %mul29_5

]]></Node>
<StgValue><ssdm name="fx_5"/></StgValue>
</operation>

<operation id="6201" st_id="106" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:694 %fy_5 = dadd i64 %fy_4, i64 %mul31_5

]]></Node>
<StgValue><ssdm name="fy_5"/></StgValue>
</operation>

<operation id="6202" st_id="106" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:699 %fz_5 = dadd i64 %fz_4, i64 %mul33_5

]]></Node>
<StgValue><ssdm name="fz_5"/></StgValue>
</operation>

<operation id="6203" st_id="106" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:683 %fx_21 = dadd i64 %fx_20, i64 %mul29_1_5

]]></Node>
<StgValue><ssdm name="fx_21"/></StgValue>
</operation>

<operation id="6204" st_id="106" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:688 %fy_21 = dadd i64 %fy_20, i64 %mul31_1_5

]]></Node>
<StgValue><ssdm name="fy_21"/></StgValue>
</operation>

<operation id="6205" st_id="106" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:693 %fz_21 = dadd i64 %fz_20, i64 %mul33_1_5

]]></Node>
<StgValue><ssdm name="fz_21"/></StgValue>
</operation>
</state>

<state id="107" st_id="108">

<operation id="6206" st_id="107" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:689 %fx_5 = dadd i64 %fx_4, i64 %mul29_5

]]></Node>
<StgValue><ssdm name="fx_5"/></StgValue>
</operation>

<operation id="6207" st_id="107" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:694 %fy_5 = dadd i64 %fy_4, i64 %mul31_5

]]></Node>
<StgValue><ssdm name="fy_5"/></StgValue>
</operation>

<operation id="6208" st_id="107" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:699 %fz_5 = dadd i64 %fz_4, i64 %mul33_5

]]></Node>
<StgValue><ssdm name="fz_5"/></StgValue>
</operation>

<operation id="6209" st_id="107" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:683 %fx_21 = dadd i64 %fx_20, i64 %mul29_1_5

]]></Node>
<StgValue><ssdm name="fx_21"/></StgValue>
</operation>

<operation id="6210" st_id="107" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:688 %fy_21 = dadd i64 %fy_20, i64 %mul31_1_5

]]></Node>
<StgValue><ssdm name="fy_21"/></StgValue>
</operation>

<operation id="6211" st_id="107" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:693 %fz_21 = dadd i64 %fz_20, i64 %mul33_1_5

]]></Node>
<StgValue><ssdm name="fz_21"/></StgValue>
</operation>
</state>

<state id="108" st_id="109">

<operation id="6212" st_id="108" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:689 %fx_5 = dadd i64 %fx_4, i64 %mul29_5

]]></Node>
<StgValue><ssdm name="fx_5"/></StgValue>
</operation>

<operation id="6213" st_id="108" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:694 %fy_5 = dadd i64 %fy_4, i64 %mul31_5

]]></Node>
<StgValue><ssdm name="fy_5"/></StgValue>
</operation>

<operation id="6214" st_id="108" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:699 %fz_5 = dadd i64 %fz_4, i64 %mul33_5

]]></Node>
<StgValue><ssdm name="fz_5"/></StgValue>
</operation>

<operation id="6215" st_id="108" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:683 %fx_21 = dadd i64 %fx_20, i64 %mul29_1_5

]]></Node>
<StgValue><ssdm name="fx_21"/></StgValue>
</operation>

<operation id="6216" st_id="108" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:688 %fy_21 = dadd i64 %fy_20, i64 %mul31_1_5

]]></Node>
<StgValue><ssdm name="fy_21"/></StgValue>
</operation>

<operation id="6217" st_id="108" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:693 %fz_21 = dadd i64 %fz_20, i64 %mul33_1_5

]]></Node>
<StgValue><ssdm name="fz_21"/></StgValue>
</operation>
</state>

<state id="109" st_id="110">

<operation id="6218" st_id="109" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:798 %fx_6 = dadd i64 %fx_5, i64 %mul29_6

]]></Node>
<StgValue><ssdm name="fx_6"/></StgValue>
</operation>

<operation id="6219" st_id="109" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:803 %fy_6 = dadd i64 %fy_5, i64 %mul31_6

]]></Node>
<StgValue><ssdm name="fy_6"/></StgValue>
</operation>

<operation id="6220" st_id="109" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:808 %fz_6 = dadd i64 %fz_5, i64 %mul33_6

]]></Node>
<StgValue><ssdm name="fz_6"/></StgValue>
</operation>

<operation id="6221" st_id="109" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:792 %fx_22 = dadd i64 %fx_21, i64 %mul29_1_6

]]></Node>
<StgValue><ssdm name="fx_22"/></StgValue>
</operation>

<operation id="6222" st_id="109" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:797 %fy_22 = dadd i64 %fy_21, i64 %mul31_1_6

]]></Node>
<StgValue><ssdm name="fy_22"/></StgValue>
</operation>

<operation id="6223" st_id="109" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:802 %fz_22 = dadd i64 %fz_21, i64 %mul33_1_6

]]></Node>
<StgValue><ssdm name="fz_22"/></StgValue>
</operation>
</state>

<state id="110" st_id="111">

<operation id="6224" st_id="110" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:798 %fx_6 = dadd i64 %fx_5, i64 %mul29_6

]]></Node>
<StgValue><ssdm name="fx_6"/></StgValue>
</operation>

<operation id="6225" st_id="110" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:803 %fy_6 = dadd i64 %fy_5, i64 %mul31_6

]]></Node>
<StgValue><ssdm name="fy_6"/></StgValue>
</operation>

<operation id="6226" st_id="110" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:808 %fz_6 = dadd i64 %fz_5, i64 %mul33_6

]]></Node>
<StgValue><ssdm name="fz_6"/></StgValue>
</operation>

<operation id="6227" st_id="110" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:792 %fx_22 = dadd i64 %fx_21, i64 %mul29_1_6

]]></Node>
<StgValue><ssdm name="fx_22"/></StgValue>
</operation>

<operation id="6228" st_id="110" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:797 %fy_22 = dadd i64 %fy_21, i64 %mul31_1_6

]]></Node>
<StgValue><ssdm name="fy_22"/></StgValue>
</operation>

<operation id="6229" st_id="110" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:802 %fz_22 = dadd i64 %fz_21, i64 %mul33_1_6

]]></Node>
<StgValue><ssdm name="fz_22"/></StgValue>
</operation>
</state>

<state id="111" st_id="112">

<operation id="6230" st_id="111" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:798 %fx_6 = dadd i64 %fx_5, i64 %mul29_6

]]></Node>
<StgValue><ssdm name="fx_6"/></StgValue>
</operation>

<operation id="6231" st_id="111" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:803 %fy_6 = dadd i64 %fy_5, i64 %mul31_6

]]></Node>
<StgValue><ssdm name="fy_6"/></StgValue>
</operation>

<operation id="6232" st_id="111" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:808 %fz_6 = dadd i64 %fz_5, i64 %mul33_6

]]></Node>
<StgValue><ssdm name="fz_6"/></StgValue>
</operation>

<operation id="6233" st_id="111" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:792 %fx_22 = dadd i64 %fx_21, i64 %mul29_1_6

]]></Node>
<StgValue><ssdm name="fx_22"/></StgValue>
</operation>

<operation id="6234" st_id="111" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:797 %fy_22 = dadd i64 %fy_21, i64 %mul31_1_6

]]></Node>
<StgValue><ssdm name="fy_22"/></StgValue>
</operation>

<operation id="6235" st_id="111" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:802 %fz_22 = dadd i64 %fz_21, i64 %mul33_1_6

]]></Node>
<StgValue><ssdm name="fz_22"/></StgValue>
</operation>
</state>

<state id="112" st_id="113">

<operation id="6236" st_id="112" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:798 %fx_6 = dadd i64 %fx_5, i64 %mul29_6

]]></Node>
<StgValue><ssdm name="fx_6"/></StgValue>
</operation>

<operation id="6237" st_id="112" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:803 %fy_6 = dadd i64 %fy_5, i64 %mul31_6

]]></Node>
<StgValue><ssdm name="fy_6"/></StgValue>
</operation>

<operation id="6238" st_id="112" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:808 %fz_6 = dadd i64 %fz_5, i64 %mul33_6

]]></Node>
<StgValue><ssdm name="fz_6"/></StgValue>
</operation>

<operation id="6239" st_id="112" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:792 %fx_22 = dadd i64 %fx_21, i64 %mul29_1_6

]]></Node>
<StgValue><ssdm name="fx_22"/></StgValue>
</operation>

<operation id="6240" st_id="112" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:797 %fy_22 = dadd i64 %fy_21, i64 %mul31_1_6

]]></Node>
<StgValue><ssdm name="fy_22"/></StgValue>
</operation>

<operation id="6241" st_id="112" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:802 %fz_22 = dadd i64 %fz_21, i64 %mul33_1_6

]]></Node>
<StgValue><ssdm name="fz_22"/></StgValue>
</operation>
</state>

<state id="113" st_id="114">

<operation id="6242" st_id="113" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:798 %fx_6 = dadd i64 %fx_5, i64 %mul29_6

]]></Node>
<StgValue><ssdm name="fx_6"/></StgValue>
</operation>

<operation id="6243" st_id="113" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:803 %fy_6 = dadd i64 %fy_5, i64 %mul31_6

]]></Node>
<StgValue><ssdm name="fy_6"/></StgValue>
</operation>

<operation id="6244" st_id="113" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:808 %fz_6 = dadd i64 %fz_5, i64 %mul33_6

]]></Node>
<StgValue><ssdm name="fz_6"/></StgValue>
</operation>

<operation id="6245" st_id="113" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:792 %fx_22 = dadd i64 %fx_21, i64 %mul29_1_6

]]></Node>
<StgValue><ssdm name="fx_22"/></StgValue>
</operation>

<operation id="6246" st_id="113" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:797 %fy_22 = dadd i64 %fy_21, i64 %mul31_1_6

]]></Node>
<StgValue><ssdm name="fy_22"/></StgValue>
</operation>

<operation id="6247" st_id="113" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:802 %fz_22 = dadd i64 %fz_21, i64 %mul33_1_6

]]></Node>
<StgValue><ssdm name="fz_22"/></StgValue>
</operation>
</state>

<state id="114" st_id="115">

<operation id="6248" st_id="114" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:907 %fx_7 = dadd i64 %fx_6, i64 %mul29_7

]]></Node>
<StgValue><ssdm name="fx_7"/></StgValue>
</operation>

<operation id="6249" st_id="114" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:912 %fy_7 = dadd i64 %fy_6, i64 %mul31_7

]]></Node>
<StgValue><ssdm name="fy_7"/></StgValue>
</operation>

<operation id="6250" st_id="114" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:917 %fz_7 = dadd i64 %fz_6, i64 %mul33_7

]]></Node>
<StgValue><ssdm name="fz_7"/></StgValue>
</operation>

<operation id="6251" st_id="114" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:901 %fx_23 = dadd i64 %fx_22, i64 %mul29_1_7

]]></Node>
<StgValue><ssdm name="fx_23"/></StgValue>
</operation>

<operation id="6252" st_id="114" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:906 %fy_23 = dadd i64 %fy_22, i64 %mul31_1_7

]]></Node>
<StgValue><ssdm name="fy_23"/></StgValue>
</operation>

<operation id="6253" st_id="114" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:911 %fz_23 = dadd i64 %fz_22, i64 %mul33_1_7

]]></Node>
<StgValue><ssdm name="fz_23"/></StgValue>
</operation>
</state>

<state id="115" st_id="116">

<operation id="6254" st_id="115" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:907 %fx_7 = dadd i64 %fx_6, i64 %mul29_7

]]></Node>
<StgValue><ssdm name="fx_7"/></StgValue>
</operation>

<operation id="6255" st_id="115" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:912 %fy_7 = dadd i64 %fy_6, i64 %mul31_7

]]></Node>
<StgValue><ssdm name="fy_7"/></StgValue>
</operation>

<operation id="6256" st_id="115" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:917 %fz_7 = dadd i64 %fz_6, i64 %mul33_7

]]></Node>
<StgValue><ssdm name="fz_7"/></StgValue>
</operation>

<operation id="6257" st_id="115" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:901 %fx_23 = dadd i64 %fx_22, i64 %mul29_1_7

]]></Node>
<StgValue><ssdm name="fx_23"/></StgValue>
</operation>

<operation id="6258" st_id="115" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:906 %fy_23 = dadd i64 %fy_22, i64 %mul31_1_7

]]></Node>
<StgValue><ssdm name="fy_23"/></StgValue>
</operation>

<operation id="6259" st_id="115" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:911 %fz_23 = dadd i64 %fz_22, i64 %mul33_1_7

]]></Node>
<StgValue><ssdm name="fz_23"/></StgValue>
</operation>
</state>

<state id="116" st_id="117">

<operation id="6260" st_id="116" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:907 %fx_7 = dadd i64 %fx_6, i64 %mul29_7

]]></Node>
<StgValue><ssdm name="fx_7"/></StgValue>
</operation>

<operation id="6261" st_id="116" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:912 %fy_7 = dadd i64 %fy_6, i64 %mul31_7

]]></Node>
<StgValue><ssdm name="fy_7"/></StgValue>
</operation>

<operation id="6262" st_id="116" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:917 %fz_7 = dadd i64 %fz_6, i64 %mul33_7

]]></Node>
<StgValue><ssdm name="fz_7"/></StgValue>
</operation>

<operation id="6263" st_id="116" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:901 %fx_23 = dadd i64 %fx_22, i64 %mul29_1_7

]]></Node>
<StgValue><ssdm name="fx_23"/></StgValue>
</operation>

<operation id="6264" st_id="116" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:906 %fy_23 = dadd i64 %fy_22, i64 %mul31_1_7

]]></Node>
<StgValue><ssdm name="fy_23"/></StgValue>
</operation>

<operation id="6265" st_id="116" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:911 %fz_23 = dadd i64 %fz_22, i64 %mul33_1_7

]]></Node>
<StgValue><ssdm name="fz_23"/></StgValue>
</operation>
</state>

<state id="117" st_id="118">

<operation id="6266" st_id="117" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:907 %fx_7 = dadd i64 %fx_6, i64 %mul29_7

]]></Node>
<StgValue><ssdm name="fx_7"/></StgValue>
</operation>

<operation id="6267" st_id="117" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:912 %fy_7 = dadd i64 %fy_6, i64 %mul31_7

]]></Node>
<StgValue><ssdm name="fy_7"/></StgValue>
</operation>

<operation id="6268" st_id="117" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:917 %fz_7 = dadd i64 %fz_6, i64 %mul33_7

]]></Node>
<StgValue><ssdm name="fz_7"/></StgValue>
</operation>

<operation id="6269" st_id="117" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:901 %fx_23 = dadd i64 %fx_22, i64 %mul29_1_7

]]></Node>
<StgValue><ssdm name="fx_23"/></StgValue>
</operation>

<operation id="6270" st_id="117" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:906 %fy_23 = dadd i64 %fy_22, i64 %mul31_1_7

]]></Node>
<StgValue><ssdm name="fy_23"/></StgValue>
</operation>

<operation id="6271" st_id="117" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:911 %fz_23 = dadd i64 %fz_22, i64 %mul33_1_7

]]></Node>
<StgValue><ssdm name="fz_23"/></StgValue>
</operation>
</state>

<state id="118" st_id="119">

<operation id="6272" st_id="118" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:907 %fx_7 = dadd i64 %fx_6, i64 %mul29_7

]]></Node>
<StgValue><ssdm name="fx_7"/></StgValue>
</operation>

<operation id="6273" st_id="118" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:912 %fy_7 = dadd i64 %fy_6, i64 %mul31_7

]]></Node>
<StgValue><ssdm name="fy_7"/></StgValue>
</operation>

<operation id="6274" st_id="118" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:917 %fz_7 = dadd i64 %fz_6, i64 %mul33_7

]]></Node>
<StgValue><ssdm name="fz_7"/></StgValue>
</operation>

<operation id="6275" st_id="118" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:901 %fx_23 = dadd i64 %fx_22, i64 %mul29_1_7

]]></Node>
<StgValue><ssdm name="fx_23"/></StgValue>
</operation>

<operation id="6276" st_id="118" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:906 %fy_23 = dadd i64 %fy_22, i64 %mul31_1_7

]]></Node>
<StgValue><ssdm name="fy_23"/></StgValue>
</operation>

<operation id="6277" st_id="118" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:911 %fz_23 = dadd i64 %fz_22, i64 %mul33_1_7

]]></Node>
<StgValue><ssdm name="fz_23"/></StgValue>
</operation>
</state>

<state id="119" st_id="120">

<operation id="6278" st_id="119" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1016 %fx_8 = dadd i64 %fx_7, i64 %mul29_8

]]></Node>
<StgValue><ssdm name="fx_8"/></StgValue>
</operation>

<operation id="6279" st_id="119" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1021 %fy_8 = dadd i64 %fy_7, i64 %mul31_8

]]></Node>
<StgValue><ssdm name="fy_8"/></StgValue>
</operation>

<operation id="6280" st_id="119" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1026 %fz_8 = dadd i64 %fz_7, i64 %mul33_8

]]></Node>
<StgValue><ssdm name="fz_8"/></StgValue>
</operation>

<operation id="6281" st_id="119" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1010 %fx_24 = dadd i64 %fx_23, i64 %mul29_1_8

]]></Node>
<StgValue><ssdm name="fx_24"/></StgValue>
</operation>

<operation id="6282" st_id="119" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1015 %fy_24 = dadd i64 %fy_23, i64 %mul31_1_8

]]></Node>
<StgValue><ssdm name="fy_24"/></StgValue>
</operation>

<operation id="6283" st_id="119" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1020 %fz_24 = dadd i64 %fz_23, i64 %mul33_1_8

]]></Node>
<StgValue><ssdm name="fz_24"/></StgValue>
</operation>
</state>

<state id="120" st_id="121">

<operation id="6284" st_id="120" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1016 %fx_8 = dadd i64 %fx_7, i64 %mul29_8

]]></Node>
<StgValue><ssdm name="fx_8"/></StgValue>
</operation>

<operation id="6285" st_id="120" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1021 %fy_8 = dadd i64 %fy_7, i64 %mul31_8

]]></Node>
<StgValue><ssdm name="fy_8"/></StgValue>
</operation>

<operation id="6286" st_id="120" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1026 %fz_8 = dadd i64 %fz_7, i64 %mul33_8

]]></Node>
<StgValue><ssdm name="fz_8"/></StgValue>
</operation>

<operation id="6287" st_id="120" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1010 %fx_24 = dadd i64 %fx_23, i64 %mul29_1_8

]]></Node>
<StgValue><ssdm name="fx_24"/></StgValue>
</operation>

<operation id="6288" st_id="120" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1015 %fy_24 = dadd i64 %fy_23, i64 %mul31_1_8

]]></Node>
<StgValue><ssdm name="fy_24"/></StgValue>
</operation>

<operation id="6289" st_id="120" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1020 %fz_24 = dadd i64 %fz_23, i64 %mul33_1_8

]]></Node>
<StgValue><ssdm name="fz_24"/></StgValue>
</operation>
</state>

<state id="121" st_id="122">

<operation id="6290" st_id="121" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1016 %fx_8 = dadd i64 %fx_7, i64 %mul29_8

]]></Node>
<StgValue><ssdm name="fx_8"/></StgValue>
</operation>

<operation id="6291" st_id="121" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1021 %fy_8 = dadd i64 %fy_7, i64 %mul31_8

]]></Node>
<StgValue><ssdm name="fy_8"/></StgValue>
</operation>

<operation id="6292" st_id="121" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1026 %fz_8 = dadd i64 %fz_7, i64 %mul33_8

]]></Node>
<StgValue><ssdm name="fz_8"/></StgValue>
</operation>

<operation id="6293" st_id="121" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1010 %fx_24 = dadd i64 %fx_23, i64 %mul29_1_8

]]></Node>
<StgValue><ssdm name="fx_24"/></StgValue>
</operation>

<operation id="6294" st_id="121" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1015 %fy_24 = dadd i64 %fy_23, i64 %mul31_1_8

]]></Node>
<StgValue><ssdm name="fy_24"/></StgValue>
</operation>

<operation id="6295" st_id="121" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1020 %fz_24 = dadd i64 %fz_23, i64 %mul33_1_8

]]></Node>
<StgValue><ssdm name="fz_24"/></StgValue>
</operation>
</state>

<state id="122" st_id="123">

<operation id="6296" st_id="122" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1016 %fx_8 = dadd i64 %fx_7, i64 %mul29_8

]]></Node>
<StgValue><ssdm name="fx_8"/></StgValue>
</operation>

<operation id="6297" st_id="122" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1021 %fy_8 = dadd i64 %fy_7, i64 %mul31_8

]]></Node>
<StgValue><ssdm name="fy_8"/></StgValue>
</operation>

<operation id="6298" st_id="122" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1026 %fz_8 = dadd i64 %fz_7, i64 %mul33_8

]]></Node>
<StgValue><ssdm name="fz_8"/></StgValue>
</operation>

<operation id="6299" st_id="122" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1010 %fx_24 = dadd i64 %fx_23, i64 %mul29_1_8

]]></Node>
<StgValue><ssdm name="fx_24"/></StgValue>
</operation>

<operation id="6300" st_id="122" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1015 %fy_24 = dadd i64 %fy_23, i64 %mul31_1_8

]]></Node>
<StgValue><ssdm name="fy_24"/></StgValue>
</operation>

<operation id="6301" st_id="122" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1020 %fz_24 = dadd i64 %fz_23, i64 %mul33_1_8

]]></Node>
<StgValue><ssdm name="fz_24"/></StgValue>
</operation>
</state>

<state id="123" st_id="124">

<operation id="6302" st_id="123" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1016 %fx_8 = dadd i64 %fx_7, i64 %mul29_8

]]></Node>
<StgValue><ssdm name="fx_8"/></StgValue>
</operation>

<operation id="6303" st_id="123" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1021 %fy_8 = dadd i64 %fy_7, i64 %mul31_8

]]></Node>
<StgValue><ssdm name="fy_8"/></StgValue>
</operation>

<operation id="6304" st_id="123" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1026 %fz_8 = dadd i64 %fz_7, i64 %mul33_8

]]></Node>
<StgValue><ssdm name="fz_8"/></StgValue>
</operation>

<operation id="6305" st_id="123" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1010 %fx_24 = dadd i64 %fx_23, i64 %mul29_1_8

]]></Node>
<StgValue><ssdm name="fx_24"/></StgValue>
</operation>

<operation id="6306" st_id="123" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1015 %fy_24 = dadd i64 %fy_23, i64 %mul31_1_8

]]></Node>
<StgValue><ssdm name="fy_24"/></StgValue>
</operation>

<operation id="6307" st_id="123" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1020 %fz_24 = dadd i64 %fz_23, i64 %mul33_1_8

]]></Node>
<StgValue><ssdm name="fz_24"/></StgValue>
</operation>
</state>

<state id="124" st_id="125">

<operation id="6308" st_id="124" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1125 %fx_9 = dadd i64 %fx_8, i64 %mul29_9

]]></Node>
<StgValue><ssdm name="fx_9"/></StgValue>
</operation>

<operation id="6309" st_id="124" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1130 %fy_9 = dadd i64 %fy_8, i64 %mul31_9

]]></Node>
<StgValue><ssdm name="fy_9"/></StgValue>
</operation>

<operation id="6310" st_id="124" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1135 %fz_9 = dadd i64 %fz_8, i64 %mul33_9

]]></Node>
<StgValue><ssdm name="fz_9"/></StgValue>
</operation>

<operation id="6311" st_id="124" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1119 %fx_25 = dadd i64 %fx_24, i64 %mul29_1_9

]]></Node>
<StgValue><ssdm name="fx_25"/></StgValue>
</operation>

<operation id="6312" st_id="124" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1124 %fy_25 = dadd i64 %fy_24, i64 %mul31_1_9

]]></Node>
<StgValue><ssdm name="fy_25"/></StgValue>
</operation>

<operation id="6313" st_id="124" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1129 %fz_25 = dadd i64 %fz_24, i64 %mul33_1_9

]]></Node>
<StgValue><ssdm name="fz_25"/></StgValue>
</operation>
</state>

<state id="125" st_id="126">

<operation id="6314" st_id="125" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1125 %fx_9 = dadd i64 %fx_8, i64 %mul29_9

]]></Node>
<StgValue><ssdm name="fx_9"/></StgValue>
</operation>

<operation id="6315" st_id="125" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1130 %fy_9 = dadd i64 %fy_8, i64 %mul31_9

]]></Node>
<StgValue><ssdm name="fy_9"/></StgValue>
</operation>

<operation id="6316" st_id="125" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1135 %fz_9 = dadd i64 %fz_8, i64 %mul33_9

]]></Node>
<StgValue><ssdm name="fz_9"/></StgValue>
</operation>

<operation id="6317" st_id="125" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1119 %fx_25 = dadd i64 %fx_24, i64 %mul29_1_9

]]></Node>
<StgValue><ssdm name="fx_25"/></StgValue>
</operation>

<operation id="6318" st_id="125" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1124 %fy_25 = dadd i64 %fy_24, i64 %mul31_1_9

]]></Node>
<StgValue><ssdm name="fy_25"/></StgValue>
</operation>

<operation id="6319" st_id="125" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1129 %fz_25 = dadd i64 %fz_24, i64 %mul33_1_9

]]></Node>
<StgValue><ssdm name="fz_25"/></StgValue>
</operation>
</state>

<state id="126" st_id="127">

<operation id="6320" st_id="126" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1125 %fx_9 = dadd i64 %fx_8, i64 %mul29_9

]]></Node>
<StgValue><ssdm name="fx_9"/></StgValue>
</operation>

<operation id="6321" st_id="126" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1130 %fy_9 = dadd i64 %fy_8, i64 %mul31_9

]]></Node>
<StgValue><ssdm name="fy_9"/></StgValue>
</operation>

<operation id="6322" st_id="126" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1135 %fz_9 = dadd i64 %fz_8, i64 %mul33_9

]]></Node>
<StgValue><ssdm name="fz_9"/></StgValue>
</operation>

<operation id="6323" st_id="126" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1119 %fx_25 = dadd i64 %fx_24, i64 %mul29_1_9

]]></Node>
<StgValue><ssdm name="fx_25"/></StgValue>
</operation>

<operation id="6324" st_id="126" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1124 %fy_25 = dadd i64 %fy_24, i64 %mul31_1_9

]]></Node>
<StgValue><ssdm name="fy_25"/></StgValue>
</operation>

<operation id="6325" st_id="126" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1129 %fz_25 = dadd i64 %fz_24, i64 %mul33_1_9

]]></Node>
<StgValue><ssdm name="fz_25"/></StgValue>
</operation>
</state>

<state id="127" st_id="128">

<operation id="6326" st_id="127" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1125 %fx_9 = dadd i64 %fx_8, i64 %mul29_9

]]></Node>
<StgValue><ssdm name="fx_9"/></StgValue>
</operation>

<operation id="6327" st_id="127" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1130 %fy_9 = dadd i64 %fy_8, i64 %mul31_9

]]></Node>
<StgValue><ssdm name="fy_9"/></StgValue>
</operation>

<operation id="6328" st_id="127" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1135 %fz_9 = dadd i64 %fz_8, i64 %mul33_9

]]></Node>
<StgValue><ssdm name="fz_9"/></StgValue>
</operation>

<operation id="6329" st_id="127" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1119 %fx_25 = dadd i64 %fx_24, i64 %mul29_1_9

]]></Node>
<StgValue><ssdm name="fx_25"/></StgValue>
</operation>

<operation id="6330" st_id="127" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1124 %fy_25 = dadd i64 %fy_24, i64 %mul31_1_9

]]></Node>
<StgValue><ssdm name="fy_25"/></StgValue>
</operation>

<operation id="6331" st_id="127" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1129 %fz_25 = dadd i64 %fz_24, i64 %mul33_1_9

]]></Node>
<StgValue><ssdm name="fz_25"/></StgValue>
</operation>
</state>

<state id="128" st_id="129">

<operation id="6332" st_id="128" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1125 %fx_9 = dadd i64 %fx_8, i64 %mul29_9

]]></Node>
<StgValue><ssdm name="fx_9"/></StgValue>
</operation>

<operation id="6333" st_id="128" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1130 %fy_9 = dadd i64 %fy_8, i64 %mul31_9

]]></Node>
<StgValue><ssdm name="fy_9"/></StgValue>
</operation>

<operation id="6334" st_id="128" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1135 %fz_9 = dadd i64 %fz_8, i64 %mul33_9

]]></Node>
<StgValue><ssdm name="fz_9"/></StgValue>
</operation>

<operation id="6335" st_id="128" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1119 %fx_25 = dadd i64 %fx_24, i64 %mul29_1_9

]]></Node>
<StgValue><ssdm name="fx_25"/></StgValue>
</operation>

<operation id="6336" st_id="128" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1124 %fy_25 = dadd i64 %fy_24, i64 %mul31_1_9

]]></Node>
<StgValue><ssdm name="fy_25"/></StgValue>
</operation>

<operation id="6337" st_id="128" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1129 %fz_25 = dadd i64 %fz_24, i64 %mul33_1_9

]]></Node>
<StgValue><ssdm name="fz_25"/></StgValue>
</operation>
</state>

<state id="129" st_id="130">

<operation id="6338" st_id="129" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1234 %fx_10 = dadd i64 %fx_9, i64 %mul29_10

]]></Node>
<StgValue><ssdm name="fx_10"/></StgValue>
</operation>

<operation id="6339" st_id="129" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1239 %fy_10 = dadd i64 %fy_9, i64 %mul31_10

]]></Node>
<StgValue><ssdm name="fy_10"/></StgValue>
</operation>

<operation id="6340" st_id="129" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1244 %fz_10 = dadd i64 %fz_9, i64 %mul33_10

]]></Node>
<StgValue><ssdm name="fz_10"/></StgValue>
</operation>

<operation id="6341" st_id="129" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1228 %fx_26 = dadd i64 %fx_25, i64 %mul29_1_s

]]></Node>
<StgValue><ssdm name="fx_26"/></StgValue>
</operation>

<operation id="6342" st_id="129" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1233 %fy_26 = dadd i64 %fy_25, i64 %mul31_1_s

]]></Node>
<StgValue><ssdm name="fy_26"/></StgValue>
</operation>

<operation id="6343" st_id="129" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1238 %fz_26 = dadd i64 %fz_25, i64 %mul33_1_s

]]></Node>
<StgValue><ssdm name="fz_26"/></StgValue>
</operation>
</state>

<state id="130" st_id="131">

<operation id="6344" st_id="130" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1234 %fx_10 = dadd i64 %fx_9, i64 %mul29_10

]]></Node>
<StgValue><ssdm name="fx_10"/></StgValue>
</operation>

<operation id="6345" st_id="130" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1239 %fy_10 = dadd i64 %fy_9, i64 %mul31_10

]]></Node>
<StgValue><ssdm name="fy_10"/></StgValue>
</operation>

<operation id="6346" st_id="130" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1244 %fz_10 = dadd i64 %fz_9, i64 %mul33_10

]]></Node>
<StgValue><ssdm name="fz_10"/></StgValue>
</operation>

<operation id="6347" st_id="130" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1228 %fx_26 = dadd i64 %fx_25, i64 %mul29_1_s

]]></Node>
<StgValue><ssdm name="fx_26"/></StgValue>
</operation>

<operation id="6348" st_id="130" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1233 %fy_26 = dadd i64 %fy_25, i64 %mul31_1_s

]]></Node>
<StgValue><ssdm name="fy_26"/></StgValue>
</operation>

<operation id="6349" st_id="130" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1238 %fz_26 = dadd i64 %fz_25, i64 %mul33_1_s

]]></Node>
<StgValue><ssdm name="fz_26"/></StgValue>
</operation>
</state>

<state id="131" st_id="132">

<operation id="6350" st_id="131" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1234 %fx_10 = dadd i64 %fx_9, i64 %mul29_10

]]></Node>
<StgValue><ssdm name="fx_10"/></StgValue>
</operation>

<operation id="6351" st_id="131" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1239 %fy_10 = dadd i64 %fy_9, i64 %mul31_10

]]></Node>
<StgValue><ssdm name="fy_10"/></StgValue>
</operation>

<operation id="6352" st_id="131" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1244 %fz_10 = dadd i64 %fz_9, i64 %mul33_10

]]></Node>
<StgValue><ssdm name="fz_10"/></StgValue>
</operation>

<operation id="6353" st_id="131" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1228 %fx_26 = dadd i64 %fx_25, i64 %mul29_1_s

]]></Node>
<StgValue><ssdm name="fx_26"/></StgValue>
</operation>

<operation id="6354" st_id="131" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1233 %fy_26 = dadd i64 %fy_25, i64 %mul31_1_s

]]></Node>
<StgValue><ssdm name="fy_26"/></StgValue>
</operation>

<operation id="6355" st_id="131" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1238 %fz_26 = dadd i64 %fz_25, i64 %mul33_1_s

]]></Node>
<StgValue><ssdm name="fz_26"/></StgValue>
</operation>
</state>

<state id="132" st_id="133">

<operation id="6356" st_id="132" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1234 %fx_10 = dadd i64 %fx_9, i64 %mul29_10

]]></Node>
<StgValue><ssdm name="fx_10"/></StgValue>
</operation>

<operation id="6357" st_id="132" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1239 %fy_10 = dadd i64 %fy_9, i64 %mul31_10

]]></Node>
<StgValue><ssdm name="fy_10"/></StgValue>
</operation>

<operation id="6358" st_id="132" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1244 %fz_10 = dadd i64 %fz_9, i64 %mul33_10

]]></Node>
<StgValue><ssdm name="fz_10"/></StgValue>
</operation>

<operation id="6359" st_id="132" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1228 %fx_26 = dadd i64 %fx_25, i64 %mul29_1_s

]]></Node>
<StgValue><ssdm name="fx_26"/></StgValue>
</operation>

<operation id="6360" st_id="132" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1233 %fy_26 = dadd i64 %fy_25, i64 %mul31_1_s

]]></Node>
<StgValue><ssdm name="fy_26"/></StgValue>
</operation>

<operation id="6361" st_id="132" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1238 %fz_26 = dadd i64 %fz_25, i64 %mul33_1_s

]]></Node>
<StgValue><ssdm name="fz_26"/></StgValue>
</operation>
</state>

<state id="133" st_id="134">

<operation id="6362" st_id="133" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1234 %fx_10 = dadd i64 %fx_9, i64 %mul29_10

]]></Node>
<StgValue><ssdm name="fx_10"/></StgValue>
</operation>

<operation id="6363" st_id="133" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1239 %fy_10 = dadd i64 %fy_9, i64 %mul31_10

]]></Node>
<StgValue><ssdm name="fy_10"/></StgValue>
</operation>

<operation id="6364" st_id="133" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1244 %fz_10 = dadd i64 %fz_9, i64 %mul33_10

]]></Node>
<StgValue><ssdm name="fz_10"/></StgValue>
</operation>

<operation id="6365" st_id="133" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1228 %fx_26 = dadd i64 %fx_25, i64 %mul29_1_s

]]></Node>
<StgValue><ssdm name="fx_26"/></StgValue>
</operation>

<operation id="6366" st_id="133" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1233 %fy_26 = dadd i64 %fy_25, i64 %mul31_1_s

]]></Node>
<StgValue><ssdm name="fy_26"/></StgValue>
</operation>

<operation id="6367" st_id="133" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1238 %fz_26 = dadd i64 %fz_25, i64 %mul33_1_s

]]></Node>
<StgValue><ssdm name="fz_26"/></StgValue>
</operation>
</state>

<state id="134" st_id="135">

<operation id="6368" st_id="134" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1343 %fx_11 = dadd i64 %fx_10, i64 %mul29_11

]]></Node>
<StgValue><ssdm name="fx_11"/></StgValue>
</operation>

<operation id="6369" st_id="134" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1348 %fy_11 = dadd i64 %fy_10, i64 %mul31_11

]]></Node>
<StgValue><ssdm name="fy_11"/></StgValue>
</operation>

<operation id="6370" st_id="134" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1353 %fz_11 = dadd i64 %fz_10, i64 %mul33_11

]]></Node>
<StgValue><ssdm name="fz_11"/></StgValue>
</operation>

<operation id="6371" st_id="134" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1337 %fx_27 = dadd i64 %fx_26, i64 %mul29_1_10

]]></Node>
<StgValue><ssdm name="fx_27"/></StgValue>
</operation>

<operation id="6372" st_id="134" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1342 %fy_27 = dadd i64 %fy_26, i64 %mul31_1_10

]]></Node>
<StgValue><ssdm name="fy_27"/></StgValue>
</operation>

<operation id="6373" st_id="134" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1347 %fz_27 = dadd i64 %fz_26, i64 %mul33_1_10

]]></Node>
<StgValue><ssdm name="fz_27"/></StgValue>
</operation>
</state>

<state id="135" st_id="136">

<operation id="6374" st_id="135" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1343 %fx_11 = dadd i64 %fx_10, i64 %mul29_11

]]></Node>
<StgValue><ssdm name="fx_11"/></StgValue>
</operation>

<operation id="6375" st_id="135" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1348 %fy_11 = dadd i64 %fy_10, i64 %mul31_11

]]></Node>
<StgValue><ssdm name="fy_11"/></StgValue>
</operation>

<operation id="6376" st_id="135" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1353 %fz_11 = dadd i64 %fz_10, i64 %mul33_11

]]></Node>
<StgValue><ssdm name="fz_11"/></StgValue>
</operation>

<operation id="6377" st_id="135" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1337 %fx_27 = dadd i64 %fx_26, i64 %mul29_1_10

]]></Node>
<StgValue><ssdm name="fx_27"/></StgValue>
</operation>

<operation id="6378" st_id="135" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1342 %fy_27 = dadd i64 %fy_26, i64 %mul31_1_10

]]></Node>
<StgValue><ssdm name="fy_27"/></StgValue>
</operation>

<operation id="6379" st_id="135" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1347 %fz_27 = dadd i64 %fz_26, i64 %mul33_1_10

]]></Node>
<StgValue><ssdm name="fz_27"/></StgValue>
</operation>
</state>

<state id="136" st_id="137">

<operation id="6380" st_id="136" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1343 %fx_11 = dadd i64 %fx_10, i64 %mul29_11

]]></Node>
<StgValue><ssdm name="fx_11"/></StgValue>
</operation>

<operation id="6381" st_id="136" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1348 %fy_11 = dadd i64 %fy_10, i64 %mul31_11

]]></Node>
<StgValue><ssdm name="fy_11"/></StgValue>
</operation>

<operation id="6382" st_id="136" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1353 %fz_11 = dadd i64 %fz_10, i64 %mul33_11

]]></Node>
<StgValue><ssdm name="fz_11"/></StgValue>
</operation>

<operation id="6383" st_id="136" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1337 %fx_27 = dadd i64 %fx_26, i64 %mul29_1_10

]]></Node>
<StgValue><ssdm name="fx_27"/></StgValue>
</operation>

<operation id="6384" st_id="136" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1342 %fy_27 = dadd i64 %fy_26, i64 %mul31_1_10

]]></Node>
<StgValue><ssdm name="fy_27"/></StgValue>
</operation>

<operation id="6385" st_id="136" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1347 %fz_27 = dadd i64 %fz_26, i64 %mul33_1_10

]]></Node>
<StgValue><ssdm name="fz_27"/></StgValue>
</operation>
</state>

<state id="137" st_id="138">

<operation id="6386" st_id="137" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1343 %fx_11 = dadd i64 %fx_10, i64 %mul29_11

]]></Node>
<StgValue><ssdm name="fx_11"/></StgValue>
</operation>

<operation id="6387" st_id="137" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1348 %fy_11 = dadd i64 %fy_10, i64 %mul31_11

]]></Node>
<StgValue><ssdm name="fy_11"/></StgValue>
</operation>

<operation id="6388" st_id="137" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1353 %fz_11 = dadd i64 %fz_10, i64 %mul33_11

]]></Node>
<StgValue><ssdm name="fz_11"/></StgValue>
</operation>

<operation id="6389" st_id="137" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1337 %fx_27 = dadd i64 %fx_26, i64 %mul29_1_10

]]></Node>
<StgValue><ssdm name="fx_27"/></StgValue>
</operation>

<operation id="6390" st_id="137" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1342 %fy_27 = dadd i64 %fy_26, i64 %mul31_1_10

]]></Node>
<StgValue><ssdm name="fy_27"/></StgValue>
</operation>

<operation id="6391" st_id="137" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1347 %fz_27 = dadd i64 %fz_26, i64 %mul33_1_10

]]></Node>
<StgValue><ssdm name="fz_27"/></StgValue>
</operation>
</state>

<state id="138" st_id="139">

<operation id="6392" st_id="138" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1343 %fx_11 = dadd i64 %fx_10, i64 %mul29_11

]]></Node>
<StgValue><ssdm name="fx_11"/></StgValue>
</operation>

<operation id="6393" st_id="138" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1348 %fy_11 = dadd i64 %fy_10, i64 %mul31_11

]]></Node>
<StgValue><ssdm name="fy_11"/></StgValue>
</operation>

<operation id="6394" st_id="138" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1353 %fz_11 = dadd i64 %fz_10, i64 %mul33_11

]]></Node>
<StgValue><ssdm name="fz_11"/></StgValue>
</operation>

<operation id="6395" st_id="138" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1337 %fx_27 = dadd i64 %fx_26, i64 %mul29_1_10

]]></Node>
<StgValue><ssdm name="fx_27"/></StgValue>
</operation>

<operation id="6396" st_id="138" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1342 %fy_27 = dadd i64 %fy_26, i64 %mul31_1_10

]]></Node>
<StgValue><ssdm name="fy_27"/></StgValue>
</operation>

<operation id="6397" st_id="138" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1347 %fz_27 = dadd i64 %fz_26, i64 %mul33_1_10

]]></Node>
<StgValue><ssdm name="fz_27"/></StgValue>
</operation>
</state>

<state id="139" st_id="140">

<operation id="6398" st_id="139" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1452 %fx_12 = dadd i64 %fx_11, i64 %mul29_12

]]></Node>
<StgValue><ssdm name="fx_12"/></StgValue>
</operation>

<operation id="6399" st_id="139" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1457 %fy_12 = dadd i64 %fy_11, i64 %mul31_12

]]></Node>
<StgValue><ssdm name="fy_12"/></StgValue>
</operation>

<operation id="6400" st_id="139" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1462 %fz_12 = dadd i64 %fz_11, i64 %mul33_12

]]></Node>
<StgValue><ssdm name="fz_12"/></StgValue>
</operation>

<operation id="6401" st_id="139" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1446 %fx_28 = dadd i64 %fx_27, i64 %mul29_1_11

]]></Node>
<StgValue><ssdm name="fx_28"/></StgValue>
</operation>

<operation id="6402" st_id="139" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1451 %fy_28 = dadd i64 %fy_27, i64 %mul31_1_11

]]></Node>
<StgValue><ssdm name="fy_28"/></StgValue>
</operation>

<operation id="6403" st_id="139" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1456 %fz_28 = dadd i64 %fz_27, i64 %mul33_1_11

]]></Node>
<StgValue><ssdm name="fz_28"/></StgValue>
</operation>
</state>

<state id="140" st_id="141">

<operation id="6404" st_id="140" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1452 %fx_12 = dadd i64 %fx_11, i64 %mul29_12

]]></Node>
<StgValue><ssdm name="fx_12"/></StgValue>
</operation>

<operation id="6405" st_id="140" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1457 %fy_12 = dadd i64 %fy_11, i64 %mul31_12

]]></Node>
<StgValue><ssdm name="fy_12"/></StgValue>
</operation>

<operation id="6406" st_id="140" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1462 %fz_12 = dadd i64 %fz_11, i64 %mul33_12

]]></Node>
<StgValue><ssdm name="fz_12"/></StgValue>
</operation>

<operation id="6407" st_id="140" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1446 %fx_28 = dadd i64 %fx_27, i64 %mul29_1_11

]]></Node>
<StgValue><ssdm name="fx_28"/></StgValue>
</operation>

<operation id="6408" st_id="140" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1451 %fy_28 = dadd i64 %fy_27, i64 %mul31_1_11

]]></Node>
<StgValue><ssdm name="fy_28"/></StgValue>
</operation>

<operation id="6409" st_id="140" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1456 %fz_28 = dadd i64 %fz_27, i64 %mul33_1_11

]]></Node>
<StgValue><ssdm name="fz_28"/></StgValue>
</operation>
</state>

<state id="141" st_id="142">

<operation id="6410" st_id="141" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1452 %fx_12 = dadd i64 %fx_11, i64 %mul29_12

]]></Node>
<StgValue><ssdm name="fx_12"/></StgValue>
</operation>

<operation id="6411" st_id="141" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1457 %fy_12 = dadd i64 %fy_11, i64 %mul31_12

]]></Node>
<StgValue><ssdm name="fy_12"/></StgValue>
</operation>

<operation id="6412" st_id="141" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1462 %fz_12 = dadd i64 %fz_11, i64 %mul33_12

]]></Node>
<StgValue><ssdm name="fz_12"/></StgValue>
</operation>

<operation id="6413" st_id="141" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1446 %fx_28 = dadd i64 %fx_27, i64 %mul29_1_11

]]></Node>
<StgValue><ssdm name="fx_28"/></StgValue>
</operation>

<operation id="6414" st_id="141" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1451 %fy_28 = dadd i64 %fy_27, i64 %mul31_1_11

]]></Node>
<StgValue><ssdm name="fy_28"/></StgValue>
</operation>

<operation id="6415" st_id="141" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1456 %fz_28 = dadd i64 %fz_27, i64 %mul33_1_11

]]></Node>
<StgValue><ssdm name="fz_28"/></StgValue>
</operation>
</state>

<state id="142" st_id="143">

<operation id="6416" st_id="142" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1452 %fx_12 = dadd i64 %fx_11, i64 %mul29_12

]]></Node>
<StgValue><ssdm name="fx_12"/></StgValue>
</operation>

<operation id="6417" st_id="142" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1457 %fy_12 = dadd i64 %fy_11, i64 %mul31_12

]]></Node>
<StgValue><ssdm name="fy_12"/></StgValue>
</operation>

<operation id="6418" st_id="142" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1462 %fz_12 = dadd i64 %fz_11, i64 %mul33_12

]]></Node>
<StgValue><ssdm name="fz_12"/></StgValue>
</operation>

<operation id="6419" st_id="142" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1446 %fx_28 = dadd i64 %fx_27, i64 %mul29_1_11

]]></Node>
<StgValue><ssdm name="fx_28"/></StgValue>
</operation>

<operation id="6420" st_id="142" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1451 %fy_28 = dadd i64 %fy_27, i64 %mul31_1_11

]]></Node>
<StgValue><ssdm name="fy_28"/></StgValue>
</operation>

<operation id="6421" st_id="142" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1456 %fz_28 = dadd i64 %fz_27, i64 %mul33_1_11

]]></Node>
<StgValue><ssdm name="fz_28"/></StgValue>
</operation>
</state>

<state id="143" st_id="144">

<operation id="6422" st_id="143" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1452 %fx_12 = dadd i64 %fx_11, i64 %mul29_12

]]></Node>
<StgValue><ssdm name="fx_12"/></StgValue>
</operation>

<operation id="6423" st_id="143" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1457 %fy_12 = dadd i64 %fy_11, i64 %mul31_12

]]></Node>
<StgValue><ssdm name="fy_12"/></StgValue>
</operation>

<operation id="6424" st_id="143" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1462 %fz_12 = dadd i64 %fz_11, i64 %mul33_12

]]></Node>
<StgValue><ssdm name="fz_12"/></StgValue>
</operation>

<operation id="6425" st_id="143" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1446 %fx_28 = dadd i64 %fx_27, i64 %mul29_1_11

]]></Node>
<StgValue><ssdm name="fx_28"/></StgValue>
</operation>

<operation id="6426" st_id="143" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1451 %fy_28 = dadd i64 %fy_27, i64 %mul31_1_11

]]></Node>
<StgValue><ssdm name="fy_28"/></StgValue>
</operation>

<operation id="6427" st_id="143" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1456 %fz_28 = dadd i64 %fz_27, i64 %mul33_1_11

]]></Node>
<StgValue><ssdm name="fz_28"/></StgValue>
</operation>
</state>

<state id="144" st_id="145">

<operation id="6428" st_id="144" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1561 %fx_13 = dadd i64 %fx_12, i64 %mul29_13

]]></Node>
<StgValue><ssdm name="fx_13"/></StgValue>
</operation>

<operation id="6429" st_id="144" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1566 %fy_13 = dadd i64 %fy_12, i64 %mul31_13

]]></Node>
<StgValue><ssdm name="fy_13"/></StgValue>
</operation>

<operation id="6430" st_id="144" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1571 %fz_13 = dadd i64 %fz_12, i64 %mul33_13

]]></Node>
<StgValue><ssdm name="fz_13"/></StgValue>
</operation>

<operation id="6431" st_id="144" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1555 %fx_29 = dadd i64 %fx_28, i64 %mul29_1_12

]]></Node>
<StgValue><ssdm name="fx_29"/></StgValue>
</operation>

<operation id="6432" st_id="144" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1560 %fy_29 = dadd i64 %fy_28, i64 %mul31_1_12

]]></Node>
<StgValue><ssdm name="fy_29"/></StgValue>
</operation>

<operation id="6433" st_id="144" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1565 %fz_29 = dadd i64 %fz_28, i64 %mul33_1_12

]]></Node>
<StgValue><ssdm name="fz_29"/></StgValue>
</operation>
</state>

<state id="145" st_id="146">

<operation id="6434" st_id="145" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1561 %fx_13 = dadd i64 %fx_12, i64 %mul29_13

]]></Node>
<StgValue><ssdm name="fx_13"/></StgValue>
</operation>

<operation id="6435" st_id="145" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1566 %fy_13 = dadd i64 %fy_12, i64 %mul31_13

]]></Node>
<StgValue><ssdm name="fy_13"/></StgValue>
</operation>

<operation id="6436" st_id="145" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1571 %fz_13 = dadd i64 %fz_12, i64 %mul33_13

]]></Node>
<StgValue><ssdm name="fz_13"/></StgValue>
</operation>

<operation id="6437" st_id="145" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1555 %fx_29 = dadd i64 %fx_28, i64 %mul29_1_12

]]></Node>
<StgValue><ssdm name="fx_29"/></StgValue>
</operation>

<operation id="6438" st_id="145" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1560 %fy_29 = dadd i64 %fy_28, i64 %mul31_1_12

]]></Node>
<StgValue><ssdm name="fy_29"/></StgValue>
</operation>

<operation id="6439" st_id="145" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1565 %fz_29 = dadd i64 %fz_28, i64 %mul33_1_12

]]></Node>
<StgValue><ssdm name="fz_29"/></StgValue>
</operation>
</state>

<state id="146" st_id="147">

<operation id="6440" st_id="146" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1561 %fx_13 = dadd i64 %fx_12, i64 %mul29_13

]]></Node>
<StgValue><ssdm name="fx_13"/></StgValue>
</operation>

<operation id="6441" st_id="146" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1566 %fy_13 = dadd i64 %fy_12, i64 %mul31_13

]]></Node>
<StgValue><ssdm name="fy_13"/></StgValue>
</operation>

<operation id="6442" st_id="146" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1571 %fz_13 = dadd i64 %fz_12, i64 %mul33_13

]]></Node>
<StgValue><ssdm name="fz_13"/></StgValue>
</operation>

<operation id="6443" st_id="146" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1555 %fx_29 = dadd i64 %fx_28, i64 %mul29_1_12

]]></Node>
<StgValue><ssdm name="fx_29"/></StgValue>
</operation>

<operation id="6444" st_id="146" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1560 %fy_29 = dadd i64 %fy_28, i64 %mul31_1_12

]]></Node>
<StgValue><ssdm name="fy_29"/></StgValue>
</operation>

<operation id="6445" st_id="146" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1565 %fz_29 = dadd i64 %fz_28, i64 %mul33_1_12

]]></Node>
<StgValue><ssdm name="fz_29"/></StgValue>
</operation>
</state>

<state id="147" st_id="148">

<operation id="6446" st_id="147" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1561 %fx_13 = dadd i64 %fx_12, i64 %mul29_13

]]></Node>
<StgValue><ssdm name="fx_13"/></StgValue>
</operation>

<operation id="6447" st_id="147" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1566 %fy_13 = dadd i64 %fy_12, i64 %mul31_13

]]></Node>
<StgValue><ssdm name="fy_13"/></StgValue>
</operation>

<operation id="6448" st_id="147" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1571 %fz_13 = dadd i64 %fz_12, i64 %mul33_13

]]></Node>
<StgValue><ssdm name="fz_13"/></StgValue>
</operation>

<operation id="6449" st_id="147" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1555 %fx_29 = dadd i64 %fx_28, i64 %mul29_1_12

]]></Node>
<StgValue><ssdm name="fx_29"/></StgValue>
</operation>

<operation id="6450" st_id="147" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1560 %fy_29 = dadd i64 %fy_28, i64 %mul31_1_12

]]></Node>
<StgValue><ssdm name="fy_29"/></StgValue>
</operation>

<operation id="6451" st_id="147" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1565 %fz_29 = dadd i64 %fz_28, i64 %mul33_1_12

]]></Node>
<StgValue><ssdm name="fz_29"/></StgValue>
</operation>

<operation id="7202" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3771" bw="0">
<![CDATA[
for.end43:0 %ret_ln58 = ret

]]></Node>
<StgValue><ssdm name="ret_ln58"/></StgValue>
</operation>
</state>

<state id="148" st_id="149">

<operation id="6452" st_id="148" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1561 %fx_13 = dadd i64 %fx_12, i64 %mul29_13

]]></Node>
<StgValue><ssdm name="fx_13"/></StgValue>
</operation>

<operation id="6453" st_id="148" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1566 %fy_13 = dadd i64 %fy_12, i64 %mul31_13

]]></Node>
<StgValue><ssdm name="fy_13"/></StgValue>
</operation>

<operation id="6454" st_id="148" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1571 %fz_13 = dadd i64 %fz_12, i64 %mul33_13

]]></Node>
<StgValue><ssdm name="fz_13"/></StgValue>
</operation>

<operation id="6455" st_id="148" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1555 %fx_29 = dadd i64 %fx_28, i64 %mul29_1_12

]]></Node>
<StgValue><ssdm name="fx_29"/></StgValue>
</operation>

<operation id="6456" st_id="148" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1560 %fy_29 = dadd i64 %fy_28, i64 %mul31_1_12

]]></Node>
<StgValue><ssdm name="fy_29"/></StgValue>
</operation>

<operation id="6457" st_id="148" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1565 %fz_29 = dadd i64 %fz_28, i64 %mul33_1_12

]]></Node>
<StgValue><ssdm name="fz_29"/></StgValue>
</operation>
</state>

<state id="149" st_id="150">

<operation id="6458" st_id="149" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1670 %fx_14 = dadd i64 %fx_13, i64 %mul29_14

]]></Node>
<StgValue><ssdm name="fx_14"/></StgValue>
</operation>

<operation id="6459" st_id="149" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1675 %fy_14 = dadd i64 %fy_13, i64 %mul31_14

]]></Node>
<StgValue><ssdm name="fy_14"/></StgValue>
</operation>

<operation id="6460" st_id="149" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1680 %fz_14 = dadd i64 %fz_13, i64 %mul33_14

]]></Node>
<StgValue><ssdm name="fz_14"/></StgValue>
</operation>

<operation id="6461" st_id="149" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1664 %fx_30 = dadd i64 %fx_29, i64 %mul29_1_13

]]></Node>
<StgValue><ssdm name="fx_30"/></StgValue>
</operation>

<operation id="6462" st_id="149" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1669 %fy_30 = dadd i64 %fy_29, i64 %mul31_1_13

]]></Node>
<StgValue><ssdm name="fy_30"/></StgValue>
</operation>

<operation id="6463" st_id="149" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1674 %fz_30 = dadd i64 %fz_29, i64 %mul33_1_13

]]></Node>
<StgValue><ssdm name="fz_30"/></StgValue>
</operation>
</state>

<state id="150" st_id="151">

<operation id="6464" st_id="150" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1670 %fx_14 = dadd i64 %fx_13, i64 %mul29_14

]]></Node>
<StgValue><ssdm name="fx_14"/></StgValue>
</operation>

<operation id="6465" st_id="150" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1675 %fy_14 = dadd i64 %fy_13, i64 %mul31_14

]]></Node>
<StgValue><ssdm name="fy_14"/></StgValue>
</operation>

<operation id="6466" st_id="150" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1680 %fz_14 = dadd i64 %fz_13, i64 %mul33_14

]]></Node>
<StgValue><ssdm name="fz_14"/></StgValue>
</operation>

<operation id="6467" st_id="150" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1664 %fx_30 = dadd i64 %fx_29, i64 %mul29_1_13

]]></Node>
<StgValue><ssdm name="fx_30"/></StgValue>
</operation>

<operation id="6468" st_id="150" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1669 %fy_30 = dadd i64 %fy_29, i64 %mul31_1_13

]]></Node>
<StgValue><ssdm name="fy_30"/></StgValue>
</operation>

<operation id="6469" st_id="150" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1674 %fz_30 = dadd i64 %fz_29, i64 %mul33_1_13

]]></Node>
<StgValue><ssdm name="fz_30"/></StgValue>
</operation>
</state>

<state id="151" st_id="152">

<operation id="6470" st_id="151" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1670 %fx_14 = dadd i64 %fx_13, i64 %mul29_14

]]></Node>
<StgValue><ssdm name="fx_14"/></StgValue>
</operation>

<operation id="6471" st_id="151" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1675 %fy_14 = dadd i64 %fy_13, i64 %mul31_14

]]></Node>
<StgValue><ssdm name="fy_14"/></StgValue>
</operation>

<operation id="6472" st_id="151" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1680 %fz_14 = dadd i64 %fz_13, i64 %mul33_14

]]></Node>
<StgValue><ssdm name="fz_14"/></StgValue>
</operation>

<operation id="6473" st_id="151" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1664 %fx_30 = dadd i64 %fx_29, i64 %mul29_1_13

]]></Node>
<StgValue><ssdm name="fx_30"/></StgValue>
</operation>

<operation id="6474" st_id="151" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1669 %fy_30 = dadd i64 %fy_29, i64 %mul31_1_13

]]></Node>
<StgValue><ssdm name="fy_30"/></StgValue>
</operation>

<operation id="6475" st_id="151" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1674 %fz_30 = dadd i64 %fz_29, i64 %mul33_1_13

]]></Node>
<StgValue><ssdm name="fz_30"/></StgValue>
</operation>
</state>

<state id="152" st_id="153">

<operation id="6476" st_id="152" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1670 %fx_14 = dadd i64 %fx_13, i64 %mul29_14

]]></Node>
<StgValue><ssdm name="fx_14"/></StgValue>
</operation>

<operation id="6477" st_id="152" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1675 %fy_14 = dadd i64 %fy_13, i64 %mul31_14

]]></Node>
<StgValue><ssdm name="fy_14"/></StgValue>
</operation>

<operation id="6478" st_id="152" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1680 %fz_14 = dadd i64 %fz_13, i64 %mul33_14

]]></Node>
<StgValue><ssdm name="fz_14"/></StgValue>
</operation>

<operation id="6479" st_id="152" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1664 %fx_30 = dadd i64 %fx_29, i64 %mul29_1_13

]]></Node>
<StgValue><ssdm name="fx_30"/></StgValue>
</operation>

<operation id="6480" st_id="152" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1669 %fy_30 = dadd i64 %fy_29, i64 %mul31_1_13

]]></Node>
<StgValue><ssdm name="fy_30"/></StgValue>
</operation>

<operation id="6481" st_id="152" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1674 %fz_30 = dadd i64 %fz_29, i64 %mul33_1_13

]]></Node>
<StgValue><ssdm name="fz_30"/></StgValue>
</operation>
</state>

<state id="153" st_id="154">

<operation id="6482" st_id="153" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1670 %fx_14 = dadd i64 %fx_13, i64 %mul29_14

]]></Node>
<StgValue><ssdm name="fx_14"/></StgValue>
</operation>

<operation id="6483" st_id="153" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1675 %fy_14 = dadd i64 %fy_13, i64 %mul31_14

]]></Node>
<StgValue><ssdm name="fy_14"/></StgValue>
</operation>

<operation id="6484" st_id="153" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1680 %fz_14 = dadd i64 %fz_13, i64 %mul33_14

]]></Node>
<StgValue><ssdm name="fz_14"/></StgValue>
</operation>

<operation id="6485" st_id="153" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1664 %fx_30 = dadd i64 %fx_29, i64 %mul29_1_13

]]></Node>
<StgValue><ssdm name="fx_30"/></StgValue>
</operation>

<operation id="6486" st_id="153" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1669 %fy_30 = dadd i64 %fy_29, i64 %mul31_1_13

]]></Node>
<StgValue><ssdm name="fy_30"/></StgValue>
</operation>

<operation id="6487" st_id="153" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1674 %fz_30 = dadd i64 %fz_29, i64 %mul33_1_13

]]></Node>
<StgValue><ssdm name="fz_30"/></StgValue>
</operation>
</state>

<state id="154" st_id="155">

<operation id="6488" st_id="154" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1779 %fx_15 = dadd i64 %fx_14, i64 %mul29_15

]]></Node>
<StgValue><ssdm name="fx_15"/></StgValue>
</operation>

<operation id="6489" st_id="154" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1784 %fy_15 = dadd i64 %fy_14, i64 %mul31_15

]]></Node>
<StgValue><ssdm name="fy_15"/></StgValue>
</operation>

<operation id="6490" st_id="154" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1789 %fz_15 = dadd i64 %fz_14, i64 %mul33_15

]]></Node>
<StgValue><ssdm name="fz_15"/></StgValue>
</operation>

<operation id="6491" st_id="154" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1773 %fx_31 = dadd i64 %fx_30, i64 %mul29_1_14

]]></Node>
<StgValue><ssdm name="fx_31"/></StgValue>
</operation>

<operation id="6492" st_id="154" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1778 %fy_31 = dadd i64 %fy_30, i64 %mul31_1_14

]]></Node>
<StgValue><ssdm name="fy_31"/></StgValue>
</operation>

<operation id="6493" st_id="154" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1783 %fz_31 = dadd i64 %fz_30, i64 %mul33_1_14

]]></Node>
<StgValue><ssdm name="fz_31"/></StgValue>
</operation>
</state>

<state id="155" st_id="156">

<operation id="6494" st_id="155" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1779 %fx_15 = dadd i64 %fx_14, i64 %mul29_15

]]></Node>
<StgValue><ssdm name="fx_15"/></StgValue>
</operation>

<operation id="6495" st_id="155" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1784 %fy_15 = dadd i64 %fy_14, i64 %mul31_15

]]></Node>
<StgValue><ssdm name="fy_15"/></StgValue>
</operation>

<operation id="6496" st_id="155" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1789 %fz_15 = dadd i64 %fz_14, i64 %mul33_15

]]></Node>
<StgValue><ssdm name="fz_15"/></StgValue>
</operation>

<operation id="6497" st_id="155" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1773 %fx_31 = dadd i64 %fx_30, i64 %mul29_1_14

]]></Node>
<StgValue><ssdm name="fx_31"/></StgValue>
</operation>

<operation id="6498" st_id="155" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1778 %fy_31 = dadd i64 %fy_30, i64 %mul31_1_14

]]></Node>
<StgValue><ssdm name="fy_31"/></StgValue>
</operation>

<operation id="6499" st_id="155" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1783 %fz_31 = dadd i64 %fz_30, i64 %mul33_1_14

]]></Node>
<StgValue><ssdm name="fz_31"/></StgValue>
</operation>
</state>

<state id="156" st_id="157">

<operation id="6500" st_id="156" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1779 %fx_15 = dadd i64 %fx_14, i64 %mul29_15

]]></Node>
<StgValue><ssdm name="fx_15"/></StgValue>
</operation>

<operation id="6501" st_id="156" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1784 %fy_15 = dadd i64 %fy_14, i64 %mul31_15

]]></Node>
<StgValue><ssdm name="fy_15"/></StgValue>
</operation>

<operation id="6502" st_id="156" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1789 %fz_15 = dadd i64 %fz_14, i64 %mul33_15

]]></Node>
<StgValue><ssdm name="fz_15"/></StgValue>
</operation>

<operation id="6503" st_id="156" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1773 %fx_31 = dadd i64 %fx_30, i64 %mul29_1_14

]]></Node>
<StgValue><ssdm name="fx_31"/></StgValue>
</operation>

<operation id="6504" st_id="156" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1778 %fy_31 = dadd i64 %fy_30, i64 %mul31_1_14

]]></Node>
<StgValue><ssdm name="fy_31"/></StgValue>
</operation>

<operation id="6505" st_id="156" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1783 %fz_31 = dadd i64 %fz_30, i64 %mul33_1_14

]]></Node>
<StgValue><ssdm name="fz_31"/></StgValue>
</operation>
</state>

<state id="157" st_id="158">

<operation id="6506" st_id="157" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1779 %fx_15 = dadd i64 %fx_14, i64 %mul29_15

]]></Node>
<StgValue><ssdm name="fx_15"/></StgValue>
</operation>

<operation id="6507" st_id="157" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1784 %fy_15 = dadd i64 %fy_14, i64 %mul31_15

]]></Node>
<StgValue><ssdm name="fy_15"/></StgValue>
</operation>

<operation id="6508" st_id="157" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1789 %fz_15 = dadd i64 %fz_14, i64 %mul33_15

]]></Node>
<StgValue><ssdm name="fz_15"/></StgValue>
</operation>

<operation id="6509" st_id="157" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1773 %fx_31 = dadd i64 %fx_30, i64 %mul29_1_14

]]></Node>
<StgValue><ssdm name="fx_31"/></StgValue>
</operation>

<operation id="6510" st_id="157" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1778 %fy_31 = dadd i64 %fy_30, i64 %mul31_1_14

]]></Node>
<StgValue><ssdm name="fy_31"/></StgValue>
</operation>

<operation id="6511" st_id="157" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1783 %fz_31 = dadd i64 %fz_30, i64 %mul33_1_14

]]></Node>
<StgValue><ssdm name="fz_31"/></StgValue>
</operation>
</state>

<state id="158" st_id="159">

<operation id="6512" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1 %specpipeline_ln2 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_285

]]></Node>
<StgValue><ssdm name="specpipeline_ln2"/></StgValue>
</operation>

<operation id="6513" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:2 %specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_269

]]></Node>
<StgValue><ssdm name="specloopname_ln22"/></StgValue>
</operation>

<operation id="6514" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:104 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_275

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="6515" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:107 %rend574 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_275, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend574"/></StgValue>
</operation>

<operation id="6516" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:108 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_282

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="6517" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:111 %rend572 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_282, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend572"/></StgValue>
</operation>

<operation id="6518" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:112 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_263

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="6519" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:115 %rend570 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_263, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend570"/></StgValue>
</operation>

<operation id="6520" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:116 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_272

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="6521" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:126 %rend568 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_272, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend568"/></StgValue>
</operation>

<operation id="6522" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:127 %rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_288

]]></Node>
<StgValue><ssdm name="rbegin10"/></StgValue>
</operation>

<operation id="6523" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:132 %rend566 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_288, i32 %rbegin10

]]></Node>
<StgValue><ssdm name="rend566"/></StgValue>
</operation>

<operation id="6524" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:133 %rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_270

]]></Node>
<StgValue><ssdm name="rbegin12"/></StgValue>
</operation>

<operation id="6525" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:139 %rend564 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_270, i32 %rbegin12

]]></Node>
<StgValue><ssdm name="rend564"/></StgValue>
</operation>

<operation id="6526" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:141 %rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_277

]]></Node>
<StgValue><ssdm name="rbegin14"/></StgValue>
</operation>

<operation id="6527" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:145 %rend562 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_277, i32 %rbegin14

]]></Node>
<StgValue><ssdm name="rend562"/></StgValue>
</operation>

<operation id="6528" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:146 %rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_276

]]></Node>
<StgValue><ssdm name="rbegin16"/></StgValue>
</operation>

<operation id="6529" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:150 %rend560 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_276, i32 %rbegin16

]]></Node>
<StgValue><ssdm name="rend560"/></StgValue>
</operation>

<operation id="6530" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:151 %rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_267

]]></Node>
<StgValue><ssdm name="rbegin18"/></StgValue>
</operation>

<operation id="6531" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:155 %rend558 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_267, i32 %rbegin18

]]></Node>
<StgValue><ssdm name="rend558"/></StgValue>
</operation>

<operation id="6532" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:213 %rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_274

]]></Node>
<StgValue><ssdm name="rbegin20"/></StgValue>
</operation>

<operation id="6533" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:216 %rend556 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_274, i32 %rbegin20

]]></Node>
<StgValue><ssdm name="rend556"/></StgValue>
</operation>

<operation id="6534" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:217 %rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_273

]]></Node>
<StgValue><ssdm name="rbegin22"/></StgValue>
</operation>

<operation id="6535" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:220 %rend554 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_273, i32 %rbegin22

]]></Node>
<StgValue><ssdm name="rend554"/></StgValue>
</operation>

<operation id="6536" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:221 %rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_264

]]></Node>
<StgValue><ssdm name="rbegin24"/></StgValue>
</operation>

<operation id="6537" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:224 %rend552 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_264, i32 %rbegin24

]]></Node>
<StgValue><ssdm name="rend552"/></StgValue>
</operation>

<operation id="6538" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:225 %rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_262

]]></Node>
<StgValue><ssdm name="rbegin26"/></StgValue>
</operation>

<operation id="6539" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:235 %rend550 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_262, i32 %rbegin26

]]></Node>
<StgValue><ssdm name="rend550"/></StgValue>
</operation>

<operation id="6540" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:236 %rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_260

]]></Node>
<StgValue><ssdm name="rbegin28"/></StgValue>
</operation>

<operation id="6541" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:241 %rend548 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_260, i32 %rbegin28

]]></Node>
<StgValue><ssdm name="rend548"/></StgValue>
</operation>

<operation id="6542" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:242 %rbegin30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_261

]]></Node>
<StgValue><ssdm name="rbegin30"/></StgValue>
</operation>

<operation id="6543" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:248 %rend546 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_261, i32 %rbegin30

]]></Node>
<StgValue><ssdm name="rend546"/></StgValue>
</operation>

<operation id="6544" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:250 %rbegin32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_268

]]></Node>
<StgValue><ssdm name="rbegin32"/></StgValue>
</operation>

<operation id="6545" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:254 %rend544 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_268, i32 %rbegin32

]]></Node>
<StgValue><ssdm name="rend544"/></StgValue>
</operation>

<operation id="6546" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:255 %rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_286

]]></Node>
<StgValue><ssdm name="rbegin34"/></StgValue>
</operation>

<operation id="6547" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:259 %rend542 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_286, i32 %rbegin34

]]></Node>
<StgValue><ssdm name="rend542"/></StgValue>
</operation>

<operation id="6548" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:260 %rbegin36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_258

]]></Node>
<StgValue><ssdm name="rbegin36"/></StgValue>
</operation>

<operation id="6549" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:264 %rend540 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_258, i32 %rbegin36

]]></Node>
<StgValue><ssdm name="rend540"/></StgValue>
</operation>

<operation id="6550" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:322 %rbegin38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_265

]]></Node>
<StgValue><ssdm name="rbegin38"/></StgValue>
</operation>

<operation id="6551" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:325 %rend538 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_265, i32 %rbegin38

]]></Node>
<StgValue><ssdm name="rend538"/></StgValue>
</operation>

<operation id="6552" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:326 %rbegin40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_283

]]></Node>
<StgValue><ssdm name="rbegin40"/></StgValue>
</operation>

<operation id="6553" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:329 %rend536 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_283, i32 %rbegin40

]]></Node>
<StgValue><ssdm name="rend536"/></StgValue>
</operation>

<operation id="6554" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:330 %rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_255

]]></Node>
<StgValue><ssdm name="rbegin42"/></StgValue>
</operation>

<operation id="6555" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:333 %rend534 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_255, i32 %rbegin42

]]></Node>
<StgValue><ssdm name="rend534"/></StgValue>
</operation>

<operation id="6556" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:334 %rbegin44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_271

]]></Node>
<StgValue><ssdm name="rbegin44"/></StgValue>
</operation>

<operation id="6557" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:344 %rend532 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_271, i32 %rbegin44

]]></Node>
<StgValue><ssdm name="rend532"/></StgValue>
</operation>

<operation id="6558" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:345 %rbegin46 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_290

]]></Node>
<StgValue><ssdm name="rbegin46"/></StgValue>
</operation>

<operation id="6559" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:350 %rend530 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_290, i32 %rbegin46

]]></Node>
<StgValue><ssdm name="rend530"/></StgValue>
</operation>

<operation id="6560" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:351 %rbegin48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_289

]]></Node>
<StgValue><ssdm name="rbegin48"/></StgValue>
</operation>

<operation id="6561" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:357 %rend528 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_289, i32 %rbegin48

]]></Node>
<StgValue><ssdm name="rend528"/></StgValue>
</operation>

<operation id="6562" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:359 %rbegin50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_259

]]></Node>
<StgValue><ssdm name="rbegin50"/></StgValue>
</operation>

<operation id="6563" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:363 %rend526 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_259, i32 %rbegin50

]]></Node>
<StgValue><ssdm name="rend526"/></StgValue>
</operation>

<operation id="6564" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:364 %rbegin52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_287

]]></Node>
<StgValue><ssdm name="rbegin52"/></StgValue>
</operation>

<operation id="6565" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:368 %rend524 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_287, i32 %rbegin52

]]></Node>
<StgValue><ssdm name="rend524"/></StgValue>
</operation>

<operation id="6566" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:369 %rbegin54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_257

]]></Node>
<StgValue><ssdm name="rbegin54"/></StgValue>
</operation>

<operation id="6567" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:373 %rend522 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_257, i32 %rbegin54

]]></Node>
<StgValue><ssdm name="rend522"/></StgValue>
</operation>

<operation id="6568" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:431 %rbegin56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_256

]]></Node>
<StgValue><ssdm name="rbegin56"/></StgValue>
</operation>

<operation id="6569" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:434 %rend520 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_256, i32 %rbegin56

]]></Node>
<StgValue><ssdm name="rend520"/></StgValue>
</operation>

<operation id="6570" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:435 %rbegin58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_284

]]></Node>
<StgValue><ssdm name="rbegin58"/></StgValue>
</operation>

<operation id="6571" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:438 %rend518 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_284, i32 %rbegin58

]]></Node>
<StgValue><ssdm name="rend518"/></StgValue>
</operation>

<operation id="6572" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:439 %rbegin60 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_254

]]></Node>
<StgValue><ssdm name="rbegin60"/></StgValue>
</operation>

<operation id="6573" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:442 %rend516 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_254, i32 %rbegin60

]]></Node>
<StgValue><ssdm name="rend516"/></StgValue>
</operation>

<operation id="6574" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:443 %rbegin62 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_280

]]></Node>
<StgValue><ssdm name="rbegin62"/></StgValue>
</operation>

<operation id="6575" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:453 %rend514 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_280, i32 %rbegin62

]]></Node>
<StgValue><ssdm name="rend514"/></StgValue>
</operation>

<operation id="6576" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:454 %rbegin64 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_281

]]></Node>
<StgValue><ssdm name="rbegin64"/></StgValue>
</operation>

<operation id="6577" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:459 %rend512 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_281, i32 %rbegin64

]]></Node>
<StgValue><ssdm name="rend512"/></StgValue>
</operation>

<operation id="6578" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:460 %rbegin66 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_279

]]></Node>
<StgValue><ssdm name="rbegin66"/></StgValue>
</operation>

<operation id="6579" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:466 %rend510 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_279, i32 %rbegin66

]]></Node>
<StgValue><ssdm name="rend510"/></StgValue>
</operation>

<operation id="6580" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:468 %rbegin68 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_248

]]></Node>
<StgValue><ssdm name="rbegin68"/></StgValue>
</operation>

<operation id="6581" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:472 %rend508 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_248, i32 %rbegin68

]]></Node>
<StgValue><ssdm name="rend508"/></StgValue>
</operation>

<operation id="6582" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:473 %rbegin70 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_238

]]></Node>
<StgValue><ssdm name="rbegin70"/></StgValue>
</operation>

<operation id="6583" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:477 %rend506 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_238, i32 %rbegin70

]]></Node>
<StgValue><ssdm name="rend506"/></StgValue>
</operation>

<operation id="6584" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:478 %rbegin72 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_246

]]></Node>
<StgValue><ssdm name="rbegin72"/></StgValue>
</operation>

<operation id="6585" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:482 %rend504 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_246, i32 %rbegin72

]]></Node>
<StgValue><ssdm name="rend504"/></StgValue>
</operation>

<operation id="6586" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:540 %rbegin74 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_245

]]></Node>
<StgValue><ssdm name="rbegin74"/></StgValue>
</operation>

<operation id="6587" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:543 %rend502 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_245, i32 %rbegin74

]]></Node>
<StgValue><ssdm name="rend502"/></StgValue>
</operation>

<operation id="6588" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:544 %rbegin76 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_253

]]></Node>
<StgValue><ssdm name="rbegin76"/></StgValue>
</operation>

<operation id="6589" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:547 %rend500 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_253, i32 %rbegin76

]]></Node>
<StgValue><ssdm name="rend500"/></StgValue>
</operation>

<operation id="6590" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:548 %rbegin78 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_252

]]></Node>
<StgValue><ssdm name="rbegin78"/></StgValue>
</operation>

<operation id="6591" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:551 %rend498 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_252, i32 %rbegin78

]]></Node>
<StgValue><ssdm name="rend498"/></StgValue>
</operation>

<operation id="6592" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:552 %rbegin80 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_251

]]></Node>
<StgValue><ssdm name="rbegin80"/></StgValue>
</operation>

<operation id="6593" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:562 %rend496 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_251, i32 %rbegin80

]]></Node>
<StgValue><ssdm name="rend496"/></StgValue>
</operation>

<operation id="6594" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:563 %rbegin82 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_250

]]></Node>
<StgValue><ssdm name="rbegin82"/></StgValue>
</operation>

<operation id="6595" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:568 %rend494 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_250, i32 %rbegin82

]]></Node>
<StgValue><ssdm name="rend494"/></StgValue>
</operation>

<operation id="6596" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:569 %rbegin84 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_249

]]></Node>
<StgValue><ssdm name="rbegin84"/></StgValue>
</operation>

<operation id="6597" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:575 %rend492 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_249, i32 %rbegin84

]]></Node>
<StgValue><ssdm name="rend492"/></StgValue>
</operation>

<operation id="6598" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:577 %rbegin86 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_221

]]></Node>
<StgValue><ssdm name="rbegin86"/></StgValue>
</operation>

<operation id="6599" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:581 %rend490 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_221, i32 %rbegin86

]]></Node>
<StgValue><ssdm name="rend490"/></StgValue>
</operation>

<operation id="6600" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:582 %rbegin88 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_229

]]></Node>
<StgValue><ssdm name="rbegin88"/></StgValue>
</operation>

<operation id="6601" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:586 %rend488 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_229, i32 %rbegin88

]]></Node>
<StgValue><ssdm name="rend488"/></StgValue>
</operation>

<operation id="6602" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:587 %rbegin90 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_218

]]></Node>
<StgValue><ssdm name="rbegin90"/></StgValue>
</operation>

<operation id="6603" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:591 %rend486 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_218, i32 %rbegin90

]]></Node>
<StgValue><ssdm name="rend486"/></StgValue>
</operation>

<operation id="6604" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:649 %rbegin92 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_171

]]></Node>
<StgValue><ssdm name="rbegin92"/></StgValue>
</operation>

<operation id="6605" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:652 %rend484 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_171, i32 %rbegin92

]]></Node>
<StgValue><ssdm name="rend484"/></StgValue>
</operation>

<operation id="6606" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:653 %rbegin94 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_170

]]></Node>
<StgValue><ssdm name="rbegin94"/></StgValue>
</operation>

<operation id="6607" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:656 %rend482 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_170, i32 %rbegin94

]]></Node>
<StgValue><ssdm name="rend482"/></StgValue>
</operation>

<operation id="6608" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:657 %rbegin96 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_169

]]></Node>
<StgValue><ssdm name="rbegin96"/></StgValue>
</operation>

<operation id="6609" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:660 %rend480 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_169, i32 %rbegin96

]]></Node>
<StgValue><ssdm name="rend480"/></StgValue>
</operation>

<operation id="6610" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:661 %rbegin98 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_168

]]></Node>
<StgValue><ssdm name="rbegin98"/></StgValue>
</operation>

<operation id="6611" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:671 %rend478 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_168, i32 %rbegin98

]]></Node>
<StgValue><ssdm name="rend478"/></StgValue>
</operation>

<operation id="6612" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:672 %rbegin100 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_167

]]></Node>
<StgValue><ssdm name="rbegin100"/></StgValue>
</operation>

<operation id="6613" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:677 %rend476 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_167, i32 %rbegin100

]]></Node>
<StgValue><ssdm name="rend476"/></StgValue>
</operation>

<operation id="6614" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:678 %rbegin102 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_166

]]></Node>
<StgValue><ssdm name="rbegin102"/></StgValue>
</operation>

<operation id="6615" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:684 %rend474 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_166, i32 %rbegin102

]]></Node>
<StgValue><ssdm name="rend474"/></StgValue>
</operation>

<operation id="6616" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:686 %rbegin104 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_220

]]></Node>
<StgValue><ssdm name="rbegin104"/></StgValue>
</operation>

<operation id="6617" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:690 %rend472 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_220, i32 %rbegin104

]]></Node>
<StgValue><ssdm name="rend472"/></StgValue>
</operation>

<operation id="6618" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:691 %rbegin106 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_228

]]></Node>
<StgValue><ssdm name="rbegin106"/></StgValue>
</operation>

<operation id="6619" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:695 %rend470 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_228, i32 %rbegin106

]]></Node>
<StgValue><ssdm name="rend470"/></StgValue>
</operation>

<operation id="6620" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:696 %rbegin108 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_227

]]></Node>
<StgValue><ssdm name="rbegin108"/></StgValue>
</operation>

<operation id="6621" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:700 %rend468 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_227, i32 %rbegin108

]]></Node>
<StgValue><ssdm name="rend468"/></StgValue>
</operation>

<operation id="6622" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:758 %rbegin110 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_235

]]></Node>
<StgValue><ssdm name="rbegin110"/></StgValue>
</operation>

<operation id="6623" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:761 %rend466 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_235, i32 %rbegin110

]]></Node>
<StgValue><ssdm name="rend466"/></StgValue>
</operation>

<operation id="6624" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:762 %rbegin112 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_234

]]></Node>
<StgValue><ssdm name="rbegin112"/></StgValue>
</operation>

<operation id="6625" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:765 %rend464 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_234, i32 %rbegin112

]]></Node>
<StgValue><ssdm name="rend464"/></StgValue>
</operation>

<operation id="6626" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:766 %rbegin114 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_233

]]></Node>
<StgValue><ssdm name="rbegin114"/></StgValue>
</operation>

<operation id="6627" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:769 %rend462 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_233, i32 %rbegin114

]]></Node>
<StgValue><ssdm name="rend462"/></StgValue>
</operation>

<operation id="6628" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:770 %rbegin116 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_232

]]></Node>
<StgValue><ssdm name="rbegin116"/></StgValue>
</operation>

<operation id="6629" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:780 %rend460 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_232, i32 %rbegin116

]]></Node>
<StgValue><ssdm name="rend460"/></StgValue>
</operation>

<operation id="6630" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:781 %rbegin118 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_231

]]></Node>
<StgValue><ssdm name="rbegin118"/></StgValue>
</operation>

<operation id="6631" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:786 %rend458 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_231, i32 %rbegin118

]]></Node>
<StgValue><ssdm name="rend458"/></StgValue>
</operation>

<operation id="6632" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:787 %rbegin120 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_230

]]></Node>
<StgValue><ssdm name="rbegin120"/></StgValue>
</operation>

<operation id="6633" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:793 %rend456 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_230, i32 %rbegin120

]]></Node>
<StgValue><ssdm name="rend456"/></StgValue>
</operation>

<operation id="6634" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:795 %rbegin122 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_208

]]></Node>
<StgValue><ssdm name="rbegin122"/></StgValue>
</operation>

<operation id="6635" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:799 %rend454 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_208, i32 %rbegin122

]]></Node>
<StgValue><ssdm name="rend454"/></StgValue>
</operation>

<operation id="6636" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:800 %rbegin124 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_237

]]></Node>
<StgValue><ssdm name="rbegin124"/></StgValue>
</operation>

<operation id="6637" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:804 %rend452 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_237, i32 %rbegin124

]]></Node>
<StgValue><ssdm name="rend452"/></StgValue>
</operation>

<operation id="6638" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:805 %rbegin126 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_163

]]></Node>
<StgValue><ssdm name="rbegin126"/></StgValue>
</operation>

<operation id="6639" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:809 %rend450 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_163, i32 %rbegin126

]]></Node>
<StgValue><ssdm name="rend450"/></StgValue>
</operation>

<operation id="6640" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:867 %rbegin128 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_236

]]></Node>
<StgValue><ssdm name="rbegin128"/></StgValue>
</operation>

<operation id="6641" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:870 %rend448 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_236, i32 %rbegin128

]]></Node>
<StgValue><ssdm name="rend448"/></StgValue>
</operation>

<operation id="6642" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:871 %rbegin130 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_152

]]></Node>
<StgValue><ssdm name="rbegin130"/></StgValue>
</operation>

<operation id="6643" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:874 %rend446 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_152, i32 %rbegin130

]]></Node>
<StgValue><ssdm name="rend446"/></StgValue>
</operation>

<operation id="6644" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:875 %rbegin132 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_225

]]></Node>
<StgValue><ssdm name="rbegin132"/></StgValue>
</operation>

<operation id="6645" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:878 %rend444 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_225, i32 %rbegin132

]]></Node>
<StgValue><ssdm name="rend444"/></StgValue>
</operation>

<operation id="6646" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:879 %rbegin134 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_150

]]></Node>
<StgValue><ssdm name="rbegin134"/></StgValue>
</operation>

<operation id="6647" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:889 %rend442 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_150, i32 %rbegin134

]]></Node>
<StgValue><ssdm name="rend442"/></StgValue>
</operation>

<operation id="6648" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:890 %rbegin136 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_223

]]></Node>
<StgValue><ssdm name="rbegin136"/></StgValue>
</operation>

<operation id="6649" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:895 %rend440 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_223, i32 %rbegin136

]]></Node>
<StgValue><ssdm name="rend440"/></StgValue>
</operation>

<operation id="6650" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:896 %rbegin138 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_148

]]></Node>
<StgValue><ssdm name="rbegin138"/></StgValue>
</operation>

<operation id="6651" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:902 %rend438 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_148, i32 %rbegin138

]]></Node>
<StgValue><ssdm name="rend438"/></StgValue>
</operation>

<operation id="6652" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:904 %rbegin140 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_186

]]></Node>
<StgValue><ssdm name="rbegin140"/></StgValue>
</operation>

<operation id="6653" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:908 %rend436 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_186, i32 %rbegin140

]]></Node>
<StgValue><ssdm name="rend436"/></StgValue>
</operation>

<operation id="6654" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:909 %rbegin142 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_214

]]></Node>
<StgValue><ssdm name="rbegin142"/></StgValue>
</operation>

<operation id="6655" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:913 %rend434 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_214, i32 %rbegin142

]]></Node>
<StgValue><ssdm name="rend434"/></StgValue>
</operation>

<operation id="6656" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:914 %rbegin144 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_202

]]></Node>
<StgValue><ssdm name="rbegin144"/></StgValue>
</operation>

<operation id="6657" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:918 %rend432 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_202, i32 %rbegin144

]]></Node>
<StgValue><ssdm name="rend432"/></StgValue>
</operation>

<operation id="6658" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:976 %rbegin146 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_183

]]></Node>
<StgValue><ssdm name="rbegin146"/></StgValue>
</operation>

<operation id="6659" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:979 %rend430 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_183, i32 %rbegin146

]]></Node>
<StgValue><ssdm name="rend430"/></StgValue>
</operation>

<operation id="6660" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:980 %rbegin148 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_211

]]></Node>
<StgValue><ssdm name="rbegin148"/></StgValue>
</operation>

<operation id="6661" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:983 %rend428 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_211, i32 %rbegin148

]]></Node>
<StgValue><ssdm name="rend428"/></StgValue>
</operation>

<operation id="6662" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:984 %rbegin150 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_199

]]></Node>
<StgValue><ssdm name="rbegin150"/></StgValue>
</operation>

<operation id="6663" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:987 %rend426 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_199, i32 %rbegin150

]]></Node>
<StgValue><ssdm name="rend426"/></StgValue>
</operation>

<operation id="6664" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:988 %rbegin152 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_198

]]></Node>
<StgValue><ssdm name="rbegin152"/></StgValue>
</operation>

<operation id="6665" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:998 %rend424 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_198, i32 %rbegin152

]]></Node>
<StgValue><ssdm name="rend424"/></StgValue>
</operation>

<operation id="6666" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:999 %rbegin154 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_189

]]></Node>
<StgValue><ssdm name="rbegin154"/></StgValue>
</operation>

<operation id="6667" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1004 %rend422 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_189, i32 %rbegin154

]]></Node>
<StgValue><ssdm name="rend422"/></StgValue>
</operation>

<operation id="6668" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1005 %rbegin156 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_205

]]></Node>
<StgValue><ssdm name="rbegin156"/></StgValue>
</operation>

<operation id="6669" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1011 %rend420 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_205, i32 %rbegin156

]]></Node>
<StgValue><ssdm name="rend420"/></StgValue>
</operation>

<operation id="6670" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1013 %rbegin158 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_195

]]></Node>
<StgValue><ssdm name="rbegin158"/></StgValue>
</operation>

<operation id="6671" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1017 %rend418 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_195, i32 %rbegin158

]]></Node>
<StgValue><ssdm name="rend418"/></StgValue>
</operation>

<operation id="6672" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1018 %rbegin160 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_213

]]></Node>
<StgValue><ssdm name="rbegin160"/></StgValue>
</operation>

<operation id="6673" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1022 %rend416 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_213, i32 %rbegin160

]]></Node>
<StgValue><ssdm name="rend416"/></StgValue>
</operation>

<operation id="6674" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1023 %rbegin162 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_201

]]></Node>
<StgValue><ssdm name="rbegin162"/></StgValue>
</operation>

<operation id="6675" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1027 %rend414 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_201, i32 %rbegin162

]]></Node>
<StgValue><ssdm name="rend414"/></StgValue>
</operation>

<operation id="6676" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1085 %rbegin164 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_192

]]></Node>
<StgValue><ssdm name="rbegin164"/></StgValue>
</operation>

<operation id="6677" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1088 %rend412 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_192, i32 %rbegin164

]]></Node>
<StgValue><ssdm name="rend412"/></StgValue>
</operation>

<operation id="6678" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1089 %rbegin166 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_210

]]></Node>
<StgValue><ssdm name="rbegin166"/></StgValue>
</operation>

<operation id="6679" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1092 %rend410 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_210, i32 %rbegin166

]]></Node>
<StgValue><ssdm name="rend410"/></StgValue>
</operation>

<operation id="6680" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1093 %rbegin168 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_174

]]></Node>
<StgValue><ssdm name="rbegin168"/></StgValue>
</operation>

<operation id="6681" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1096 %rend408 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_174, i32 %rbegin168

]]></Node>
<StgValue><ssdm name="rend408"/></StgValue>
</operation>

<operation id="6682" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1097 %rbegin170 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_207

]]></Node>
<StgValue><ssdm name="rbegin170"/></StgValue>
</operation>

<operation id="6683" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1107 %rend406 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_207, i32 %rbegin170

]]></Node>
<StgValue><ssdm name="rend406"/></StgValue>
</operation>

<operation id="6684" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1108 %rbegin172 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_187

]]></Node>
<StgValue><ssdm name="rbegin172"/></StgValue>
</operation>

<operation id="6685" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1113 %rend404 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_187, i32 %rbegin172

]]></Node>
<StgValue><ssdm name="rend404"/></StgValue>
</operation>

<operation id="6686" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1114 %rbegin174 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_196

]]></Node>
<StgValue><ssdm name="rbegin174"/></StgValue>
</operation>

<operation id="6687" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1120 %rend402 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_196, i32 %rbegin174

]]></Node>
<StgValue><ssdm name="rend402"/></StgValue>
</operation>

<operation id="6688" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1122 %rbegin176 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_197

]]></Node>
<StgValue><ssdm name="rbegin176"/></StgValue>
</operation>

<operation id="6689" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1126 %rend400 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_197, i32 %rbegin176

]]></Node>
<StgValue><ssdm name="rend400"/></StgValue>
</operation>

<operation id="6690" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1127 %rbegin178 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_185

]]></Node>
<StgValue><ssdm name="rbegin178"/></StgValue>
</operation>

<operation id="6691" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1131 %rend398 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_185, i32 %rbegin178

]]></Node>
<StgValue><ssdm name="rend398"/></StgValue>
</operation>

<operation id="6692" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1132 %rbegin180 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_203

]]></Node>
<StgValue><ssdm name="rbegin180"/></StgValue>
</operation>

<operation id="6693" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1136 %rend396 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_203, i32 %rbegin180

]]></Node>
<StgValue><ssdm name="rend396"/></StgValue>
</operation>

<operation id="6694" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1194 %rbegin182 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_194

]]></Node>
<StgValue><ssdm name="rbegin182"/></StgValue>
</operation>

<operation id="6695" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1197 %rend394 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_194, i32 %rbegin182

]]></Node>
<StgValue><ssdm name="rend394"/></StgValue>
</operation>

<operation id="6696" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1198 %rbegin184 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_182

]]></Node>
<StgValue><ssdm name="rbegin184"/></StgValue>
</operation>

<operation id="6697" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1201 %rend392 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_182, i32 %rbegin184

]]></Node>
<StgValue><ssdm name="rend392"/></StgValue>
</operation>

<operation id="6698" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1202 %rbegin186 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_200

]]></Node>
<StgValue><ssdm name="rbegin186"/></StgValue>
</operation>

<operation id="6699" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1205 %rend390 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_200, i32 %rbegin186

]]></Node>
<StgValue><ssdm name="rend390"/></StgValue>
</operation>

<operation id="6700" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1206 %rbegin188 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_191

]]></Node>
<StgValue><ssdm name="rbegin188"/></StgValue>
</operation>

<operation id="6701" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1216 %rend388 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_191, i32 %rbegin188

]]></Node>
<StgValue><ssdm name="rend388"/></StgValue>
</operation>

<operation id="6702" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1217 %rbegin190 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_188

]]></Node>
<StgValue><ssdm name="rbegin190"/></StgValue>
</operation>

<operation id="6703" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1222 %rend386 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_188, i32 %rbegin190

]]></Node>
<StgValue><ssdm name="rend386"/></StgValue>
</operation>

<operation id="6704" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1223 %rbegin192 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_215

]]></Node>
<StgValue><ssdm name="rbegin192"/></StgValue>
</operation>

<operation id="6705" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1229 %rend384 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_215, i32 %rbegin192

]]></Node>
<StgValue><ssdm name="rend384"/></StgValue>
</operation>

<operation id="6706" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1231 %rbegin194 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_206

]]></Node>
<StgValue><ssdm name="rbegin194"/></StgValue>
</operation>

<operation id="6707" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1235 %rend382 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_206, i32 %rbegin194

]]></Node>
<StgValue><ssdm name="rend382"/></StgValue>
</operation>

<operation id="6708" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1236 %rbegin196 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_184

]]></Node>
<StgValue><ssdm name="rbegin196"/></StgValue>
</operation>

<operation id="6709" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1240 %rend380 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_184, i32 %rbegin196

]]></Node>
<StgValue><ssdm name="rend380"/></StgValue>
</operation>

<operation id="6710" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1241 %rbegin198 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_212

]]></Node>
<StgValue><ssdm name="rbegin198"/></StgValue>
</operation>

<operation id="6711" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1245 %rend378 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_212, i32 %rbegin198

]]></Node>
<StgValue><ssdm name="rend378"/></StgValue>
</operation>

<operation id="6712" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1303 %rbegin200 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_193

]]></Node>
<StgValue><ssdm name="rbegin200"/></StgValue>
</operation>

<operation id="6713" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1306 %rend376 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_193, i32 %rbegin200

]]></Node>
<StgValue><ssdm name="rend376"/></StgValue>
</operation>

<operation id="6714" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1307 %rbegin202 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_181

]]></Node>
<StgValue><ssdm name="rbegin202"/></StgValue>
</operation>

<operation id="6715" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1310 %rend374 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_181, i32 %rbegin202

]]></Node>
<StgValue><ssdm name="rend374"/></StgValue>
</operation>

<operation id="6716" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1311 %rbegin204 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_209

]]></Node>
<StgValue><ssdm name="rbegin204"/></StgValue>
</operation>

<operation id="6717" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1314 %rend372 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_209, i32 %rbegin204

]]></Node>
<StgValue><ssdm name="rend372"/></StgValue>
</operation>

<operation id="6718" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1315 %rbegin206 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_190

]]></Node>
<StgValue><ssdm name="rbegin206"/></StgValue>
</operation>

<operation id="6719" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1325 %rend370 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_190, i32 %rbegin206

]]></Node>
<StgValue><ssdm name="rend370"/></StgValue>
</operation>

<operation id="6720" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1326 %rbegin208 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_216

]]></Node>
<StgValue><ssdm name="rbegin208"/></StgValue>
</operation>

<operation id="6721" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1331 %rend368 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_216, i32 %rbegin208

]]></Node>
<StgValue><ssdm name="rend368"/></StgValue>
</operation>

<operation id="6722" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1332 %rbegin210 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_217

]]></Node>
<StgValue><ssdm name="rbegin210"/></StgValue>
</operation>

<operation id="6723" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1338 %rend366 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_217, i32 %rbegin210

]]></Node>
<StgValue><ssdm name="rend366"/></StgValue>
</operation>

<operation id="6724" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1340 %rbegin212 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_204

]]></Node>
<StgValue><ssdm name="rbegin212"/></StgValue>
</operation>

<operation id="6725" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1344 %rend364 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_204, i32 %rbegin212

]]></Node>
<StgValue><ssdm name="rend364"/></StgValue>
</operation>

<operation id="6726" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1345 %rbegin214 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_165

]]></Node>
<StgValue><ssdm name="rbegin214"/></StgValue>
</operation>

<operation id="6727" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1349 %rend362 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_165, i32 %rbegin214

]]></Node>
<StgValue><ssdm name="rend362"/></StgValue>
</operation>

<operation id="6728" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1350 %rbegin216 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_173

]]></Node>
<StgValue><ssdm name="rbegin216"/></StgValue>
</operation>

<operation id="6729" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1354 %rend360 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_173, i32 %rbegin216

]]></Node>
<StgValue><ssdm name="rend360"/></StgValue>
</operation>

<operation id="6730" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1412 %rbegin218 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_172

]]></Node>
<StgValue><ssdm name="rbegin218"/></StgValue>
</operation>

<operation id="6731" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1415 %rend358 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_172, i32 %rbegin218

]]></Node>
<StgValue><ssdm name="rend358"/></StgValue>
</operation>

<operation id="6732" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1416 %rbegin220 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_180

]]></Node>
<StgValue><ssdm name="rbegin220"/></StgValue>
</operation>

<operation id="6733" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1419 %rend356 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_180, i32 %rbegin220

]]></Node>
<StgValue><ssdm name="rend356"/></StgValue>
</operation>

<operation id="6734" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1420 %rbegin222 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_179

]]></Node>
<StgValue><ssdm name="rbegin222"/></StgValue>
</operation>

<operation id="6735" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1423 %rend354 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_179, i32 %rbegin222

]]></Node>
<StgValue><ssdm name="rend354"/></StgValue>
</operation>

<operation id="6736" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1424 %rbegin224 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_178

]]></Node>
<StgValue><ssdm name="rbegin224"/></StgValue>
</operation>

<operation id="6737" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1434 %rend352 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_178, i32 %rbegin224

]]></Node>
<StgValue><ssdm name="rend352"/></StgValue>
</operation>

<operation id="6738" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1435 %rbegin226 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_177

]]></Node>
<StgValue><ssdm name="rbegin226"/></StgValue>
</operation>

<operation id="6739" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1440 %rend350 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_177, i32 %rbegin226

]]></Node>
<StgValue><ssdm name="rend350"/></StgValue>
</operation>

<operation id="6740" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1441 %rbegin228 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_176

]]></Node>
<StgValue><ssdm name="rbegin228"/></StgValue>
</operation>

<operation id="6741" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1447 %rend348 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_176, i32 %rbegin228

]]></Node>
<StgValue><ssdm name="rend348"/></StgValue>
</operation>

<operation id="6742" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1449 %rbegin230 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_175

]]></Node>
<StgValue><ssdm name="rbegin230"/></StgValue>
</operation>

<operation id="6743" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1453 %rend346 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_175, i32 %rbegin230

]]></Node>
<StgValue><ssdm name="rend346"/></StgValue>
</operation>

<operation id="6744" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1454 %rbegin232 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_156

]]></Node>
<StgValue><ssdm name="rbegin232"/></StgValue>
</operation>

<operation id="6745" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1458 %rend344 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_156, i32 %rbegin232

]]></Node>
<StgValue><ssdm name="rend344"/></StgValue>
</operation>

<operation id="6746" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1459 %rbegin234 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_219

]]></Node>
<StgValue><ssdm name="rbegin234"/></StgValue>
</operation>

<operation id="6747" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1463 %rend342 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_219, i32 %rbegin234

]]></Node>
<StgValue><ssdm name="rend342"/></StgValue>
</operation>

<operation id="6748" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1521 %rbegin236 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_145

]]></Node>
<StgValue><ssdm name="rbegin236"/></StgValue>
</operation>

<operation id="6749" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1524 %rend340 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_145, i32 %rbegin236

]]></Node>
<StgValue><ssdm name="rend340"/></StgValue>
</operation>

<operation id="6750" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1525 %rbegin238 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_244

]]></Node>
<StgValue><ssdm name="rbegin238"/></StgValue>
</operation>

<operation id="6751" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1528 %rend338 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_244, i32 %rbegin238

]]></Node>
<StgValue><ssdm name="rend338"/></StgValue>
</operation>

<operation id="6752" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1529 %rbegin240 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_243

]]></Node>
<StgValue><ssdm name="rbegin240"/></StgValue>
</operation>

<operation id="6753" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1532 %rend336 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_243, i32 %rbegin240

]]></Node>
<StgValue><ssdm name="rend336"/></StgValue>
</operation>

<operation id="6754" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1533 %rbegin242 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_242

]]></Node>
<StgValue><ssdm name="rbegin242"/></StgValue>
</operation>

<operation id="6755" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1543 %rend334 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_242, i32 %rbegin242

]]></Node>
<StgValue><ssdm name="rend334"/></StgValue>
</operation>

<operation id="6756" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1544 %rbegin244 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_241

]]></Node>
<StgValue><ssdm name="rbegin244"/></StgValue>
</operation>

<operation id="6757" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1549 %rend332 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_241, i32 %rbegin244

]]></Node>
<StgValue><ssdm name="rend332"/></StgValue>
</operation>

<operation id="6758" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1550 %rbegin246 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_240

]]></Node>
<StgValue><ssdm name="rbegin246"/></StgValue>
</operation>

<operation id="6759" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1556 %rend330 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_240, i32 %rbegin246

]]></Node>
<StgValue><ssdm name="rend330"/></StgValue>
</operation>

<operation id="6760" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1558 %rbegin248 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_239

]]></Node>
<StgValue><ssdm name="rbegin248"/></StgValue>
</operation>

<operation id="6761" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1562 %rend328 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_239, i32 %rbegin248

]]></Node>
<StgValue><ssdm name="rend328"/></StgValue>
</operation>

<operation id="6762" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1563 %rbegin250 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_147

]]></Node>
<StgValue><ssdm name="rbegin250"/></StgValue>
</operation>

<operation id="6763" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1567 %rend326 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_147, i32 %rbegin250

]]></Node>
<StgValue><ssdm name="rend326"/></StgValue>
</operation>

<operation id="6764" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1568 %rbegin252 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_155

]]></Node>
<StgValue><ssdm name="rbegin252"/></StgValue>
</operation>

<operation id="6765" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1572 %rend324 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_155, i32 %rbegin252

]]></Node>
<StgValue><ssdm name="rend324"/></StgValue>
</operation>

<operation id="6766" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1630 %rbegin254 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_154

]]></Node>
<StgValue><ssdm name="rbegin254"/></StgValue>
</operation>

<operation id="6767" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1633 %rend322 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_154, i32 %rbegin254

]]></Node>
<StgValue><ssdm name="rend322"/></StgValue>
</operation>

<operation id="6768" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1634 %rbegin256 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_162

]]></Node>
<StgValue><ssdm name="rbegin256"/></StgValue>
</operation>

<operation id="6769" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1637 %rend320 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_162, i32 %rbegin256

]]></Node>
<StgValue><ssdm name="rend320"/></StgValue>
</operation>

<operation id="6770" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1638 %rbegin258 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_161

]]></Node>
<StgValue><ssdm name="rbegin258"/></StgValue>
</operation>

<operation id="6771" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1641 %rend318 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_161, i32 %rbegin258

]]></Node>
<StgValue><ssdm name="rend318"/></StgValue>
</operation>

<operation id="6772" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1642 %rbegin260 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_160

]]></Node>
<StgValue><ssdm name="rbegin260"/></StgValue>
</operation>

<operation id="6773" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1652 %rend316 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_160, i32 %rbegin260

]]></Node>
<StgValue><ssdm name="rend316"/></StgValue>
</operation>

<operation id="6774" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1653 %rbegin262 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_159

]]></Node>
<StgValue><ssdm name="rbegin262"/></StgValue>
</operation>

<operation id="6775" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1658 %rend314 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_159, i32 %rbegin262

]]></Node>
<StgValue><ssdm name="rend314"/></StgValue>
</operation>

<operation id="6776" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1659 %rbegin264 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_158

]]></Node>
<StgValue><ssdm name="rbegin264"/></StgValue>
</operation>

<operation id="6777" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1665 %rend312 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_158, i32 %rbegin264

]]></Node>
<StgValue><ssdm name="rend312"/></StgValue>
</operation>

<operation id="6778" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1667 %rbegin266 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_157

]]></Node>
<StgValue><ssdm name="rbegin266"/></StgValue>
</operation>

<operation id="6779" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1671 %rend310 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_157, i32 %rbegin266

]]></Node>
<StgValue><ssdm name="rend310"/></StgValue>
</operation>

<operation id="6780" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1672 %rbegin268 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_135

]]></Node>
<StgValue><ssdm name="rbegin268"/></StgValue>
</operation>

<operation id="6781" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1676 %rend308 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_135, i32 %rbegin268

]]></Node>
<StgValue><ssdm name="rend308"/></StgValue>
</operation>

<operation id="6782" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1677 %rbegin270 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_164

]]></Node>
<StgValue><ssdm name="rbegin270"/></StgValue>
</operation>

<operation id="6783" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1681 %rend306 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_164, i32 %rbegin270

]]></Node>
<StgValue><ssdm name="rend306"/></StgValue>
</operation>

<operation id="6784" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1739 %rbegin272 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_132

]]></Node>
<StgValue><ssdm name="rbegin272"/></StgValue>
</operation>

<operation id="6785" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1742 %rend304 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_132, i32 %rbegin272

]]></Node>
<StgValue><ssdm name="rend304"/></StgValue>
</operation>

<operation id="6786" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1743 %rbegin274 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_226

]]></Node>
<StgValue><ssdm name="rbegin274"/></StgValue>
</operation>

<operation id="6787" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1746 %rend302 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_226, i32 %rbegin274

]]></Node>
<StgValue><ssdm name="rend302"/></StgValue>
</operation>

<operation id="6788" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1747 %rbegin276 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_153

]]></Node>
<StgValue><ssdm name="rbegin276"/></StgValue>
</operation>

<operation id="6789" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1750 %rend300 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_153, i32 %rbegin276

]]></Node>
<StgValue><ssdm name="rend300"/></StgValue>
</operation>

<operation id="6790" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1751 %rbegin278 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_224

]]></Node>
<StgValue><ssdm name="rbegin278"/></StgValue>
</operation>

<operation id="6791" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1761 %rend298 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_224, i32 %rbegin278

]]></Node>
<StgValue><ssdm name="rend298"/></StgValue>
</operation>

<operation id="6792" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1762 %rbegin280 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_151

]]></Node>
<StgValue><ssdm name="rbegin280"/></StgValue>
</operation>

<operation id="6793" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1767 %rend296 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_151, i32 %rbegin280

]]></Node>
<StgValue><ssdm name="rend296"/></StgValue>
</operation>

<operation id="6794" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1768 %rbegin282 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_222

]]></Node>
<StgValue><ssdm name="rbegin282"/></StgValue>
</operation>

<operation id="6795" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1774 %rend294 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_222, i32 %rbegin282

]]></Node>
<StgValue><ssdm name="rend294"/></StgValue>
</operation>

<operation id="6796" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1776 %rbegin284 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_149

]]></Node>
<StgValue><ssdm name="rbegin284"/></StgValue>
</operation>

<operation id="6797" st_id="158" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1779 %fx_15 = dadd i64 %fx_14, i64 %mul29_15

]]></Node>
<StgValue><ssdm name="fx_15"/></StgValue>
</operation>

<operation id="6798" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1780 %rend292 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_149, i32 %rbegin284

]]></Node>
<StgValue><ssdm name="rend292"/></StgValue>
</operation>

<operation id="6799" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1781 %rbegin286 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_123

]]></Node>
<StgValue><ssdm name="rbegin286"/></StgValue>
</operation>

<operation id="6800" st_id="158" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1784 %fy_15 = dadd i64 %fy_14, i64 %mul31_15

]]></Node>
<StgValue><ssdm name="fy_15"/></StgValue>
</operation>

<operation id="6801" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1785 %rend290 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_123, i32 %rbegin286

]]></Node>
<StgValue><ssdm name="rend290"/></StgValue>
</operation>

<operation id="6802" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1786 %rbegin287 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28

]]></Node>
<StgValue><ssdm name="rbegin287"/></StgValue>
</operation>

<operation id="6803" st_id="158" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1789 %fz_15 = dadd i64 %fz_14, i64 %mul33_15

]]></Node>
<StgValue><ssdm name="fz_15"/></StgValue>
</operation>

<operation id="6804" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1790 %rend288 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin287

]]></Node>
<StgValue><ssdm name="rend288"/></StgValue>
</operation>

<operation id="6805" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1791 %bitcast_ln53 = bitcast i64 %fx_15

]]></Node>
<StgValue><ssdm name="bitcast_ln53"/></StgValue>
</operation>

<operation id="6806" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1792 %bitcast_ln54 = bitcast i64 %fy_15

]]></Node>
<StgValue><ssdm name="bitcast_ln54"/></StgValue>
</operation>

<operation id="6807" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.1.287:1793 %bitcast_ln55 = bitcast i64 %fz_15

]]></Node>
<StgValue><ssdm name="bitcast_ln55"/></StgValue>
</operation>

<operation id="6808" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:98 %rbegin99 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_139

]]></Node>
<StgValue><ssdm name="rbegin99"/></StgValue>
</operation>

<operation id="6809" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:101 %rend100 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_139, i32 %rbegin99

]]></Node>
<StgValue><ssdm name="rend100"/></StgValue>
</operation>

<operation id="6810" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:102 %rbegin97 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_120

]]></Node>
<StgValue><ssdm name="rbegin97"/></StgValue>
</operation>

<operation id="6811" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:105 %rend98 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_120, i32 %rbegin97

]]></Node>
<StgValue><ssdm name="rend98"/></StgValue>
</operation>

<operation id="6812" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:106 %rbegin95 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_129

]]></Node>
<StgValue><ssdm name="rbegin95"/></StgValue>
</operation>

<operation id="6813" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:109 %rend96 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_129, i32 %rbegin95

]]></Node>
<StgValue><ssdm name="rend96"/></StgValue>
</operation>

<operation id="6814" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:110 %rbegin93 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_136

]]></Node>
<StgValue><ssdm name="rbegin93"/></StgValue>
</operation>

<operation id="6815" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:120 %rend94 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_136, i32 %rbegin93

]]></Node>
<StgValue><ssdm name="rend94"/></StgValue>
</operation>

<operation id="6816" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:121 %rbegin89 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_117

]]></Node>
<StgValue><ssdm name="rbegin89"/></StgValue>
</operation>

<operation id="6817" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:126 %rend90 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_117, i32 %rbegin89

]]></Node>
<StgValue><ssdm name="rend90"/></StgValue>
</operation>

<operation id="6818" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:127 %rbegin87 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_126

]]></Node>
<StgValue><ssdm name="rbegin87"/></StgValue>
</operation>

<operation id="6819" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:133 %rend88 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_126, i32 %rbegin87

]]></Node>
<StgValue><ssdm name="rend88"/></StgValue>
</operation>

<operation id="6820" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:135 %rbegin85 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_142

]]></Node>
<StgValue><ssdm name="rbegin85"/></StgValue>
</operation>

<operation id="6821" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:139 %rend86 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_142, i32 %rbegin85

]]></Node>
<StgValue><ssdm name="rend86"/></StgValue>
</operation>

<operation id="6822" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:140 %rbegin83 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_124

]]></Node>
<StgValue><ssdm name="rbegin83"/></StgValue>
</operation>

<operation id="6823" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:144 %rend84 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_124, i32 %rbegin83

]]></Node>
<StgValue><ssdm name="rend84"/></StgValue>
</operation>

<operation id="6824" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:145 %rbegin81 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_131

]]></Node>
<StgValue><ssdm name="rbegin81"/></StgValue>
</operation>

<operation id="6825" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:149 %rend82 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_131, i32 %rbegin81

]]></Node>
<StgValue><ssdm name="rend82"/></StgValue>
</operation>

<operation id="6826" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:207 %rbegin79 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_130

]]></Node>
<StgValue><ssdm name="rbegin79"/></StgValue>
</operation>

<operation id="6827" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:210 %rend80 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_130, i32 %rbegin79

]]></Node>
<StgValue><ssdm name="rend80"/></StgValue>
</operation>

<operation id="6828" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:211 %rbegin77 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_121

]]></Node>
<StgValue><ssdm name="rbegin77"/></StgValue>
</operation>

<operation id="6829" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:214 %rend78 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_121, i32 %rbegin77

]]></Node>
<StgValue><ssdm name="rend78"/></StgValue>
</operation>

<operation id="6830" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:215 %rbegin75 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_128

]]></Node>
<StgValue><ssdm name="rbegin75"/></StgValue>
</operation>

<operation id="6831" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:218 %rend76 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_128, i32 %rbegin75

]]></Node>
<StgValue><ssdm name="rend76"/></StgValue>
</operation>

<operation id="6832" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:219 %rbegin73 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_127

]]></Node>
<StgValue><ssdm name="rbegin73"/></StgValue>
</operation>

<operation id="6833" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:229 %rend74 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_127, i32 %rbegin73

]]></Node>
<StgValue><ssdm name="rend74"/></StgValue>
</operation>

<operation id="6834" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:230 %rbegin71 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_118

]]></Node>
<StgValue><ssdm name="rbegin71"/></StgValue>
</operation>

<operation id="6835" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:235 %rend72 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_118, i32 %rbegin71

]]></Node>
<StgValue><ssdm name="rend72"/></StgValue>
</operation>

<operation id="6836" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:236 %rbegin67 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_101

]]></Node>
<StgValue><ssdm name="rbegin67"/></StgValue>
</operation>

<operation id="6837" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:242 %rend68 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_101, i32 %rbegin67

]]></Node>
<StgValue><ssdm name="rend68"/></StgValue>
</operation>

<operation id="6838" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:244 %rbegin65 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_99

]]></Node>
<StgValue><ssdm name="rbegin65"/></StgValue>
</operation>

<operation id="6839" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:248 %rend66 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_99, i32 %rbegin65

]]></Node>
<StgValue><ssdm name="rend66"/></StgValue>
</operation>

<operation id="6840" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:249 %rbegin63 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2

]]></Node>
<StgValue><ssdm name="rbegin63"/></StgValue>
</operation>

<operation id="6841" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:253 %rend64 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin63

]]></Node>
<StgValue><ssdm name="rend64"/></StgValue>
</operation>

<operation id="6842" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:254 %rbegin61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_122

]]></Node>
<StgValue><ssdm name="rbegin61"/></StgValue>
</operation>

<operation id="6843" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:258 %rend62 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_122, i32 %rbegin61

]]></Node>
<StgValue><ssdm name="rend62"/></StgValue>
</operation>

<operation id="6844" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:316 %rbegin59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_140

]]></Node>
<StgValue><ssdm name="rbegin59"/></StgValue>
</operation>

<operation id="6845" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:319 %rend60 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_140, i32 %rbegin59

]]></Node>
<StgValue><ssdm name="rend60"/></StgValue>
</operation>

<operation id="6846" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:320 %rbegin57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_112

]]></Node>
<StgValue><ssdm name="rbegin57"/></StgValue>
</operation>

<operation id="6847" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:323 %rend58 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_112, i32 %rbegin57

]]></Node>
<StgValue><ssdm name="rend58"/></StgValue>
</operation>

<operation id="6848" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:324 %rbegin55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_119

]]></Node>
<StgValue><ssdm name="rbegin55"/></StgValue>
</operation>

<operation id="6849" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:327 %rend56 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_119, i32 %rbegin55

]]></Node>
<StgValue><ssdm name="rend56"/></StgValue>
</operation>

<operation id="6850" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:328 %rbegin53 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_137

]]></Node>
<StgValue><ssdm name="rbegin53"/></StgValue>
</operation>

<operation id="6851" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:338 %rend54 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_137, i32 %rbegin53

]]></Node>
<StgValue><ssdm name="rend54"/></StgValue>
</operation>

<operation id="6852" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:339 %rbegin51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_109

]]></Node>
<StgValue><ssdm name="rbegin51"/></StgValue>
</operation>

<operation id="6853" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:344 %rend52 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_109, i32 %rbegin51

]]></Node>
<StgValue><ssdm name="rend52"/></StgValue>
</operation>

<operation id="6854" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:345 %rbegin49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_134

]]></Node>
<StgValue><ssdm name="rbegin49"/></StgValue>
</operation>

<operation id="6855" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:351 %rend50 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_134, i32 %rbegin49

]]></Node>
<StgValue><ssdm name="rend50"/></StgValue>
</operation>

<operation id="6856" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:353 %rbegin45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_114

]]></Node>
<StgValue><ssdm name="rbegin45"/></StgValue>
</operation>

<operation id="6857" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:357 %rend46 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_114, i32 %rbegin45

]]></Node>
<StgValue><ssdm name="rend46"/></StgValue>
</operation>

<operation id="6858" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:358 %rbegin43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_115

]]></Node>
<StgValue><ssdm name="rbegin43"/></StgValue>
</operation>

<operation id="6859" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:362 %rend44 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_115, i32 %rbegin43

]]></Node>
<StgValue><ssdm name="rend44"/></StgValue>
</operation>

<operation id="6860" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:363 %rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_113

]]></Node>
<StgValue><ssdm name="rbegin41"/></StgValue>
</operation>

<operation id="6861" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:367 %rend42 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_113, i32 %rbegin41

]]></Node>
<StgValue><ssdm name="rend42"/></StgValue>
</operation>

<operation id="6862" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:425 %rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_141

]]></Node>
<StgValue><ssdm name="rbegin39"/></StgValue>
</operation>

<operation id="6863" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:428 %rend40 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_141, i32 %rbegin39

]]></Node>
<StgValue><ssdm name="rend40"/></StgValue>
</operation>

<operation id="6864" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:429 %rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_111

]]></Node>
<StgValue><ssdm name="rbegin37"/></StgValue>
</operation>

<operation id="6865" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:432 %rend38 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_111, i32 %rbegin37

]]></Node>
<StgValue><ssdm name="rend38"/></StgValue>
</operation>

<operation id="6866" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:433 %rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_110

]]></Node>
<StgValue><ssdm name="rbegin35"/></StgValue>
</operation>

<operation id="6867" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:436 %rend36 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_110, i32 %rbegin35

]]></Node>
<StgValue><ssdm name="rend36"/></StgValue>
</operation>

<operation id="6868" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:437 %rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_138

]]></Node>
<StgValue><ssdm name="rbegin33"/></StgValue>
</operation>

<operation id="6869" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:447 %rend34 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_138, i32 %rbegin33

]]></Node>
<StgValue><ssdm name="rend34"/></StgValue>
</operation>

<operation id="6870" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:448 %rbegin31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_108

]]></Node>
<StgValue><ssdm name="rbegin31"/></StgValue>
</operation>

<operation id="6871" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:453 %rend32 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_108, i32 %rbegin31

]]></Node>
<StgValue><ssdm name="rend32"/></StgValue>
</operation>

<operation id="6872" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:454 %rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_125

]]></Node>
<StgValue><ssdm name="rbegin29"/></StgValue>
</operation>

<operation id="6873" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:460 %rend30 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_125, i32 %rbegin29

]]></Node>
<StgValue><ssdm name="rend30"/></StgValue>
</operation>

<operation id="6874" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:462 %rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_116

]]></Node>
<StgValue><ssdm name="rbegin27"/></StgValue>
</operation>

<operation id="6875" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:466 %rend28 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_116, i32 %rbegin27

]]></Node>
<StgValue><ssdm name="rend28"/></StgValue>
</operation>

<operation id="6876" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:467 %rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_133

]]></Node>
<StgValue><ssdm name="rbegin23"/></StgValue>
</operation>

<operation id="6877" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:471 %rend24 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_133, i32 %rbegin23

]]></Node>
<StgValue><ssdm name="rend24"/></StgValue>
</operation>

<operation id="6878" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:472 %rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_102

]]></Node>
<StgValue><ssdm name="rbegin21"/></StgValue>
</operation>

<operation id="6879" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:476 %rend22 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_102, i32 %rbegin21

]]></Node>
<StgValue><ssdm name="rend22"/></StgValue>
</operation>

<operation id="6880" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:534 %rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_92

]]></Node>
<StgValue><ssdm name="rbegin19"/></StgValue>
</operation>

<operation id="6881" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:537 %rend20 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_92, i32 %rbegin19

]]></Node>
<StgValue><ssdm name="rend20"/></StgValue>
</operation>

<operation id="6882" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:538 %rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_100

]]></Node>
<StgValue><ssdm name="rbegin17"/></StgValue>
</operation>

<operation id="6883" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:541 %rend18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_100, i32 %rbegin17

]]></Node>
<StgValue><ssdm name="rend18"/></StgValue>
</operation>

<operation id="6884" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:542 %rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_82

]]></Node>
<StgValue><ssdm name="rbegin15"/></StgValue>
</operation>

<operation id="6885" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:545 %rend16 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_82, i32 %rbegin15

]]></Node>
<StgValue><ssdm name="rend16"/></StgValue>
</operation>

<operation id="6886" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:546 %rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_107

]]></Node>
<StgValue><ssdm name="rbegin13"/></StgValue>
</operation>

<operation id="6887" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:556 %rend14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_107, i32 %rbegin13

]]></Node>
<StgValue><ssdm name="rend14"/></StgValue>
</operation>

<operation id="6888" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:557 %rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_106

]]></Node>
<StgValue><ssdm name="rbegin11"/></StgValue>
</operation>

<operation id="6889" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:562 %rend12 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_106, i32 %rbegin11

]]></Node>
<StgValue><ssdm name="rend12"/></StgValue>
</operation>

<operation id="6890" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:563 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_105

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="6891" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:569 %rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_105, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend10"/></StgValue>
</operation>

<operation id="6892" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:571 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_104

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="6893" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:575 %rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_104, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend8"/></StgValue>
</operation>

<operation id="6894" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:576 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_103

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="6895" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:580 %rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_103, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend6"/></StgValue>
</operation>

<operation id="6896" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:581 %rbegin285 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_75

]]></Node>
<StgValue><ssdm name="rbegin285"/></StgValue>
</operation>

<operation id="6897" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:585 %rend286 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_75, i32 %rbegin285

]]></Node>
<StgValue><ssdm name="rend286"/></StgValue>
</operation>

<operation id="6898" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:643 %rbegin283 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_91

]]></Node>
<StgValue><ssdm name="rbegin283"/></StgValue>
</operation>

<operation id="6899" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:646 %rend284 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_91, i32 %rbegin283

]]></Node>
<StgValue><ssdm name="rend284"/></StgValue>
</operation>

<operation id="6900" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:647 %rbegin281 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_83

]]></Node>
<StgValue><ssdm name="rbegin281"/></StgValue>
</operation>

<operation id="6901" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:650 %rend282 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_83, i32 %rbegin281

]]></Node>
<StgValue><ssdm name="rend282"/></StgValue>
</operation>

<operation id="6902" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:651 %rbegin279 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin279"/></StgValue>
</operation>

<operation id="6903" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:654 %rend280 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin279

]]></Node>
<StgValue><ssdm name="rend280"/></StgValue>
</operation>

<operation id="6904" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:655 %rbegin277 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_98

]]></Node>
<StgValue><ssdm name="rbegin277"/></StgValue>
</operation>

<operation id="6905" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:665 %rend278 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_98, i32 %rbegin277

]]></Node>
<StgValue><ssdm name="rend278"/></StgValue>
</operation>

<operation id="6906" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:666 %rbegin275 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25

]]></Node>
<StgValue><ssdm name="rbegin275"/></StgValue>
</operation>

<operation id="6907" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:671 %rend276 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin275

]]></Node>
<StgValue><ssdm name="rend276"/></StgValue>
</operation>

<operation id="6908" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:672 %rbegin273 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_96

]]></Node>
<StgValue><ssdm name="rbegin273"/></StgValue>
</operation>

<operation id="6909" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:678 %rend274 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_96, i32 %rbegin273

]]></Node>
<StgValue><ssdm name="rend274"/></StgValue>
</operation>

<operation id="6910" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:680 %rbegin271 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23

]]></Node>
<StgValue><ssdm name="rbegin271"/></StgValue>
</operation>

<operation id="6911" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:684 %rend272 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin271

]]></Node>
<StgValue><ssdm name="rend272"/></StgValue>
</operation>

<operation id="6912" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:685 %rbegin269 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_94

]]></Node>
<StgValue><ssdm name="rbegin269"/></StgValue>
</operation>

<operation id="6913" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:689 %rend270 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_94, i32 %rbegin269

]]></Node>
<StgValue><ssdm name="rend270"/></StgValue>
</operation>

<operation id="6914" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:690 %rbegin267 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_84

]]></Node>
<StgValue><ssdm name="rbegin267"/></StgValue>
</operation>

<operation id="6915" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:694 %rend268 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_84, i32 %rbegin267

]]></Node>
<StgValue><ssdm name="rend268"/></StgValue>
</operation>

<operation id="6916" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:752 %rbegin263 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_74

]]></Node>
<StgValue><ssdm name="rbegin263"/></StgValue>
</operation>

<operation id="6917" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:755 %rend264 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_74, i32 %rbegin263

]]></Node>
<StgValue><ssdm name="rend264"/></StgValue>
</operation>

<operation id="6918" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:756 %rbegin261 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_143

]]></Node>
<StgValue><ssdm name="rbegin261"/></StgValue>
</operation>

<operation id="6919" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:759 %rend262 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_143, i32 %rbegin261

]]></Node>
<StgValue><ssdm name="rend262"/></StgValue>
</operation>

<operation id="6920" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:760 %rbegin259 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_81

]]></Node>
<StgValue><ssdm name="rbegin259"/></StgValue>
</operation>

<operation id="6921" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:763 %rend260 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_81, i32 %rbegin259

]]></Node>
<StgValue><ssdm name="rend260"/></StgValue>
</operation>

<operation id="6922" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:764 %rbegin257 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_89

]]></Node>
<StgValue><ssdm name="rbegin257"/></StgValue>
</operation>

<operation id="6923" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:774 %rend258 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_89, i32 %rbegin257

]]></Node>
<StgValue><ssdm name="rend258"/></StgValue>
</operation>

<operation id="6924" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:775 %rbegin255 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_88

]]></Node>
<StgValue><ssdm name="rbegin255"/></StgValue>
</operation>

<operation id="6925" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:780 %rend256 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_88, i32 %rbegin255

]]></Node>
<StgValue><ssdm name="rend256"/></StgValue>
</operation>

<operation id="6926" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:781 %rbegin253 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_87

]]></Node>
<StgValue><ssdm name="rbegin253"/></StgValue>
</operation>

<operation id="6927" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:787 %rend254 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_87, i32 %rbegin253

]]></Node>
<StgValue><ssdm name="rend254"/></StgValue>
</operation>

<operation id="6928" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:789 %rbegin251 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_86

]]></Node>
<StgValue><ssdm name="rbegin251"/></StgValue>
</operation>

<operation id="6929" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:793 %rend252 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_86, i32 %rbegin251

]]></Node>
<StgValue><ssdm name="rend252"/></StgValue>
</operation>

<operation id="6930" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:794 %rbegin249 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_85

]]></Node>
<StgValue><ssdm name="rbegin249"/></StgValue>
</operation>

<operation id="6931" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:798 %rend250 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_85, i32 %rbegin249

]]></Node>
<StgValue><ssdm name="rend250"/></StgValue>
</operation>

<operation id="6932" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:799 %rbegin247 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20

]]></Node>
<StgValue><ssdm name="rbegin247"/></StgValue>
</operation>

<operation id="6933" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:803 %rend248 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin247

]]></Node>
<StgValue><ssdm name="rend248"/></StgValue>
</operation>

<operation id="6934" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:861 %rbegin245 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_144

]]></Node>
<StgValue><ssdm name="rbegin245"/></StgValue>
</operation>

<operation id="6935" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:864 %rend246 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_144, i32 %rbegin245

]]></Node>
<StgValue><ssdm name="rend246"/></StgValue>
</operation>

<operation id="6936" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:865 %rbegin241 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_62

]]></Node>
<StgValue><ssdm name="rbegin241"/></StgValue>
</operation>

<operation id="6937" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:868 %rend242 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_62, i32 %rbegin241

]]></Node>
<StgValue><ssdm name="rend242"/></StgValue>
</operation>

<operation id="6938" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:869 %rbegin239 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_90

]]></Node>
<StgValue><ssdm name="rbegin239"/></StgValue>
</operation>

<operation id="6939" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:872 %rend240 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_90, i32 %rbegin239

]]></Node>
<StgValue><ssdm name="rend240"/></StgValue>
</operation>

<operation id="6940" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:873 %rbegin237 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin237"/></StgValue>
</operation>

<operation id="6941" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:883 %rend238 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin237

]]></Node>
<StgValue><ssdm name="rend238"/></StgValue>
</operation>

<operation id="6942" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:884 %rbegin235 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_79

]]></Node>
<StgValue><ssdm name="rbegin235"/></StgValue>
</operation>

<operation id="6943" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:889 %rend236 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_79, i32 %rbegin235

]]></Node>
<StgValue><ssdm name="rend236"/></StgValue>
</operation>

<operation id="6944" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:890 %rbegin233 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin233"/></StgValue>
</operation>

<operation id="6945" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:896 %rend234 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin233

]]></Node>
<StgValue><ssdm name="rend234"/></StgValue>
</operation>

<operation id="6946" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:898 %rbegin231 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_77

]]></Node>
<StgValue><ssdm name="rbegin231"/></StgValue>
</operation>

<operation id="6947" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:902 %rend232 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_77, i32 %rbegin231

]]></Node>
<StgValue><ssdm name="rend232"/></StgValue>
</operation>

<operation id="6948" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:903 %rbegin229 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4

]]></Node>
<StgValue><ssdm name="rbegin229"/></StgValue>
</operation>

<operation id="6949" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:907 %rend230 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin229

]]></Node>
<StgValue><ssdm name="rend230"/></StgValue>
</operation>

<operation id="6950" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:908 %rbegin227 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41

]]></Node>
<StgValue><ssdm name="rbegin227"/></StgValue>
</operation>

<operation id="6951" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:912 %rend228 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin227

]]></Node>
<StgValue><ssdm name="rend228"/></StgValue>
</operation>

<operation id="6952" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:970 %rbegin225 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_69

]]></Node>
<StgValue><ssdm name="rbegin225"/></StgValue>
</operation>

<operation id="6953" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:973 %rend226 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_69, i32 %rbegin225

]]></Node>
<StgValue><ssdm name="rend226"/></StgValue>
</operation>

<operation id="6954" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:974 %rbegin223 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_68

]]></Node>
<StgValue><ssdm name="rbegin223"/></StgValue>
</operation>

<operation id="6955" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:977 %rend224 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_68, i32 %rbegin223

]]></Node>
<StgValue><ssdm name="rend224"/></StgValue>
</operation>

<operation id="6956" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:978 %rbegin219 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38

]]></Node>
<StgValue><ssdm name="rbegin219"/></StgValue>
</operation>

<operation id="6957" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:981 %rend220 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin219

]]></Node>
<StgValue><ssdm name="rend220"/></StgValue>
</operation>

<operation id="6958" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:982 %rbegin217 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_66

]]></Node>
<StgValue><ssdm name="rbegin217"/></StgValue>
</operation>

<operation id="6959" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:992 %rend218 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_66, i32 %rbegin217

]]></Node>
<StgValue><ssdm name="rend218"/></StgValue>
</operation>

<operation id="6960" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:993 %rbegin215 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_65

]]></Node>
<StgValue><ssdm name="rbegin215"/></StgValue>
</operation>

<operation id="6961" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:998 %rend216 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_65, i32 %rbegin215

]]></Node>
<StgValue><ssdm name="rend216"/></StgValue>
</operation>

<operation id="6962" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:999 %rbegin213 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35

]]></Node>
<StgValue><ssdm name="rbegin213"/></StgValue>
</operation>

<operation id="6963" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1005 %rend214 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin213

]]></Node>
<StgValue><ssdm name="rend214"/></StgValue>
</operation>

<operation id="6964" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1007 %rbegin211 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_63

]]></Node>
<StgValue><ssdm name="rbegin211"/></StgValue>
</operation>

<operation id="6965" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1011 %rend212 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_63, i32 %rbegin211

]]></Node>
<StgValue><ssdm name="rend212"/></StgValue>
</operation>

<operation id="6966" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1012 %rbegin209 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43

]]></Node>
<StgValue><ssdm name="rbegin209"/></StgValue>
</operation>

<operation id="6967" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1016 %rend210 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin209

]]></Node>
<StgValue><ssdm name="rend210"/></StgValue>
</operation>

<operation id="6968" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1017 %rbegin207 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_73

]]></Node>
<StgValue><ssdm name="rbegin207"/></StgValue>
</operation>

<operation id="6969" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1021 %rend208 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_73, i32 %rbegin207

]]></Node>
<StgValue><ssdm name="rend208"/></StgValue>
</operation>

<operation id="6970" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1079 %rbegin205 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_70

]]></Node>
<StgValue><ssdm name="rbegin205"/></StgValue>
</operation>

<operation id="6971" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1082 %rend206 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_70, i32 %rbegin205

]]></Node>
<StgValue><ssdm name="rend206"/></StgValue>
</operation>

<operation id="6972" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1083 %rbegin203 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58

]]></Node>
<StgValue><ssdm name="rbegin203"/></StgValue>
</operation>

<operation id="6973" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1086 %rend204 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin203

]]></Node>
<StgValue><ssdm name="rend204"/></StgValue>
</operation>

<operation id="6974" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1087 %rbegin201 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49

]]></Node>
<StgValue><ssdm name="rbegin201"/></StgValue>
</operation>

<operation id="6975" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1090 %rend202 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin201

]]></Node>
<StgValue><ssdm name="rend202"/></StgValue>
</operation>

<operation id="6976" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1091 %rbegin197 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_67

]]></Node>
<StgValue><ssdm name="rbegin197"/></StgValue>
</operation>

<operation id="6977" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1101 %rend198 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_67, i32 %rbegin197

]]></Node>
<StgValue><ssdm name="rend198"/></StgValue>
</operation>

<operation id="6978" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1102 %rbegin195 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55

]]></Node>
<StgValue><ssdm name="rbegin195"/></StgValue>
</operation>

<operation id="6979" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1107 %rend196 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin195

]]></Node>
<StgValue><ssdm name="rend196"/></StgValue>
</operation>

<operation id="6980" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1108 %rbegin193 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46

]]></Node>
<StgValue><ssdm name="rbegin193"/></StgValue>
</operation>

<operation id="6981" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1114 %rend194 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin193

]]></Node>
<StgValue><ssdm name="rend194"/></StgValue>
</operation>

<operation id="6982" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1116 %rbegin191 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_64

]]></Node>
<StgValue><ssdm name="rbegin191"/></StgValue>
</operation>

<operation id="6983" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1120 %rend192 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_64, i32 %rbegin191

]]></Node>
<StgValue><ssdm name="rend192"/></StgValue>
</operation>

<operation id="6984" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1121 %rbegin189 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_71

]]></Node>
<StgValue><ssdm name="rbegin189"/></StgValue>
</operation>

<operation id="6985" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1125 %rend190 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_71, i32 %rbegin189

]]></Node>
<StgValue><ssdm name="rend190"/></StgValue>
</operation>

<operation id="6986" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1126 %rbegin187 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_146

]]></Node>
<StgValue><ssdm name="rbegin187"/></StgValue>
</operation>

<operation id="6987" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1130 %rend188 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_146, i32 %rbegin187

]]></Node>
<StgValue><ssdm name="rend188"/></StgValue>
</operation>

<operation id="6988" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1188 %rbegin185 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42

]]></Node>
<StgValue><ssdm name="rbegin185"/></StgValue>
</operation>

<operation id="6989" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1191 %rend186 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin185

]]></Node>
<StgValue><ssdm name="rend186"/></StgValue>
</operation>

<operation id="6990" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1192 %rbegin183 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_60

]]></Node>
<StgValue><ssdm name="rbegin183"/></StgValue>
</operation>

<operation id="6991" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1195 %rend184 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_60, i32 %rbegin183

]]></Node>
<StgValue><ssdm name="rend184"/></StgValue>
</operation>

<operation id="6992" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1196 %rbegin181 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51

]]></Node>
<StgValue><ssdm name="rbegin181"/></StgValue>
</operation>

<operation id="6993" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1199 %rend182 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin181

]]></Node>
<StgValue><ssdm name="rend182"/></StgValue>
</operation>

<operation id="6994" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1200 %rbegin179 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39

]]></Node>
<StgValue><ssdm name="rbegin179"/></StgValue>
</operation>

<operation id="6995" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1210 %rend180 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin179

]]></Node>
<StgValue><ssdm name="rend180"/></StgValue>
</operation>

<operation id="6996" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3124" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1211 %rbegin175 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57

]]></Node>
<StgValue><ssdm name="rbegin175"/></StgValue>
</operation>

<operation id="6997" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1216 %rend176 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin175

]]></Node>
<StgValue><ssdm name="rend176"/></StgValue>
</operation>

<operation id="6998" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3130" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1217 %rbegin173 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48

]]></Node>
<StgValue><ssdm name="rbegin173"/></StgValue>
</operation>

<operation id="6999" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1223 %rend174 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin173

]]></Node>
<StgValue><ssdm name="rend174"/></StgValue>
</operation>

<operation id="7000" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1225 %rbegin171 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36

]]></Node>
<StgValue><ssdm name="rbegin171"/></StgValue>
</operation>

<operation id="7001" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1229 %rend172 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin171

]]></Node>
<StgValue><ssdm name="rend172"/></StgValue>
</operation>

<operation id="7002" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1230 %rbegin169 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54

]]></Node>
<StgValue><ssdm name="rbegin169"/></StgValue>
</operation>

<operation id="7003" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1234 %rend170 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin169

]]></Node>
<StgValue><ssdm name="rend170"/></StgValue>
</operation>

<operation id="7004" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1235 %rbegin167 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45

]]></Node>
<StgValue><ssdm name="rbegin167"/></StgValue>
</operation>

<operation id="7005" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3152" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1239 %rend168 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin167

]]></Node>
<StgValue><ssdm name="rend168"/></StgValue>
</operation>

<operation id="7006" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1297 %rbegin165 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50

]]></Node>
<StgValue><ssdm name="rbegin165"/></StgValue>
</operation>

<operation id="7007" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1300 %rend166 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin165

]]></Node>
<StgValue><ssdm name="rend166"/></StgValue>
</operation>

<operation id="7008" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1301 %rbegin163 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_59

]]></Node>
<StgValue><ssdm name="rbegin163"/></StgValue>
</operation>

<operation id="7009" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1304 %rend164 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_59, i32 %rbegin163

]]></Node>
<StgValue><ssdm name="rend164"/></StgValue>
</operation>

<operation id="7010" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1305 %rbegin161 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40

]]></Node>
<StgValue><ssdm name="rbegin161"/></StgValue>
</operation>

<operation id="7011" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1308 %rend162 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin161

]]></Node>
<StgValue><ssdm name="rend162"/></StgValue>
</operation>

<operation id="7012" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1309 %rbegin159 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47

]]></Node>
<StgValue><ssdm name="rbegin159"/></StgValue>
</operation>

<operation id="7013" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1319 %rend160 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin159

]]></Node>
<StgValue><ssdm name="rend160"/></StgValue>
</operation>

<operation id="7014" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1320 %rbegin157 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56

]]></Node>
<StgValue><ssdm name="rbegin157"/></StgValue>
</operation>

<operation id="7015" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1325 %rend158 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin157

]]></Node>
<StgValue><ssdm name="rend158"/></StgValue>
</operation>

<operation id="7016" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1326 %rbegin153 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37

]]></Node>
<StgValue><ssdm name="rbegin153"/></StgValue>
</operation>

<operation id="7017" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3245" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1332 %rend154 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin153

]]></Node>
<StgValue><ssdm name="rend154"/></StgValue>
</operation>

<operation id="7018" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3247" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1334 %rbegin151 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44

]]></Node>
<StgValue><ssdm name="rbegin151"/></StgValue>
</operation>

<operation id="7019" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3251" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1338 %rend152 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin151

]]></Node>
<StgValue><ssdm name="rend152"/></StgValue>
</operation>

<operation id="7020" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1339 %rbegin149 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53

]]></Node>
<StgValue><ssdm name="rbegin149"/></StgValue>
</operation>

<operation id="7021" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3256" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1343 %rend150 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin149

]]></Node>
<StgValue><ssdm name="rend150"/></StgValue>
</operation>

<operation id="7022" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1344 %rbegin147 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52

]]></Node>
<StgValue><ssdm name="rbegin147"/></StgValue>
</operation>

<operation id="7023" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1348 %rend148 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin147

]]></Node>
<StgValue><ssdm name="rend148"/></StgValue>
</operation>

<operation id="7024" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1406 %rbegin145 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30

]]></Node>
<StgValue><ssdm name="rbegin145"/></StgValue>
</operation>

<operation id="7025" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1409 %rend146 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin145

]]></Node>
<StgValue><ssdm name="rend146"/></StgValue>
</operation>

<operation id="7026" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3323" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1410 %rbegin143 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29

]]></Node>
<StgValue><ssdm name="rbegin143"/></StgValue>
</operation>

<operation id="7027" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3326" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1413 %rend144 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin143

]]></Node>
<StgValue><ssdm name="rend144"/></StgValue>
</operation>

<operation id="7028" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1414 %rbegin141 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_93

]]></Node>
<StgValue><ssdm name="rbegin141"/></StgValue>
</operation>

<operation id="7029" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1417 %rend142 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_93, i32 %rbegin141

]]></Node>
<StgValue><ssdm name="rend142"/></StgValue>
</operation>

<operation id="7030" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3331" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1418 %rbegin139 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27

]]></Node>
<StgValue><ssdm name="rbegin139"/></StgValue>
</operation>

<operation id="7031" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3341" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1428 %rend140 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin139

]]></Node>
<StgValue><ssdm name="rend140"/></StgValue>
</operation>

<operation id="7032" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1429 %rbegin137 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26

]]></Node>
<StgValue><ssdm name="rbegin137"/></StgValue>
</operation>

<operation id="7033" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1434 %rend138 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin137

]]></Node>
<StgValue><ssdm name="rend138"/></StgValue>
</operation>

<operation id="7034" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1435 %rbegin135 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34

]]></Node>
<StgValue><ssdm name="rbegin135"/></StgValue>
</operation>

<operation id="7035" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1441 %rend136 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin135

]]></Node>
<StgValue><ssdm name="rend136"/></StgValue>
</operation>

<operation id="7036" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1443 %rbegin131 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33

]]></Node>
<StgValue><ssdm name="rbegin131"/></StgValue>
</operation>

<operation id="7037" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1447 %rend132 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin131

]]></Node>
<StgValue><ssdm name="rend132"/></StgValue>
</operation>

<operation id="7038" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3361" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1448 %rbegin129 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32

]]></Node>
<StgValue><ssdm name="rbegin129"/></StgValue>
</operation>

<operation id="7039" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1452 %rend130 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin129

]]></Node>
<StgValue><ssdm name="rend130"/></StgValue>
</operation>

<operation id="7040" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1453 %rbegin127 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31

]]></Node>
<StgValue><ssdm name="rbegin127"/></StgValue>
</operation>

<operation id="7041" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1457 %rend128 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin127

]]></Node>
<StgValue><ssdm name="rend128"/></StgValue>
</operation>

<operation id="7042" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1515 %rbegin125 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_76

]]></Node>
<StgValue><ssdm name="rbegin125"/></StgValue>
</operation>

<operation id="7043" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3431" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1518 %rend126 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_76, i32 %rbegin125

]]></Node>
<StgValue><ssdm name="rend126"/></StgValue>
</operation>

<operation id="7044" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1519 %rbegin123 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_61

]]></Node>
<StgValue><ssdm name="rbegin123"/></StgValue>
</operation>

<operation id="7045" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1522 %rend124 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_61, i32 %rbegin123

]]></Node>
<StgValue><ssdm name="rend124"/></StgValue>
</operation>

<operation id="7046" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1523 %rbegin121 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin121"/></StgValue>
</operation>

<operation id="7047" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1526 %rend122 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin121

]]></Node>
<StgValue><ssdm name="rend122"/></StgValue>
</operation>

<operation id="7048" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3440" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1527 %rbegin119 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_72

]]></Node>
<StgValue><ssdm name="rbegin119"/></StgValue>
</operation>

<operation id="7049" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1537 %rend120 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_72, i32 %rbegin119

]]></Node>
<StgValue><ssdm name="rend120"/></StgValue>
</operation>

<operation id="7050" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3451" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1538 %rbegin117 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin117"/></StgValue>
</operation>

<operation id="7051" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3456" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1543 %rend118 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin117

]]></Node>
<StgValue><ssdm name="rend118"/></StgValue>
</operation>

<operation id="7052" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3457" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1544 %rbegin115 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24

]]></Node>
<StgValue><ssdm name="rbegin115"/></StgValue>
</operation>

<operation id="7053" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3463" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1550 %rend116 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin115

]]></Node>
<StgValue><ssdm name="rend116"/></StgValue>
</operation>

<operation id="7054" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3465" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1552 %rbegin113 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_97

]]></Node>
<StgValue><ssdm name="rbegin113"/></StgValue>
</operation>

<operation id="7055" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3469" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1556 %rend114 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_97, i32 %rbegin113

]]></Node>
<StgValue><ssdm name="rend114"/></StgValue>
</operation>

<operation id="7056" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3470" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1557 %rbegin109 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22

]]></Node>
<StgValue><ssdm name="rbegin109"/></StgValue>
</operation>

<operation id="7057" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3474" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1561 %rend110 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin109

]]></Node>
<StgValue><ssdm name="rend110"/></StgValue>
</operation>

<operation id="7058" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3475" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1562 %rbegin107 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_95

]]></Node>
<StgValue><ssdm name="rbegin107"/></StgValue>
</operation>

<operation id="7059" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3479" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1566 %rend108 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_95, i32 %rbegin107

]]></Node>
<StgValue><ssdm name="rend108"/></StgValue>
</operation>

<operation id="7060" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1624 %rbegin105 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12

]]></Node>
<StgValue><ssdm name="rbegin105"/></StgValue>
</operation>

<operation id="7061" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1627 %rend106 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin105

]]></Node>
<StgValue><ssdm name="rend106"/></StgValue>
</operation>

<operation id="7062" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3541" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1628 %rbegin103 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11

]]></Node>
<StgValue><ssdm name="rbegin103"/></StgValue>
</operation>

<operation id="7063" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1631 %rend104 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin103

]]></Node>
<StgValue><ssdm name="rend104"/></StgValue>
</operation>

<operation id="7064" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3545" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1632 %rbegin101 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin101"/></StgValue>
</operation>

<operation id="7065" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3548" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1635 %rend102 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin101

]]></Node>
<StgValue><ssdm name="rend102"/></StgValue>
</operation>

<operation id="7066" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1636 %rbegin91 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19

]]></Node>
<StgValue><ssdm name="rbegin91"/></StgValue>
</operation>

<operation id="7067" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1646 %rend92 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin91

]]></Node>
<StgValue><ssdm name="rend92"/></StgValue>
</operation>

<operation id="7068" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3560" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1647 %rbegin69 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8

]]></Node>
<StgValue><ssdm name="rbegin69"/></StgValue>
</operation>

<operation id="7069" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3565" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1652 %rend70 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin69

]]></Node>
<StgValue><ssdm name="rend70"/></StgValue>
</operation>

<operation id="7070" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3566" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1653 %rbegin47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16

]]></Node>
<StgValue><ssdm name="rbegin47"/></StgValue>
</operation>

<operation id="7071" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3572" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1659 %rend48 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin47

]]></Node>
<StgValue><ssdm name="rend48"/></StgValue>
</operation>

<operation id="7072" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3574" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1661 %rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15

]]></Node>
<StgValue><ssdm name="rbegin25"/></StgValue>
</operation>

<operation id="7073" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1665 %rend26 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin25

]]></Node>
<StgValue><ssdm name="rend26"/></StgValue>
</operation>

<operation id="7074" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1666 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="7075" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3583" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1670 %rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend4"/></StgValue>
</operation>

<operation id="7076" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1671 %rbegin265 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13

]]></Node>
<StgValue><ssdm name="rbegin265"/></StgValue>
</operation>

<operation id="7077" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1675 %rend266 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin265

]]></Node>
<StgValue><ssdm name="rend266"/></StgValue>
</operation>

<operation id="7078" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3646" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1733 %rbegin243 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21

]]></Node>
<StgValue><ssdm name="rbegin243"/></StgValue>
</operation>

<operation id="7079" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3649" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1736 %rend244 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin243

]]></Node>
<StgValue><ssdm name="rend244"/></StgValue>
</operation>

<operation id="7080" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3650" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1737 %rbegin221 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_247

]]></Node>
<StgValue><ssdm name="rbegin221"/></StgValue>
</operation>

<operation id="7081" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3653" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1740 %rend222 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_247, i32 %rbegin221

]]></Node>
<StgValue><ssdm name="rend222"/></StgValue>
</operation>

<operation id="7082" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3654" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1741 %rbegin199 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10

]]></Node>
<StgValue><ssdm name="rbegin199"/></StgValue>
</operation>

<operation id="7083" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3657" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1744 %rend200 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin199

]]></Node>
<StgValue><ssdm name="rend200"/></StgValue>
</operation>

<operation id="7084" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3658" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1745 %rbegin177 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18

]]></Node>
<StgValue><ssdm name="rbegin177"/></StgValue>
</operation>

<operation id="7085" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3668" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1755 %rend178 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin177

]]></Node>
<StgValue><ssdm name="rend178"/></StgValue>
</operation>

<operation id="7086" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3669" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1756 %rbegin155 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7

]]></Node>
<StgValue><ssdm name="rbegin155"/></StgValue>
</operation>

<operation id="7087" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3674" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1761 %rend156 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin155

]]></Node>
<StgValue><ssdm name="rend156"/></StgValue>
</operation>

<operation id="7088" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1762 %rbegin133 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_80

]]></Node>
<StgValue><ssdm name="rbegin133"/></StgValue>
</operation>

<operation id="7089" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1768 %rend134 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_80, i32 %rbegin133

]]></Node>
<StgValue><ssdm name="rend134"/></StgValue>
</operation>

<operation id="7090" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3683" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1770 %rbegin111 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5

]]></Node>
<StgValue><ssdm name="rbegin111"/></StgValue>
</operation>

<operation id="7091" st_id="158" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1773 %fx_31 = dadd i64 %fx_30, i64 %mul29_1_14

]]></Node>
<StgValue><ssdm name="fx_31"/></StgValue>
</operation>

<operation id="7092" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1774 %rend112 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin111

]]></Node>
<StgValue><ssdm name="rend112"/></StgValue>
</operation>

<operation id="7093" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3688" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1775 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_78

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="7094" st_id="158" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1778 %fy_31 = dadd i64 %fy_30, i64 %mul31_1_14

]]></Node>
<StgValue><ssdm name="fy_31"/></StgValue>
</operation>

<operation id="7095" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3692" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1779 %rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_78, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend2"/></StgValue>
</operation>

<operation id="7096" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3693" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1780 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="7097" st_id="158" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1783 %fz_31 = dadd i64 %fz_30, i64 %mul33_1_14

]]></Node>
<StgValue><ssdm name="fz_31"/></StgValue>
</operation>

<operation id="7098" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3697" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1784 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="7099" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3698" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1785 %bitcast_ln53_1 = bitcast i64 %fx_31

]]></Node>
<StgValue><ssdm name="bitcast_ln53_1"/></StgValue>
</operation>

<operation id="7100" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3699" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1786 %bitcast_ln54_1 = bitcast i64 %fy_31

]]></Node>
<StgValue><ssdm name="bitcast_ln54_1"/></StgValue>
</operation>

<operation id="7101" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3700" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx4071.exit.143:1787 %bitcast_ln55_1 = bitcast i64 %fz_31

]]></Node>
<StgValue><ssdm name="bitcast_ln55_1"/></StgValue>
</operation>
</state>

<state id="159" st_id="160">

<operation id="7102" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="128" op_0_bw="7">
<![CDATA[
arrayidx4071.case.0:2 %zext_ln53_2 = zext i7 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln53_2"/></StgValue>
</operation>

<operation id="7103" st_id="159" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx4071.case.0:3 %shl_ln53_2 = shl i128 18446744073709551615, i128 %zext_ln53_2

]]></Node>
<StgValue><ssdm name="shl_ln53_2"/></StgValue>
</operation>

<operation id="7104" st_id="159" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx4071.case.0:4 %xor_ln53_1 = xor i128 %shl_ln53_2, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln53_1"/></StgValue>
</operation>

<operation id="7105" st_id="159" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx4071.case.0:5 %and_ln53_1 = and i128 %force_x_0_load, i128 %xor_ln53_1

]]></Node>
<StgValue><ssdm name="and_ln53_1"/></StgValue>
</operation>

<operation id="7106" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="128" op_0_bw="64">
<![CDATA[
arrayidx4071.case.0:6 %zext_ln53_3 = zext i64 %bitcast_ln53

]]></Node>
<StgValue><ssdm name="zext_ln53_3"/></StgValue>
</operation>

<operation id="7107" st_id="159" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx4071.case.0:7 %shl_ln53_3 = shl i128 %zext_ln53_3, i128 %zext_ln53_2

]]></Node>
<StgValue><ssdm name="shl_ln53_3"/></StgValue>
</operation>

<operation id="7108" st_id="159" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx4071.case.0:8 %or_ln53_1 = or i128 %and_ln53_1, i128 %shl_ln53_3

]]></Node>
<StgValue><ssdm name="or_ln53_1"/></StgValue>
</operation>

<operation id="7109" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="0" op_0_bw="128" op_1_bw="6" op_2_bw="0">
<![CDATA[
arrayidx4071.case.0:9 %store_ln53 = store i128 %or_ln53_1, i6 %force_x_0_addr

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="7110" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="128" op_0_bw="7">
<![CDATA[
arrayidx4071.case.1:2 %zext_ln53 = zext i7 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="7111" st_id="159" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx4071.case.1:3 %shl_ln53 = shl i128 18446744073709551615, i128 %zext_ln53

]]></Node>
<StgValue><ssdm name="shl_ln53"/></StgValue>
</operation>

<operation id="7112" st_id="159" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx4071.case.1:4 %xor_ln53 = xor i128 %shl_ln53, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln53"/></StgValue>
</operation>

<operation id="7113" st_id="159" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx4071.case.1:5 %and_ln53 = and i128 %force_x_1_load, i128 %xor_ln53

]]></Node>
<StgValue><ssdm name="and_ln53"/></StgValue>
</operation>

<operation id="7114" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="128" op_0_bw="64">
<![CDATA[
arrayidx4071.case.1:6 %zext_ln53_1 = zext i64 %bitcast_ln53

]]></Node>
<StgValue><ssdm name="zext_ln53_1"/></StgValue>
</operation>

<operation id="7115" st_id="159" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx4071.case.1:7 %shl_ln53_1 = shl i128 %zext_ln53_1, i128 %zext_ln53

]]></Node>
<StgValue><ssdm name="shl_ln53_1"/></StgValue>
</operation>

<operation id="7116" st_id="159" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx4071.case.1:8 %or_ln53 = or i128 %and_ln53, i128 %shl_ln53_1

]]></Node>
<StgValue><ssdm name="or_ln53"/></StgValue>
</operation>

<operation id="7117" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="0" op_0_bw="128" op_1_bw="6" op_2_bw="0">
<![CDATA[
arrayidx4071.case.1:9 %store_ln53 = store i128 %or_ln53, i6 %force_x_1_addr

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>
</state>

<state id="160" st_id="161">

<operation id="7118" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="128" op_0_bw="7">
<![CDATA[
arrayidx4071.case.0:12 %zext_ln54_2 = zext i7 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln54_2"/></StgValue>
</operation>

<operation id="7119" st_id="160" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx4071.case.0:13 %shl_ln54_2 = shl i128 18446744073709551615, i128 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="shl_ln54_2"/></StgValue>
</operation>

<operation id="7120" st_id="160" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx4071.case.0:14 %xor_ln54_1 = xor i128 %shl_ln54_2, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln54_1"/></StgValue>
</operation>

<operation id="7121" st_id="160" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx4071.case.0:15 %and_ln54_1 = and i128 %force_y_0_load, i128 %xor_ln54_1

]]></Node>
<StgValue><ssdm name="and_ln54_1"/></StgValue>
</operation>

<operation id="7122" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="128" op_0_bw="64">
<![CDATA[
arrayidx4071.case.0:16 %zext_ln54_3 = zext i64 %bitcast_ln54

]]></Node>
<StgValue><ssdm name="zext_ln54_3"/></StgValue>
</operation>

<operation id="7123" st_id="160" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx4071.case.0:17 %shl_ln54_3 = shl i128 %zext_ln54_3, i128 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="shl_ln54_3"/></StgValue>
</operation>

<operation id="7124" st_id="160" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx4071.case.0:18 %or_ln54_1 = or i128 %and_ln54_1, i128 %shl_ln54_3

]]></Node>
<StgValue><ssdm name="or_ln54_1"/></StgValue>
</operation>

<operation id="7125" st_id="160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="0" op_0_bw="128" op_1_bw="6" op_2_bw="0">
<![CDATA[
arrayidx4071.case.0:19 %store_ln54 = store i128 %or_ln54_1, i6 %force_y_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7126" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="128" op_0_bw="7">
<![CDATA[
arrayidx4071.case.1:12 %zext_ln54 = zext i7 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="7127" st_id="160" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx4071.case.1:13 %shl_ln54 = shl i128 18446744073709551615, i128 %zext_ln54

]]></Node>
<StgValue><ssdm name="shl_ln54"/></StgValue>
</operation>

<operation id="7128" st_id="160" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx4071.case.1:14 %xor_ln54 = xor i128 %shl_ln54, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln54"/></StgValue>
</operation>

<operation id="7129" st_id="160" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx4071.case.1:15 %and_ln54 = and i128 %force_y_1_load, i128 %xor_ln54

]]></Node>
<StgValue><ssdm name="and_ln54"/></StgValue>
</operation>

<operation id="7130" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="128" op_0_bw="64">
<![CDATA[
arrayidx4071.case.1:16 %zext_ln54_1 = zext i64 %bitcast_ln54

]]></Node>
<StgValue><ssdm name="zext_ln54_1"/></StgValue>
</operation>

<operation id="7131" st_id="160" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx4071.case.1:17 %shl_ln54_1 = shl i128 %zext_ln54_1, i128 %zext_ln54

]]></Node>
<StgValue><ssdm name="shl_ln54_1"/></StgValue>
</operation>

<operation id="7132" st_id="160" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx4071.case.1:18 %or_ln54 = or i128 %and_ln54, i128 %shl_ln54_1

]]></Node>
<StgValue><ssdm name="or_ln54"/></StgValue>
</operation>

<operation id="7133" st_id="160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="0" op_0_bw="128" op_1_bw="6" op_2_bw="0">
<![CDATA[
arrayidx4071.case.1:19 %store_ln54 = store i128 %or_ln54, i6 %force_y_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="161" st_id="162">

<operation id="7134" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="128" op_0_bw="7">
<![CDATA[
arrayidx4071.case.0:22 %zext_ln55_2 = zext i7 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln55_2"/></StgValue>
</operation>

<operation id="7135" st_id="161" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx4071.case.0:23 %shl_ln55_2 = shl i128 18446744073709551615, i128 %zext_ln55_2

]]></Node>
<StgValue><ssdm name="shl_ln55_2"/></StgValue>
</operation>

<operation id="7136" st_id="161" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx4071.case.0:24 %xor_ln55_1 = xor i128 %shl_ln55_2, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln55_1"/></StgValue>
</operation>

<operation id="7137" st_id="161" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx4071.case.0:25 %and_ln55_1 = and i128 %force_z_0_load, i128 %xor_ln55_1

]]></Node>
<StgValue><ssdm name="and_ln55_1"/></StgValue>
</operation>

<operation id="7138" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="128" op_0_bw="64">
<![CDATA[
arrayidx4071.case.0:26 %zext_ln55_3 = zext i64 %bitcast_ln55

]]></Node>
<StgValue><ssdm name="zext_ln55_3"/></StgValue>
</operation>

<operation id="7139" st_id="161" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx4071.case.0:27 %shl_ln55_3 = shl i128 %zext_ln55_3, i128 %zext_ln55_2

]]></Node>
<StgValue><ssdm name="shl_ln55_3"/></StgValue>
</operation>

<operation id="7140" st_id="161" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx4071.case.0:28 %or_ln55_1 = or i128 %and_ln55_1, i128 %shl_ln55_3

]]></Node>
<StgValue><ssdm name="or_ln55_1"/></StgValue>
</operation>

<operation id="7141" st_id="161" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="0" op_0_bw="128" op_1_bw="6" op_2_bw="0">
<![CDATA[
arrayidx4071.case.0:29 %store_ln55 = store i128 %or_ln55_1, i6 %force_z_0_addr

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="7142" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4071.case.0:30 %br_ln55 = br void %fpga_resource_hint.arrayidx4071.exit.143

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="7143" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="128" op_0_bw="7">
<![CDATA[
arrayidx4071.case.1:22 %zext_ln55 = zext i7 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="7144" st_id="161" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx4071.case.1:23 %shl_ln55 = shl i128 18446744073709551615, i128 %zext_ln55

]]></Node>
<StgValue><ssdm name="shl_ln55"/></StgValue>
</operation>

<operation id="7145" st_id="161" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx4071.case.1:24 %xor_ln55 = xor i128 %shl_ln55, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln55"/></StgValue>
</operation>

<operation id="7146" st_id="161" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx4071.case.1:25 %and_ln55 = and i128 %force_z_1_load, i128 %xor_ln55

]]></Node>
<StgValue><ssdm name="and_ln55"/></StgValue>
</operation>

<operation id="7147" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="128" op_0_bw="64">
<![CDATA[
arrayidx4071.case.1:26 %zext_ln55_1 = zext i64 %bitcast_ln55

]]></Node>
<StgValue><ssdm name="zext_ln55_1"/></StgValue>
</operation>

<operation id="7148" st_id="161" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx4071.case.1:27 %shl_ln55_1 = shl i128 %zext_ln55_1, i128 %zext_ln55

]]></Node>
<StgValue><ssdm name="shl_ln55_1"/></StgValue>
</operation>

<operation id="7149" st_id="161" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx4071.case.1:28 %or_ln55 = or i128 %and_ln55, i128 %shl_ln55_1

]]></Node>
<StgValue><ssdm name="or_ln55"/></StgValue>
</operation>

<operation id="7150" st_id="161" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="0" op_0_bw="128" op_1_bw="6" op_2_bw="0">
<![CDATA[
arrayidx4071.case.1:29 %store_ln55 = store i128 %or_ln55, i6 %force_z_1_addr

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="7151" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4071.case.1:30 %br_ln55 = br void %fpga_resource_hint.arrayidx4071.exit.143

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="162" st_id="163">

<operation id="7152" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3705" bw="128" op_0_bw="7">
<![CDATA[
arrayidx40.1141.case.0:2 %zext_ln53_6 = zext i7 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln53_6"/></StgValue>
</operation>

<operation id="7153" st_id="162" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3706" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx40.1141.case.0:3 %shl_ln53_6 = shl i128 18446744073709551615, i128 %zext_ln53_6

]]></Node>
<StgValue><ssdm name="shl_ln53_6"/></StgValue>
</operation>

<operation id="7154" st_id="162" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3707" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx40.1141.case.0:4 %xor_ln53_3 = xor i128 %shl_ln53_6, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln53_3"/></StgValue>
</operation>

<operation id="7155" st_id="162" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3708" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx40.1141.case.0:5 %and_ln53_3 = and i128 %force_x_0_load_1, i128 %xor_ln53_3

]]></Node>
<StgValue><ssdm name="and_ln53_3"/></StgValue>
</operation>

<operation id="7156" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3709" bw="128" op_0_bw="64">
<![CDATA[
arrayidx40.1141.case.0:6 %zext_ln53_7 = zext i64 %bitcast_ln53_1

]]></Node>
<StgValue><ssdm name="zext_ln53_7"/></StgValue>
</operation>

<operation id="7157" st_id="162" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3710" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx40.1141.case.0:7 %shl_ln53_7 = shl i128 %zext_ln53_7, i128 %zext_ln53_6

]]></Node>
<StgValue><ssdm name="shl_ln53_7"/></StgValue>
</operation>

<operation id="7158" st_id="162" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3711" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx40.1141.case.0:8 %or_ln53_3 = or i128 %and_ln53_3, i128 %shl_ln53_7

]]></Node>
<StgValue><ssdm name="or_ln53_3"/></StgValue>
</operation>

<operation id="7159" st_id="162" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3712" bw="0" op_0_bw="128" op_1_bw="6" op_2_bw="0">
<![CDATA[
arrayidx40.1141.case.0:9 %store_ln53 = store i128 %or_ln53_3, i6 %force_x_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="7160" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3737" bw="128" op_0_bw="7">
<![CDATA[
arrayidx40.1141.case.1:2 %zext_ln53_4 = zext i7 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln53_4"/></StgValue>
</operation>

<operation id="7161" st_id="162" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3738" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx40.1141.case.1:3 %shl_ln53_4 = shl i128 18446744073709551615, i128 %zext_ln53_4

]]></Node>
<StgValue><ssdm name="shl_ln53_4"/></StgValue>
</operation>

<operation id="7162" st_id="162" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3739" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx40.1141.case.1:4 %xor_ln53_2 = xor i128 %shl_ln53_4, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln53_2"/></StgValue>
</operation>

<operation id="7163" st_id="162" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3740" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx40.1141.case.1:5 %and_ln53_2 = and i128 %force_x_1_load_1, i128 %xor_ln53_2

]]></Node>
<StgValue><ssdm name="and_ln53_2"/></StgValue>
</operation>

<operation id="7164" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3741" bw="128" op_0_bw="64">
<![CDATA[
arrayidx40.1141.case.1:6 %zext_ln53_5 = zext i64 %bitcast_ln53_1

]]></Node>
<StgValue><ssdm name="zext_ln53_5"/></StgValue>
</operation>

<operation id="7165" st_id="162" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3742" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx40.1141.case.1:7 %shl_ln53_5 = shl i128 %zext_ln53_5, i128 %zext_ln53_4

]]></Node>
<StgValue><ssdm name="shl_ln53_5"/></StgValue>
</operation>

<operation id="7166" st_id="162" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3743" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx40.1141.case.1:8 %or_ln53_2 = or i128 %and_ln53_2, i128 %shl_ln53_5

]]></Node>
<StgValue><ssdm name="or_ln53_2"/></StgValue>
</operation>

<operation id="7167" st_id="162" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3744" bw="0" op_0_bw="128" op_1_bw="6" op_2_bw="0">
<![CDATA[
arrayidx40.1141.case.1:9 %store_ln53 = store i128 %or_ln53_2, i6 %force_x_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>
</state>

<state id="163" st_id="164">

<operation id="7168" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3715" bw="128" op_0_bw="7">
<![CDATA[
arrayidx40.1141.case.0:12 %zext_ln54_6 = zext i7 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln54_6"/></StgValue>
</operation>

<operation id="7169" st_id="163" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3716" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx40.1141.case.0:13 %shl_ln54_6 = shl i128 18446744073709551615, i128 %zext_ln54_6

]]></Node>
<StgValue><ssdm name="shl_ln54_6"/></StgValue>
</operation>

<operation id="7170" st_id="163" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3717" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx40.1141.case.0:14 %xor_ln54_3 = xor i128 %shl_ln54_6, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln54_3"/></StgValue>
</operation>

<operation id="7171" st_id="163" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3718" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx40.1141.case.0:15 %and_ln54_3 = and i128 %force_y_0_load_1, i128 %xor_ln54_3

]]></Node>
<StgValue><ssdm name="and_ln54_3"/></StgValue>
</operation>

<operation id="7172" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3719" bw="128" op_0_bw="64">
<![CDATA[
arrayidx40.1141.case.0:16 %zext_ln54_7 = zext i64 %bitcast_ln54_1

]]></Node>
<StgValue><ssdm name="zext_ln54_7"/></StgValue>
</operation>

<operation id="7173" st_id="163" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3720" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx40.1141.case.0:17 %shl_ln54_7 = shl i128 %zext_ln54_7, i128 %zext_ln54_6

]]></Node>
<StgValue><ssdm name="shl_ln54_7"/></StgValue>
</operation>

<operation id="7174" st_id="163" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3721" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx40.1141.case.0:18 %or_ln54_3 = or i128 %and_ln54_3, i128 %shl_ln54_7

]]></Node>
<StgValue><ssdm name="or_ln54_3"/></StgValue>
</operation>

<operation id="7175" st_id="163" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3722" bw="0" op_0_bw="128" op_1_bw="6" op_2_bw="0">
<![CDATA[
arrayidx40.1141.case.0:19 %store_ln54 = store i128 %or_ln54_3, i6 %force_y_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7176" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3747" bw="128" op_0_bw="7">
<![CDATA[
arrayidx40.1141.case.1:12 %zext_ln54_4 = zext i7 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln54_4"/></StgValue>
</operation>

<operation id="7177" st_id="163" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3748" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx40.1141.case.1:13 %shl_ln54_4 = shl i128 18446744073709551615, i128 %zext_ln54_4

]]></Node>
<StgValue><ssdm name="shl_ln54_4"/></StgValue>
</operation>

<operation id="7178" st_id="163" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3749" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx40.1141.case.1:14 %xor_ln54_2 = xor i128 %shl_ln54_4, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln54_2"/></StgValue>
</operation>

<operation id="7179" st_id="163" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3750" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx40.1141.case.1:15 %and_ln54_2 = and i128 %force_y_1_load_1, i128 %xor_ln54_2

]]></Node>
<StgValue><ssdm name="and_ln54_2"/></StgValue>
</operation>

<operation id="7180" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3751" bw="128" op_0_bw="64">
<![CDATA[
arrayidx40.1141.case.1:16 %zext_ln54_5 = zext i64 %bitcast_ln54_1

]]></Node>
<StgValue><ssdm name="zext_ln54_5"/></StgValue>
</operation>

<operation id="7181" st_id="163" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3752" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx40.1141.case.1:17 %shl_ln54_5 = shl i128 %zext_ln54_5, i128 %zext_ln54_4

]]></Node>
<StgValue><ssdm name="shl_ln54_5"/></StgValue>
</operation>

<operation id="7182" st_id="163" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3753" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx40.1141.case.1:18 %or_ln54_2 = or i128 %and_ln54_2, i128 %shl_ln54_5

]]></Node>
<StgValue><ssdm name="or_ln54_2"/></StgValue>
</operation>

<operation id="7183" st_id="163" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3754" bw="0" op_0_bw="128" op_1_bw="6" op_2_bw="0">
<![CDATA[
arrayidx40.1141.case.1:19 %store_ln54 = store i128 %or_ln54_2, i6 %force_y_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="164" st_id="165">

<operation id="7184" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3725" bw="128" op_0_bw="7">
<![CDATA[
arrayidx40.1141.case.0:22 %zext_ln55_6 = zext i7 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln55_6"/></StgValue>
</operation>

<operation id="7185" st_id="164" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3726" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx40.1141.case.0:23 %shl_ln55_6 = shl i128 18446744073709551615, i128 %zext_ln55_6

]]></Node>
<StgValue><ssdm name="shl_ln55_6"/></StgValue>
</operation>

<operation id="7186" st_id="164" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3727" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx40.1141.case.0:24 %xor_ln55_3 = xor i128 %shl_ln55_6, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln55_3"/></StgValue>
</operation>

<operation id="7187" st_id="164" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3728" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx40.1141.case.0:25 %and_ln55_3 = and i128 %force_z_0_load_1, i128 %xor_ln55_3

]]></Node>
<StgValue><ssdm name="and_ln55_3"/></StgValue>
</operation>

<operation id="7188" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3729" bw="128" op_0_bw="64">
<![CDATA[
arrayidx40.1141.case.0:26 %zext_ln55_7 = zext i64 %bitcast_ln55_1

]]></Node>
<StgValue><ssdm name="zext_ln55_7"/></StgValue>
</operation>

<operation id="7189" st_id="164" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3730" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx40.1141.case.0:27 %shl_ln55_7 = shl i128 %zext_ln55_7, i128 %zext_ln55_6

]]></Node>
<StgValue><ssdm name="shl_ln55_7"/></StgValue>
</operation>

<operation id="7190" st_id="164" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3731" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx40.1141.case.0:28 %or_ln55_3 = or i128 %and_ln55_3, i128 %shl_ln55_7

]]></Node>
<StgValue><ssdm name="or_ln55_3"/></StgValue>
</operation>

<operation id="7191" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3732" bw="0" op_0_bw="128" op_1_bw="6" op_2_bw="0">
<![CDATA[
arrayidx40.1141.case.0:29 %store_ln55 = store i128 %or_ln55_3, i6 %force_z_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="7192" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3733" bw="0" op_0_bw="0">
<![CDATA[
arrayidx40.1141.case.0:30 %br_ln55 = br void %arrayidx40.1141.exit

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="7193" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3757" bw="128" op_0_bw="7">
<![CDATA[
arrayidx40.1141.case.1:22 %zext_ln55_4 = zext i7 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln55_4"/></StgValue>
</operation>

<operation id="7194" st_id="164" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3758" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx40.1141.case.1:23 %shl_ln55_4 = shl i128 18446744073709551615, i128 %zext_ln55_4

]]></Node>
<StgValue><ssdm name="shl_ln55_4"/></StgValue>
</operation>

<operation id="7195" st_id="164" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3759" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx40.1141.case.1:24 %xor_ln55_2 = xor i128 %shl_ln55_4, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln55_2"/></StgValue>
</operation>

<operation id="7196" st_id="164" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3760" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx40.1141.case.1:25 %and_ln55_2 = and i128 %force_z_1_load_1, i128 %xor_ln55_2

]]></Node>
<StgValue><ssdm name="and_ln55_2"/></StgValue>
</operation>

<operation id="7197" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3761" bw="128" op_0_bw="64">
<![CDATA[
arrayidx40.1141.case.1:26 %zext_ln55_5 = zext i64 %bitcast_ln55_1

]]></Node>
<StgValue><ssdm name="zext_ln55_5"/></StgValue>
</operation>

<operation id="7198" st_id="164" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3762" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx40.1141.case.1:27 %shl_ln55_5 = shl i128 %zext_ln55_5, i128 %zext_ln55_4

]]></Node>
<StgValue><ssdm name="shl_ln55_5"/></StgValue>
</operation>

<operation id="7199" st_id="164" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3763" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx40.1141.case.1:28 %or_ln55_2 = or i128 %and_ln55_2, i128 %shl_ln55_5

]]></Node>
<StgValue><ssdm name="or_ln55_2"/></StgValue>
</operation>

<operation id="7200" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3764" bw="0" op_0_bw="128" op_1_bw="6" op_2_bw="0">
<![CDATA[
arrayidx40.1141.case.1:29 %store_ln55 = store i128 %or_ln55_2, i6 %force_z_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="7201" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3765" bw="0" op_0_bw="0">
<![CDATA[
arrayidx40.1141.case.1:30 %br_ln55 = br void %arrayidx40.1141.exit

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
