
centos-preinstalled/sound_dump:     file format elf32-littlearm


Disassembly of section .init:

000107e4 <.init>:
   107e4:	push	{r3, lr}
   107e8:	bl	10c34 <ftello64@plt+0x328>
   107ec:	pop	{r3, pc}

Disassembly of section .plt:

000107f0 <calloc@plt-0x14>:
   107f0:	push	{lr}		; (str lr, [sp, #-4]!)
   107f4:	ldr	lr, [pc, #4]	; 10800 <calloc@plt-0x4>
   107f8:	add	lr, pc, lr
   107fc:	ldr	pc, [lr, #8]!
   10800:	andeq	r2, r1, r0, lsl #16

00010804 <calloc@plt>:
   10804:	add	ip, pc, #0, 12
   10808:	add	ip, ip, #73728	; 0x12000
   1080c:	ldr	pc, [ip, #2048]!	; 0x800

00010810 <raise@plt>:
   10810:	add	ip, pc, #0, 12
   10814:	add	ip, ip, #73728	; 0x12000
   10818:	ldr	pc, [ip, #2040]!	; 0x7f8

0001081c <strtol@plt>:
   1081c:	add	ip, pc, #0, 12
   10820:	add	ip, ip, #73728	; 0x12000
   10824:	ldr	pc, [ip, #2032]!	; 0x7f0

00010828 <fopen@plt>:
   10828:	add	ip, pc, #0, 12
   1082c:	add	ip, ip, #73728	; 0x12000
   10830:	ldr	pc, [ip, #2024]!	; 0x7e8

00010834 <free@plt>:
   10834:	add	ip, pc, #0, 12
   10838:	add	ip, ip, #73728	; 0x12000
   1083c:	ldr	pc, [ip, #2016]!	; 0x7e0

00010840 <__vsnprintf_chk@plt>:
   10840:	add	ip, pc, #0, 12
   10844:	add	ip, ip, #73728	; 0x12000
   10848:	ldr	pc, [ip, #2008]!	; 0x7d8

0001084c <__stack_chk_fail@plt>:
   1084c:	add	ip, pc, #0, 12
   10850:	add	ip, ip, #73728	; 0x12000
   10854:	ldr	pc, [ip, #2000]!	; 0x7d0

00010858 <fwrite@plt>:
   10858:	add	ip, pc, #0, 12
   1085c:	add	ip, ip, #73728	; 0x12000
   10860:	ldr	pc, [ip, #1992]!	; 0x7c8

00010864 <fread@plt>:
   10864:	add	ip, pc, #0, 12
   10868:	add	ip, ip, #73728	; 0x12000
   1086c:	ldr	pc, [ip, #1984]!	; 0x7c0

00010870 <getenv@plt>:
   10870:	add	ip, pc, #0, 12
   10874:	add	ip, ip, #73728	; 0x12000
   10878:	ldr	pc, [ip, #1976]!	; 0x7b8

0001087c <malloc@plt>:
   1087c:	add	ip, pc, #0, 12
   10880:	add	ip, ip, #73728	; 0x12000
   10884:	ldr	pc, [ip, #1968]!	; 0x7b0

00010888 <__libc_start_main@plt>:
   10888:	add	ip, pc, #0, 12
   1088c:	add	ip, ip, #73728	; 0x12000
   10890:	ldr	pc, [ip, #1960]!	; 0x7a8

00010894 <__gmon_start__@plt>:
   10894:	add	ip, pc, #0, 12
   10898:	add	ip, ip, #73728	; 0x12000
   1089c:	ldr	pc, [ip, #1952]!	; 0x7a0

000108a0 <feof@plt>:
   108a0:	add	ip, pc, #0, 12
   108a4:	add	ip, ip, #73728	; 0x12000
   108a8:	ldr	pc, [ip, #1944]!	; 0x798

000108ac <__sprintf_chk@plt>:
   108ac:	add	ip, pc, #0, 12
   108b0:	add	ip, ip, #73728	; 0x12000
   108b4:	ldr	pc, [ip, #1936]!	; 0x790

000108b8 <setvbuf@plt>:
   108b8:	add	ip, pc, #0, 12
   108bc:	add	ip, ip, #73728	; 0x12000
   108c0:	ldr	pc, [ip, #1928]!	; 0x788

000108c4 <__printf_chk@plt>:
   108c4:	add	ip, pc, #0, 12
   108c8:	add	ip, ip, #73728	; 0x12000
   108cc:	ldr	pc, [ip, #1920]!	; 0x780

000108d0 <__fprintf_chk@plt>:
   108d0:	add	ip, pc, #0, 12
   108d4:	add	ip, ip, #73728	; 0x12000
   108d8:	ldr	pc, [ip, #1912]!	; 0x778

000108dc <fclose@plt>:
   108dc:	add	ip, pc, #0, 12
   108e0:	add	ip, ip, #73728	; 0x12000
   108e4:	ldr	pc, [ip, #1904]!	; 0x770

000108e8 <fseeko64@plt>:
   108e8:	add	ip, pc, #0, 12
   108ec:	add	ip, ip, #73728	; 0x12000
   108f0:	ldr	pc, [ip, #1896]!	; 0x768

000108f4 <fopen64@plt>:
   108f4:	add	ip, pc, #0, 12
   108f8:	add	ip, ip, #73728	; 0x12000
   108fc:	ldr	pc, [ip, #1888]!	; 0x760

00010900 <abort@plt>:
   10900:	add	ip, pc, #0, 12
   10904:	add	ip, ip, #73728	; 0x12000
   10908:	ldr	pc, [ip, #1880]!	; 0x758

0001090c <ftello64@plt>:
   1090c:	add	ip, pc, #0, 12
   10910:	add	ip, ip, #73728	; 0x12000
   10914:	ldr	pc, [ip, #1872]!	; 0x750

Disassembly of section .text:

00010918 <.text>:
   10918:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1091c:	movw	r7, #12408	; 0x3078
   10920:	movt	r7, #2
   10924:	sub	sp, sp, #1040	; 0x410
   10928:	sub	r2, r0, #2
   1092c:	sub	sp, sp, #8
   10930:	ldr	r3, [r7]
   10934:	cmp	r2, #1
   10938:	mov	r5, r1
   1093c:	str	r3, [sp, #1044]	; 0x414
   10940:	bhi	10a84 <ftello64@plt+0x178>
   10944:	cmp	r0, #3
   10948:	beq	10abc <ftello64@plt+0x1b0>
   1094c:	sub	r0, r0, #-1073741823	; 0xc0000001
   10950:	mov	r2, #1024	; 0x400
   10954:	movw	r3, #8336	; 0x2090
   10958:	movt	r3, #1
   1095c:	ldr	ip, [r1, r0, lsl #2]
   10960:	mov	r1, #1
   10964:	add	r0, sp, #20
   10968:	add	r9, sp, #24
   1096c:	str	ip, [sp]
   10970:	bl	108ac <__sprintf_chk@plt>
   10974:	add	r0, sp, #20
   10978:	bl	11314 <ftello64@plt+0xa08>
   1097c:	cmp	r0, #0
   10980:	mov	r8, r0
   10984:	str	r0, [sp, #16]
   10988:	beq	10a64 <ftello64@plt+0x158>
   1098c:	movw	r1, #8448	; 0x2100
   10990:	mov	r0, #1
   10994:	movt	r1, #1
   10998:	ldrh	r2, [r8]
   1099c:	bl	108c4 <__printf_chk@plt>
   109a0:	ldrh	r3, [r8]
   109a4:	cmp	r3, #0
   109a8:	beq	10a5c <ftello64@plt+0x150>
   109ac:	add	r4, r8, #12
   109b0:	mov	r5, r8
   109b4:	mov	r6, #0
   109b8:	mov	r2, r6
   109bc:	movw	r1, #8472	; 0x2118
   109c0:	mov	r0, #1
   109c4:	movt	r1, #1
   109c8:	bl	108c4 <__printf_chk@plt>
   109cc:	ldrb	r2, [r4, #-3]
   109d0:	mov	r0, #1
   109d4:	movw	r1, #8488	; 0x2128
   109d8:	movt	r1, #1
   109dc:	add	r6, r6, r0
   109e0:	bl	108c4 <__printf_chk@plt>
   109e4:	ldr	r2, [r4, #-8]
   109e8:	movw	r1, #8516	; 0x2144
   109ec:	mov	r0, #1
   109f0:	movt	r1, #1
   109f4:	add	r5, r5, #16
   109f8:	bl	108c4 <__printf_chk@plt>
   109fc:	ldrb	r2, [r4, #-4]
   10a00:	movw	r1, #8540	; 0x215c
   10a04:	mov	r0, #1
   10a08:	movt	r1, #1
   10a0c:	add	r4, r4, #16
   10a10:	bl	108c4 <__printf_chk@plt>
   10a14:	ldr	r2, [r5, #-4]
   10a18:	movw	r1, #8560	; 0x2170
   10a1c:	mov	r0, #1
   10a20:	movt	r1, #1
   10a24:	bl	108c4 <__printf_chk@plt>
   10a28:	ldr	r0, [r5, #-4]
   10a2c:	mov	r2, #1000	; 0x3e8
   10a30:	ldr	r1, [r4, #-24]	; 0xffffffe8
   10a34:	mul	r0, r2, r0
   10a38:	bl	11d80 <ftello64@plt+0x1474>
   10a3c:	movw	r1, #8584	; 0x2188
   10a40:	movt	r1, #1
   10a44:	mov	r2, r0
   10a48:	mov	r0, #1
   10a4c:	bl	108c4 <__printf_chk@plt>
   10a50:	ldrh	r3, [r8]
   10a54:	cmp	r6, r3
   10a58:	bcc	109b8 <ftello64@plt+0xac>
   10a5c:	sub	r0, r9, #8
   10a60:	bl	112a8 <ftello64@plt+0x99c>
   10a64:	mov	r0, #0
   10a68:	ldr	r2, [sp, #1044]	; 0x414
   10a6c:	ldr	r3, [r7]
   10a70:	cmp	r2, r3
   10a74:	bne	10bf4 <ftello64@plt+0x2e8>
   10a78:	add	sp, sp, #1040	; 0x410
   10a7c:	add	sp, sp, #8
   10a80:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   10a84:	movw	r4, #12412	; 0x307c
   10a88:	movt	r4, #2
   10a8c:	mov	r1, #1
   10a90:	movw	r2, #8228	; 0x2024
   10a94:	ldr	r0, [r4]
   10a98:	movt	r2, #1
   10a9c:	bl	108d0 <__fprintf_chk@plt>
   10aa0:	ldr	r0, [r4]
   10aa4:	movw	r2, #8276	; 0x2054
   10aa8:	mov	r1, #1
   10aac:	movt	r2, #1
   10ab0:	bl	108d0 <__fprintf_chk@plt>
   10ab4:	mov	r0, #1
   10ab8:	b	10a68 <ftello64@plt+0x15c>
   10abc:	ldr	r0, [r1, #4]
   10ac0:	mov	r2, #10
   10ac4:	mov	r1, #0
   10ac8:	add	r9, sp, #24
   10acc:	bl	1081c <strtol@plt>
   10ad0:	ldr	r2, [r5, #8]
   10ad4:	mov	r1, #1
   10ad8:	movw	r3, #8336	; 0x2090
   10adc:	movt	r3, #1
   10ae0:	str	r2, [sp]
   10ae4:	mov	r2, #1024	; 0x400
   10ae8:	mov	r4, r0
   10aec:	add	r0, sp, #20
   10af0:	bl	108ac <__sprintf_chk@plt>
   10af4:	add	r0, sp, #20
   10af8:	bl	11314 <ftello64@plt+0xa08>
   10afc:	cmp	r0, #0
   10b00:	mov	r8, r0
   10b04:	str	r0, [sp, #16]
   10b08:	beq	10a64 <ftello64@plt+0x158>
   10b0c:	cmp	r4, #0
   10b10:	blt	1098c <ftello64@plt+0x80>
   10b14:	ldrh	r3, [r0]
   10b18:	cmp	r4, r3
   10b1c:	bge	10bd0 <ftello64@plt+0x2c4>
   10b20:	add	r8, r0, r4, lsl #4
   10b24:	mov	r3, r4
   10b28:	movw	r5, #12412	; 0x307c
   10b2c:	movw	ip, #8220	; 0x201c
   10b30:	ldrb	r4, [r8, #8]
   10b34:	movt	ip, #1
   10b38:	ldrb	lr, [r8, #9]
   10b3c:	movt	r5, #2
   10b40:	ldr	sl, [r8, #12]
   10b44:	cmp	r4, #1
   10b48:	ldr	r6, [r8, #4]
   10b4c:	movw	r1, #8212	; 0x2014
   10b50:	ldr	r0, [r5]
   10b54:	movt	r1, #1
   10b58:	str	lr, [sp, #8]
   10b5c:	movne	r1, ip
   10b60:	movw	r2, #8388	; 0x20c4
   10b64:	str	r1, [sp, #12]
   10b68:	movt	r2, #1
   10b6c:	mov	r1, #1
   10b70:	str	sl, [sp]
   10b74:	str	r6, [sp, #4]
   10b78:	bl	108d0 <__fprintf_chk@plt>
   10b7c:	ldrb	r4, [r8, #9]
   10b80:	ldrb	ip, [r8, #8]
   10b84:	movw	r3, #12416	; 0x3080
   10b88:	ldr	r1, [r8, #12]
   10b8c:	movt	r3, #2
   10b90:	lsr	r4, r4, #3
   10b94:	ldr	r0, [r8, #16]
   10b98:	ldr	r3, [r3]
   10b9c:	mov	r2, #1
   10ba0:	smulbb	r4, r4, ip
   10ba4:	mul	r4, r1, r4
   10ba8:	mov	r1, r4
   10bac:	bl	10858 <fwrite@plt>
   10bb0:	cmp	r4, r0
   10bb4:	beq	10a5c <ftello64@plt+0x150>
   10bb8:	ldr	r0, [r5]
   10bbc:	movw	r2, #8436	; 0x20f4
   10bc0:	mov	r1, #1
   10bc4:	movt	r2, #1
   10bc8:	bl	108d0 <__fprintf_chk@plt>
   10bcc:	b	10a5c <ftello64@plt+0x150>
   10bd0:	movw	r1, #12412	; 0x307c
   10bd4:	movt	r1, #2
   10bd8:	mov	r3, r4
   10bdc:	movw	r2, #8364	; 0x20ac
   10be0:	ldr	r0, [r1]
   10be4:	movt	r2, #1
   10be8:	mov	r1, #1
   10bec:	bl	108d0 <__fprintf_chk@plt>
   10bf0:	b	10a5c <ftello64@plt+0x150>
   10bf4:	bl	1084c <__stack_chk_fail@plt>
   10bf8:	mov	fp, #0
   10bfc:	mov	lr, #0
   10c00:	pop	{r1}		; (ldr r1, [sp], #4)
   10c04:	mov	r2, sp
   10c08:	push	{r2}		; (str r2, [sp, #-4]!)
   10c0c:	push	{r0}		; (str r0, [sp, #-4]!)
   10c10:	ldr	ip, [pc, #16]	; 10c28 <ftello64@plt+0x31c>
   10c14:	push	{ip}		; (str ip, [sp, #-4]!)
   10c18:	ldr	r0, [pc, #12]	; 10c2c <ftello64@plt+0x320>
   10c1c:	ldr	r3, [pc, #12]	; 10c30 <ftello64@plt+0x324>
   10c20:	bl	10888 <__libc_start_main@plt>
   10c24:	bl	10900 <abort@plt>
   10c28:	andeq	r2, r1, r0
   10c2c:	andeq	r0, r1, r8, lsl r9
   10c30:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   10c34:	ldr	r3, [pc, #20]	; 10c50 <ftello64@plt+0x344>
   10c38:	ldr	r2, [pc, #20]	; 10c54 <ftello64@plt+0x348>
   10c3c:	add	r3, pc, r3
   10c40:	ldr	r2, [r3, r2]
   10c44:	cmp	r2, #0
   10c48:	bxeq	lr
   10c4c:	b	10894 <__gmon_start__@plt>
   10c50:			; <UNDEFINED> instruction: 0x000123bc
   10c54:	andeq	r0, r0, r8, rrx
   10c58:	push	{r3, lr}
   10c5c:	movw	r0, #12408	; 0x3078
   10c60:	ldr	r3, [pc, #36]	; 10c8c <ftello64@plt+0x380>
   10c64:	movt	r0, #2
   10c68:	rsb	r3, r0, r3
   10c6c:	cmp	r3, #6
   10c70:	popls	{r3, pc}
   10c74:	movw	r3, #0
   10c78:	movt	r3, #0
   10c7c:	cmp	r3, #0
   10c80:	popeq	{r3, pc}
   10c84:	blx	r3
   10c88:	pop	{r3, pc}
   10c8c:	andeq	r3, r2, fp, ror r0
   10c90:	push	{r3, lr}
   10c94:	movw	r0, #12408	; 0x3078
   10c98:	movw	r3, #12408	; 0x3078
   10c9c:	movt	r0, #2
   10ca0:	movt	r3, #2
   10ca4:	rsb	r3, r0, r3
   10ca8:	asr	r3, r3, #2
   10cac:	add	r3, r3, r3, lsr #31
   10cb0:	asrs	r1, r3, #1
   10cb4:	popeq	{r3, pc}
   10cb8:	movw	r2, #0
   10cbc:	movt	r2, #0
   10cc0:	cmp	r2, #0
   10cc4:	popeq	{r3, pc}
   10cc8:	blx	r2
   10ccc:	pop	{r3, pc}
   10cd0:	push	{r4, lr}
   10cd4:	movw	r4, #12420	; 0x3084
   10cd8:	movt	r4, #2
   10cdc:	ldrb	r3, [r4]
   10ce0:	cmp	r3, #0
   10ce4:	popne	{r4, pc}
   10ce8:	bl	10c58 <ftello64@plt+0x34c>
   10cec:	mov	r3, #1
   10cf0:	strb	r3, [r4]
   10cf4:	pop	{r4, pc}
   10cf8:	movw	r0, #12028	; 0x2efc
   10cfc:	movt	r0, #2
   10d00:	push	{r3, lr}
   10d04:	ldr	r3, [r0]
   10d08:	cmp	r3, #0
   10d0c:	beq	10d24 <ftello64@plt+0x418>
   10d10:	movw	r3, #0
   10d14:	movt	r3, #0
   10d18:	cmp	r3, #0
   10d1c:	beq	10d24 <ftello64@plt+0x418>
   10d20:	blx	r3
   10d24:	pop	{r3, lr}
   10d28:	b	10c90 <ftello64@plt+0x384>
   10d2c:	movw	r3, #12424	; 0x3088
   10d30:	movt	r3, #2
   10d34:	str	r0, [r3]
   10d38:	bx	lr
   10d3c:	movw	r3, #12400	; 0x3070
   10d40:	movt	r3, #2
   10d44:	str	r0, [r3]
   10d48:	bx	lr
   10d4c:	movw	r3, #12400	; 0x3070
   10d50:	movt	r3, #2
   10d54:	ldr	r0, [r3]
   10d58:	bx	lr
   10d5c:	cmp	r2, #0
   10d60:	push	{r4, r5, r6, r7, lr}
   10d64:	mov	r7, r0
   10d68:	sub	sp, sp, #12
   10d6c:	ble	10da8 <ftello64@plt+0x49c>
   10d70:	sub	r5, r1, #1
   10d74:	add	r6, r0, r2, lsl #1
   10d78:	mov	r4, r0
   10d7c:	ldrb	r2, [r5, #1]!
   10d80:	mov	r0, r4
   10d84:	movw	r3, #8596	; 0x2194
   10d88:	add	r4, r4, #2
   10d8c:	movt	r3, #1
   10d90:	mov	r1, #1
   10d94:	str	r2, [sp]
   10d98:	mvn	r2, #0
   10d9c:	bl	108ac <__sprintf_chk@plt>
   10da0:	cmp	r4, r6
   10da4:	bne	10d7c <ftello64@plt+0x470>
   10da8:	mov	r0, r7
   10dac:	add	sp, sp, #12
   10db0:	pop	{r4, r5, r6, r7, pc}
   10db4:	push	{r3}		; (str r3, [sp, #-4]!)
   10db8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10dbc:	movw	r4, #12424	; 0x3088
   10dc0:	movt	r4, #2
   10dc4:	movw	r5, #12408	; 0x3078
   10dc8:	movt	r5, #2
   10dcc:	sub	sp, sp, #4096	; 0x1000
   10dd0:	ldr	r6, [r4, #4]
   10dd4:	sub	sp, sp, #16
   10dd8:	ldr	r3, [r5]
   10ddc:	mov	r7, r2
   10de0:	cmp	r6, #0
   10de4:	add	r2, sp, #8192	; 0x2000
   10de8:	mov	sl, r0
   10dec:	mov	r9, r1
   10df0:	ldr	r8, [r2, #-4044]	; 0xfffff034
   10df4:	str	r3, [r2, #-4084]	; 0xfffff00c
   10df8:	beq	10eb8 <ftello64@plt+0x5ac>
   10dfc:	movw	r6, #12400	; 0x3070
   10e00:	movt	r6, #2
   10e04:	ldr	r3, [r6]
   10e08:	tst	r7, r3
   10e0c:	bne	10e38 <ftello64@plt+0x52c>
   10e10:	add	r3, sp, #8192	; 0x2000
   10e14:	ldr	r2, [r3, #-4084]	; 0xfffff00c
   10e18:	ldr	r3, [r5]
   10e1c:	cmp	r2, r3
   10e20:	bne	10f88 <ftello64@plt+0x67c>
   10e24:	add	sp, sp, #4096	; 0x1000
   10e28:	add	sp, sp, #16
   10e2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10e30:	add	sp, sp, #4
   10e34:	bx	lr
   10e38:	mov	r1, #1
   10e3c:	mov	r2, #4096	; 0x1000
   10e40:	str	sl, [sp]
   10e44:	movw	r3, #8696	; 0x21f8
   10e48:	str	r9, [sp, #4]
   10e4c:	movt	r3, #1
   10e50:	add	r0, sp, #12
   10e54:	bl	108ac <__sprintf_chk@plt>
   10e58:	add	lr, sp, #4096	; 0x1000
   10e5c:	add	lr, lr, #16
   10e60:	movw	r1, #61432	; 0xeff8
   10e64:	movt	r1, #65535	; 0xffff
   10e68:	add	ip, sp, #4096	; 0x1000
   10e6c:	add	ip, ip, #56	; 0x38
   10e70:	str	r8, [sp]
   10e74:	str	ip, [sp, #4]
   10e78:	mov	r2, #1
   10e7c:	str	ip, [lr, r1]
   10e80:	add	ip, sp, #12
   10e84:	mvn	r3, #0
   10e88:	rsb	r1, r0, #4080	; 0xff0
   10e8c:	add	r0, ip, r0
   10e90:	add	r1, r1, #15
   10e94:	bl	10840 <__vsnprintf_chk@plt>
   10e98:	ldr	r2, [r4]
   10e9c:	movw	r3, #12424	; 0x3088
   10ea0:	movt	r3, #2
   10ea4:	cmp	r2, #0
   10ea8:	beq	10f40 <ftello64@plt+0x634>
   10eac:	add	r0, sp, #12
   10eb0:	blx	r2
   10eb4:	b	10e10 <ftello64@plt+0x504>
   10eb8:	movw	r3, #12412	; 0x307c
   10ebc:	movt	r3, #2
   10ec0:	movw	r0, #8604	; 0x219c
   10ec4:	movt	r0, #1
   10ec8:	ldr	r3, [r3]
   10ecc:	mov	r2, #1
   10ed0:	stmib	r4, {r2, r3}
   10ed4:	bl	10870 <getenv@plt>
   10ed8:	cmp	r0, #0
   10edc:	movweq	r6, #12400	; 0x3070
   10ee0:	movteq	r6, #2
   10ee4:	beq	10f00 <ftello64@plt+0x5f4>
   10ee8:	mov	r1, r6
   10eec:	movw	r6, #12400	; 0x3070
   10ef0:	mov	r2, r1
   10ef4:	movt	r6, #2
   10ef8:	bl	1081c <strtol@plt>
   10efc:	str	r0, [r6]
   10f00:	movw	r0, #8620	; 0x21ac
   10f04:	movt	r0, #1
   10f08:	bl	10870 <getenv@plt>
   10f0c:	subs	fp, r0, #0
   10f10:	beq	10e04 <ftello64@plt+0x4f8>
   10f14:	movw	r1, #8636	; 0x21bc
   10f18:	movt	r1, #1
   10f1c:	bl	10828 <fopen@plt>
   10f20:	subs	ip, r0, #0
   10f24:	beq	10f5c <ftello64@plt+0x650>
   10f28:	mov	r1, #0
   10f2c:	mov	r2, #1
   10f30:	mov	r3, r1
   10f34:	str	ip, [r4, #8]
   10f38:	bl	108b8 <setvbuf@plt>
   10f3c:	b	10e04 <ftello64@plt+0x4f8>
   10f40:	ldr	r0, [r3, #8]
   10f44:	movw	r2, #8704	; 0x2200
   10f48:	add	r3, sp, #12
   10f4c:	mov	r1, #1
   10f50:	movt	r2, #1
   10f54:	bl	108d0 <__fprintf_chk@plt>
   10f58:	b	10e10 <ftello64@plt+0x504>
   10f5c:	mov	r3, #77	; 0x4d
   10f60:	ldr	r0, [r4, #8]
   10f64:	str	r3, [sp]
   10f68:	movw	r2, #8640	; 0x21c0
   10f6c:	str	fp, [sp, #4]
   10f70:	movt	r2, #1
   10f74:	movw	r3, #8676	; 0x21e4
   10f78:	mov	r1, #1
   10f7c:	movt	r3, #1
   10f80:	bl	108d0 <__fprintf_chk@plt>
   10f84:	b	10e04 <ftello64@plt+0x4f8>
   10f88:	bl	1084c <__stack_chk_fail@plt>
   10f8c:	push	{r4, r5, r6, lr}
   10f90:	mov	r5, r0
   10f94:	sub	sp, sp, #8
   10f98:	mov	r0, #28
   10f9c:	mov	r6, r1
   10fa0:	bl	1087c <malloc@plt>
   10fa4:	str	r5, [sp]
   10fa8:	mov	r1, #91	; 0x5b
   10fac:	mov	r2, #4
   10fb0:	movw	r3, #8732	; 0x221c
   10fb4:	movt	r3, #1
   10fb8:	mov	r4, r0
   10fbc:	movw	r0, #8708	; 0x2204
   10fc0:	str	r4, [sp, #4]
   10fc4:	movt	r0, #1
   10fc8:	bl	10db4 <ftello64@plt+0x4a8>
   10fcc:	mov	r0, r5
   10fd0:	mov	r1, r6
   10fd4:	movw	r2, #4304	; 0x10d0
   10fd8:	movw	r3, #4268	; 0x10ac
   10fdc:	movt	r2, #1
   10fe0:	movt	r3, #1
   10fe4:	stmib	r4, {r2, r3}
   10fe8:	movw	r2, #4240	; 0x1090
   10fec:	movw	r3, #4212	; 0x1074
   10ff0:	movt	r2, #1
   10ff4:	movt	r3, #1
   10ff8:	str	r2, [r4, #20]
   10ffc:	movw	r2, #4204	; 0x106c
   11000:	str	r3, [r4, #24]
   11004:	movt	r2, #1
   11008:	movw	r3, #4196	; 0x1064
   1100c:	str	r2, [r4, #12]
   11010:	movt	r3, #1
   11014:	str	r3, [r4, #16]
   11018:	bl	108f4 <fopen64@plt>
   1101c:	subs	r5, r0, #0
   11020:	beq	11034 <ftello64@plt+0x728>
   11024:	mov	r0, r4
   11028:	str	r5, [r4]
   1102c:	add	sp, sp, #8
   11030:	pop	{r4, r5, r6, pc}
   11034:	mov	r1, #105	; 0x69
   11038:	mov	r2, #4
   1103c:	str	r4, [sp]
   11040:	movw	r0, #8708	; 0x2204
   11044:	movw	r3, #8764	; 0x223c
   11048:	movt	r0, #1
   1104c:	movt	r3, #1
   11050:	bl	10db4 <ftello64@plt+0x4a8>
   11054:	mov	r0, r4
   11058:	bl	10834 <free@plt>
   1105c:	mov	r0, r5
   11060:	b	1102c <ftello64@plt+0x720>
   11064:	ldr	r0, [r0]
   11068:	b	108a0 <feof@plt>
   1106c:	ldr	r0, [r0]
   11070:	b	1090c <ftello64@plt>
   11074:	push	{r3, lr}
   11078:	ldr	r3, [r0]
   1107c:	mov	r0, r1
   11080:	mov	r1, #1
   11084:	bl	10858 <fwrite@plt>
   11088:	mov	r1, #0
   1108c:	pop	{r3, pc}
   11090:	push	{r3, lr}
   11094:	ldr	r3, [r0]
   11098:	mov	r0, r1
   1109c:	mov	r1, #1
   110a0:	bl	10864 <fread@plt>
   110a4:	mov	r1, #0
   110a8:	pop	{r3, pc}
   110ac:	push	{lr}		; (str lr, [sp, #-4]!)
   110b0:	sub	sp, sp, #12
   110b4:	ldr	r0, [r0]
   110b8:	ldr	r1, [sp, #16]
   110bc:	str	r1, [sp]
   110c0:	bl	108e8 <fseeko64@plt>
   110c4:	asr	r1, r0, #31
   110c8:	add	sp, sp, #12
   110cc:	pop	{pc}		; (ldr pc, [sp], #4)
   110d0:	push	{r4, lr}
   110d4:	subs	r4, r0, #0
   110d8:	sub	sp, sp, #8
   110dc:	beq	11118 <ftello64@plt+0x80c>
   110e0:	ldr	r0, [r4]
   110e4:	bl	108dc <fclose@plt>
   110e8:	str	r4, [sp]
   110ec:	mov	r1, #47	; 0x2f
   110f0:	mov	r2, #4
   110f4:	movw	r0, #8708	; 0x2204
   110f8:	movw	r3, #8792	; 0x2258
   110fc:	movt	r0, #1
   11100:	movt	r3, #1
   11104:	bl	10db4 <ftello64@plt+0x4a8>
   11108:	mov	r0, r4
   1110c:	add	sp, sp, #8
   11110:	pop	{r4, lr}
   11114:	b	10834 <free@plt>
   11118:	add	sp, sp, #8
   1111c:	pop	{r4, pc}
   11120:	movw	r0, #3980	; 0xf8c
   11124:	movt	r0, #1
   11128:	bx	lr
   1112c:	movw	r3, #32776	; 0x8008
   11130:	add	r2, r1, #7
   11134:	push	{r4, r5, r6, r7, r8, r9, lr}
   11138:	mov	r4, r1
   1113c:	ldr	r3, [r0, r3]
   11140:	movw	r1, #32780	; 0x800c
   11144:	ldr	r1, [r0, r1]
   11148:	sub	sp, sp, #12
   1114c:	add	r2, r3, r2, asr #3
   11150:	mov	r5, r0
   11154:	cmp	r1, r2
   11158:	bhi	111d8 <ftello64@plt+0x8cc>
   1115c:	movw	r8, #32772	; 0x8004
   11160:	movw	r0, #32788	; 0x8014
   11164:	ldr	r2, [r5, r8]
   11168:	movw	r7, #32784	; 0x8010
   1116c:	ldr	lr, [r5, r0]
   11170:	mov	r6, r5
   11174:	ldr	r1, [r5]
   11178:	rsb	r3, r2, r3
   1117c:	add	r2, r3, lr
   11180:	ldr	r9, [r5, r7]
   11184:	mov	ip, #0
   11188:	str	r2, [r5, r0]
   1118c:	asr	r3, r2, #31
   11190:	str	ip, [sp]
   11194:	mov	r0, r1
   11198:	ldr	r1, [r1, #8]
   1119c:	blx	r1
   111a0:	ldr	r0, [r6], #4
   111a4:	mov	r2, #32768	; 0x8000
   111a8:	mov	r3, #0
   111ac:	ldr	ip, [r0, #20]
   111b0:	mov	r1, r6
   111b4:	blx	ip
   111b8:	add	r3, r5, #32768	; 0x8000
   111bc:	movw	r2, #32796	; 0x801c
   111c0:	str	r6, [r5, r8]
   111c4:	str	r0, [r5, r2]
   111c8:	add	r0, r6, r0
   111cc:	str	r6, [r3, #8]
   111d0:	str	r0, [r3, #12]
   111d4:	str	r9, [r5, r7]
   111d8:	cmp	r4, #0
   111dc:	ble	112a0 <ftello64@plt+0x994>
   111e0:	add	r1, r5, #32768	; 0x8000
   111e4:	add	r1, r1, #4
   111e8:	ldmib	r1, {r6, r8}
   111ec:	cmp	r8, r6
   111f0:	bls	112a0 <ftello64@plt+0x994>
   111f4:	ldr	r2, [r1, #12]
   111f8:	subs	ip, r2, r4
   111fc:	bpl	11260 <ftello64@plt+0x954>
   11200:	movw	r7, #8816	; 0x2270
   11204:	mov	r3, r6
   11208:	movt	r7, #1
   1120c:	mov	r0, #0
   11210:	mov	r9, #8
   11214:	b	11228 <ftello64@plt+0x91c>
   11218:	cmp	r3, r8
   1121c:	beq	11258 <ftello64@plt+0x94c>
   11220:	rsbs	ip, r4, #8
   11224:	bpl	1126c <ftello64@plt+0x960>
   11228:	ldrb	r6, [r3], #1
   1122c:	rsb	r4, r2, r4
   11230:	ldr	r5, [r7, r2, lsl #2]
   11234:	cmp	r4, #0
   11238:	rsb	ip, ip, #0
   1123c:	mov	r2, #8
   11240:	and	r5, r6, r5
   11244:	str	r9, [r1, #12]
   11248:	str	r3, [r1, #4]
   1124c:	mov	r6, r3
   11250:	orr	r0, r0, r5, lsl ip
   11254:	bgt	11218 <ftello64@plt+0x90c>
   11258:	add	sp, sp, #12
   1125c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   11260:	movw	r7, #8816	; 0x2270
   11264:	movt	r7, #1
   11268:	mov	r0, #0
   1126c:	ldrb	r2, [r6]
   11270:	cmp	ip, #0
   11274:	ldr	r3, [r7, r4, lsl #2]
   11278:	str	ip, [r1, #12]
   1127c:	and	ip, r3, r2, asr ip
   11280:	orr	r0, ip, r0
   11284:	bne	11258 <ftello64@plt+0x94c>
   11288:	add	r6, r6, #1
   1128c:	mov	r3, #8
   11290:	str	r6, [r1, #4]
   11294:	str	r3, [r1, #12]
   11298:	add	sp, sp, #12
   1129c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   112a0:	mov	r0, #0
   112a4:	b	11258 <ftello64@plt+0x94c>
   112a8:	push	{r3, r4, r5, r6, r7, lr}
   112ac:	subs	r6, r0, #0
   112b0:	popeq	{r3, r4, r5, r6, r7, pc}
   112b4:	ldr	r0, [r6]
   112b8:	cmp	r0, #0
   112bc:	popeq	{r3, r4, r5, r6, r7, pc}
   112c0:	ldrh	r3, [r0]
   112c4:	cmp	r3, #0
   112c8:	beq	11304 <ftello64@plt+0x9f8>
   112cc:	mov	r4, #0
   112d0:	mov	r7, r4
   112d4:	lsl	r5, r4, #4
   112d8:	add	r4, r4, #1
   112dc:	add	r0, r0, r5
   112e0:	ldr	r0, [r0, #16]
   112e4:	bl	10834 <free@plt>
   112e8:	ldr	r3, [r6]
   112ec:	add	r5, r3, r5
   112f0:	str	r7, [r5, #16]
   112f4:	ldr	r0, [r6]
   112f8:	ldrh	r3, [r0]
   112fc:	cmp	r3, r4
   11300:	bhi	112d4 <ftello64@plt+0x9c8>
   11304:	bl	10834 <free@plt>
   11308:	mov	r3, #0
   1130c:	str	r3, [r6]
   11310:	pop	{r3, r4, r5, r6, r7, pc}
   11314:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11318:	sub	sp, sp, #32768	; 0x8000
   1131c:	sub	sp, sp, #76	; 0x4c
   11320:	movw	ip, #12408	; 0x3078
   11324:	add	lr, sp, #32768	; 0x8000
   11328:	movt	ip, #2
   1132c:	add	lr, lr, #72	; 0x48
   11330:	movw	r2, #32728	; 0x7fd8
   11334:	movt	r2, #65535	; 0xffff
   11338:	str	ip, [sp, #16]
   1133c:	movw	r3, #12404	; 0x3074
   11340:	ldr	ip, [ip]
   11344:	movt	r3, #2
   11348:	mov	r7, #0
   1134c:	str	r7, [lr, r2]
   11350:	add	r2, sp, #32768	; 0x8000
   11354:	movw	r1, #8948	; 0x22f4
   11358:	ldr	r3, [r3]
   1135c:	movt	r1, #1
   11360:	str	ip, [r2, #68]	; 0x44
   11364:	mov	r9, r0
   11368:	blx	r3
   1136c:	subs	ip, r0, #0
   11370:	str	ip, [sp, #20]
   11374:	beq	11d54 <ftello64@plt+0x1448>
   11378:	add	lr, sp, #32768	; 0x8000
   1137c:	ldr	ip, [sp, #20]
   11380:	movw	r5, #32732	; 0x7fdc
   11384:	movt	r5, #65535	; 0xffff
   11388:	str	r7, [lr, #56]	; 0x38
   1138c:	add	lr, sp, #32768	; 0x8000
   11390:	add	lr, lr, #72	; 0x48
   11394:	mov	r2, #0
   11398:	mov	r1, #2
   1139c:	mov	r3, #0
   113a0:	str	ip, [lr, r5]
   113a4:	add	r6, sp, #40	; 0x28
   113a8:	str	r1, [sp]
   113ac:	mov	r8, #8
   113b0:	ldr	r1, [ip, #8]
   113b4:	add	r4, sp, #36	; 0x24
   113b8:	blx	r1
   113bc:	add	lr, sp, #32768	; 0x8000
   113c0:	add	lr, lr, #72	; 0x48
   113c4:	ldr	r0, [lr, r5]
   113c8:	ldr	r3, [r0, #12]
   113cc:	blx	r3
   113d0:	add	r2, sp, #32768	; 0x8000
   113d4:	add	r2, r2, #72	; 0x48
   113d8:	add	lr, sp, #32768	; 0x8000
   113dc:	mov	r3, #0
   113e0:	ldr	ip, [r2, r5]
   113e4:	mov	r2, #0
   113e8:	str	r7, [sp]
   113ec:	ldr	r1, [ip, #8]
   113f0:	str	r0, [lr, #60]	; 0x3c
   113f4:	mov	r0, ip
   113f8:	blx	r1
   113fc:	add	r1, sp, #32768	; 0x8000
   11400:	add	r1, r1, #72	; 0x48
   11404:	mov	r2, #32768	; 0x8000
   11408:	mov	r3, #0
   1140c:	ldr	r0, [r1, r5]
   11410:	mov	r1, r6
   11414:	ldr	ip, [r0, #20]
   11418:	blx	ip
   1141c:	add	r2, sp, #32768	; 0x8000
   11420:	ldr	r3, [r2, #60]	; 0x3c
   11424:	str	r6, [r2, #40]	; 0x28
   11428:	cmp	r3, #0
   1142c:	str	r6, [r2, #44]	; 0x2c
   11430:	str	r8, [r2, #52]	; 0x34
   11434:	add	r3, sp, #32768	; 0x8000
   11438:	str	r0, [r2, #64]	; 0x40
   1143c:	add	r0, r6, r0
   11440:	str	r0, [r2, #48]	; 0x30
   11444:	ble	11540 <ftello64@plt+0xc34>
   11448:	ldr	r2, [r3, #56]	; 0x38
   1144c:	add	r3, r2, #32512	; 0x7f00
   11450:	add	r3, r3, #255	; 0xff
   11454:	cmp	r3, #32768	; 0x8000
   11458:	bcs	115a4 <ftello64@plt+0xc98>
   1145c:	add	ip, sp, #32768	; 0x8000
   11460:	rsb	r3, r2, r4
   11464:	add	r3, r3, #4
   11468:	str	r3, [ip, #44]	; 0x2c
   1146c:	mov	r1, #32
   11470:	mov	r0, r4
   11474:	bl	1112c <ftello64@plt+0x820>
   11478:	mov	r1, #32
   1147c:	mov	r5, r0
   11480:	mov	r0, r4
   11484:	bl	1112c <ftello64@plt+0x820>
   11488:	movw	r2, #19531	; 0x4c4b
   1148c:	movt	r2, #16963	; 0x4243
   11490:	cmp	r5, r2
   11494:	bne	114bc <ftello64@plt+0xbb0>
   11498:	movw	r6, #12336	; 0x3030
   1149c:	mov	r2, r6
   114a0:	movt	r6, #12337	; 0x3031
   114a4:	movt	r2, #12338	; 0x3032
   114a8:	cmp	r0, r6
   114ac:	cmpne	r0, r2
   114b0:	moveq	r6, #0
   114b4:	movne	r6, #1
   114b8:	beq	11610 <ftello64@plt+0xd04>
   114bc:	add	r3, sp, #40	; 0x28
   114c0:	mov	r1, #45	; 0x2d
   114c4:	str	r3, [sp]
   114c8:	mov	r2, #256	; 0x100
   114cc:	movw	r0, #8952	; 0x22f8
   114d0:	movw	r3, #9008	; 0x2330
   114d4:	movt	r0, #1
   114d8:	movt	r3, #1
   114dc:	bl	10db4 <ftello64@plt+0x4a8>
   114e0:	movw	r0, #8952	; 0x22f8
   114e4:	movw	r3, #9072	; 0x2370
   114e8:	str	r9, [sp]
   114ec:	movt	r0, #1
   114f0:	movt	r3, #1
   114f4:	mov	r1, #141	; 0x8d
   114f8:	mov	r2, #2304	; 0x900
   114fc:	bl	10db4 <ftello64@plt+0x4a8>
   11500:	add	r0, sp, #32
   11504:	bl	112a8 <ftello64@plt+0x99c>
   11508:	ldr	ip, [sp, #20]
   1150c:	mov	r0, ip
   11510:	ldr	r3, [ip, #4]
   11514:	blx	r3
   11518:	mov	r0, #0
   1151c:	ldr	ip, [sp, #16]
   11520:	add	r1, sp, #32768	; 0x8000
   11524:	ldr	r2, [r1, #68]	; 0x44
   11528:	ldr	r3, [ip]
   1152c:	cmp	r2, r3
   11530:	bne	11d7c <ftello64@plt+0x1470>
   11534:	add	sp, sp, #32768	; 0x8000
   11538:	add	sp, sp, #76	; 0x4c
   1153c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11540:	add	r3, r3, #72	; 0x48
   11544:	add	ip, sp, #32768	; 0x8000
   11548:	mov	r2, #0
   1154c:	ldr	r0, [r3, r5]
   11550:	mov	r3, #0
   11554:	str	r7, [sp]
   11558:	str	r7, [ip, #56]	; 0x38
   1155c:	ldr	r1, [r0, #8]
   11560:	blx	r1
   11564:	add	lr, sp, #32768	; 0x8000
   11568:	add	lr, lr, #72	; 0x48
   1156c:	mov	r1, r6
   11570:	mov	r2, #32768	; 0x8000
   11574:	mov	r3, #0
   11578:	ldr	r0, [lr, r5]
   1157c:	ldr	ip, [r0, #20]
   11580:	blx	ip
   11584:	add	r1, sp, #32768	; 0x8000
   11588:	str	r6, [r1, #40]	; 0x28
   1158c:	str	r8, [r1, #52]	; 0x34
   11590:	add	r6, r6, r0
   11594:	str	r0, [r1, #64]	; 0x40
   11598:	str	r6, [r1, #48]	; 0x30
   1159c:	str	r6, [r1, #44]	; 0x2c
   115a0:	b	1146c <ftello64@plt+0xb60>
   115a4:	add	ip, sp, #32768	; 0x8000
   115a8:	mov	r2, #0
   115ac:	add	ip, ip, #72	; 0x48
   115b0:	mov	r3, #0
   115b4:	ldr	r1, [ip, r5]
   115b8:	str	r7, [sp]
   115bc:	mov	r0, r1
   115c0:	ldr	r1, [r1, #8]
   115c4:	blx	r1
   115c8:	add	lr, sp, #32768	; 0x8000
   115cc:	add	lr, lr, #72	; 0x48
   115d0:	add	r1, sp, #32768	; 0x8000
   115d4:	mov	r2, #32768	; 0x8000
   115d8:	mov	r3, #0
   115dc:	ldr	r0, [lr, r5]
   115e0:	str	r7, [r1, #56]	; 0x38
   115e4:	mov	r1, r6
   115e8:	ldr	ip, [r0, #20]
   115ec:	blx	ip
   115f0:	add	r2, sp, #32768	; 0x8000
   115f4:	str	r6, [r2, #40]	; 0x28
   115f8:	str	r6, [r2, #44]	; 0x2c
   115fc:	str	r8, [r2, #52]	; 0x34
   11600:	add	r3, r6, r0
   11604:	str	r0, [r2, #64]	; 0x40
   11608:	str	r3, [r2, #48]	; 0x30
   1160c:	b	1146c <ftello64@plt+0xb60>
   11610:	mov	r1, #32
   11614:	mov	r0, r4
   11618:	bl	1112c <ftello64@plt+0x820>
   1161c:	mov	r1, #32
   11620:	movw	r5, #32732	; 0x7fdc
   11624:	movt	r5, #65535	; 0xffff
   11628:	str	r0, [sp, #24]
   1162c:	mov	r0, r4
   11630:	bl	1112c <ftello64@plt+0x820>
   11634:	add	r0, sp, #32768	; 0x8000
   11638:	ldr	r3, [r0, #60]	; 0x3c
   1163c:	cmp	r3, #40	; 0x28
   11640:	ble	118dc <ftello64@plt+0xfd0>
   11644:	add	r3, sp, #32768	; 0x8000
   11648:	add	ip, sp, #32768	; 0x8000
   1164c:	ldr	r2, [r3, #56]	; 0x38
   11650:	add	r3, r2, #32512	; 0x7f00
   11654:	add	r3, r3, #215	; 0xd7
   11658:	cmp	r3, #32768	; 0x8000
   1165c:	bcs	11cc0 <ftello64@plt+0x13b4>
   11660:	ldr	r3, [ip, #40]	; 0x28
   11664:	rsb	r2, r2, #40	; 0x28
   11668:	mov	r1, #8
   1166c:	str	r1, [ip, #52]	; 0x34
   11670:	add	r3, r3, r2
   11674:	str	r3, [ip, #44]	; 0x2c
   11678:	mov	r1, #32
   1167c:	mov	r0, r4
   11680:	bl	1112c <ftello64@plt+0x820>
   11684:	add	lr, sp, #32768	; 0x8000
   11688:	movw	r5, #32732	; 0x7fdc
   1168c:	movt	r5, #65535	; 0xffff
   11690:	ldr	r3, [lr, #44]	; 0x2c
   11694:	ldr	r1, [lr, #48]	; 0x30
   11698:	add	r2, r3, #1
   1169c:	cmp	r1, r2
   116a0:	mov	r6, r0
   116a4:	bls	11c3c <ftello64@plt+0x1330>
   116a8:	ldr	r8, [lr, #52]	; 0x34
   116ac:	sub	r3, r8, #8
   116b0:	add	r2, sp, #32768	; 0x8000
   116b4:	cmp	r3, #0
   116b8:	str	r3, [r2, #52]	; 0x34
   116bc:	bgt	116ec <ftello64@plt+0xde0>
   116c0:	rsb	r8, r8, #16
   116c4:	ldr	r1, [r2, #44]	; 0x2c
   116c8:	cmp	r8, #0
   116cc:	add	r2, r8, #7
   116d0:	add	ip, sp, #32768	; 0x8000
   116d4:	movlt	r8, r2
   116d8:	asr	r2, r8, #3
   116dc:	add	r1, r1, r2
   116e0:	str	r1, [ip, #44]	; 0x2c
   116e4:	add	r3, r3, r2, lsl #3
   116e8:	str	r3, [ip, #52]	; 0x34
   116ec:	mov	r0, r4
   116f0:	mov	r1, #8
   116f4:	bl	1112c <ftello64@plt+0x820>
   116f8:	cmp	r6, #0
   116fc:	uxth	r5, r0
   11700:	beq	11d30 <ftello64@plt+0x1424>
   11704:	mov	r1, #4
   11708:	mov	r0, r5
   1170c:	bl	10804 <calloc@plt>
   11710:	lsl	r1, r5, #4
   11714:	add	r1, r1, #4
   11718:	movw	fp, #32728	; 0x7fd8
   1171c:	movt	fp, #65535	; 0xffff
   11720:	str	r0, [sp, #28]
   11724:	mov	r0, #1
   11728:	bl	10804 <calloc@plt>
   1172c:	add	lr, sp, #32768	; 0x8000
   11730:	add	lr, lr, #72	; 0x48
   11734:	cmp	r5, #0
   11738:	strh	r5, [r0]
   1173c:	str	r0, [lr, fp]
   11740:	beq	11b24 <ftello64@plt+0x1218>
   11744:	ldr	ip, [sp, #28]
   11748:	movw	r9, #32732	; 0x7fdc
   1174c:	mov	r8, r0
   11750:	movt	r9, #65535	; 0xffff
   11754:	sub	ip, ip, #4
   11758:	mov	r6, #0
   1175c:	str	ip, [sp, #8]
   11760:	mov	r7, ip
   11764:	b	11850 <ftello64@plt+0xf44>
   11768:	movw	r3, #48000	; 0xbb80
   1176c:	mov	r0, r4
   11770:	str	r3, [r8, #4]
   11774:	mov	r1, #2
   11778:	bl	1112c <ftello64@plt+0x820>
   1177c:	cmp	r0, #1
   11780:	beq	117a4 <ftello64@plt+0xe98>
   11784:	str	r0, [sp]
   11788:	movw	r3, #9184	; 0x23e0
   1178c:	movw	r0, #8952	; 0x22f8
   11790:	movt	r3, #1
   11794:	movt	r0, #1
   11798:	mov	r1, #72	; 0x48
   1179c:	mov	r2, #256	; 0x100
   117a0:	bl	10db4 <ftello64@plt+0x4a8>
   117a4:	add	lr, sp, #32768	; 0x8000
   117a8:	mov	r3, #16
   117ac:	strb	r3, [r5, #5]
   117b0:	ldr	r3, [lr, #44]	; 0x2c
   117b4:	ldr	r2, [lr, #48]	; 0x30
   117b8:	cmp	r3, r2
   117bc:	bcs	1194c <ftello64@plt+0x1040>
   117c0:	ldr	r2, [lr, #52]	; 0x34
   117c4:	sub	r3, r2, #6
   117c8:	add	ip, sp, #32768	; 0x8000
   117cc:	cmp	r3, #0
   117d0:	str	r3, [ip, #52]	; 0x34
   117d4:	bgt	11800 <ftello64@plt+0xef4>
   117d8:	rsb	r2, r2, #14
   117dc:	ldr	r1, [ip, #44]	; 0x2c
   117e0:	add	r0, r2, #7
   117e4:	cmp	r2, #0
   117e8:	movlt	r2, r0
   117ec:	asr	r2, r2, #3
   117f0:	add	r1, r1, r2
   117f4:	str	r1, [ip, #44]	; 0x2c
   117f8:	add	r3, r3, r2, lsl #3
   117fc:	str	r3, [ip, #52]	; 0x34
   11800:	mov	r1, #32
   11804:	mov	r0, r4
   11808:	bl	1112c <ftello64@plt+0x820>
   1180c:	mov	r1, #32
   11810:	add	r6, r6, #1
   11814:	str	r0, [r7, #4]!
   11818:	mov	r0, r4
   1181c:	bl	1112c <ftello64@plt+0x820>
   11820:	ldrb	r1, [r5, #5]
   11824:	ldrb	r3, [r5, #4]
   11828:	lsr	r1, r1, #3
   1182c:	mul	r1, r1, r3
   11830:	bl	11d80 <ftello64@plt+0x1474>
   11834:	add	lr, sp, #32768	; 0x8000
   11838:	add	lr, lr, #72	; 0x48
   1183c:	ldr	r8, [lr, fp]
   11840:	ldrh	r3, [r8]
   11844:	cmp	r3, r6
   11848:	str	r0, [r5, #8]
   1184c:	ble	119d4 <ftello64@plt+0x10c8>
   11850:	mov	r0, r4
   11854:	mov	r1, #4
   11858:	bl	1112c <ftello64@plt+0x820>
   1185c:	add	r8, r8, r6, lsl #4
   11860:	add	r5, r8, #4
   11864:	cmp	r0, #1
   11868:	beq	1189c <ftello64@plt+0xf90>
   1186c:	cmp	r0, #3
   11870:	moveq	r3, #2
   11874:	strbeq	r3, [r5, #4]
   11878:	beq	118a4 <ftello64@plt+0xf98>
   1187c:	str	r0, [sp]
   11880:	movw	r3, #9112	; 0x2398
   11884:	movw	r0, #8952	; 0x22f8
   11888:	movt	r3, #1
   1188c:	movt	r0, #1
   11890:	mov	r1, #60	; 0x3c
   11894:	mov	r2, #256	; 0x100
   11898:	bl	10db4 <ftello64@plt+0x4a8>
   1189c:	mov	r3, #1
   118a0:	strb	r3, [r5, #4]
   118a4:	mov	r0, r4
   118a8:	mov	r1, #4
   118ac:	bl	1112c <ftello64@plt+0x820>
   118b0:	cmp	r0, #1
   118b4:	beq	11768 <ftello64@plt+0xe5c>
   118b8:	str	r0, [sp]
   118bc:	movw	r3, #9152	; 0x23c0
   118c0:	movw	r0, #8952	; 0x22f8
   118c4:	movt	r3, #1
   118c8:	movt	r0, #1
   118cc:	mov	r1, #67	; 0x43
   118d0:	mov	r2, #256	; 0x100
   118d4:	bl	10db4 <ftello64@plt+0x4a8>
   118d8:	b	11768 <ftello64@plt+0xe5c>
   118dc:	add	r1, sp, #32768	; 0x8000
   118e0:	add	lr, sp, #32768	; 0x8000
   118e4:	add	r1, r1, #72	; 0x48
   118e8:	mov	r2, #0
   118ec:	mov	r3, #0
   118f0:	add	r7, sp, #40	; 0x28
   118f4:	ldr	r0, [r1, r5]
   118f8:	str	r6, [sp]
   118fc:	str	r6, [lr, #56]	; 0x38
   11900:	ldr	r1, [r0, #8]
   11904:	blx	r1
   11908:	add	r1, sp, #32768	; 0x8000
   1190c:	add	r1, r1, #72	; 0x48
   11910:	mov	r2, #32768	; 0x8000
   11914:	mov	r3, #0
   11918:	ldr	r0, [r1, r5]
   1191c:	mov	r1, r7
   11920:	ldr	ip, [r0, #20]
   11924:	blx	ip
   11928:	add	r2, sp, #32768	; 0x8000
   1192c:	mov	r3, #8
   11930:	str	r7, [r2, #40]	; 0x28
   11934:	str	r3, [r2, #52]	; 0x34
   11938:	add	r7, r7, r0
   1193c:	str	r0, [r2, #64]	; 0x40
   11940:	str	r7, [r2, #48]	; 0x30
   11944:	str	r7, [r2, #44]	; 0x2c
   11948:	b	11678 <ftello64@plt+0xd6c>
   1194c:	add	r0, sp, #32768	; 0x8000
   11950:	add	lr, sp, #32768	; 0x8000
   11954:	add	lr, lr, #72	; 0x48
   11958:	mov	r1, #0
   1195c:	ldr	r2, [r0, #40]	; 0x28
   11960:	add	r8, sp, #40	; 0x28
   11964:	ldr	ip, [r0, #56]	; 0x38
   11968:	rsb	r3, r2, r3
   1196c:	ldr	r0, [lr, r9]
   11970:	add	r2, r3, ip
   11974:	str	r1, [sp]
   11978:	add	r1, sp, #32768	; 0x8000
   1197c:	add	ip, sp, #32768	; 0x8000
   11980:	asr	r3, r2, #31
   11984:	str	r2, [r1, #56]	; 0x38
   11988:	ldr	r1, [r0, #8]
   1198c:	ldr	sl, [ip, #52]	; 0x34
   11990:	blx	r1
   11994:	add	lr, sp, #32768	; 0x8000
   11998:	mov	r2, #32768	; 0x8000
   1199c:	add	lr, lr, #72	; 0x48
   119a0:	mov	r1, r8
   119a4:	mov	r3, #0
   119a8:	ldr	r0, [lr, r9]
   119ac:	ldr	ip, [r0, #20]
   119b0:	blx	ip
   119b4:	add	r1, sp, #32768	; 0x8000
   119b8:	mov	r2, sl
   119bc:	str	r8, [r1, #40]	; 0x28
   119c0:	str	r8, [r1, #44]	; 0x2c
   119c4:	str	r0, [r1, #64]	; 0x40
   119c8:	add	r0, r8, r0
   119cc:	str	r0, [r1, #48]	; 0x30
   119d0:	b	117c4 <ftello64@plt+0xeb8>
   119d4:	cmp	r3, #0
   119d8:	beq	11b24 <ftello64@plt+0x1218>
   119dc:	movw	fp, #32732	; 0x7fdc
   119e0:	add	r9, sp, #40	; 0x28
   119e4:	movt	fp, #65535	; 0xffff
   119e8:	mov	r8, #0
   119ec:	movw	ip, #32728	; 0x7fd8
   119f0:	movt	ip, #65535	; 0xffff
   119f4:	str	ip, [sp, #12]
   119f8:	ldr	ip, [sp, #8]
   119fc:	add	lr, sp, #32768	; 0x8000
   11a00:	ldr	r3, [lr, #60]	; 0x3c
   11a04:	ldr	r5, [ip, #4]!
   11a08:	str	ip, [sp, #8]
   11a0c:	ldr	ip, [sp, #24]
   11a10:	add	r5, ip, r5
   11a14:	sbfx	r5, r5, #0, #29
   11a18:	cmp	r5, r3
   11a1c:	blt	11b54 <ftello64@plt+0x1248>
   11a20:	cmp	r3, #32768	; 0x8000
   11a24:	ble	11c0c <ftello64@plt+0x1300>
   11a28:	add	lr, sp, #32768	; 0x8000
   11a2c:	add	r1, sp, #32768	; 0x8000
   11a30:	add	lr, lr, #72	; 0x48
   11a34:	sub	r3, r3, #32768	; 0x8000
   11a38:	mov	r2, #2
   11a3c:	str	r3, [r1, #56]	; 0x38
   11a40:	ldr	r0, [lr, fp]
   11a44:	mov	r3, #0
   11a48:	str	r2, [sp]
   11a4c:	mov	r2, #32768	; 0x8000
   11a50:	ldr	r1, [r0, #8]
   11a54:	blx	r1
   11a58:	add	r1, sp, #32768	; 0x8000
   11a5c:	mov	r2, #32768	; 0x8000
   11a60:	add	r1, r1, #72	; 0x48
   11a64:	mov	r3, #0
   11a68:	ldr	r0, [r1, fp]
   11a6c:	mov	r1, r9
   11a70:	ldr	ip, [r0, #20]
   11a74:	blx	ip
   11a78:	add	r2, sp, #32768	; 0x8000
   11a7c:	str	r9, [r2, #40]	; 0x28
   11a80:	add	r3, r9, r0
   11a84:	str	r0, [r2, #64]	; 0x40
   11a88:	str	r3, [r2, #48]	; 0x30
   11a8c:	str	r3, [r2, #44]	; 0x2c
   11a90:	mov	r3, #8
   11a94:	str	r3, [r2, #52]	; 0x34
   11a98:	ldr	ip, [sp, #12]
   11a9c:	add	lr, sp, #32768	; 0x8000
   11aa0:	add	lr, lr, #72	; 0x48
   11aa4:	mov	r1, #2
   11aa8:	ldr	r5, [lr, ip]
   11aac:	add	r6, r5, r8, lsl #4
   11ab0:	add	r6, r6, #4
   11ab4:	ldrb	r3, [r6, #4]
   11ab8:	ldr	r7, [r6, #8]
   11abc:	mul	r7, r7, r3
   11ac0:	mov	r0, r7
   11ac4:	bl	10804 <calloc@plt>
   11ac8:	cmp	r7, #0
   11acc:	str	r0, [r6, #12]
   11ad0:	beq	11b14 <ftello64@plt+0x1208>
   11ad4:	mov	r5, r0
   11ad8:	mov	sl, #0
   11adc:	b	11ae4 <ftello64@plt+0x11d8>
   11ae0:	ldr	r5, [r6, #12]
   11ae4:	mov	r0, r4
   11ae8:	mov	r1, #16
   11aec:	bl	1112c <ftello64@plt+0x820>
   11af0:	lsl	r3, sl, #1
   11af4:	add	sl, sl, #1
   11af8:	cmp	sl, r7
   11afc:	strh	r0, [r5, r3]
   11b00:	bne	11ae0 <ftello64@plt+0x11d4>
   11b04:	add	lr, sp, #32768	; 0x8000
   11b08:	ldr	ip, [sp, #12]
   11b0c:	add	lr, lr, #72	; 0x48
   11b10:	ldr	r5, [lr, ip]
   11b14:	ldrh	r3, [r5]
   11b18:	add	r8, r8, #1
   11b1c:	cmp	r3, r8
   11b20:	bgt	119f8 <ftello64@plt+0x10ec>
   11b24:	ldr	r0, [sp, #28]
   11b28:	bl	10834 <free@plt>
   11b2c:	ldr	ip, [sp, #20]
   11b30:	ldr	r3, [ip, #4]
   11b34:	mov	r0, ip
   11b38:	blx	r3
   11b3c:	add	r1, sp, #32768	; 0x8000
   11b40:	movw	r3, #32728	; 0x7fd8
   11b44:	add	r1, r1, #72	; 0x48
   11b48:	movt	r3, #65535	; 0xffff
   11b4c:	ldr	r0, [r1, r3]
   11b50:	b	1151c <ftello64@plt+0xc10>
   11b54:	add	ip, sp, #32768	; 0x8000
   11b58:	ldr	r3, [ip, #56]	; 0x38
   11b5c:	cmp	r5, r3
   11b60:	blt	11b94 <ftello64@plt+0x1288>
   11b64:	add	r2, r3, #32512	; 0x7f00
   11b68:	add	r2, r2, #255	; 0xff
   11b6c:	cmp	r5, r2
   11b70:	bgt	11b94 <ftello64@plt+0x1288>
   11b74:	add	r0, sp, #32768	; 0x8000
   11b78:	rsb	r3, r3, r5
   11b7c:	mov	r1, #8
   11b80:	ldr	r2, [r0, #40]	; 0x28
   11b84:	str	r1, [r0, #52]	; 0x34
   11b88:	add	r3, r2, r3
   11b8c:	str	r3, [r0, #44]	; 0x2c
   11b90:	b	11a98 <ftello64@plt+0x118c>
   11b94:	add	lr, sp, #32768	; 0x8000
   11b98:	mov	r2, r5
   11b9c:	add	lr, lr, #72	; 0x48
   11ba0:	asr	r3, r5, #31
   11ba4:	mov	r0, #0
   11ba8:	ldr	r1, [lr, fp]
   11bac:	str	r0, [sp]
   11bb0:	mov	r0, r1
   11bb4:	ldr	r1, [r1, #8]
   11bb8:	blx	r1
   11bbc:	add	r1, sp, #32768	; 0x8000
   11bc0:	add	r1, r1, #72	; 0x48
   11bc4:	add	r2, sp, #32768	; 0x8000
   11bc8:	mov	r3, #0
   11bcc:	ldr	r0, [r1, fp]
   11bd0:	mov	r1, r9
   11bd4:	str	r5, [r2, #56]	; 0x38
   11bd8:	mov	r2, #32768	; 0x8000
   11bdc:	ldr	ip, [r0, #20]
   11be0:	blx	ip
   11be4:	add	ip, sp, #32768	; 0x8000
   11be8:	add	r3, sp, #32768	; 0x8000
   11bec:	mov	lr, #8
   11bf0:	str	r9, [ip, #44]	; 0x2c
   11bf4:	str	r9, [r3, #40]	; 0x28
   11bf8:	str	lr, [ip, #52]	; 0x34
   11bfc:	add	r3, r9, r0
   11c00:	str	r0, [ip, #64]	; 0x40
   11c04:	str	r3, [ip, #48]	; 0x30
   11c08:	b	11a98 <ftello64@plt+0x118c>
   11c0c:	add	r2, sp, #32768	; 0x8000
   11c10:	add	lr, sp, #32768	; 0x8000
   11c14:	add	r2, r2, #72	; 0x48
   11c18:	mov	ip, #0
   11c1c:	mov	r3, #0
   11c20:	ldr	r0, [r2, fp]
   11c24:	mov	r2, #0
   11c28:	str	ip, [sp]
   11c2c:	str	ip, [lr, #56]	; 0x38
   11c30:	ldr	r1, [r0, #8]
   11c34:	blx	r1
   11c38:	b	11a58 <ftello64@plt+0x114c>
   11c3c:	add	r0, sp, #32768	; 0x8000
   11c40:	add	lr, sp, #32768	; 0x8000
   11c44:	add	lr, lr, #72	; 0x48
   11c48:	mov	r1, #0
   11c4c:	ldr	ip, [r0, #40]	; 0x28
   11c50:	add	r7, sp, #40	; 0x28
   11c54:	ldr	r2, [r0, #56]	; 0x38
   11c58:	rsb	r3, ip, r3
   11c5c:	ldr	r0, [lr, r5]
   11c60:	add	r2, r3, r2
   11c64:	str	r1, [sp]
   11c68:	add	r1, sp, #32768	; 0x8000
   11c6c:	add	ip, sp, #32768	; 0x8000
   11c70:	asr	r3, r2, #31
   11c74:	str	r2, [r1, #56]	; 0x38
   11c78:	ldr	r1, [r0, #8]
   11c7c:	ldr	r8, [ip, #52]	; 0x34
   11c80:	blx	r1
   11c84:	add	lr, sp, #32768	; 0x8000
   11c88:	mov	r1, r7
   11c8c:	add	lr, lr, #72	; 0x48
   11c90:	mov	r2, #32768	; 0x8000
   11c94:	mov	r3, #0
   11c98:	ldr	r0, [lr, r5]
   11c9c:	ldr	ip, [r0, #20]
   11ca0:	blx	ip
   11ca4:	add	r1, sp, #32768	; 0x8000
   11ca8:	str	r7, [r1, #40]	; 0x28
   11cac:	str	r7, [r1, #44]	; 0x2c
   11cb0:	str	r0, [r1, #64]	; 0x40
   11cb4:	add	r0, r7, r0
   11cb8:	str	r0, [r1, #48]	; 0x30
   11cbc:	b	116ac <ftello64@plt+0xda0>
   11cc0:	add	ip, ip, #72	; 0x48
   11cc4:	mov	r2, #40	; 0x28
   11cc8:	mov	r3, #0
   11ccc:	ldr	r0, [ip, r5]
   11cd0:	str	r6, [sp]
   11cd4:	add	r6, sp, #40	; 0x28
   11cd8:	ldr	r1, [r0, #8]
   11cdc:	blx	r1
   11ce0:	add	r1, sp, #32768	; 0x8000
   11ce4:	add	r1, r1, #72	; 0x48
   11ce8:	add	lr, sp, #32768	; 0x8000
   11cec:	mov	ip, #40	; 0x28
   11cf0:	mov	r2, #32768	; 0x8000
   11cf4:	ldr	r0, [r1, r5]
   11cf8:	mov	r3, #0
   11cfc:	str	ip, [lr, #56]	; 0x38
   11d00:	mov	r1, r6
   11d04:	ldr	ip, [r0, #20]
   11d08:	blx	ip
   11d0c:	add	r1, sp, #32768	; 0x8000
   11d10:	mov	r3, #8
   11d14:	str	r6, [r1, #40]	; 0x28
   11d18:	str	r6, [r1, #44]	; 0x2c
   11d1c:	str	r3, [r1, #52]	; 0x34
   11d20:	add	r2, r6, r0
   11d24:	str	r0, [r1, #64]	; 0x40
   11d28:	str	r2, [r1, #48]	; 0x30
   11d2c:	b	11678 <ftello64@plt+0xd6c>
   11d30:	str	r9, [sp]
   11d34:	movw	r0, #8952	; 0x22f8
   11d38:	movw	r3, #9092	; 0x2384
   11d3c:	movt	r0, #1
   11d40:	movt	r3, #1
   11d44:	mov	r1, #152	; 0x98
   11d48:	mov	r2, #2304	; 0x900
   11d4c:	bl	10db4 <ftello64@plt+0x4a8>
   11d50:	b	11500 <ftello64@plt+0xbf4>
   11d54:	str	r9, [sp]
   11d58:	movw	r0, #8952	; 0x22f8
   11d5c:	movw	r3, #8988	; 0x231c
   11d60:	movt	r0, #1
   11d64:	movt	r3, #1
   11d68:	mov	r1, #134	; 0x86
   11d6c:	mov	r2, #2304	; 0x900
   11d70:	bl	10db4 <ftello64@plt+0x4a8>
   11d74:	ldr	r0, [sp, #20]
   11d78:	b	1151c <ftello64@plt+0xc10>
   11d7c:	bl	1084c <__stack_chk_fail@plt>
   11d80:	subs	r2, r1, #1
   11d84:	bxeq	lr
   11d88:	bcc	11f60 <ftello64@plt+0x1654>
   11d8c:	cmp	r0, r1
   11d90:	bls	11f44 <ftello64@plt+0x1638>
   11d94:	tst	r1, r2
   11d98:	beq	11f50 <ftello64@plt+0x1644>
   11d9c:	clz	r3, r0
   11da0:	clz	r2, r1
   11da4:	sub	r3, r2, r3
   11da8:	rsbs	r3, r3, #31
   11dac:	addne	r3, r3, r3, lsl #1
   11db0:	mov	r2, #0
   11db4:	addne	pc, pc, r3, lsl #2
   11db8:	nop	{0}
   11dbc:	cmp	r0, r1, lsl #31
   11dc0:	adc	r2, r2, r2
   11dc4:	subcs	r0, r0, r1, lsl #31
   11dc8:	cmp	r0, r1, lsl #30
   11dcc:	adc	r2, r2, r2
   11dd0:	subcs	r0, r0, r1, lsl #30
   11dd4:	cmp	r0, r1, lsl #29
   11dd8:	adc	r2, r2, r2
   11ddc:	subcs	r0, r0, r1, lsl #29
   11de0:	cmp	r0, r1, lsl #28
   11de4:	adc	r2, r2, r2
   11de8:	subcs	r0, r0, r1, lsl #28
   11dec:	cmp	r0, r1, lsl #27
   11df0:	adc	r2, r2, r2
   11df4:	subcs	r0, r0, r1, lsl #27
   11df8:	cmp	r0, r1, lsl #26
   11dfc:	adc	r2, r2, r2
   11e00:	subcs	r0, r0, r1, lsl #26
   11e04:	cmp	r0, r1, lsl #25
   11e08:	adc	r2, r2, r2
   11e0c:	subcs	r0, r0, r1, lsl #25
   11e10:	cmp	r0, r1, lsl #24
   11e14:	adc	r2, r2, r2
   11e18:	subcs	r0, r0, r1, lsl #24
   11e1c:	cmp	r0, r1, lsl #23
   11e20:	adc	r2, r2, r2
   11e24:	subcs	r0, r0, r1, lsl #23
   11e28:	cmp	r0, r1, lsl #22
   11e2c:	adc	r2, r2, r2
   11e30:	subcs	r0, r0, r1, lsl #22
   11e34:	cmp	r0, r1, lsl #21
   11e38:	adc	r2, r2, r2
   11e3c:	subcs	r0, r0, r1, lsl #21
   11e40:	cmp	r0, r1, lsl #20
   11e44:	adc	r2, r2, r2
   11e48:	subcs	r0, r0, r1, lsl #20
   11e4c:	cmp	r0, r1, lsl #19
   11e50:	adc	r2, r2, r2
   11e54:	subcs	r0, r0, r1, lsl #19
   11e58:	cmp	r0, r1, lsl #18
   11e5c:	adc	r2, r2, r2
   11e60:	subcs	r0, r0, r1, lsl #18
   11e64:	cmp	r0, r1, lsl #17
   11e68:	adc	r2, r2, r2
   11e6c:	subcs	r0, r0, r1, lsl #17
   11e70:	cmp	r0, r1, lsl #16
   11e74:	adc	r2, r2, r2
   11e78:	subcs	r0, r0, r1, lsl #16
   11e7c:	cmp	r0, r1, lsl #15
   11e80:	adc	r2, r2, r2
   11e84:	subcs	r0, r0, r1, lsl #15
   11e88:	cmp	r0, r1, lsl #14
   11e8c:	adc	r2, r2, r2
   11e90:	subcs	r0, r0, r1, lsl #14
   11e94:	cmp	r0, r1, lsl #13
   11e98:	adc	r2, r2, r2
   11e9c:	subcs	r0, r0, r1, lsl #13
   11ea0:	cmp	r0, r1, lsl #12
   11ea4:	adc	r2, r2, r2
   11ea8:	subcs	r0, r0, r1, lsl #12
   11eac:	cmp	r0, r1, lsl #11
   11eb0:	adc	r2, r2, r2
   11eb4:	subcs	r0, r0, r1, lsl #11
   11eb8:	cmp	r0, r1, lsl #10
   11ebc:	adc	r2, r2, r2
   11ec0:	subcs	r0, r0, r1, lsl #10
   11ec4:	cmp	r0, r1, lsl #9
   11ec8:	adc	r2, r2, r2
   11ecc:	subcs	r0, r0, r1, lsl #9
   11ed0:	cmp	r0, r1, lsl #8
   11ed4:	adc	r2, r2, r2
   11ed8:	subcs	r0, r0, r1, lsl #8
   11edc:	cmp	r0, r1, lsl #7
   11ee0:	adc	r2, r2, r2
   11ee4:	subcs	r0, r0, r1, lsl #7
   11ee8:	cmp	r0, r1, lsl #6
   11eec:	adc	r2, r2, r2
   11ef0:	subcs	r0, r0, r1, lsl #6
   11ef4:	cmp	r0, r1, lsl #5
   11ef8:	adc	r2, r2, r2
   11efc:	subcs	r0, r0, r1, lsl #5
   11f00:	cmp	r0, r1, lsl #4
   11f04:	adc	r2, r2, r2
   11f08:	subcs	r0, r0, r1, lsl #4
   11f0c:	cmp	r0, r1, lsl #3
   11f10:	adc	r2, r2, r2
   11f14:	subcs	r0, r0, r1, lsl #3
   11f18:	cmp	r0, r1, lsl #2
   11f1c:	adc	r2, r2, r2
   11f20:	subcs	r0, r0, r1, lsl #2
   11f24:	cmp	r0, r1, lsl #1
   11f28:	adc	r2, r2, r2
   11f2c:	subcs	r0, r0, r1, lsl #1
   11f30:	cmp	r0, r1
   11f34:	adc	r2, r2, r2
   11f38:	subcs	r0, r0, r1
   11f3c:	mov	r0, r2
   11f40:	bx	lr
   11f44:	moveq	r0, #1
   11f48:	movne	r0, #0
   11f4c:	bx	lr
   11f50:	clz	r2, r1
   11f54:	rsb	r2, r2, #31
   11f58:	lsr	r0, r0, r2
   11f5c:	bx	lr
   11f60:	cmp	r0, #0
   11f64:	mvnne	r0, #0
   11f68:	b	11f8c <ftello64@plt+0x1680>
   11f6c:	cmp	r1, #0
   11f70:	beq	11f60 <ftello64@plt+0x1654>
   11f74:	push	{r0, r1, lr}
   11f78:	bl	11d80 <ftello64@plt+0x1474>
   11f7c:	pop	{r1, r2, lr}
   11f80:	mul	r3, r2, r0
   11f84:	sub	r1, r1, r3
   11f88:	bx	lr
   11f8c:	push	{r1, lr}
   11f90:	mov	r0, #8
   11f94:	bl	10810 <raise@plt>
   11f98:	pop	{r1, pc}
   11f9c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   11fa0:	mov	r7, r0
   11fa4:	ldr	r6, [pc, #76]	; 11ff8 <ftello64@plt+0x16ec>
   11fa8:	mov	r8, r1
   11fac:	ldr	r5, [pc, #72]	; 11ffc <ftello64@plt+0x16f0>
   11fb0:	mov	r9, r2
   11fb4:	add	r6, pc, r6
   11fb8:	bl	107e4 <calloc@plt-0x20>
   11fbc:	add	r5, pc, r5
   11fc0:	rsb	r6, r5, r6
   11fc4:	asrs	r6, r6, #2
   11fc8:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   11fcc:	sub	r5, r5, #4
   11fd0:	mov	r4, #0
   11fd4:	add	r4, r4, #1
   11fd8:	ldr	r3, [r5, #4]!
   11fdc:	mov	r0, r7
   11fe0:	mov	r1, r8
   11fe4:	mov	r2, r9
   11fe8:	blx	r3
   11fec:	cmp	r4, r6
   11ff0:	bne	11fd4 <ftello64@plt+0x16c8>
   11ff4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   11ff8:	andeq	r0, r1, ip, lsr pc
   11ffc:	andeq	r0, r1, r0, lsr pc
   12000:	bx	lr

Disassembly of section .fini:

00012004 <.fini>:
   12004:	push	{r3, lr}
   12008:	pop	{r3, pc}
