{"vcs1":{"timestamp_begin":1682281420.203684794, "rt":0.87, "ut":0.25, "st":0.12}}
{"vcselab":{"timestamp_begin":1682281421.142640814, "rt":1.37, "ut":0.20, "st":0.24}}
{"link":{"timestamp_begin":1682281422.563772549, "rt":2.00, "ut":0.07, "st":1.44}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682281419.924572502}
{"VCS_COMP_START_TIME": 1682281419.924572502}
{"VCS_COMP_END_TIME": 1682281425.431272904}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 341176}}
{"stitch_vcselab": {"peak_mem": 238988}}
